
CM730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004b58  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .init         0000000c  08007b58  08007b58  00007b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .fini         0000000c  08007b64  08007b64  00007b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000002f4  20000000  08007b70  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000111c  200002f4  08007e64  000102f4  2**2
                  ALLOC
  5 ._usrstack    00000100  20001410  08008f80  000102f4  2**0
                  ALLOC
  6 .comment      0000006e  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010362  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000360  00000000  00000000  00010398  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000d2d2  00000000  00000000  000106f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c74  00000000  00000000  0001d9ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002a2e  00000000  00000000  0002063e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002454  00000000  00000000  0002306c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003f07  00000000  00000000  000254c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005f62  00000000  00000000  000293c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000f0  00000000  00000000  0002f329  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08003000 <g_pfnVectors>:
 8003000:	20010000 	andcs	r0, r1, r0
 8003004:	080077fd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}
 8003008:	08003135 	stmdaeq	r0, {r0, r2, r4, r5, r8, ip, sp}
 800300c:	08003137 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, ip, sp}
 8003010:	08003139 	stmdaeq	r0, {r0, r3, r4, r5, r8, ip, sp}
 8003014:	0800313b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, ip, sp}
 8003018:	0800313d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, ip, sp}
	...
 800302c:	08003141 	stmdaeq	r0, {r0, r6, r8, ip, sp}
 8003030:	0800313f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, ip, sp}
 8003034:	00000000 	andeq	r0, r0, r0
 8003038:	08003143 	stmdaeq	r0, {r0, r1, r6, r8, ip, sp}
 800303c:	08003145 	stmdaeq	r0, {r0, r2, r6, r8, ip, sp}
 8003040:	08003149 	stmdaeq	r0, {r0, r3, r6, r8, ip, sp}
 8003044:	0800314b 	stmdaeq	r0, {r0, r1, r3, r6, r8, ip, sp}
 8003048:	0800314d 	stmdaeq	r0, {r0, r2, r3, r6, r8, ip, sp}
 800304c:	0800314f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, ip, sp}
 8003050:	08003151 	stmdaeq	r0, {r0, r4, r6, r8, ip, sp}
 8003054:	08003153 	stmdaeq	r0, {r0, r1, r4, r6, r8, ip, sp}
 8003058:	08003155 	stmdaeq	r0, {r0, r2, r4, r6, r8, ip, sp}
 800305c:	08003157 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, ip, sp}
 8003060:	08003159 	stmdaeq	r0, {r0, r3, r4, r6, r8, ip, sp}
 8003064:	0800315b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8, ip, sp}
 8003068:	0800315d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, ip, sp}
	...
 8003088:	0800316d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, ip, sp}
 800308c:	08003171 	stmdaeq	r0, {r0, r4, r5, r6, r8, ip, sp}
 8003090:	08003173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8, ip, sp}
 8003094:	08003175 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, ip, sp}
 8003098:	08003177 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8, ip, sp}
 800309c:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
 80030a0:	0800317b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, ip, sp}
 80030a4:	0800317d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, ip, sp}
 80030a8:	0800317f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, ip, sp}
 80030ac:	08003181 	stmdaeq	r0, {r0, r7, r8, ip, sp}
 80030b0:	08003183 	stmdaeq	r0, {r0, r1, r7, r8, ip, sp}
 80030b4:	0800322d 	stmdaeq	r0, {r0, r2, r3, r5, r9, ip, sp}
 80030b8:	0800322f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r9, ip, sp}
 80030bc:	08003231 	stmdaeq	r0, {r0, r4, r5, r9, ip, sp}
 80030c0:	08003233 	stmdaeq	r0, {r0, r1, r4, r5, r9, ip, sp}
 80030c4:	08003235 	stmdaeq	r0, {r0, r2, r4, r5, r9, ip, sp}
 80030c8:	08003237 	stmdaeq	r0, {r0, r1, r2, r4, r5, r9, ip, sp}
 80030cc:	08003239 	stmdaeq	r0, {r0, r3, r4, r5, r9, ip, sp}
 80030d0:	0800323b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r9, ip, sp}
 80030d4:	0800323d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, ip, sp}
 80030d8:	08003241 	stmdaeq	r0, {r0, r6, r9, ip, sp}
 80030dc:	08003243 	stmdaeq	r0, {r0, r1, r6, r9, ip, sp}
 80030e0:	08003247 	stmdaeq	r0, {r0, r1, r2, r6, r9, ip, sp}
 80030e4:	08003249 	stmdaeq	r0, {r0, r3, r6, r9, ip, sp}
 80030e8:	0800324b 	stmdaeq	r0, {r0, r1, r3, r6, r9, ip, sp}
 80030ec:	0800324d 	stmdaeq	r0, {r0, r2, r3, r6, r9, ip, sp}
 80030f0:	0800324f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r9, ip, sp}
 80030f4:	08003251 	stmdaeq	r0, {r0, r4, r6, r9, ip, sp}
 80030f8:	08003253 	stmdaeq	r0, {r0, r1, r4, r6, r9, ip, sp}
 80030fc:	08003255 	stmdaeq	r0, {r0, r2, r4, r6, r9, ip, sp}
 8003100:	08003257 	stmdaeq	r0, {r0, r1, r2, r4, r6, r9, ip, sp}
 8003104:	08003259 	stmdaeq	r0, {r0, r3, r4, r6, r9, ip, sp}
 8003108:	0800325b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r9, ip, sp}
 800310c:	0800325d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r9, ip, sp}
 8003110:	0800325f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r9, ip, sp}
 8003114:	08003261 	stmdaeq	r0, {r0, r5, r6, r9, ip, sp}
 8003118:	08003265 	stmdaeq	r0, {r0, r2, r5, r6, r9, ip, sp}
 800311c:	08003267 	stmdaeq	r0, {r0, r1, r2, r5, r6, r9, ip, sp}
 8003120:	08003269 	stmdaeq	r0, {r0, r3, r5, r6, r9, ip, sp}
 8003124:	0800326b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r9, ip, sp}
 8003128:	0800326d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, ip, sp}
 800312c:	0800326f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r9, ip, sp}
 8003130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

08003134 <NMIException>:
 8003134:	4770      	bx	lr

08003136 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003136:	e7fe      	b.n	8003136 <HardFaultException>

08003138 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003138:	e7fe      	b.n	8003138 <MemManageException>

0800313a <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800313a:	e7fe      	b.n	800313a <BusFaultException>

0800313c <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 800313c:	e7fe      	b.n	800313c <UsageFaultException>

0800313e <DebugMonitor>:
 800313e:	4770      	bx	lr

08003140 <SVCHandler>:
 8003140:	4770      	bx	lr

08003142 <PendSVC>:
 8003142:	4770      	bx	lr

08003144 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8003144:	f001 bc08 	b.w	8004958 <__ISR_DELAY>

08003148 <WWDG_IRQHandler>:
 8003148:	4770      	bx	lr

0800314a <PVD_IRQHandler>:
 800314a:	4770      	bx	lr

0800314c <TAMPER_IRQHandler>:
 800314c:	4770      	bx	lr

0800314e <RTC_IRQHandler>:
 800314e:	4770      	bx	lr

08003150 <FLASH_IRQHandler>:
 8003150:	4770      	bx	lr

08003152 <RCC_IRQHandler>:
 8003152:	4770      	bx	lr

08003154 <EXTI0_IRQHandler>:
 8003154:	4770      	bx	lr

08003156 <EXTI1_IRQHandler>:
 8003156:	4770      	bx	lr

08003158 <EXTI2_IRQHandler>:
 8003158:	4770      	bx	lr

0800315a <EXTI3_IRQHandler>:
 800315a:	4770      	bx	lr

0800315c <EXTI4_IRQHandler>:
 800315c:	4770      	bx	lr

0800315e <DMA1_Channel1_IRQHandler>:
 800315e:	4770      	bx	lr

08003160 <DMA1_Channel2_IRQHandler>:
 8003160:	4770      	bx	lr

08003162 <DMA1_Channel3_IRQHandler>:
 8003162:	4770      	bx	lr

08003164 <DMA1_Channel4_IRQHandler>:
 8003164:	4770      	bx	lr

08003166 <DMA1_Channel5_IRQHandler>:
 8003166:	4770      	bx	lr

08003168 <DMA1_Channel6_IRQHandler>:
 8003168:	4770      	bx	lr

0800316a <DMA1_Channel7_IRQHandler>:
 800316a:	4770      	bx	lr

0800316c <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
	ISR_ADC();
 800316c:	f000 b978 	b.w	8003460 <ISR_ADC>

08003170 <USB_HP_CAN_TX_IRQHandler>:
 8003170:	4770      	bx	lr

08003172 <USB_LP_CAN_RX0_IRQHandler>:
 8003172:	4770      	bx	lr

08003174 <CAN_RX1_IRQHandler>:
 8003174:	4770      	bx	lr

08003176 <CAN_SCE_IRQHandler>:
 8003176:	4770      	bx	lr

08003178 <EXTI9_5_IRQHandler>:
 8003178:	4770      	bx	lr

0800317a <TIM1_BRK_IRQHandler>:
 800317a:	4770      	bx	lr

0800317c <TIM1_UP_IRQHandler>:
 800317c:	4770      	bx	lr

0800317e <TIM1_TRG_COM_IRQHandler>:
 800317e:	4770      	bx	lr

08003180 <TIM1_CC_IRQHandler>:
 8003180:	4770      	bx	lr

08003182 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003182:	b538      	push	{r3, r4, r5, lr}
	static b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8003184:	2110      	movs	r1, #16
 8003186:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800318a:	f004 f949 	bl	8007420 <TIM_GetITStatus>
 800318e:	2800      	cmp	r0, #0
 8003190:	d044      	beq.n	800321c <TIM2_IRQHandler+0x9a>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 8003192:	2110      	movs	r1, #16
 8003194:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003198:	f004 f94d 	bl	8007436 <TIM_ClearITPendingBit>
		ISR_ADC();
 800319c:	f000 f960 	bl	8003460 <ISR_ADC>
		capture = TIM_GetCapture4(TIM2);
 80031a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031a4:	f004 f928 	bl	80073f8 <TIM_GetCapture4>
 80031a8:	4c1d      	ldr	r4, [pc, #116]	; (8003220 <TIM2_IRQHandler+0x9e>)
		TIM_SetCompare4(TIM2, capture + CCR4_Val);
 80031aa:	4b1e      	ldr	r3, [pc, #120]	; (8003224 <TIM2_IRQHandler+0xa2>)

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
		ISR_ADC();
		capture = TIM_GetCapture4(TIM2);
 80031ac:	6020      	str	r0, [r4, #0]
		TIM_SetCompare4(TIM2, capture + CCR4_Val);
 80031ae:	6821      	ldr	r1, [r4, #0]
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031b6:	4419      	add	r1, r3
 80031b8:	b289      	uxth	r1, r1
 80031ba:	f004 f851 	bl	8007260 <TIM_SetCompare4>


		if( !( gwCounter1 & 7 ) ) // 840us
 80031be:	88a3      	ldrh	r3, [r4, #4]
 80031c0:	0758      	lsls	r0, r3, #29
 80031c2:	d101      	bne.n	80031c8 <TIM2_IRQHandler+0x46>
		{
			ISR_1ms_TIMER();
 80031c4:	f000 f87c 	bl	80032c0 <ISR_1ms_TIMER>
		}

		if( !( gwCounter1 & 3 ) ) // 480us, 2000Hz
 80031c8:	88a3      	ldrh	r3, [r4, #4]
 80031ca:	0799      	lsls	r1, r3, #30
 80031cc:	d101      	bne.n	80031d2 <TIM2_IRQHandler+0x50>
		{
			ISR_LED_RGB_TIMER();
 80031ce:	f000 f887 	bl	80032e0 <ISR_LED_RGB_TIMER>

		}
		if( !( gwCounter1 & 31 ) ) // 3840us, 250Hz
 80031d2:	88a3      	ldrh	r3, [r4, #4]
 80031d4:	06da      	lsls	r2, r3, #27
 80031d6:	d108      	bne.n	80031ea <TIM2_IRQHandler+0x68>
		{
			ISR_SPI_READ();
 80031d8:	f000 f87a 	bl	80032d0 <ISR_SPI_READ>
			__ISR_Buzzer_Manage();
 80031dc:	f001 fe9a 	bl	8004f14 <__ISR_Buzzer_Manage>
			GB_BUTTON = ReadButton();
 80031e0:	f000 ff50 	bl	8004084 <ReadButton>
 80031e4:	4b10      	ldr	r3, [pc, #64]	; (8003228 <TIM2_IRQHandler+0xa6>)
 80031e6:	b2c0      	uxtb	r0, r0
 80031e8:	7798      	strb	r0, [r3, #30]
		}

		if( !( gwCounter1 & 0x3FF ) ) // 125ms
 80031ea:	88a5      	ldrh	r5, [r4, #4]
 80031ec:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80031f0:	b985      	cbnz	r5, 8003214 <TIM2_IRQHandler+0x92>
		{
			LED_SetState(LED_RX,OFF);
 80031f2:	4629      	mov	r1, r5
 80031f4:	2010      	movs	r0, #16
 80031f6:	f000 ff5d 	bl	80040b4 <LED_SetState>
			LED_SetState(LED_TX,OFF);
 80031fa:	4629      	mov	r1, r5
 80031fc:	2008      	movs	r0, #8
 80031fe:	f000 ff59 	bl	80040b4 <LED_SetState>

			if( !(b1Sec&0x07) )
 8003202:	4b07      	ldr	r3, [pc, #28]	; (8003220 <TIM2_IRQHandler+0x9e>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	075b      	lsls	r3, r3, #29
 8003208:	d101      	bne.n	800320e <TIM2_IRQHandler+0x8c>
			{
				ISR_BATTERY_CHECK();
 800320a:	f000 f831 	bl	8003270 <ISR_BATTERY_CHECK>
			}

			b1Sec++;
 800320e:	68a3      	ldr	r3, [r4, #8]
 8003210:	3301      	adds	r3, #1
 8003212:	60a3      	str	r3, [r4, #8]
		if( !( Counter1 & 32 ) ) // 3960us, 250Hz
		{

		}
		*/
		gwCounter1++;
 8003214:	88a3      	ldrh	r3, [r4, #4]
 8003216:	3301      	adds	r3, #1
 8003218:	b29b      	uxth	r3, r3
 800321a:	80a3      	strh	r3, [r4, #4]
 800321c:	bd38      	pop	{r3, r4, r5, pc}
 800321e:	bf00      	nop
 8003220:	200002f4 	strdcs	r0, [r0], -r4
 8003224:	20000128 	andcs	r0, r0, r8, lsr #2
 8003228:	20000417 	andcs	r0, r0, r7, lsl r4

0800322c <TIM3_IRQHandler>:
 800322c:	4770      	bx	lr

0800322e <TIM4_IRQHandler>:
 800322e:	4770      	bx	lr

08003230 <I2C1_EV_IRQHandler>:
 8003230:	4770      	bx	lr

08003232 <I2C1_ER_IRQHandler>:
 8003232:	4770      	bx	lr

08003234 <I2C2_EV_IRQHandler>:
 8003234:	4770      	bx	lr

08003236 <I2C2_ER_IRQHandler>:
 8003236:	4770      	bx	lr

08003238 <SPI1_IRQHandler>:
 8003238:	4770      	bx	lr

0800323a <SPI2_IRQHandler>:
 800323a:	4770      	bx	lr

0800323c <USART1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	ISR_USART_DXL();
 800323c:	f000 b84a 	b.w	80032d4 <ISR_USART_DXL>

08003240 <USART2_IRQHandler>:
 8003240:	4770      	bx	lr

08003242 <USART3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
	ISR_USART_PC();
 8003242:	f000 b84b 	b.w	80032dc <ISR_USART_PC>

08003246 <EXTI15_10_IRQHandler>:
 8003246:	4770      	bx	lr

08003248 <RTCAlarm_IRQHandler>:
 8003248:	4770      	bx	lr

0800324a <USBWakeUp_IRQHandler>:
 800324a:	4770      	bx	lr

0800324c <TIM8_BRK_IRQHandler>:
 800324c:	4770      	bx	lr

0800324e <TIM8_UP_IRQHandler>:
 800324e:	4770      	bx	lr

08003250 <TIM8_TRG_COM_IRQHandler>:
 8003250:	4770      	bx	lr

08003252 <TIM8_CC_IRQHandler>:
 8003252:	4770      	bx	lr

08003254 <ADC3_IRQHandler>:
 8003254:	4770      	bx	lr

08003256 <FSMC_IRQHandler>:
 8003256:	4770      	bx	lr

08003258 <SDIO_IRQHandler>:
 8003258:	4770      	bx	lr

0800325a <TIM5_IRQHandler>:
 800325a:	4770      	bx	lr

0800325c <SPI3_IRQHandler>:
 800325c:	4770      	bx	lr

0800325e <UART4_IRQHandler>:
 800325e:	4770      	bx	lr

08003260 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
	ISR_USART_ZIGBEE();
 8003260:	f000 b83a 	b.w	80032d8 <ISR_USART_ZIGBEE>

08003264 <TIM6_IRQHandler>:
 8003264:	4770      	bx	lr

08003266 <TIM7_IRQHandler>:
 8003266:	4770      	bx	lr

08003268 <DMA2_Channel1_IRQHandler>:
 8003268:	4770      	bx	lr

0800326a <DMA2_Channel2_IRQHandler>:
 800326a:	4770      	bx	lr

0800326c <DMA2_Channel3_IRQHandler>:
 800326c:	4770      	bx	lr

0800326e <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 800326e:	4770      	bx	lr

08003270 <ISR_BATTERY_CHECK>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
#define LOW_BATTERY_LIMIT
void ISR_BATTERY_CHECK(void)
{
 8003270:	b508      	push	{r3, lr}

	static byte bLowBatteryCount;
	GB_ADC0_VOLTAGE = getVoltage();
 8003272:	f001 fb87 	bl	8004984 <getVoltage>
 8003276:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <ISR_BATTERY_CHECK+0x48>)
 8003278:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32

	if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_1 ) {
 800327c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003280:	2b6e      	cmp	r3, #110	; 0x6e
 8003282:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <ISR_BATTERY_CHECK+0x4c>)
 8003284:	d804      	bhi.n	8003290 <ISR_BATTERY_CHECK+0x20>
		if (bLowBatteryCount < LOW_BATTERY_COUNT) bLowBatteryCount++;
 8003286:	781a      	ldrb	r2, [r3, #0]
 8003288:	2a13      	cmp	r2, #19
 800328a:	d803      	bhi.n	8003294 <ISR_BATTERY_CHECK+0x24>
 800328c:	3201      	adds	r2, #1
 800328e:	e000      	b.n	8003292 <ISR_BATTERY_CHECK+0x22>
	}
	else {
		bLowBatteryCount = 0;
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
	}

	if ( bLowBatteryCount == LOW_BATTERY_COUNT  )
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b14      	cmp	r3, #20
 8003298:	d10c      	bne.n	80032b4 <ISR_BATTERY_CHECK+0x44>
	{
		setBuzzerPlayLength(SOUND_LOW_VOLTAGE_LENGTH);
 800329a:	20ff      	movs	r0, #255	; 0xff
 800329c:	f001 fdd0 	bl	8004e40 <setBuzzerPlayLength>
		setBuzzerData(SOUND_LOW_VOLTAGE_DATA);
 80032a0:	2016      	movs	r0, #22
 80032a2:	f001 fdd9 	bl	8004e58 <setBuzzerData>


		if(!getBuzzerState())
 80032a6:	f001 fde3 	bl	8004e70 <getBuzzerState>
 80032aa:	b918      	cbnz	r0, 80032b4 <ISR_BATTERY_CHECK+0x44>

			PlayBuzzer();
		}
	}

}
 80032ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


		if(!getBuzzerState())
		{

			PlayBuzzer();
 80032b0:	f001 be0c 	b.w	8004ecc <PlayBuzzer>
 80032b4:	bd08      	pop	{r3, pc}
 80032b6:	bf00      	nop
 80032b8:	20000417 	andcs	r0, r0, r7, lsl r4
 80032bc:	20000302 	andcs	r0, r0, r2, lsl #6

080032c0 <ISR_1ms_TIMER>:

}

void ISR_1ms_TIMER(void)
{
	gbMiliSec++;
 80032c0:	4a02      	ldr	r2, [pc, #8]	; (80032cc <ISR_1ms_TIMER+0xc>)
 80032c2:	7813      	ldrb	r3, [r2, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	7013      	strb	r3, [r2, #0]
 80032ca:	4770      	bx	lr
 80032cc:	20000580 	andcs	r0, r0, r0, lsl #11

080032d0 <ISR_SPI_READ>:
}

void ISR_SPI_READ(void)
{
	__GYRO_ACC_READ_ISR();
 80032d0:	f002 b886 	b.w	80053e0 <__GYRO_ACC_READ_ISR>

080032d4 <ISR_USART_DXL>:
}

void ISR_USART_DXL(void)
{
	__ISR_USART_DXL();
 80032d4:	f001 bd34 	b.w	8004d40 <__ISR_USART_DXL>

080032d8 <ISR_USART_ZIGBEE>:

}
void ISR_USART_ZIGBEE(void)
{
	__ISR_USART_ZIGBEE();
 80032d8:	f001 bc8e 	b.w	8004bf8 <__ISR_USART_ZIGBEE>

080032dc <ISR_USART_PC>:
}

void ISR_USART_PC(void)
{
	__ISR_USART_PC();
 80032dc:	f001 bca6 	b.w	8004c2c <__ISR_USART_PC>

080032e0 <ISR_LED_RGB_TIMER>:
}


void ISR_LED_RGB_TIMER(void)
{
 80032e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	vu8 gbUSB_Enable = 0;
 80032e2:	2500      	movs	r5, #0

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 80032e4:	4c53      	ldr	r4, [pc, #332]	; (8003434 <ISR_LED_RGB_TIMER+0x154>)
}


void ISR_LED_RGB_TIMER(void)
{
	vu8 gbUSB_Enable = 0;
 80032e6:	f88d 5007 	strb.w	r5, [sp, #7]

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 80032ea:	7823      	ldrb	r3, [r4, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 80032ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000

void ISR_LED_RGB_TIMER(void)
{
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 80032f0:	3301      	adds	r3, #1
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	7023      	strb	r3, [r4, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 80032f6:	4850      	ldr	r0, [pc, #320]	; (8003438 <ISR_LED_RGB_TIMER+0x158>)

void ISR_LED_RGB_TIMER(void)
{
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 80032f8:	f003 031f 	and.w	r3, r3, #31
 80032fc:	7023      	strb	r3, [r4, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 80032fe:	f002 fdd6 	bl	8005eae <GPIO_ReadInputDataBit>
 8003302:	2801      	cmp	r0, #1
 8003304:	bf14      	ite	ne
 8003306:	f88d 5007 	strbne.w	r5, [sp, #7]
	else														gbUSB_Enable = 1;
 800330a:	f88d 0007 	strbeq.w	r0, [sp, #7]


	if( gbUSB_Enable == 0 )
 800330e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003312:	4a4a      	ldr	r2, [pc, #296]	; (800343c <ISR_LED_RGB_TIMER+0x15c>)
 8003314:	f000 01ff 	and.w	r1, r0, #255	; 0xff
 8003318:	4e49      	ldr	r6, [pc, #292]	; (8003440 <ISR_LED_RGB_TIMER+0x160>)
 800331a:	4d4a      	ldr	r5, [pc, #296]	; (8003444 <ISR_LED_RGB_TIMER+0x164>)
 800331c:	4b4a      	ldr	r3, [pc, #296]	; (8003448 <ISR_LED_RGB_TIMER+0x168>)
 800331e:	2800      	cmp	r0, #0
 8003320:	d138      	bne.n	8003394 <ISR_LED_RGB_TIMER+0xb4>
	{
		gbLEDHeadR = 0;
 8003322:	7011      	strb	r1, [r2, #0]
		gbLEDHeadG = 0x1F;
 8003324:	221f      	movs	r2, #31
 8003326:	7032      	strb	r2, [r6, #0]
		gbLEDHeadB = 0;
 8003328:	7029      	strb	r1, [r5, #0]

		if( bLED_Counter )
 800332a:	785a      	ldrb	r2, [r3, #1]
 800332c:	b1ca      	cbz	r2, 8003362 <ISR_LED_RGB_TIMER+0x82>
		{
			wLED_Timer--;
 800332e:	885a      	ldrh	r2, [r3, #2]
 8003330:	3a01      	subs	r2, #1
 8003332:	b292      	uxth	r2, r2
 8003334:	805a      	strh	r2, [r3, #2]
			if( wLED_Timer == 0 )
 8003336:	8859      	ldrh	r1, [r3, #2]
 8003338:	b289      	uxth	r1, r1
 800333a:	b991      	cbnz	r1, 8003362 <ISR_LED_RGB_TIMER+0x82>
			{
				bLED_Counter--;
 800333c:	785a      	ldrb	r2, [r3, #1]
 800333e:	3a01      	subs	r2, #1
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	705a      	strb	r2, [r3, #1]
				wLED_Timer = BLINK_TIME;
 8003344:	f240 4212 	movw	r2, #1042	; 0x412
 8003348:	805a      	strh	r2, [r3, #2]
				if( bLedBlinkFlag )	bLedBlinkFlag = 0;
 800334a:	791a      	ldrb	r2, [r3, #4]
 800334c:	b10a      	cbz	r2, 8003352 <ISR_LED_RGB_TIMER+0x72>
 800334e:	7119      	strb	r1, [r3, #4]
 8003350:	e001      	b.n	8003356 <ISR_LED_RGB_TIMER+0x76>
				else				bLedBlinkFlag = 1;
 8003352:	2201      	movs	r2, #1
 8003354:	711a      	strb	r2, [r3, #4]

				if( bLED_Counter == 0 ) bLedBlinkFlag = 0;
 8003356:	785a      	ldrb	r2, [r3, #1]
 8003358:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 800335c:	b90a      	cbnz	r2, 8003362 <ISR_LED_RGB_TIMER+0x82>
 800335e:	4a3a      	ldr	r2, [pc, #232]	; (8003448 <ISR_LED_RGB_TIMER+0x168>)
 8003360:	7111      	strb	r1, [r2, #4]
			}
		}

		if( !bLedBlinkFlag )
 8003362:	791b      	ldrb	r3, [r3, #4]
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 8003364:	2180      	movs	r1, #128	; 0x80
 8003366:	4839      	ldr	r0, [pc, #228]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)

				if( bLED_Counter == 0 ) bLedBlinkFlag = 0;
			}
		}

		if( !bLedBlinkFlag )
 8003368:	b93b      	cbnz	r3, 800337a <ISR_LED_RGB_TIMER+0x9a>
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 800336a:	f002 fdb2 	bl	8005ed2 <GPIO_SetBits>
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 800336e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003372:	4836      	ldr	r0, [pc, #216]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
 8003374:	f002 fdad 	bl	8005ed2 <GPIO_SetBits>
 8003378:	e006      	b.n	8003388 <ISR_LED_RGB_TIMER+0xa8>
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
		}
		else
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 800337a:	f002 fdaa 	bl	8005ed2 <GPIO_SetBits>
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 800337e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003382:	4832      	ldr	r0, [pc, #200]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
 8003384:	f002 fda7 	bl	8005ed6 <GPIO_ResetBits>
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 8003388:	4830      	ldr	r0, [pc, #192]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
 800338a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800338e:	f002 fda0 	bl	8005ed2 <GPIO_SetBits>
 8003392:	e025      	b.n	80033e0 <ISR_LED_RGB_TIMER+0x100>
		}

	}
	else
	{
		bLED_Counter=BLINK_COUNT;
 8003394:	210a      	movs	r1, #10
 8003396:	7059      	strb	r1, [r3, #1]
		wLED_Timer=BLINK_TIME;
 8003398:	f240 4112 	movw	r1, #1042	; 0x412
 800339c:	8059      	strh	r1, [r3, #2]

		if (gbLEDPwm >= gbLEDHeadR)
 800339e:	7821      	ldrb	r1, [r4, #0]
 80033a0:	7813      	ldrb	r3, [r2, #0]
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80033a2:	482a      	ldr	r0, [pc, #168]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
	else
	{
		bLED_Counter=BLINK_COUNT;
		wLED_Timer=BLINK_TIME;

		if (gbLEDPwm >= gbLEDHeadR)
 80033a4:	4299      	cmp	r1, r3
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80033a6:	f04f 0180 	mov.w	r1, #128	; 0x80
	else
	{
		bLED_Counter=BLINK_COUNT;
		wLED_Timer=BLINK_TIME;

		if (gbLEDPwm >= gbLEDHeadR)
 80033aa:	d302      	bcc.n	80033b2 <ISR_LED_RGB_TIMER+0xd2>
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80033ac:	f002 fd91 	bl	8005ed2 <GPIO_SetBits>
 80033b0:	e001      	b.n	80033b6 <ISR_LED_RGB_TIMER+0xd6>
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
 80033b2:	f002 fd90 	bl	8005ed6 <GPIO_ResetBits>
		}
		if (gbLEDPwm >= gbLEDHeadG)
 80033b6:	7822      	ldrb	r2, [r4, #0]
 80033b8:	7833      	ldrb	r3, [r6, #0]
		{
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 80033ba:	f44f 7180 	mov.w	r1, #256	; 0x100
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
		}
		if (gbLEDPwm >= gbLEDHeadG)
 80033be:	429a      	cmp	r2, r3
		{
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 80033c0:	4822      	ldr	r0, [pc, #136]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
		}
		if (gbLEDPwm >= gbLEDHeadG)
 80033c2:	d302      	bcc.n	80033ca <ISR_LED_RGB_TIMER+0xea>
		{
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 80033c4:	f002 fd85 	bl	8005ed2 <GPIO_SetBits>
 80033c8:	e001      	b.n	80033ce <ISR_LED_RGB_TIMER+0xee>
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 80033ca:	f002 fd84 	bl	8005ed6 <GPIO_ResetBits>
		}
		if (gbLEDPwm >= gbLEDHeadB)
 80033ce:	7822      	ldrb	r2, [r4, #0]
 80033d0:	782b      	ldrb	r3, [r5, #0]
		{
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 80033d2:	f44f 7100 	mov.w	r1, #512	; 0x200
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
		}
		if (gbLEDPwm >= gbLEDHeadB)
 80033d6:	429a      	cmp	r2, r3
		{
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 80033d8:	481c      	ldr	r0, [pc, #112]	; (800344c <ISR_LED_RGB_TIMER+0x16c>)
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
		}
		if (gbLEDPwm >= gbLEDHeadB)
 80033da:	d2d8      	bcs.n	800338e <ISR_LED_RGB_TIMER+0xae>
		{
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
 80033dc:	f002 fd7b 	bl	8005ed6 <GPIO_ResetBits>
		}
	}

	if (gbLEDPwm >= gbLEDEyeR)
 80033e0:	4b1b      	ldr	r3, [pc, #108]	; (8003450 <ISR_LED_RGB_TIMER+0x170>)
 80033e2:	7822      	ldrb	r2, [r4, #0]
 80033e4:	781b      	ldrb	r3, [r3, #0]
	{
		GPIO_SetBits(PORT_LED6_R, PIN_LED6_R);
 80033e6:	f44f 7180 	mov.w	r1, #256	; 0x100
		{
			GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
		}
	}

	if (gbLEDPwm >= gbLEDEyeR)
 80033ea:	429a      	cmp	r2, r3
	{
		GPIO_SetBits(PORT_LED6_R, PIN_LED6_R);
 80033ec:	4812      	ldr	r0, [pc, #72]	; (8003438 <ISR_LED_RGB_TIMER+0x158>)
		{
			GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
		}
	}

	if (gbLEDPwm >= gbLEDEyeR)
 80033ee:	d302      	bcc.n	80033f6 <ISR_LED_RGB_TIMER+0x116>
	{
		GPIO_SetBits(PORT_LED6_R, PIN_LED6_R);
 80033f0:	f002 fd6f 	bl	8005ed2 <GPIO_SetBits>
 80033f4:	e001      	b.n	80033fa <ISR_LED_RGB_TIMER+0x11a>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_R, PIN_LED6_R);
 80033f6:	f002 fd6e 	bl	8005ed6 <GPIO_ResetBits>
	}
	if (gbLEDPwm >= gbLEDEyeG)
 80033fa:	4b16      	ldr	r3, [pc, #88]	; (8003454 <ISR_LED_RGB_TIMER+0x174>)
 80033fc:	7822      	ldrb	r2, [r4, #0]
 80033fe:	781b      	ldrb	r3, [r3, #0]
	{
		GPIO_SetBits(PORT_LED6_G, PIN_LED6_G);
 8003400:	f44f 6100 	mov.w	r1, #2048	; 0x800
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_R, PIN_LED6_R);
	}
	if (gbLEDPwm >= gbLEDEyeG)
 8003404:	429a      	cmp	r2, r3
	{
		GPIO_SetBits(PORT_LED6_G, PIN_LED6_G);
 8003406:	480c      	ldr	r0, [pc, #48]	; (8003438 <ISR_LED_RGB_TIMER+0x158>)
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_R, PIN_LED6_R);
	}
	if (gbLEDPwm >= gbLEDEyeG)
 8003408:	d302      	bcc.n	8003410 <ISR_LED_RGB_TIMER+0x130>
	{
		GPIO_SetBits(PORT_LED6_G, PIN_LED6_G);
 800340a:	f002 fd62 	bl	8005ed2 <GPIO_SetBits>
 800340e:	e001      	b.n	8003414 <ISR_LED_RGB_TIMER+0x134>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_G, PIN_LED6_G);
 8003410:	f002 fd61 	bl	8005ed6 <GPIO_ResetBits>
	}
	if (gbLEDPwm >= gbLEDEyeB)
 8003414:	4b10      	ldr	r3, [pc, #64]	; (8003458 <ISR_LED_RGB_TIMER+0x178>)
 8003416:	7822      	ldrb	r2, [r4, #0]
 8003418:	781b      	ldrb	r3, [r3, #0]
	{
		GPIO_SetBits(PORT_LED6_B, PIN_LED6_B);
 800341a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_G, PIN_LED6_G);
	}
	if (gbLEDPwm >= gbLEDEyeB)
 800341e:	429a      	cmp	r2, r3
	{
		GPIO_SetBits(PORT_LED6_B, PIN_LED6_B);
 8003420:	4805      	ldr	r0, [pc, #20]	; (8003438 <ISR_LED_RGB_TIMER+0x158>)
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_G, PIN_LED6_G);
	}
	if (gbLEDPwm >= gbLEDEyeB)
 8003422:	d302      	bcc.n	800342a <ISR_LED_RGB_TIMER+0x14a>
	{
		GPIO_SetBits(PORT_LED6_B, PIN_LED6_B);
 8003424:	f002 fd55 	bl	8005ed2 <GPIO_SetBits>
 8003428:	e001      	b.n	800342e <ISR_LED_RGB_TIMER+0x14e>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_B, PIN_LED6_B);
 800342a:	f002 fd54 	bl	8005ed6 <GPIO_ResetBits>
	}
}
 800342e:	b002      	add	sp, #8
 8003430:	bd70      	pop	{r4, r5, r6, pc}
 8003432:	bf00      	nop
 8003434:	20000887 	andcs	r0, r0, r7, lsl #17
 8003438:	40010800 	andmi	r0, r1, r0, lsl #16
 800343c:	2000057a 	andcs	r0, r0, sl, ror r5
 8003440:	2000057b 	andcs	r0, r0, fp, ror r5
 8003444:	2000057c 	andcs	r0, r0, ip, ror r5
 8003448:	20000302 	andcs	r0, r0, r2, lsl #6
 800344c:	40011000 	andmi	r1, r1, r0
 8003450:	2000057d 	andcs	r0, r0, sp, ror r5
 8003454:	2000057e 	andcs	r0, r0, lr, ror r5
 8003458:	2000057f 	andcs	r0, r0, pc, ror r5

0800345c <ISR_DELAY>:


void ISR_DELAY(void)
{
	__ISR_DELAY();
 800345c:	f001 ba7c 	b.w	8004958 <__ISR_DELAY>

08003460 <ISR_ADC>:
}

void ISR_ADC(void)
{
	__ISR_ADC();
 8003460:	f001 bb0e 	b.w	8004a80 <__ISR_ADC>

08003464 <ISR_BUZZER>:
 8003464:	4770      	bx	lr

08003466 <ISR_MOTOR_CONTROL>:
{

}

void ISR_MOTOR_CONTROL(void)
{
 8003466:	4770      	bx	lr

08003468 <zgb_initialize>:
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 8003468:	b508      	push	{r3, lr}
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
 800346a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800346e:	f000 f8e7 	bl	8003640 <zgb_hal_open>
 8003472:	b128      	cbz	r0, 8003480 <zgb_initialize+0x18>
		return 0;

	gbRcvFlag = 0;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <zgb_initialize+0x1c>)
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
	gwRcvData = 0;
 800347a:	805a      	strh	r2, [r3, #2]
	gbRcvPacketNum = 0;
 800347c:	711a      	strb	r2, [r3, #4]
	return 1;
 800347e:	2001      	movs	r0, #1
}
 8003480:	bd08      	pop	{r3, pc}
 8003482:	bf00      	nop
 8003484:	20000308 	andcs	r0, r0, r8, lsl #6

08003488 <zgb_terminate>:

void zgb_terminate(void)
{
	zgb_hal_close();
 8003488:	f000 b8e2 	b.w	8003650 <zgb_hal_close>

0800348c <zgb_tx_data>:
}

int zgb_tx_data(int data)
{
 800348c:	b507      	push	{r0, r1, r2, lr}
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
 800348e:	b2c3      	uxtb	r3, r0
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);
 8003490:	f3c0 2007 	ubfx	r0, r0, #8, #8

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
 8003494:	f88d 0004 	strb.w	r0, [sp, #4]
	SndPacket[5] = ~highbyte;
 8003498:	43c0      	mvns	r0, r0
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
 800349a:	f88d 3002 	strb.w	r3, [sp, #2]
	SndPacket[3] = ~lowbyte;
 800349e:	43db      	mvns	r3, r3
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 80034a0:	22ff      	movs	r2, #255	; 0xff
 80034a2:	f88d 2000 	strb.w	r2, [sp]
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 80034a6:	f88d 0005 	strb.w	r0, [sp, #5]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 80034aa:	2255      	movs	r2, #85	; 0x55
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 80034ac:	2106      	movs	r1, #6
 80034ae:	4668      	mov	r0, sp
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 80034b0:	f88d 3003 	strb.w	r3, [sp, #3]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 80034b4:	f88d 2001 	strb.w	r2, [sp, #1]
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 80034b8:	f000 f8cb 	bl	8003652 <zgb_hal_tx>
		return 0;

	return 1;
}
 80034bc:	1f83      	subs	r3, r0, #6
 80034be:	4258      	negs	r0, r3
 80034c0:	4158      	adcs	r0, r3
 80034c2:	b003      	add	sp, #12
 80034c4:	f85d fb04 	ldr.w	pc, [sp], #4

080034c8 <zgb_rx_check>:

int zgb_rx_check(void)
{
 80034c8:	b570      	push	{r4, r5, r6, lr}
	int RcvNum;
	unsigned char checksum;
	int i, j;

	if(gbRcvFlag == 1)
 80034ca:	4c2c      	ldr	r4, [pc, #176]	; (800357c <zgb_rx_check+0xb4>)
 80034cc:	7820      	ldrb	r0, [r4, #0]
 80034ce:	2801      	cmp	r0, #1
 80034d0:	d053      	beq.n	800357a <zgb_rx_check+0xb2>
		return 1;

	// Fill packet buffer
	if(gbRcvPacketNum < 6)
 80034d2:	7923      	ldrb	r3, [r4, #4]
 80034d4:	2b05      	cmp	r3, #5
 80034d6:	d80a      	bhi.n	80034ee <zgb_rx_check+0x26>
	{
		RcvNum = zgb_hal_rx( &gbRcvPacket[gbRcvPacketNum], (6 - gbRcvPacketNum) );
 80034d8:	1d60      	adds	r0, r4, #5
 80034da:	f1c3 0106 	rsb	r1, r3, #6
 80034de:	4418      	add	r0, r3
 80034e0:	f000 f8c6 	bl	8003670 <zgb_hal_rx>
		if( RcvNum != -1 )
 80034e4:	1c43      	adds	r3, r0, #1
			gbRcvPacketNum += RcvNum;
 80034e6:	bf1e      	ittt	ne
 80034e8:	7923      	ldrbne	r3, [r4, #4]
 80034ea:	18c0      	addne	r0, r0, r3
 80034ec:	7120      	strbne	r0, [r4, #4]
	}

	// Find header
	if(gbRcvPacketNum >= 2)
 80034ee:	7922      	ldrb	r2, [r4, #4]
 80034f0:	2a01      	cmp	r2, #1
 80034f2:	d923      	bls.n	800353c <zgb_rx_check+0x74>
 80034f4:	4922      	ldr	r1, [pc, #136]	; (8003580 <zgb_rx_check+0xb8>)
 80034f6:	2300      	movs	r3, #0
 80034f8:	4608      	mov	r0, r1
	{
		for( i=0; i<gbRcvPacketNum; i++ )
		{
			if(gbRcvPacket[i] == 0xff)
			{
				if(i <= (gbRcvPacketNum - 2))
 80034fa:	1e55      	subs	r5, r2, #1
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 80034fc:	4293      	cmp	r3, r2
 80034fe:	da0b      	bge.n	8003518 <zgb_rx_check+0x50>
		{
			if(gbRcvPacket[i] == 0xff)
 8003500:	f811 6b01 	ldrb.w	r6, [r1], #1
 8003504:	2eff      	cmp	r6, #255	; 0xff
 8003506:	d104      	bne.n	8003512 <zgb_rx_check+0x4a>
			{
				if(i <= (gbRcvPacketNum - 2))
 8003508:	42ab      	cmp	r3, r5
 800350a:	da02      	bge.n	8003512 <zgb_rx_check+0x4a>
				{
					if(gbRcvPacket[i+1] == 0x55)
 800350c:	780e      	ldrb	r6, [r1, #0]
 800350e:	2e55      	cmp	r6, #85	; 0x55
 8003510:	d001      	beq.n	8003516 <zgb_rx_check+0x4e>
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 8003512:	3301      	adds	r3, #1
 8003514:	e7f2      	b.n	80034fc <zgb_rx_check+0x34>
						break;
				}
			}
		}

		if(i > 0)
 8003516:	b18b      	cbz	r3, 800353c <zgb_rx_check+0x74>
		{
			if(i == gbRcvPacketNum)
 8003518:	4293      	cmp	r3, r2
 800351a:	d105      	bne.n	8003528 <zgb_rx_check+0x60>
			{
				// Can not find header
				if(gbRcvPacket[i - 1] == 0xff)
 800351c:	1e59      	subs	r1, r3, #1
 800351e:	1865      	adds	r5, r4, r1
 8003520:	796d      	ldrb	r5, [r5, #5]
 8003522:	2dff      	cmp	r5, #255	; 0xff
 8003524:	d108      	bne.n	8003538 <zgb_rx_check+0x70>
					i--;
 8003526:	460b      	mov	r3, r1
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 8003528:	4619      	mov	r1, r3
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 800352a:	1ac5      	subs	r5, r0, r3
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 800352c:	4291      	cmp	r1, r2
 800352e:	da03      	bge.n	8003538 <zgb_rx_check+0x70>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 8003530:	5c46      	ldrb	r6, [r0, r1]
 8003532:	546e      	strb	r6, [r5, r1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 8003534:	3101      	adds	r1, #1
 8003536:	e7f9      	b.n	800352c <zgb_rx_check+0x64>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
			}
			gbRcvPacketNum -= i;
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	7123      	strb	r3, [r4, #4]
		}
	}

	// Verify packet
	if(gbRcvPacketNum == 6)
 800353c:	7922      	ldrb	r2, [r4, #4]
 800353e:	4b0f      	ldr	r3, [pc, #60]	; (800357c <zgb_rx_check+0xb4>)
 8003540:	2a06      	cmp	r2, #6
 8003542:	d119      	bne.n	8003578 <zgb_rx_check+0xb0>
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
 8003544:	795a      	ldrb	r2, [r3, #5]
 8003546:	2aff      	cmp	r2, #255	; 0xff
 8003548:	d113      	bne.n	8003572 <zgb_rx_check+0xaa>
 800354a:	799a      	ldrb	r2, [r3, #6]
 800354c:	2a55      	cmp	r2, #85	; 0x55
 800354e:	d110      	bne.n	8003572 <zgb_rx_check+0xaa>
		{
			checksum = ~gbRcvPacket[3];
 8003550:	7a1a      	ldrb	r2, [r3, #8]
			if(gbRcvPacket[2] == checksum)
 8003552:	79d9      	ldrb	r1, [r3, #7]
	// Verify packet
	if(gbRcvPacketNum == 6)
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
 8003554:	43d2      	mvns	r2, r2
 8003556:	b2d2      	uxtb	r2, r2
			if(gbRcvPacket[2] == checksum)
 8003558:	4291      	cmp	r1, r2
 800355a:	d10a      	bne.n	8003572 <zgb_rx_check+0xaa>
			{
				checksum = ~gbRcvPacket[5];
 800355c:	7a9a      	ldrb	r2, [r3, #10]
				if(gbRcvPacket[4] == checksum)
 800355e:	7a58      	ldrb	r0, [r3, #9]
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
			if(gbRcvPacket[2] == checksum)
			{
				checksum = ~gbRcvPacket[5];
 8003560:	43d2      	mvns	r2, r2
 8003562:	b2d2      	uxtb	r2, r2
				if(gbRcvPacket[4] == checksum)
 8003564:	4290      	cmp	r0, r2
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 8003566:	bf01      	itttt	eq
 8003568:	eb01 2100 	addeq.w	r1, r1, r0, lsl #8
					gbRcvFlag = 1;
 800356c:	2201      	moveq	r2, #1
			{
				checksum = ~gbRcvPacket[5];
				if(gbRcvPacket[4] == checksum)
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 800356e:	8059      	strheq	r1, [r3, #2]
					gbRcvFlag = 1;
 8003570:	701a      	strbeq	r2, [r3, #0]
				}
			}
		}

		gbRcvPacket[0] = 0x00;
 8003572:	2300      	movs	r3, #0
 8003574:	7163      	strb	r3, [r4, #5]
		gbRcvPacketNum = 0;
 8003576:	7123      	strb	r3, [r4, #4]
	}

	return gbRcvFlag;
 8003578:	7820      	ldrb	r0, [r4, #0]
}
 800357a:	bd70      	pop	{r4, r5, r6, pc}
 800357c:	20000308 	andcs	r0, r0, r8, lsl #6
 8003580:	2000030d 	andcs	r0, r0, sp, lsl #6

08003584 <zgb_rx_data>:

int zgb_rx_data(void)
{
	gbRcvFlag = 0;
 8003584:	4b02      	ldr	r3, [pc, #8]	; (8003590 <zgb_rx_data+0xc>)
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
	return (int)gwRcvData;
}
 800358a:	8858      	ldrh	r0, [r3, #2]
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000308 	andcs	r0, r0, r8, lsl #6

08003594 <Zigbee_SetState>:

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8003594:	2801      	cmp	r0, #1
 8003596:	f04f 0108 	mov.w	r1, #8
 800359a:	4803      	ldr	r0, [pc, #12]	; (80035a8 <Zigbee_SetState+0x14>)
 800359c:	d101      	bne.n	80035a2 <Zigbee_SetState+0xe>
 800359e:	f002 bc9a 	b.w	8005ed6 <GPIO_ResetBits>
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 80035a2:	f002 bc96 	b.w	8005ed2 <GPIO_SetBits>
 80035a6:	bf00      	nop
 80035a8:	40010c00 	andmi	r0, r1, r0, lsl #24

080035ac <ScanZigbee>:
}


u16 ScanZigbee(void)	// Zigbee모듈 찾아내는 함수
{
 80035ac:	b538      	push	{r3, r4, r5, lr}
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 80035ae:	4c22      	ldr	r4, [pc, #136]	; (8003638 <ScanZigbee+0x8c>)
 80035b0:	2300      	movs	r3, #0
 80035b2:	81a3      	strh	r3, [r4, #12]
 80035b4:	2502      	movs	r5, #2

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 80035b6:	89a0      	ldrh	r0, [r4, #12]
 80035b8:	bb70      	cbnz	r0, 8003618 <ScanZigbee+0x6c>
    {
    	Zigbee_SetState(OFF);
 80035ba:	f7ff ffeb 	bl	8003594 <Zigbee_SetState>
        mDelay(2);
 80035be:	2002      	movs	r0, #2
 80035c0:	f001 f9a1 	bl	8004906 <mDelay>

        BufferClear(USART_ZIGBEE);
 80035c4:	2001      	movs	r0, #1
 80035c6:	f001 faa9 	bl	8004b1c <BufferClear>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 80035ca:	2108      	movs	r1, #8
 80035cc:	481b      	ldr	r0, [pc, #108]	; (800363c <ScanZigbee+0x90>)
 80035ce:	f002 fc82 	bl	8005ed6 <GPIO_ResetBits>
        mDelay(2);

        BufferClear(USART_ZIGBEE);

        Zigbee_SetState(ON);
        mDelay(10);
 80035d2:	200a      	movs	r0, #10
 80035d4:	f001 f997 	bl	8004906 <mDelay>
        TxDData(USART_ZIGBEE,'!');
 80035d8:	2121      	movs	r1, #33	; 0x21
 80035da:	2001      	movs	r0, #1
 80035dc:	f001 facc 	bl	8004b78 <TxDData>
        TxDData(USART_ZIGBEE,'!');
 80035e0:	2001      	movs	r0, #1
 80035e2:	2121      	movs	r1, #33	; 0x21
 80035e4:	f001 fac8 	bl	8004b78 <TxDData>
        mDelay(305);
 80035e8:	f240 1031 	movw	r0, #305	; 0x131
 80035ec:	f001 f98b 	bl	8004906 <mDelay>


		while( IsRXD_Ready(USART_ZIGBEE) )
 80035f0:	2001      	movs	r0, #1
 80035f2:	f001 fa9d 	bl	8004b30 <IsRXD_Ready>
 80035f6:	b158      	cbz	r0, 8003610 <ScanZigbee+0x64>
		{

			while( IsRXD_Ready(USART_ZIGBEE) == 0 );
 80035f8:	2001      	movs	r0, #1
 80035fa:	f001 fa99 	bl	8004b30 <IsRXD_Ready>
 80035fe:	2800      	cmp	r0, #0
 8003600:	d0fa      	beq.n	80035f8 <ScanZigbee+0x4c>

			if( RxDBuffer(USART_ZIGBEE)=='!' )
 8003602:	2001      	movs	r0, #1
 8003604:	f001 faa4 	bl	8004b50 <RxDBuffer>
 8003608:	2821      	cmp	r0, #33	; 0x21
 800360a:	d1f1      	bne.n	80035f0 <ScanZigbee+0x44>
			{
				gwMyZigbeeID = 1;
 800360c:	2301      	movs	r3, #1
 800360e:	81a3      	strh	r3, [r4, #12]
 8003610:	3d01      	subs	r5, #1
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 8003612:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8003616:	d1ce      	bne.n	80035b6 <ScanZigbee+0xa>
			}
		}
        checkcount--;
    }

    mDelay(50);
 8003618:	2032      	movs	r0, #50	; 0x32
 800361a:	f001 f974 	bl	8004906 <mDelay>

    //	TxDByte('E');	// Exit Zigbee Monitor... Reset과 동일하다.

    Zigbee_SetState(OFF);
 800361e:	2000      	movs	r0, #0
 8003620:	f7ff ffb8 	bl	8003594 <Zigbee_SetState>
    mDelay(2);
 8003624:	2002      	movs	r0, #2
 8003626:	f001 f96e 	bl	8004906 <mDelay>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800362a:	2108      	movs	r1, #8
 800362c:	4803      	ldr	r0, [pc, #12]	; (800363c <ScanZigbee+0x90>)
 800362e:	f002 fc52 	bl	8005ed6 <GPIO_ResetBits>

    Zigbee_SetState(OFF);
    mDelay(2);
    Zigbee_SetState(ON);

    return gwMyZigbeeID;
 8003632:	89a0      	ldrh	r0, [r4, #12]
}
 8003634:	bd38      	pop	{r3, r4, r5, pc}
 8003636:	bf00      	nop
 8003638:	20000308 	andcs	r0, r0, r8, lsl #6
 800363c:	40010c00 	andmi	r0, r1, r0, lsl #24

08003640 <zgb_hal_open>:
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 8003640:	b508      	push	{r3, lr}


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 8003642:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003646:	2001      	movs	r0, #1
 8003648:	f000 fede 	bl	8004408 <USART_Configuration>
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

}
 800364c:	2001      	movs	r0, #1
 800364e:	bd08      	pop	{r3, pc}

08003650 <zgb_hal_close>:

void zgb_hal_close()
{
 8003650:	4770      	bx	lr

08003652 <zgb_hal_tx>:
	// Closing device

}

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
 8003652:	b570      	push	{r4, r5, r6, lr}
 8003654:	4605      	mov	r5, r0
 8003656:	460e      	mov	r6, r1
	int i;

	for( i=0 ; i < numPacket ; i++ )
 8003658:	4604      	mov	r4, r0
 800365a:	1b63      	subs	r3, r4, r5
 800365c:	429e      	cmp	r6, r3
 800365e:	dd05      	ble.n	800366c <zgb_hal_tx+0x1a>
		TxDData(USART_ZIGBEE,pPacket[i]);
 8003660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003664:	2001      	movs	r0, #1
 8003666:	f001 fa87 	bl	8004b78 <TxDData>
 800366a:	e7f6      	b.n	800365a <zgb_hal_tx+0x8>
	// Transmiting date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

}
 800366c:	2000      	movs	r0, #0
 800366e:	bd70      	pop	{r4, r5, r6, pc}

08003670 <zgb_hal_rx>:

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	4606      	mov	r6, r0

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8003674:	2001      	movs	r0, #1
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 8003676:	460c      	mov	r4, r1

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8003678:	f001 fa5a 	bl	8004b30 <IsRXD_Ready>
 800367c:	b190      	cbz	r0, 80036a4 <zgb_hal_rx+0x34>
 800367e:	4635      	mov	r5, r6


	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
 8003680:	2001      	movs	r0, #1
 8003682:	f001 fa55 	bl	8004b30 <IsRXD_Ready>
 8003686:	2800      	cmp	r0, #0
 8003688:	d0fa      	beq.n	8003680 <zgb_hal_rx+0x10>
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 800368a:	2001      	movs	r0, #1
 800368c:	f001 fa60 	bl	8004b50 <RxDBuffer>
 8003690:	f805 0b01 	strb.w	r0, [r5], #1
			if(cnt >= numPacket) break;
 8003694:	1bab      	subs	r3, r5, r6
 8003696:	429c      	cmp	r4, r3
 8003698:	dcf2      	bgt.n	8003680 <zgb_hal_rx+0x10>
	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 800369a:	2c01      	cmp	r4, #1
 800369c:	4620      	mov	r0, r4
 800369e:	bfb8      	it	lt
 80036a0:	2001      	movlt	r0, #1
 80036a2:	bd70      	pop	{r4, r5, r6, pc}
{

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 80036a4:	f04f 30ff 	mov.w	r0, #4294967295
	// Recieving date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data recieved. -1 is error.

}
 80036a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080036ac <WriteControlTable>:
  }
}


void WriteControlTable(void)
{
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 80036ae:	4f16      	ldr	r7, [pc, #88]	; (8003708 <WriteControlTable+0x5c>)
 80036b0:	2601      	movs	r6, #1
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 80036b2:	4d16      	ldr	r5, [pc, #88]	; (800370c <WriteControlTable+0x60>)
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 80036b4:	19bc      	adds	r4, r7, r6


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 80036b6:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 80036ba:	42b3      	cmp	r3, r6
 80036bc:	d922      	bls.n	8003704 <WriteControlTable+0x58>
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
 80036be:	7838      	ldrb	r0, [r7, #0]
 80036c0:	3801      	subs	r0, #1
 80036c2:	4430      	add	r0, r6
 80036c4:	b2c0      	uxtb	r0, r0
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 80036c6:	5c2b      	ldrb	r3, [r5, r0]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d10b      	bne.n	80036e4 <WriteControlTable+0x38>
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 80036cc:	5ba1      	ldrh	r1, [r4, r6]
 80036ce:	4b10      	ldr	r3, [pc, #64]	; (8003710 <WriteControlTable+0x64>)
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 80036d0:	2817      	cmp	r0, #23
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 80036d2:	5219      	strh	r1, [r3, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 80036d4:	d803      	bhi.n	80036de <WriteControlTable+0x32>
 80036d6:	0080      	lsls	r0, r0, #2
 80036d8:	3004      	adds	r0, #4
 80036da:	f002 f8bf 	bl	800585c <BKP_WriteBackupRegister>
      bCount++;
 80036de:	3601      	adds	r6, #1
 80036e0:	b2f6      	uxtb	r6, r6
 80036e2:	e00c      	b.n	80036fe <WriteControlTable+0x52>
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 80036e4:	19bb      	adds	r3, r7, r6
 80036e6:	785b      	ldrb	r3, [r3, #1]
 80036e8:	183a      	adds	r2, r7, r0
 80036ea:	b2db      	uxtb	r3, r3
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 80036ec:	2817      	cmp	r0, #23
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 80036ee:	f882 3101 	strb.w	r3, [r2, #257]	; 0x101
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 80036f2:	d804      	bhi.n	80036fe <WriteControlTable+0x52>
 80036f4:	0080      	lsls	r0, r0, #2
 80036f6:	5ba1      	ldrh	r1, [r4, r6]
 80036f8:	3004      	adds	r0, #4
 80036fa:	f002 f8af 	bl	800585c <BKP_WriteBackupRegister>


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 80036fe:	3601      	adds	r6, #1
 8003700:	b2f6      	uxtb	r6, r6
 8003702:	e7d8      	b.n	80036b6 <WriteControlTable+0xa>
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
    }
  }
}
 8003704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003706:	bf00      	nop
 8003708:	20000316 	andcs	r0, r0, r6, lsl r3
 800370c:	20000000 	andcs	r0, r0, r0
 8003710:	20000417 	andcs	r0, r0, r7, lsl r4

08003714 <WriteControlTableRangeCheck>:

byte WriteControlTableRangeCheck(void)
{
 8003714:	b5f0      	push	{r4, r5, r6, r7, lr}
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 8003716:	4e17      	ldr	r6, [pc, #92]	; (8003774 <WriteControlTableRangeCheck+0x60>)
 8003718:	4a17      	ldr	r2, [pc, #92]	; (8003778 <WriteControlTableRangeCheck+0x64>)
 800371a:	7833      	ldrb	r3, [r6, #0]
 800371c:	5cd1      	ldrb	r1, [r2, r3]
 800371e:	b331      	cbz	r1, 800376e <WriteControlTableRangeCheck+0x5a>
 8003720:	f896 415c 	ldrb.w	r4, [r6, #348]	; 0x15c
 8003724:	18d1      	adds	r1, r2, r3
 8003726:	4421      	add	r1, r4
 8003728:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 800372c:	2902      	cmp	r1, #2
 800372e:	d01e      	beq.n	800376e <WriteControlTableRangeCheck+0x5a>
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 8003730:	4617      	mov	r7, r2
 8003732:	2101      	movs	r1, #1
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
 8003734:	b2c8      	uxtb	r0, r1
 8003736:	4284      	cmp	r4, r0
 8003738:	d917      	bls.n	800376a <WriteControlTableRangeCheck+0x56>
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 800373a:	2b5a      	cmp	r3, #90	; 0x5a
 800373c:	d817      	bhi.n	800376e <WriteControlTableRangeCheck+0x5a>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 800373e:	1875      	adds	r5, r6, r1
 8003740:	eb02 0c43 	add.w	ip, r2, r3, lsl #1
 8003744:	f895 e001 	ldrb.w	lr, [r5, #1]

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 8003748:	f89c c05a 	ldrb.w	ip, [ip, #90]	; 0x5a
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 800374c:	4618      	mov	r0, r3

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 800374e:	45f4      	cmp	ip, lr
 8003750:	d80d      	bhi.n	800376e <WriteControlTableRangeCheck+0x5a>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
       gbpParameter[bCount] > gbpParameterRange[bPointer][HIGH_LIMIT])
 8003752:	eb07 0040 	add.w	r0, r7, r0, lsl #1
 8003756:	786d      	ldrb	r5, [r5, #1]
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 8003758:	f890 005b 	ldrb.w	r0, [r0, #91]	; 0x5b
 800375c:	3301      	adds	r3, #1
 800375e:	42a8      	cmp	r0, r5
 8003760:	f101 0101 	add.w	r1, r1, #1
 8003764:	b2db      	uxtb	r3, r3
 8003766:	d2e5      	bcs.n	8003734 <WriteControlTableRangeCheck+0x20>
 8003768:	e001      	b.n	800376e <WriteControlTableRangeCheck+0x5a>
    {
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
 800376a:	2000      	movs	r0, #0
 800376c:	bdf0      	pop	{r4, r5, r6, r7, pc}

byte WriteControlTableRangeCheck(void)
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 800376e:	2008      	movs	r0, #8
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
}
 8003770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003772:	bf00      	nop
 8003774:	20000316 	andcs	r0, r0, r6, lsl r3
 8003778:	20000000 	andcs	r0, r0, r0

0800377c <ReturnPacket>:


void ReturnPacket(byte bError)
{
 800377c:	b570      	push	{r4, r5, r6, lr}
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 800377e:	4c3b      	ldr	r4, [pc, #236]	; (800386c <ReturnPacket+0xf0>)
 8003780:	f894 315d 	ldrb.w	r3, [r4, #349]	; 0x15d
 8003784:	2b01      	cmp	r3, #1
 8003786:	d007      	beq.n	8003798 <ReturnPacket+0x1c>
 8003788:	f894 315e 	ldrb.w	r3, [r4, #350]	; 0x15e
 800378c:	2bfe      	cmp	r3, #254	; 0xfe
 800378e:	d06b      	beq.n	8003868 <ReturnPacket+0xec>
 8003790:	f894 3111 	ldrb.w	r3, [r4, #273]	; 0x111
 8003794:	2b01      	cmp	r3, #1
 8003796:	d967      	bls.n	8003868 <ReturnPacket+0xec>
  {
    bError |= gbInterruptCheckError;
 8003798:	f894 315f 	ldrb.w	r3, [r4, #351]	; 0x15f
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 800379c:	26ff      	movs	r6, #255	; 0xff
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 800379e:	4318      	orrs	r0, r3
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 80037a0:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 80037a4:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 80037a8:	3302      	adds	r3, #2
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	1c51      	adds	r1, r2, #1
 80037ae:	b2c9      	uxtb	r1, r1
 80037b0:	4422      	add	r2, r4
 80037b2:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 80037b6:	f882 6161 	strb.w	r6, [r2, #353]	; 0x161
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 80037ba:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 80037be:	4403      	add	r3, r0
 80037c0:	43db      	mvns	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	1c51      	adds	r1, r2, #1
 80037c6:	b2c9      	uxtb	r1, r1
 80037c8:	4422      	add	r2, r4
 80037ca:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 80037ce:	f882 6161 	strb.w	r6, [r2, #353]	; 0x161
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 80037d2:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 80037d6:	b2db      	uxtb	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	1c51      	adds	r1, r2, #1
 80037dc:	b2c9      	uxtb	r1, r1
 80037de:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 80037e2:	f894 1104 	ldrb.w	r1, [r4, #260]	; 0x104
 80037e6:	4422      	add	r2, r4
 80037e8:	b2c9      	uxtb	r1, r1
 80037ea:	f882 1161 	strb.w	r1, [r2, #353]	; 0x161
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 80037ee:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 80037f2:	4d1e      	ldr	r5, [pc, #120]	; (800386c <ReturnPacket+0xf0>)
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	1c51      	adds	r1, r2, #1
 80037f8:	b2c9      	uxtb	r1, r1
 80037fa:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 80037fe:	4422      	add	r2, r4
 8003800:	2102      	movs	r1, #2
 8003802:	f882 1161 	strb.w	r1, [r2, #353]	; 0x161
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 8003806:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	1c51      	adds	r1, r2, #1
 800380e:	b2c9      	uxtb	r1, r1
 8003810:	4422      	add	r2, r4
 8003812:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 8003816:	f882 0161 	strb.w	r0, [r2, #353]	; 0x161
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 800381a:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	1c51      	adds	r1, r2, #1
 8003822:	b2c9      	uxtb	r1, r1
 8003824:	4422      	add	r2, r4
 8003826:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 800382a:	f882 3161 	strb.w	r3, [r2, #353]	; 0x161

    if (gbTxD1Transmitting==0) {
 800382e:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
 8003832:	b9ab      	cbnz	r3, 8003860 <ReturnPacket+0xe4>
      gbTxD1Transmitting = 1;
 8003834:	2601      	movs	r6, #1
 8003836:	f885 6261 	strb.w	r6, [r5, #609]	; 0x261
    //  if (TXD1_FINISH) {
		USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 800383a:	f895 1262 	ldrb.w	r1, [r5, #610]	; 0x262
 800383e:	480c      	ldr	r0, [pc, #48]	; (8003870 <ReturnPacket+0xf4>)
 8003840:	b2cb      	uxtb	r3, r1
 8003842:	1999      	adds	r1, r3, r6
 8003844:	b2c9      	uxtb	r1, r1
 8003846:	f885 1262 	strb.w	r1, [r5, #610]	; 0x262
 800384a:	442b      	add	r3, r5
 800384c:	f893 1161 	ldrb.w	r1, [r3, #353]	; 0x161
 8003850:	f003 ff0f 	bl	8007672 <USART_SendData>
		USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8003854:	4632      	mov	r2, r6
 8003856:	f240 6126 	movw	r1, #1574	; 0x626
 800385a:	4805      	ldr	r0, [pc, #20]	; (8003870 <ReturnPacket+0xf4>)
 800385c:	f003 feaf 	bl	80075be <USART_ITConfig>
      //TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
    }

    while(gbTxD1Transmitting);
 8003860:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1fb      	bne.n	8003860 <ReturnPacket+0xe4>
 8003868:	bd70      	pop	{r4, r5, r6, pc}
 800386a:	bf00      	nop
 800386c:	20000316 	andcs	r0, r0, r6, lsl r3
 8003870:	40004800 	andmi	r4, r0, r0, lsl #16

08003874 <ProcessAfterWriting>:
  }
}


void ProcessAfterWriting(void)
{
 8003874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 8003876:	4c3e      	ldr	r4, [pc, #248]	; (8003970 <ProcessAfterWriting+0xfc>)
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 8003878:	4f3e      	ldr	r7, [pc, #248]	; (8003974 <ProcessAfterWriting+0x100>)
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 800387a:	2600      	movs	r6, #0
 800387c:	f894 215c 	ldrb.w	r2, [r4, #348]	; 0x15c
 8003880:	b2f3      	uxtb	r3, r6
 8003882:	3a01      	subs	r2, #1
 8003884:	4293      	cmp	r3, r2
 8003886:	da72      	bge.n	800396e <ProcessAfterWriting+0xfa>
  {
    switch(gbStartAddress+bCount)
 8003888:	7822      	ldrb	r2, [r4, #0]
 800388a:	4413      	add	r3, r2
 800388c:	2b1a      	cmp	r3, #26
 800388e:	d046      	beq.n	800391e <ProcessAfterWriting+0xaa>
 8003890:	dc12      	bgt.n	80038b8 <ProcessAfterWriting+0x44>
 8003892:	2b18      	cmp	r3, #24
 8003894:	d02d      	beq.n	80038f2 <ProcessAfterWriting+0x7e>
 8003896:	dc35      	bgt.n	8003904 <ProcessAfterWriting+0x90>
 8003898:	2b04      	cmp	r3, #4
 800389a:	d166      	bne.n	800396a <ProcessAfterWriting+0xf6>
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 800389c:	f894 5105 	ldrb.w	r5, [r4, #261]	; 0x105
			USART_Configuration(USART_DXL,lTemp);
 80038a0:	2000      	movs	r0, #0
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 80038a2:	3501      	adds	r5, #1
 80038a4:	fbb7 f5f5 	udiv	r5, r7, r5
			USART_Configuration(USART_DXL,lTemp);
 80038a8:	4629      	mov	r1, r5
 80038aa:	f000 fdad 	bl	8004408 <USART_Configuration>
			USART_Configuration(USART_PC,lTemp);
 80038ae:	4629      	mov	r1, r5
 80038b0:	2002      	movs	r0, #2
 80038b2:	f000 fda9 	bl	8004408 <USART_Configuration>

		break;
 80038b6:	e058      	b.n	800396a <ProcessAfterWriting+0xf6>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 80038b8:	2b51      	cmp	r3, #81	; 0x51
 80038ba:	d03f      	beq.n	800393c <ProcessAfterWriting+0xc8>
 80038bc:	dc10      	bgt.n	80038e0 <ProcessAfterWriting+0x6c>
 80038be:	2b1c      	cmp	r3, #28
 80038c0:	d153      	bne.n	800396a <ProcessAfterWriting+0xf6>
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
 80038c2:	f8b4 311d 	ldrh.w	r3, [r4, #285]	; 0x11d
 80038c6:	f003 021f 	and.w	r2, r3, #31
 80038ca:	f884 2267 	strb.w	r2, [r4, #615]	; 0x267
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 80038ce:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 80038d2:	f3c3 2384 	ubfx	r3, r3, #10, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 80038d6:	f884 2268 	strb.w	r2, [r4, #616]	; 0x268
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 80038da:	f884 3269 	strb.w	r3, [r4, #617]	; 0x269
		break;
 80038de:	e044      	b.n	800396a <ProcessAfterWriting+0xf6>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 80038e0:	2b52      	cmp	r3, #82	; 0x52
 80038e2:	d03d      	beq.n	8003960 <ProcessAfterWriting+0xec>
 80038e4:	2b53      	cmp	r3, #83	; 0x53
 80038e6:	d140      	bne.n	800396a <ProcessAfterWriting+0xf6>
				setBuzzerOff();
			}
		break;

		case	P_TX_REMOCON_DATA_L:
				zgb_tx_data(GW_TX_REMOCON_DATA);
 80038e8:	f8b4 0154 	ldrh.w	r0, [r4, #340]	; 0x154
 80038ec:	f7ff fdce 	bl	800348c <zgb_tx_data>
				//TxDData(USART_ZIGBEE,'a');

				break;
 80038f0:	e03b      	b.n	800396a <ProcessAfterWriting+0xf6>
			USART_Configuration(USART_PC,lTemp);

		break;

		case	P_DYNAMIXEL_POWER:
				dxl_set_power(GB_DYNAMIXEL_POWER);
 80038f2:	f894 0119 	ldrb.w	r0, [r4, #281]	; 0x119
 80038f6:	f001 f839 	bl	800496c <dxl_set_power>
				gbDxlPwr = GB_DYNAMIXEL_POWER;
 80038fa:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
 80038fe:	f884 3263 	strb.w	r3, [r4, #611]	; 0x263
		break;
 8003902:	e032      	b.n	800396a <ProcessAfterWriting+0xf6>
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
 8003904:	f894 011a 	ldrb.w	r0, [r4, #282]	; 0x11a
 8003908:	2101      	movs	r1, #1
 800390a:	f000 fbd3 	bl	80040b4 <LED_SetState>
				LED_SetState(~GB_LED_MODE, OFF);
 800390e:	f894 011a 	ldrb.w	r0, [r4, #282]	; 0x11a
 8003912:	2100      	movs	r1, #0
 8003914:	43c0      	mvns	r0, r0
 8003916:	b2c0      	uxtb	r0, r0
 8003918:	f000 fbcc 	bl	80040b4 <LED_SetState>
		break;
 800391c:	e025      	b.n	800396a <ProcessAfterWriting+0xf6>
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 800391e:	f8b4 311b 	ldrh.w	r3, [r4, #283]	; 0x11b
 8003922:	f003 021f 	and.w	r2, r3, #31
 8003926:	f884 2264 	strb.w	r2, [r4, #612]	; 0x264
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 800392a:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 800392e:	f3c3 2384 	ubfx	r3, r3, #10, #5
				LED_SetState(GB_LED_MODE, ON);
				LED_SetState(~GB_LED_MODE, OFF);
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8003932:	f884 2265 	strb.w	r2, [r4, #613]	; 0x265
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8003936:	f884 3266 	strb.w	r3, [r4, #614]	; 0x266
		break;
 800393a:	e016      	b.n	800396a <ProcessAfterWriting+0xf6>
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
		break;

		case	P_BUZZER_DATA0:

			setBuzzerPlayLength(GB_BUZZER_DATA1);
 800393c:	f894 0153 	ldrb.w	r0, [r4, #339]	; 0x153
 8003940:	f001 fa7e 	bl	8004e40 <setBuzzerPlayLength>

			if( getBuzzerState() == 0 )
 8003944:	f001 fa94 	bl	8004e70 <getBuzzerState>
 8003948:	b118      	cbz	r0, 8003952 <ProcessAfterWriting+0xde>
			{
				setBuzzerData(GB_BUZZER_DATA0);
				PlayBuzzer();
			}
			else
			if( GB_BUZZER_DATA1 == 0xFE )
 800394a:	f894 3153 	ldrb.w	r3, [r4, #339]	; 0x153
 800394e:	2bfe      	cmp	r3, #254	; 0xfe
 8003950:	d10b      	bne.n	800396a <ProcessAfterWriting+0xf6>
			{
				setBuzzerData(GB_BUZZER_DATA0);
 8003952:	f894 0152 	ldrb.w	r0, [r4, #338]	; 0x152
 8003956:	f001 fa7f 	bl	8004e58 <setBuzzerData>
				PlayBuzzer();
 800395a:	f001 fab7 	bl	8004ecc <PlayBuzzer>
 800395e:	e004      	b.n	800396a <ProcessAfterWriting+0xf6>
			}
		break;

		case	P_BUZZER_DATA1:
			if( GB_BUZZER_DATA1 == 0x00 )
 8003960:	f894 3153 	ldrb.w	r3, [r4, #339]	; 0x153
 8003964:	b90b      	cbnz	r3, 800396a <ProcessAfterWriting+0xf6>
			{
				setBuzzerOff();
 8003966:	f001 facd 	bl	8004f04 <setBuzzerOff>
 800396a:	3601      	adds	r6, #1
 800396c:	e786      	b.n	800387c <ProcessAfterWriting+0x8>
      default:
        break;
    }
  }

}
 800396e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003970:	20000316 	andcs	r0, r0, r6, lsl r3
 8003974:	001e8480 	andseq	r8, lr, r0, lsl #9

08003978 <Process>:

u8 gbDxlPwr;


void Process(void)
{
 8003978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 800397c:	4cc6      	ldr	r4, [pc, #792]	; (8003c98 <Process+0x320>)


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 800397e:	f06f 021f 	mvn.w	r2, #31
 8003982:	f884 211b 	strb.w	r2, [r4, #283]	; 0x11b
 8003986:	2203      	movs	r2, #3
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 8003988:	23c8      	movs	r3, #200	; 0xc8


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 800398a:	f884 211c 	strb.w	r2, [r4, #284]	; 0x11c
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 800398e:	227c      	movs	r2, #124	; 0x7c
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 8003990:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8003994:	f884 211e 	strb.w	r2, [r4, #286]	; 0x11e


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 8003998:	2300      	movs	r3, #0
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 800399a:	221f      	movs	r2, #31

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 800399c:	f884 3264 	strb.w	r3, [r4, #612]	; 0x264

  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 80039a0:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80039a4:	f884 2265 	strb.w	r2, [r4, #613]	; 0x265
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 80039a8:	f884 3266 	strb.w	r3, [r4, #614]	; 0x266

	gbLEDEyeR = GW_LED_EYE&0x1f;
 80039ac:	f884 3267 	strb.w	r3, [r4, #615]	; 0x267
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 80039b0:	f884 3268 	strb.w	r3, [r4, #616]	; 0x268
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 80039b4:	f884 2269 	strb.w	r2, [r4, #617]	; 0x269

  GW_ZIGBEE_ID = ScanZigbee();
 80039b8:	f7ff fdf8 	bl	80035ac <ScanZigbee>
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80039bc:	4626      	mov	r6, r4
 80039be:	4627      	mov	r7, r4
 80039c0:	46a0      	mov	r8, r4

	gbLEDEyeR = GW_LED_EYE&0x1f;
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;

  GW_ZIGBEE_ID = ScanZigbee();
 80039c2:	f8a4 0159 	strh.w	r0, [r4, #345]	; 0x159

      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
      else
      {
        if(bCount0xff >= 2) break;
        bCount0xff = 0;
 80039c6:	2200      	movs	r2, #0
  while(1)
  {
    RX_PACKET_START:
    RX_PACKET_TIMEOUT:

    bCount0xff = 0;
 80039c8:	4613      	mov	r3, r2
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80039ca:	4610      	mov	r0, r2
 80039cc:	f894 515e 	ldrb.w	r5, [r4, #350]	; 0x15e
 80039d0:	f884 026a 	strb.w	r0, [r4, #618]	; 0x26a
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80039d4:	f894 e26b 	ldrb.w	lr, [r4, #619]	; 0x26b
 80039d8:	f894 126c 	ldrb.w	r1, [r4, #620]	; 0x26c
 80039dc:	458e      	cmp	lr, r1
 80039de:	d108      	bne.n	80039f2 <Process+0x7a>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 80039e0:	f896 126a 	ldrb.w	r1, [r6, #618]	; 0x26a
 80039e4:	2964      	cmp	r1, #100	; 0x64
 80039e6:	d9f5      	bls.n	80039d4 <Process+0x5c>
 80039e8:	2a00      	cmp	r2, #0
 80039ea:	d0ec      	beq.n	80039c6 <Process+0x4e>
 80039ec:	f888 515e 	strb.w	r5, [r8, #350]	; 0x15e
 80039f0:	e7e9      	b.n	80039c6 <Process+0x4e>
        #endif
      }


      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
 80039f2:	f897 226b 	ldrb.w	r2, [r7, #619]	; 0x26b
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	1c51      	adds	r1, r2, #1
 80039fa:	b2c9      	uxtb	r1, r1
 80039fc:	f887 126b 	strb.w	r1, [r7, #619]	; 0x26b
 8003a00:	443a      	add	r2, r7
 8003a02:	f892 526d 	ldrb.w	r5, [r2, #621]	; 0x26d
 8003a06:	b2ed      	uxtb	r5, r5
 8003a08:	2dff      	cmp	r5, #255	; 0xff
 8003a0a:	d103      	bne.n	8003a14 <Process+0x9c>
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2201      	movs	r2, #1
 8003a12:	e7dd      	b.n	80039d0 <Process+0x58>
      else
      {
        if(bCount0xff >= 2) break;
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d801      	bhi.n	8003a1c <Process+0xa4>
        bCount0xff = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e7f9      	b.n	8003a10 <Process+0x98>
      }
    }

    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
 8003a1c:	f898 3104 	ldrb.w	r3, [r8, #260]	; 0x104
 8003a20:	f888 515e 	strb.w	r5, [r8, #350]	; 0x15e
 8003a24:	429d      	cmp	r5, r3
 8003a26:	d001      	beq.n	8003a2c <Process+0xb4>
 8003a28:	2dfe      	cmp	r5, #254	; 0xfe
 8003a2a:	d1cc      	bne.n	80039c6 <Process+0x4e>
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f884 326a 	strb.w	r3, [r4, #618]	; 0x26a
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003a32:	f894 226b 	ldrb.w	r2, [r4, #619]	; 0x26b
 8003a36:	f894 326c 	ldrb.w	r3, [r4, #620]	; 0x26c
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d104      	bne.n	8003a48 <Process+0xd0>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003a3e:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003a42:	2b64      	cmp	r3, #100	; 0x64
 8003a44:	d9f5      	bls.n	8003a32 <Process+0xba>
 8003a46:	e7be      	b.n	80039c6 <Process+0x4e>
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003a48:	f897 326b 	ldrb.w	r3, [r7, #619]	; 0x26b
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	f887 226b 	strb.w	r2, [r7, #619]	; 0x26b
 8003a56:	443b      	add	r3, r7
 8003a58:	f893 326d 	ldrb.w	r3, [r3, #621]	; 0x26d
 8003a5c:	fa5f f983 	uxtb.w	r9, r3

      gbParameterLength = bLength-2;
 8003a60:	f1a9 0102 	sub.w	r1, r9, #2
 8003a64:	b2c9      	uxtb	r1, r1
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003a66:	2300      	movs	r3, #0
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];

      gbParameterLength = bLength-2;
 8003a68:	f887 115c 	strb.w	r1, [r7, #348]	; 0x15c
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003a6c:	f887 326a 	strb.w	r3, [r7, #618]	; 0x26a
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003a70:	f894 226b 	ldrb.w	r2, [r4, #619]	; 0x26b
 8003a74:	f894 326c 	ldrb.w	r3, [r4, #620]	; 0x26c
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d104      	bne.n	8003a86 <Process+0x10e>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003a7c:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003a80:	2b64      	cmp	r3, #100	; 0x64
 8003a82:	d9f5      	bls.n	8003a70 <Process+0xf8>
 8003a84:	e79f      	b.n	80039c6 <Process+0x4e>
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003a86:	f897 326b 	ldrb.w	r3, [r7, #619]	; 0x26b
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	f887 226b 	strb.w	r2, [r7, #619]	; 0x26b
 8003a94:	443b      	add	r3, r7
 8003a96:	f893 226d 	ldrb.w	r2, [r3, #621]	; 0x26d
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	f887 215d 	strb.w	r2, [r7, #349]	; 0x15d
      bCheckSum = gbRxID+bLength+gbInstruction;
 8003aa0:	444a      	add	r2, r9
 8003aa2:	4415      	add	r5, r2

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8003aa4:	2200      	movs	r2, #0
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8003aa6:	4610      	mov	r0, r2
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
      bCheckSum = gbRxID+bLength+gbInstruction;
 8003aa8:	b2ed      	uxtb	r5, r5

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8003aaa:	fa5f fe82 	uxtb.w	lr, r2
 8003aae:	4571      	cmp	r1, lr
 8003ab0:	db20      	blt.n	8003af4 <Process+0x17c>
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8003ab2:	f884 026a 	strb.w	r0, [r4, #618]	; 0x26a
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003ab6:	f894 c26b 	ldrb.w	ip, [r4, #619]	; 0x26b
 8003aba:	f894 326c 	ldrb.w	r3, [r4, #620]	; 0x26c
 8003abe:	459c      	cmp	ip, r3
 8003ac0:	d104      	bne.n	8003acc <Process+0x154>
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003ac2:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003ac6:	2b64      	cmp	r3, #100	; 0x64
 8003ac8:	d9f5      	bls.n	8003ab6 <Process+0x13e>
 8003aca:	e77c      	b.n	80039c6 <Process+0x4e>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8003acc:	f897 326b 	ldrb.w	r3, [r7, #619]	; 0x26b
 8003ad0:	44be      	add	lr, r7
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f103 0c01 	add.w	ip, r3, #1
 8003ad8:	fa5f fc8c 	uxtb.w	ip, ip
 8003adc:	f887 c26b 	strb.w	ip, [r7, #619]	; 0x26b
 8003ae0:	443b      	add	r3, r7
 8003ae2:	f893 326d 	ldrb.w	r3, [r3, #621]	; 0x26d
 8003ae6:	3201      	adds	r2, #1
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	441d      	add	r5, r3
 8003aec:	f88e 3001 	strb.w	r3, [lr, #1]
 8003af0:	b2ed      	uxtb	r5, r5
 8003af2:	e7da      	b.n	8003aaa <Process+0x132>
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8003af4:	7863      	ldrb	r3, [r4, #1]

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003af6:	f04f 0a00 	mov.w	sl, #0
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8003afa:	7023      	strb	r3, [r4, #0]

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003afc:	f894 2106 	ldrb.w	r2, [r4, #262]	; 0x106
 8003b00:	fa5f f38a 	uxtb.w	r3, sl
 8003b04:	4293      	cmp	r3, r2
 8003b06:	f10a 0a01 	add.w	sl, sl, #1
 8003b0a:	d203      	bcs.n	8003b14 <Process+0x19c>
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
 8003b0c:	2002      	movs	r0, #2
 8003b0e:	f000 ff10 	bl	8004932 <uDelay>
 8003b12:	e7f3      	b.n	8003afc <Process+0x184>
      }
      if(bCheckSum != 0xff)
 8003b14:	2dff      	cmp	r5, #255	; 0xff
 8003b16:	f897 215d 	ldrb.w	r2, [r7, #349]	; 0x15d
 8003b1a:	d009      	beq.n	8003b30 <Process+0x1b8>
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8003b1c:	f897 326b 	ldrb.w	r3, [r7, #619]	; 0x26b
        if(gbInstruction == INST_PING) {
 8003b20:	2a01      	cmp	r2, #1
    	  uDelay(2);
      }
      if(bCheckSum != 0xff)
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f887 326c 	strb.w	r3, [r7, #620]	; 0x26c
        if(gbInstruction == INST_PING) {
 8003b28:	f43f af4d 	beq.w	80039c6 <Process+0x4e>
        }
        else {
            ReturnPacket(CHECKSUM_ERROR_BIT);
 8003b2c:	2010      	movs	r0, #16
 8003b2e:	e29b      	b.n	8004068 <Process+0x6f0>
        }
      }
      else
      {
    	  	if(gbInstruction == INST_BULK_READ ) //INST_SYNC_WR only 2009.12.11.buche
 8003b30:	2a92      	cmp	r2, #146	; 0x92
 8003b32:	f040 80b5 	bne.w	8003ca0 <Process+0x328>
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	f887 336d 	strb.w	r3, [r7, #877]	; 0x36d
 8003b3c:	f887 336e 	strb.w	r3, [r7, #878]	; 0x36e


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8003b40:	2302      	movs	r3, #2
 8003b42:	f1a9 0203 	sub.w	r2, r9, #3
 8003b46:	4293      	cmp	r3, r2
 8003b48:	f280 80aa 	bge.w	8003ca0 <Process+0x328>
			  {
				if(gbpParameter[bCount] == GB_ID)
 8003b4c:	18e2      	adds	r2, r4, r3
 8003b4e:	7851      	ldrb	r1, [r2, #1]
 8003b50:	f894 2104 	ldrb.w	r2, [r4, #260]	; 0x104
 8003b54:	4291      	cmp	r1, r2
 8003b56:	f040 8099 	bne.w	8003c8c <Process+0x314>
				{
				gbRxID = GB_ID;
 8003b5a:	f896 2104 	ldrb.w	r2, [r6, #260]	; 0x104
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8003b5e:	2dff      	cmp	r5, #255	; 0xff
			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
 8003b60:	f886 215e 	strb.w	r2, [r6, #350]	; 0x15e
				gbInstruction = INST_READ;
 8003b64:	f04f 0202 	mov.w	r2, #2
 8003b68:	f886 215d 	strb.w	r2, [r6, #349]	; 0x15d
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8003b6c:	f103 0201 	add.w	r2, r3, #1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003b70:	f103 33ff 	add.w	r3, r3, #4294967295
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8003b74:	4432      	add	r2, r6
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003b76:	4433      	add	r3, r6
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8003b78:	7852      	ldrb	r2, [r2, #1]
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003b7a:	785b      	ldrb	r3, [r3, #1]
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8003b7c:	7032      	strb	r2, [r6, #0]
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	70b3      	strb	r3, [r6, #2]

			// waiting
				  if (bPrevID == 0xFF) break;
 8003b82:	f000 808b 	beq.w	8003c9c <Process+0x324>
					//    RX_PACKET_START:
					//    RX_PACKET_TIMEOUT:

						u8 bWaitRxID, bWaitLength, bWaitParameterLength, bWaitInstruction, bWaitCheckSum;

						bCount0xff = 0;
 8003b86:	2000      	movs	r0, #0
 8003b88:	2300      	movs	r3, #0


						while(1)
						{
						  gbMiliSec = 0;
 8003b8a:	f884 026a 	strb.w	r0, [r4, #618]	; 0x26a

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003b8e:	f894 136e 	ldrb.w	r1, [r4, #878]	; 0x36e
 8003b92:	f894 236d 	ldrb.w	r2, [r4, #877]	; 0x36d
 8003b96:	4291      	cmp	r1, r2
 8003b98:	d104      	bne.n	8003ba4 <Process+0x22c>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003b9a:	f896 226a 	ldrb.w	r2, [r6, #618]	; 0x26a
 8003b9e:	2a64      	cmp	r2, #100	; 0x64
 8003ba0:	d9f5      	bls.n	8003b8e <Process+0x216>
 8003ba2:	e710      	b.n	80039c6 <Process+0x4e>


						  }

						  if((bWaitRxID = gbpRxD0Buffer[gbRxD0BufferReadPointer++] ) == 0xff) bCount0xff++;
 8003ba4:	f897 236d 	ldrb.w	r2, [r7, #877]	; 0x36d
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	1c51      	adds	r1, r2, #1
 8003bac:	b2c9      	uxtb	r1, r1
 8003bae:	f887 136d 	strb.w	r1, [r7, #877]	; 0x36d
 8003bb2:	443a      	add	r2, r7
 8003bb4:	f892 236f 	ldrb.w	r2, [r2, #879]	; 0x36f
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	2aff      	cmp	r2, #255	; 0xff
 8003bbc:	d102      	bne.n	8003bc4 <Process+0x24c>
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e7e2      	b.n	8003b8a <Process+0x212>
						  else
						  {

							if(bCount0xff >= 2)	break;
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	d9de      	bls.n	8003b8a <Process+0x212>
							bCount0xff = 0;
						  }
						}


						if(bWaitRxID == bPrevID)
 8003bcc:	4295      	cmp	r5, r2
 8003bce:	d1db      	bne.n	8003b88 <Process+0x210>
						{
						  gbMiliSec = 0;
 8003bd0:	4a31      	ldr	r2, [pc, #196]	; (8003c98 <Process+0x320>)
 8003bd2:	f882 326a 	strb.w	r3, [r2, #618]	; 0x26a
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003bd6:	f894 236e 	ldrb.w	r2, [r4, #878]	; 0x36e
 8003bda:	f894 336d 	ldrb.w	r3, [r4, #877]	; 0x36d
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d104      	bne.n	8003bec <Process+0x274>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003be2:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d9f5      	bls.n	8003bd6 <Process+0x25e>
 8003bea:	e6ec      	b.n	80039c6 <Process+0x4e>
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003bec:	f897 336d 	ldrb.w	r3, [r7, #877]	; 0x36d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	b2d2      	uxtb	r2, r2
 8003bf6:	f887 236d 	strb.w	r2, [r7, #877]	; 0x36d
 8003bfa:	443b      	add	r3, r7
 8003bfc:	f893 236f 	ldrb.w	r2, [r3, #879]	; 0x36f
						  bWaitParameterLength = bWaitLength-2;
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8003c00:	2300      	movs	r3, #0
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];

						  bWaitParameterLength = bWaitLength-2;
 8003c02:	3a02      	subs	r2, #2
 8003c04:	b2d2      	uxtb	r2, r2
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8003c06:	f887 326a 	strb.w	r3, [r7, #618]	; 0x26a
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003c0a:	f894 136e 	ldrb.w	r1, [r4, #878]	; 0x36e
 8003c0e:	f894 336d 	ldrb.w	r3, [r4, #877]	; 0x36d
 8003c12:	4299      	cmp	r1, r3
 8003c14:	d104      	bne.n	8003c20 <Process+0x2a8>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003c16:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003c1a:	2b64      	cmp	r3, #100	; 0x64
 8003c1c:	d9f5      	bls.n	8003c0a <Process+0x292>
 8003c1e:	e6d2      	b.n	80039c6 <Process+0x4e>
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8003c20:	2000      	movs	r0, #0
 8003c22:	4605      	mov	r5, r0
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003c24:	f897 336d 	ldrb.w	r3, [r7, #877]	; 0x36d
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	1c59      	adds	r1, r3, #1
 8003c2c:	b2c9      	uxtb	r1, r1
 8003c2e:	f887 136d 	strb.w	r1, [r7, #877]	; 0x36d
 8003c32:	443b      	add	r3, r7
 8003c34:	f893 336f 	ldrb.w	r3, [r3, #879]	; 0x36f
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8003c38:	b2c3      	uxtb	r3, r0
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	db18      	blt.n	8003c70 <Process+0x2f8>
						  {
							gbMiliSec = 0;
 8003c3e:	f886 526a 	strb.w	r5, [r6, #618]	; 0x26a
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003c42:	f896 136e 	ldrb.w	r1, [r6, #878]	; 0x36e
 8003c46:	f896 336d 	ldrb.w	r3, [r6, #877]	; 0x36d
 8003c4a:	4299      	cmp	r1, r3
 8003c4c:	d104      	bne.n	8003c58 <Process+0x2e0>
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003c4e:	f896 326a 	ldrb.w	r3, [r6, #618]	; 0x26a
 8003c52:	2b64      	cmp	r3, #100	; 0x64
 8003c54:	d9f5      	bls.n	8003c42 <Process+0x2ca>
 8003c56:	e6b6      	b.n	80039c6 <Process+0x4e>
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
 8003c58:	f897 336d 	ldrb.w	r3, [r7, #877]	; 0x36d
 8003c5c:	3001      	adds	r0, #1
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	1c59      	adds	r1, r3, #1
 8003c62:	b2c9      	uxtb	r1, r1
 8003c64:	f887 136d 	strb.w	r1, [r7, #877]	; 0x36d
 8003c68:	443b      	add	r3, r7
 8003c6a:	f893 336f 	ldrb.w	r3, [r3, #879]	; 0x36f
 8003c6e:	e7e3      	b.n	8003c38 <Process+0x2c0>
 8003c70:	2500      	movs	r5, #0
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003c72:	f897 2106 	ldrb.w	r2, [r7, #262]	; 0x106
 8003c76:	b2eb      	uxtb	r3, r5
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	f105 0501 	add.w	r5, r5, #1
 8003c7e:	d203      	bcs.n	8003c88 <Process+0x310>
						  {
							  uDelay(2);
 8003c80:	2002      	movs	r0, #2
 8003c82:	f000 fe56 	bl	8004932 <uDelay>
 8003c86:	e7f4      	b.n	8003c72 <Process+0x2fa>
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8003c88:	f04f 0904 	mov.w	r9, #4
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8003c8c:	18e2      	adds	r2, r4, r3
 8003c8e:	7855      	ldrb	r5, [r2, #1]
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8003c90:	3303      	adds	r3, #3
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8003c92:	b2ed      	uxtb	r5, r5
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	e754      	b.n	8003b42 <Process+0x1ca>
 8003c98:	20000316 	andcs	r0, r0, r6, lsl r3
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8003c9c:	f04f 0904 	mov.w	r9, #4
				}
				bPrevID = gbpParameter[bCount];
			  }
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
 8003ca0:	f894 515d 	ldrb.w	r5, [r4, #349]	; 0x15d
 8003ca4:	f105 037d 	add.w	r3, r5, #125	; 0x7d
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d829      	bhi.n	8003d02 <Process+0x38a>
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8003cae:	78b1      	ldrb	r1, [r6, #2]
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8003cb0:	2202      	movs	r2, #2
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8003cb2:	b2c9      	uxtb	r1, r1
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8003cb4:	f1a9 0303 	sub.w	r3, r9, #3
 8003cb8:	1c48      	adds	r0, r1, #1
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	da21      	bge.n	8003d02 <Process+0x38a>
          {
            if(gbpParameter[bCount] == GB_ID)
 8003cbe:	eb04 0e02 	add.w	lr, r4, r2
 8003cc2:	f89e c001 	ldrb.w	ip, [lr, #1]
 8003cc6:	f894 e104 	ldrb.w	lr, [r4, #260]	; 0x104
 8003cca:	45f4      	cmp	ip, lr
 8003ccc:	d116      	bne.n	8003cfc <Process+0x384>
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8003cce:	2301      	movs	r3, #1
 8003cd0:	18d0      	adds	r0, r2, r3
 8003cd2:	428b      	cmp	r3, r1
 8003cd4:	b2c0      	uxtb	r0, r0
 8003cd6:	d809      	bhi.n	8003cec <Process+0x374>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8003cd8:	4420      	add	r0, r4
 8003cda:	7840      	ldrb	r0, [r0, #1]
 8003cdc:	eb04 0e03 	add.w	lr, r4, r3
 8003ce0:	b2c0      	uxtb	r0, r0
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8003ce2:	3301      	adds	r3, #1
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8003ce4:	f88e 0001 	strb.w	r0, [lr, #1]
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	e7f1      	b.n	8003cd0 <Process+0x358>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8003cec:	f005 057f 	and.w	r5, r5, #127	; 0x7f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8003cf0:	3101      	adds	r1, #1
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8003cf2:	f884 515d 	strb.w	r5, [r4, #349]	; 0x15d
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8003cf6:	f884 115c 	strb.w	r1, [r4, #348]	; 0x15c
              break;
 8003cfa:	e002      	b.n	8003d02 <Process+0x38a>
 8003cfc:	4402      	add	r2, r0
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	e7db      	b.n	8003cba <Process+0x342>
            }
          }
        }
        //else
        if(gbInstruction == INST_WRITE)
 8003d02:	f894 315d 	ldrb.w	r3, [r4, #349]	; 0x15d
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d10c      	bne.n	8003d24 <Process+0x3ac>
        {
          bReturn = WriteControlTableRangeCheck();
 8003d0a:	f7ff fd03 	bl	8003714 <WriteControlTableRangeCheck>
 8003d0e:	4605      	mov	r5, r0
          ReturnPacket(bReturn);
 8003d10:	f7ff fd34 	bl	800377c <ReturnPacket>
          if(bReturn != RANGE_ERROR_BIT)
 8003d14:	2d08      	cmp	r5, #8
 8003d16:	f43f ae56 	beq.w	80039c6 <Process+0x4e>
          {
            WriteControlTable();
 8003d1a:	f7ff fcc7 	bl	80036ac <WriteControlTable>
            ProcessAfterWriting();
 8003d1e:	f7ff fda9 	bl	8003874 <ProcessAfterWriting>
 8003d22:	e650      	b.n	80039c6 <Process+0x4e>
          }
        }
        else if(gbInstruction == INST_READ)
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	f040 8168 	bne.w	8003ffa <Process+0x682>
        {

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
 8003d2a:	f896 315e 	ldrb.w	r3, [r6, #350]	; 0x15e
 8003d2e:	2bfe      	cmp	r3, #254	; 0xfe
 8003d30:	f43f ae49 	beq.w	80039c6 <Process+0x4e>
 8003d34:	f896 3111 	ldrb.w	r3, [r6, #273]	; 0x111
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f43f ae44 	beq.w	80039c6 <Process+0x4e>
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003d3e:	f896 9002 	ldrb.w	r9, [r6, #2]
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8003d42:	78b1      	ldrb	r1, [r6, #2]
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003d44:	f896 5104 	ldrb.w	r5, [r6, #260]	; 0x104


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003d48:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8003d4c:	3102      	adds	r1, #2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	f103 0e01 	add.w	lr, r3, #1
 8003d54:	fa5f fe8e 	uxtb.w	lr, lr
 8003d58:	f886 e160 	strb.w	lr, [r6, #352]	; 0x160
 8003d5c:	4433      	add	r3, r6
 8003d5e:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8003d62:	f883 e161 	strb.w	lr, [r3, #353]	; 0x161
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003d66:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8003d6a:	b2c9      	uxtb	r1, r1
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f103 0c01 	add.w	ip, r3, #1
 8003d72:	fa5f fc8c 	uxtb.w	ip, ip
 8003d76:	4433      	add	r3, r6
 8003d78:	f886 c160 	strb.w	ip, [r6, #352]	; 0x160
 8003d7c:	f883 e161 	strb.w	lr, [r3, #353]	; 0x161
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8003d80:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003d84:	f896 015f 	ldrb.w	r0, [r6, #351]	; 0x15f


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f103 0c01 	add.w	ip, r3, #1
 8003d8e:	fa5f fc8c 	uxtb.w	ip, ip
 8003d92:	f886 c160 	strb.w	ip, [r6, #352]	; 0x160
 8003d96:	f896 c104 	ldrb.w	ip, [r6, #260]	; 0x104
 8003d9a:	4433      	add	r3, r6
 8003d9c:	fa5f fc8c 	uxtb.w	ip, ip
 8003da0:	f883 c161 	strb.w	ip, [r3, #353]	; 0x161
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8003da4:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003da8:	f896 a000 	ldrb.w	sl, [r6]


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	f103 0c01 	add.w	ip, r3, #1
 8003db2:	fa5f fc8c 	uxtb.w	ip, ip
 8003db6:	4433      	add	r3, r6
 8003db8:	f886 c160 	strb.w	ip, [r6, #352]	; 0x160
 8003dbc:	f883 1161 	strb.w	r1, [r3, #353]	; 0x161
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8003dc0:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003dc4:	4405      	add	r5, r0

					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	f103 0c01 	add.w	ip, r3, #1
 8003dcc:	fa5f fc8c 	uxtb.w	ip, ip
 8003dd0:	4433      	add	r3, r6
 8003dd2:	f886 c160 	strb.w	ip, [r6, #352]	; 0x160
 8003dd6:	f883 0161 	strb.w	r0, [r3, #353]	; 0x161


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8003dda:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003dde:	440d      	add	r5, r1
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	f103 0c01 	add.w	ip, r3, #1
 8003de6:	fa5f fc8c 	uxtb.w	ip, ip
 8003dea:	4433      	add	r3, r6
 8003dec:	f886 c46f 	strb.w	ip, [r6, #1135]	; 0x46f
 8003df0:	f883 e470 	strb.w	lr, [r3, #1136]	; 0x470
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8003df4:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003df8:	44d1      	add	r9, sl
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	f103 0c01 	add.w	ip, r3, #1
 8003e00:	fa5f fc8c 	uxtb.w	ip, ip
 8003e04:	4433      	add	r3, r6
 8003e06:	f886 c46f 	strb.w	ip, [r6, #1135]	; 0x46f
 8003e0a:	f883 e470 	strb.w	lr, [r3, #1136]	; 0x470
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8003e0e:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003e12:	f109 39ff 	add.w	r9, r9, #4294967295
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	f103 0e01 	add.w	lr, r3, #1
 8003e1c:	fa5f fe8e 	uxtb.w	lr, lr
 8003e20:	f886 e46f 	strb.w	lr, [r6, #1135]	; 0x46f
 8003e24:	f896 e104 	ldrb.w	lr, [r6, #260]	; 0x104
 8003e28:	4433      	add	r3, r6
 8003e2a:	fa5f fe8e 	uxtb.w	lr, lr
 8003e2e:	f883 e470 	strb.w	lr, [r3, #1136]	; 0x470
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8003e32:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8003e36:	f8df b248 	ldr.w	fp, [pc, #584]	; 8004080 <Process+0x708>


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f103 0e01 	add.w	lr, r3, #1
 8003e40:	fa5f fe8e 	uxtb.w	lr, lr
 8003e44:	4433      	add	r3, r6
 8003e46:	f886 e46f 	strb.w	lr, [r6, #1135]	; 0x46f
 8003e4a:	f883 1470 	strb.w	r1, [r3, #1136]	; 0x470
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8003e4e:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003e52:	fa5f f989 	uxtb.w	r9, r9

					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	1c59      	adds	r1, r3, #1
 8003e5a:	b2c9      	uxtb	r1, r1
 8003e5c:	4433      	add	r3, r6
 8003e5e:	f886 146f 	strb.w	r1, [r6, #1135]	; 0x46f
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003e62:	b2ed      	uxtb	r5, r5

					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8003e64:	f883 0470 	strb.w	r0, [r3, #1136]	; 0x470


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8003e68:	45ca      	cmp	sl, r9
 8003e6a:	d872      	bhi.n	8003f52 <Process+0x5da>
					{
					  byte bFixedData;
					  word wFixedData;

					  if( bCount == P_RX_REMOCON_DATA_ARRIVED)
 8003e6c:	f1ba 0f57 	cmp.w	sl, #87	; 0x57
 8003e70:	d105      	bne.n	8003e7e <Process+0x506>
					  {
						  GB_RX_REMOCON_DATA_ARRIVED = zgb_rx_check();
 8003e72:	f7ff fb29 	bl	80034c8 <zgb_rx_check>
 8003e76:	b2c0      	uxtb	r0, r0
 8003e78:	f884 0158 	strb.w	r0, [r4, #344]	; 0x158
 8003e7c:	e006      	b.n	8003e8c <Process+0x514>
					  }
					  else if( bCount == P_RX_REMOCON_DATA_L )
 8003e7e:	f1ba 0f55 	cmp.w	sl, #85	; 0x55
 8003e82:	d103      	bne.n	8003e8c <Process+0x514>
					  {
						  GW_RX_REMOCON_DATA = zgb_rx_data();
 8003e84:	f7ff fb7e 	bl	8003584 <zgb_rx_data>
 8003e88:	f8a4 0156 	strh.w	r0, [r4, #342]	; 0x156
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
 8003e8c:	4b78      	ldr	r3, [pc, #480]	; (8004070 <Process+0x6f8>)
 8003e8e:	f813 300a 	ldrb.w	r3, [r3, sl]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d13d      	bne.n	8003f12 <Process+0x59a>
 8003e96:	45ca      	cmp	sl, r9
 8003e98:	d23b      	bcs.n	8003f12 <Process+0x59a>
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003e9a:	f894 1160 	ldrb.w	r1, [r4, #352]	; 0x160
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8003e9e:	f83b 300a 	ldrh.w	r3, [fp, sl]
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003ea2:	b2c9      	uxtb	r1, r1
 8003ea4:	f101 0e01 	add.w	lr, r1, #1
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
 8003ea8:	b2d8      	uxtb	r0, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003eaa:	fa5f fe8e 	uxtb.w	lr, lr
 8003eae:	4421      	add	r1, r4
 8003eb0:	f884 e160 	strb.w	lr, [r4, #352]	; 0x160
 8003eb4:	f881 0161 	strb.w	r0, [r1, #353]	; 0x161
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003eb8:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
 8003ebc:	0a1b      	lsrs	r3, r3, #8
					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003ebe:	b2c9      	uxtb	r1, r1
 8003ec0:	f101 0e01 	add.w	lr, r1, #1
 8003ec4:	fa5f fe8e 	uxtb.w	lr, lr
 8003ec8:	4421      	add	r1, r4
 8003eca:	f884 e46f 	strb.w	lr, [r4, #1135]	; 0x46f
 8003ece:	f881 0470 	strb.w	r0, [r1, #1136]	; 0x470
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003ed2:	f894 1160 	ldrb.w	r1, [r4, #352]	; 0x160
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bCount++;
 8003ed6:	f10a 0201 	add.w	r2, sl, #1
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003eda:	b2c9      	uxtb	r1, r1
 8003edc:	f101 0e01 	add.w	lr, r1, #1
 8003ee0:	fa5f fe8e 	uxtb.w	lr, lr
 8003ee4:	4421      	add	r1, r4
 8003ee6:	f884 e160 	strb.w	lr, [r4, #352]	; 0x160
 8003eea:	f881 3161 	strb.w	r3, [r1, #353]	; 0x161
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003eee:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
						bCheckSum += bFixedData;
						bCount++;
 8003ef2:	fa5f fa82 	uxtb.w	sl, r2
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003ef6:	b2c9      	uxtb	r1, r1
 8003ef8:	f101 0e01 	add.w	lr, r1, #1
 8003efc:	fa5f fe8e 	uxtb.w	lr, lr
 8003f00:	4421      	add	r1, r4
 8003f02:	f884 e46f 	strb.w	lr, [r4, #1135]	; 0x46f
 8003f06:	f881 3470 	strb.w	r3, [r1, #1136]	; 0x470
						bCheckSum += bFixedData;
 8003f0a:	4403      	add	r3, r0
 8003f0c:	441d      	add	r5, r3
 8003f0e:	b2ed      	uxtb	r5, r5
						bCount++;
 8003f10:	e01a      	b.n	8003f48 <Process+0x5d0>
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8003f12:	eb04 030a 	add.w	r3, r4, sl
 8003f16:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003f1a:	f894 1160 	ldrb.w	r1, [r4, #352]	; 0x160
						bCheckSum += bFixedData;
						bCount++;
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8003f1e:	b2db      	uxtb	r3, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8003f20:	b2c9      	uxtb	r1, r1
 8003f22:	1c48      	adds	r0, r1, #1
 8003f24:	b2c0      	uxtb	r0, r0
 8003f26:	4421      	add	r1, r4
 8003f28:	f884 0160 	strb.w	r0, [r4, #352]	; 0x160
 8003f2c:	f881 3161 	strb.w	r3, [r1, #353]	; 0x161
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003f30:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
						bCheckSum += bFixedData;
 8003f34:	441d      	add	r5, r3
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003f36:	b2c9      	uxtb	r1, r1
 8003f38:	1c48      	adds	r0, r1, #1
 8003f3a:	b2c0      	uxtb	r0, r0
 8003f3c:	4421      	add	r1, r4
 8003f3e:	f884 046f 	strb.w	r0, [r4, #1135]	; 0x46f
						bCheckSum += bFixedData;
 8003f42:	b2ed      	uxtb	r5, r5
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8003f44:	f881 3470 	strb.w	r3, [r1, #1136]	; 0x470
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8003f48:	f10a 0201 	add.w	r2, sl, #1
 8003f4c:	fa5f fa82 	uxtb.w	sl, r2
 8003f50:	e78a      	b.n	8003e68 <Process+0x4f0>
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8003f52:	43eb      	mvns	r3, r5

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8003f54:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8003f58:	b2db      	uxtb	r3, r3

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	1c51      	adds	r1, r2, #1
 8003f5e:	b2c9      	uxtb	r1, r1
 8003f60:	4422      	add	r2, r4
 8003f62:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 8003f66:	f882 3161 	strb.w	r3, [r2, #353]	; 0x161
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8003f6a:	f894 246f 	ldrb.w	r2, [r4, #1135]	; 0x46f
 8003f6e:	b2d2      	uxtb	r2, r2
 8003f70:	1c51      	adds	r1, r2, #1
 8003f72:	b2c9      	uxtb	r1, r1
 8003f74:	4422      	add	r2, r4
 8003f76:	f884 146f 	strb.w	r1, [r4, #1135]	; 0x46f
 8003f7a:	f882 3470 	strb.w	r3, [r2, #1136]	; 0x470



					if (gbTxD1Transmitting==0) {
 8003f7e:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
 8003f82:	b9ab      	cbnz	r3, 8003fb0 <Process+0x638>
					  gbTxD1Transmitting = 1;
 8003f84:	2501      	movs	r5, #1
 8003f86:	f886 5261 	strb.w	r5, [r6, #609]	; 0x261
					//  if (TXD1_FINISH) {
						USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8003f8a:	f896 3262 	ldrb.w	r3, [r6, #610]	; 0x262
 8003f8e:	4839      	ldr	r0, [pc, #228]	; (8004074 <Process+0x6fc>)
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	1959      	adds	r1, r3, r5
 8003f94:	b2c9      	uxtb	r1, r1
 8003f96:	f886 1262 	strb.w	r1, [r6, #610]	; 0x262
 8003f9a:	4433      	add	r3, r6
 8003f9c:	f893 1161 	ldrb.w	r1, [r3, #353]	; 0x161
 8003fa0:	f003 fb67 	bl	8007672 <USART_SendData>
						USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8003fa4:	462a      	mov	r2, r5
 8003fa6:	f240 6126 	movw	r1, #1574	; 0x626
 8003faa:	4832      	ldr	r0, [pc, #200]	; (8004074 <Process+0x6fc>)
 8003fac:	f003 fb07 	bl	80075be <USART_ITConfig>
						//TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
					}

					if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8003fb0:	2110      	movs	r1, #16
 8003fb2:	4831      	ldr	r0, [pc, #196]	; (8004078 <Process+0x700>)
 8003fb4:	f001 ff84 	bl	8005ec0 <GPIO_ReadOutputDataBit>
 8003fb8:	b9d0      	cbnz	r0, 8003ff0 <Process+0x678>
						//TxDString(USART_ZIGBEE,"\r\n TEST0");
						//if (TXD0_FINISH) {
						GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8003fba:	2120      	movs	r1, #32
 8003fbc:	482e      	ldr	r0, [pc, #184]	; (8004078 <Process+0x700>)
 8003fbe:	f001 ff8a 	bl	8005ed6 <GPIO_ResetBits>
						GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8003fc2:	2110      	movs	r1, #16
 8003fc4:	482c      	ldr	r0, [pc, #176]	; (8004078 <Process+0x700>)
 8003fc6:	f001 ff84 	bl	8005ed2 <GPIO_SetBits>

						USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8003fca:	f894 3570 	ldrb.w	r3, [r4, #1392]	; 0x570
 8003fce:	482b      	ldr	r0, [pc, #172]	; (800407c <Process+0x704>)
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	f884 2570 	strb.w	r2, [r4, #1392]	; 0x570
 8003fda:	4423      	add	r3, r4
 8003fdc:	f893 1470 	ldrb.w	r1, [r3, #1136]	; 0x470
 8003fe0:	f003 fb47 	bl	8007672 <USART_SendData>
						USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f240 6126 	movw	r1, #1574	; 0x626
 8003fea:	4824      	ldr	r0, [pc, #144]	; (800407c <Process+0x704>)
 8003fec:	f003 fae7 	bl	80075be <USART_ITConfig>

					}


					while(gbTxD1Transmitting);
 8003ff0:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1fb      	bne.n	8003ff0 <Process+0x678>
 8003ff8:	e4e5      	b.n	80039c6 <Process+0x4e>



			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
 8003ffa:	2b0d      	cmp	r3, #13
 8003ffc:	d11e      	bne.n	800403c <Process+0x6c4>
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8003ffe:	78f3      	ldrb	r3, [r6, #3]
 8004000:	2bf0      	cmp	r3, #240	; 0xf0
 8004002:	f47f ace0 	bne.w	80039c6 <Process+0x4e>
 8004006:	7933      	ldrb	r3, [r6, #4]
 8004008:	2b55      	cmp	r3, #85	; 0x55
 800400a:	f47f acdc 	bne.w	80039c6 <Process+0x4e>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 800400e:	7973      	ldrb	r3, [r6, #5]

			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8004010:	2b0f      	cmp	r3, #15
 8004012:	f47f acd8 	bne.w	80039c6 <Process+0x4e>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8004016:	79b3      	ldrb	r3, [r6, #6]
 8004018:	2baa      	cmp	r3, #170	; 0xaa
 800401a:	f47f acd4 	bne.w	80039c6 <Process+0x4e>
 800401e:	f896 315c 	ldrb.w	r3, [r6, #348]	; 0x15c
 8004022:	2b06      	cmp	r3, #6
 8004024:	f47f accf 	bne.w	80039c6 <Process+0x4e>
              (gbParameterLength == 6) )
          {
            if (gbStartAddress < CONTROL_TABLE_LEN) {
 8004028:	7830      	ldrb	r0, [r6, #0]
 800402a:	2859      	cmp	r0, #89	; 0x59
 800402c:	f63f accb 	bhi.w	80039c6 <Process+0x4e>
            	BKP_WriteBackupRegister((gbStartAddress+1)<<2, gbpParameter[1]);
 8004030:	0080      	lsls	r0, r0, #2
 8004032:	78b1      	ldrb	r1, [r6, #2]
 8004034:	3004      	adds	r0, #4
 8004036:	f001 fc11 	bl	800585c <BKP_WriteBackupRegister>
 800403a:	e4c4      	b.n	80039c6 <Process+0x4e>
            	//BKP_WriteBackupRegister(gbStartAddress<<2, gbpParameter[1]);
            	//ROM_CAST(gbStartAddress) = gbpParameter[1];
            }
          }
        }
        else if(gbInstruction == INST_PING)
 800403c:	2b01      	cmp	r3, #1
 800403e:	d109      	bne.n	8004054 <Process+0x6dc>
        {
          if(gbRxID == BROADCASTING_ID) //for avoiding data crush
 8004040:	f896 315e 	ldrb.w	r3, [r6, #350]	; 0x15e
 8004044:	2bfe      	cmp	r3, #254	; 0xfe
 8004046:	d103      	bne.n	8004050 <Process+0x6d8>
          {
//            MiliSec((word)(GB_ID<<1));
        	  mDelay((word)(GB_ID<<0)); //Ver0x14
 8004048:	f896 0104 	ldrb.w	r0, [r6, #260]	; 0x104
 800404c:	f000 fc5b 	bl	8004906 <mDelay>
          }
          ReturnPacket(0);
 8004050:	2000      	movs	r0, #0
 8004052:	e009      	b.n	8004068 <Process+0x6f0>
        }
        else if(gbInstruction == INST_RESET)
 8004054:	3b06      	subs	r3, #6
 8004056:	2b01      	cmp	r3, #1
 8004058:	d805      	bhi.n	8004066 <Process+0x6ee>
        {
          ReturnPacket(0);
 800405a:	2000      	movs	r0, #0
 800405c:	f7ff fb8e 	bl	800377c <ReturnPacket>

          //EEPROM_Write( P_OPERATING_MODE, 0xFF );
          //EEP_GB_OPERATING_MODE = 0xff;
          SYSTEM_RESET;
 8004060:	f002 f882 	bl	8006168 <NVIC_GenerateSystemReset>
 8004064:	e4af      	b.n	80039c6 <Process+0x4e>
          SYSTEM_RESET;
          //MiliSec(20);
        }
        else
        {
          ReturnPacket(INSTRUCTION_ERROR_BIT);
 8004066:	2040      	movs	r0, #64	; 0x40
 8004068:	f7ff fb88 	bl	800377c <ReturnPacket>
 800406c:	e4ab      	b.n	80039c6 <Process+0x4e>
 800406e:	bf00      	nop
 8004070:	20000000 	andcs	r0, r0, r0
 8004074:	40004800 	andmi	r4, r0, r0, lsl #16
 8004078:	40010c00 	andmi	r0, r1, r0, lsl #24
 800407c:	40013800 	andmi	r3, r1, r0, lsl #16
 8004080:	20000417 	andcs	r0, r0, r7, lsl r4

08004084 <ReadButton>:
* Output         : None
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
 8004084:	b510      	push	{r4, lr}
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 8004086:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800408a:	4809      	ldr	r0, [pc, #36]	; (80040b0 <ReadButton+0x2c>)
 800408c:	f001 ff0f 	bl	8005eae <GPIO_ReadInputDataBit>
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8004090:	f44f 4100 	mov.w	r1, #32768	; 0x8000
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8004094:	f110 34ff 	adds.w	r4, r0, #4294967295

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8004098:	4805      	ldr	r0, [pc, #20]	; (80040b0 <ReadButton+0x2c>)
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 800409a:	bf18      	it	ne
 800409c:	2401      	movne	r4, #1

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 800409e:	f001 ff06 	bl	8005eae <GPIO_ReadInputDataBit>
 80040a2:	2801      	cmp	r0, #1
 80040a4:	bf1c      	itt	ne
 80040a6:	f044 0402 	orrne.w	r4, r4, #2
 80040aa:	b2e4      	uxtbne	r4, r4
	
	return retval;
}
 80040ac:	4620      	mov	r0, r4
 80040ae:	bd10      	pop	{r4, pc}
 80040b0:	40010800 	andmi	r0, r1, r0, lsl #16

080040b4 <LED_SetState>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
	if( NewState == ON )
 80040b4:	2901      	cmp	r1, #1
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
 80040b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ba:	f000 0301 	and.w	r3, r0, #1
 80040be:	f000 0802 	and.w	r8, r0, #2
 80040c2:	f000 0704 	and.w	r7, r0, #4
 80040c6:	f000 0608 	and.w	r6, r0, #8
 80040ca:	f000 0510 	and.w	r5, r0, #16
 80040ce:	f000 0440 	and.w	r4, r0, #64	; 0x40
	if( NewState == ON )
 80040d2:	d126      	bne.n	8004122 <LED_SetState+0x6e>
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 80040d4:	b123      	cbz	r3, 80040e0 <LED_SetState+0x2c>
 80040d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040da:	4826      	ldr	r0, [pc, #152]	; (8004174 <LED_SetState+0xc0>)
 80040dc:	f001 fefb 	bl	8005ed6 <GPIO_ResetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 80040e0:	f1b8 0f00 	cmp.w	r8, #0
 80040e4:	d004      	beq.n	80040f0 <LED_SetState+0x3c>
 80040e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80040ea:	4823      	ldr	r0, [pc, #140]	; (8004178 <LED_SetState+0xc4>)
 80040ec:	f001 fef3 	bl	8005ed6 <GPIO_ResetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 80040f0:	b11f      	cbz	r7, 80040fa <LED_SetState+0x46>
 80040f2:	2140      	movs	r1, #64	; 0x40
 80040f4:	481f      	ldr	r0, [pc, #124]	; (8004174 <LED_SetState+0xc0>)
 80040f6:	f001 feee 	bl	8005ed6 <GPIO_ResetBits>
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 80040fa:	b126      	cbz	r6, 8004106 <LED_SetState+0x52>
 80040fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004100:	481c      	ldr	r0, [pc, #112]	; (8004174 <LED_SetState+0xc0>)
 8004102:	f001 fee8 	bl	8005ed6 <GPIO_ResetBits>
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8004106:	b125      	cbz	r5, 8004112 <LED_SetState+0x5e>
 8004108:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800410c:	4819      	ldr	r0, [pc, #100]	; (8004174 <LED_SetState+0xc0>)
 800410e:	f001 fee2 	bl	8005ed6 <GPIO_ResetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
 8004112:	b36c      	cbz	r4, 8004170 <LED_SetState+0xbc>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8004114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
 8004118:	f44f 7180 	mov.w	r1, #256	; 0x100
 800411c:	4817      	ldr	r0, [pc, #92]	; (800417c <LED_SetState+0xc8>)
 800411e:	f001 beda 	b.w	8005ed6 <GPIO_ResetBits>
	}
	else
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8004122:	b123      	cbz	r3, 800412e <LED_SetState+0x7a>
 8004124:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004128:	4812      	ldr	r0, [pc, #72]	; (8004174 <LED_SetState+0xc0>)
 800412a:	f001 fed2 	bl	8005ed2 <GPIO_SetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 800412e:	f1b8 0f00 	cmp.w	r8, #0
 8004132:	d004      	beq.n	800413e <LED_SetState+0x8a>
 8004134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004138:	480f      	ldr	r0, [pc, #60]	; (8004178 <LED_SetState+0xc4>)
 800413a:	f001 feca 	bl	8005ed2 <GPIO_SetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 800413e:	b11f      	cbz	r7, 8004148 <LED_SetState+0x94>
 8004140:	2140      	movs	r1, #64	; 0x40
 8004142:	480c      	ldr	r0, [pc, #48]	; (8004174 <LED_SetState+0xc0>)
 8004144:	f001 fec5 	bl	8005ed2 <GPIO_SetBits>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 8004148:	b126      	cbz	r6, 8004154 <LED_SetState+0xa0>
 800414a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800414e:	4809      	ldr	r0, [pc, #36]	; (8004174 <LED_SetState+0xc0>)
 8004150:	f001 febf 	bl	8005ed2 <GPIO_SetBits>
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8004154:	b125      	cbz	r5, 8004160 <LED_SetState+0xac>
 8004156:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800415a:	4806      	ldr	r0, [pc, #24]	; (8004174 <LED_SetState+0xc0>)
 800415c:	f001 feb9 	bl	8005ed2 <GPIO_SetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 8004160:	b134      	cbz	r4, 8004170 <LED_SetState+0xbc>
	}
}
 8004162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 8004166:	f44f 7180 	mov.w	r1, #256	; 0x100
 800416a:	4804      	ldr	r0, [pc, #16]	; (800417c <LED_SetState+0xc8>)
 800416c:	f001 beb1 	b.w	8005ed2 <GPIO_SetBits>
 8004170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004174:	40011000 	andmi	r1, r1, r0
 8004178:	40010c00 	andmi	r0, r1, r0, lsl #24
 800417c:	40010800 	andmi	r0, r1, r0, lsl #16

08004180 <LED_GetState>:
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
 8004180:	2801      	cmp	r0, #1
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 8004182:	b508      	push	{r3, lr}
    if( LED_PORT == LED_MANAGE )
 8004184:	d102      	bne.n	800418c <LED_GetState+0xc>
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 8004186:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800418a:	e012      	b.n	80041b2 <LED_GetState+0x32>
    	else																		return OFF;
    }
    else if( LED_PORT == LED_EDIT )
 800418c:	2802      	cmp	r0, #2
 800418e:	d103      	bne.n	8004198 <LED_GetState+0x18>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_EDIT , 	PIN_LED_EDIT) != SET ) 			return ON;
 8004190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004194:	480f      	ldr	r0, [pc, #60]	; (80041d4 <LED_GetState+0x54>)
 8004196:	e013      	b.n	80041c0 <LED_GetState+0x40>
		else																		return OFF;
    }
    else if( LED_PORT == LED_PLAY )
 8004198:	2804      	cmp	r0, #4
 800419a:	d101      	bne.n	80041a0 <LED_GetState+0x20>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_PLAY , 	PIN_LED_PLAY) != SET ) 			return ON;
 800419c:	2140      	movs	r1, #64	; 0x40
 800419e:	e008      	b.n	80041b2 <LED_GetState+0x32>
		else																		return OFF;
    }
    else if( LED_PORT == LED_TX )
 80041a0:	2808      	cmp	r0, #8
 80041a2:	d102      	bne.n	80041aa <LED_GetState+0x2a>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_TX , 	PIN_LED_TX) != SET ) 			return ON;
 80041a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80041a8:	e003      	b.n	80041b2 <LED_GetState+0x32>
		else																		return OFF;
    }
    else if( LED_PORT == LED_RX )
 80041aa:	2810      	cmp	r0, #16
 80041ac:	d103      	bne.n	80041b6 <LED_GetState+0x36>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_RX , 	PIN_LED_RX) != SET ) 			return ON;
 80041ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80041b2:	4809      	ldr	r0, [pc, #36]	; (80041d8 <LED_GetState+0x58>)
 80041b4:	e004      	b.n	80041c0 <LED_GetState+0x40>
		else																		return OFF;
    }
    else if( LED_PORT == LED_POWER )
 80041b6:	2840      	cmp	r0, #64	; 0x40
 80041b8:	d109      	bne.n	80041ce <LED_GetState+0x4e>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_POWER , 	PIN_LED_POWER) != SET ) 		return ON;
 80041ba:	4808      	ldr	r0, [pc, #32]	; (80041dc <LED_GetState+0x5c>)
 80041bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041c0:	f001 fe7e 	bl	8005ec0 <GPIO_ReadOutputDataBit>

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 80041c4:	f110 30ff 	adds.w	r0, r0, #4294967295
 80041c8:	bf18      	it	ne
 80041ca:	2001      	movne	r0, #1
 80041cc:	bd08      	pop	{r3, pc}
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_POWER , 	PIN_LED_POWER) != SET ) 		return ON;
		else																		return OFF;
    }
    else
    	return OFF;
 80041ce:	2000      	movs	r0, #0
		if( GPIO_ReadOutputDataBit(PORT_LED_AUX , 	PIN_LED_AUX) != SET ) 	return ON;
		else																		return OFF;
    }
*/
	return OFF;
}
 80041d0:	bd08      	pop	{r3, pc}
 80041d2:	bf00      	nop
 80041d4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80041d8:	40011000 	andmi	r1, r1, r0
 80041dc:	40010800 	andmi	r0, r1, r0, lsl #16

080041e0 <LED_RGB_SetState>:

void LED_RGB_SetState(u8 RGB)
{
 80041e0:	b510      	push	{r4, lr}
 80041e2:	4604      	mov	r4, r0
	if( RGB & LED_R ) 	GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
 80041e4:	07e3      	lsls	r3, r4, #31
 80041e6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80041ea:	480f      	ldr	r0, [pc, #60]	; (8004228 <LED_RGB_SetState+0x48>)
 80041ec:	d502      	bpl.n	80041f4 <LED_RGB_SetState+0x14>
 80041ee:	f001 fe72 	bl	8005ed6 <GPIO_ResetBits>
 80041f2:	e001      	b.n	80041f8 <LED_RGB_SetState+0x18>
	else				GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80041f4:	f001 fe6d 	bl	8005ed2 <GPIO_SetBits>

	if( RGB & LED_G ) 	GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 80041f8:	07a2      	lsls	r2, r4, #30
 80041fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041fe:	480a      	ldr	r0, [pc, #40]	; (8004228 <LED_RGB_SetState+0x48>)
 8004200:	d502      	bpl.n	8004208 <LED_RGB_SetState+0x28>
 8004202:	f001 fe68 	bl	8005ed6 <GPIO_ResetBits>
 8004206:	e001      	b.n	800420c <LED_RGB_SetState+0x2c>
	else				GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 8004208:	f001 fe63 	bl	8005ed2 <GPIO_SetBits>

	if( RGB & LED_B ) 	GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
 800420c:	0763      	lsls	r3, r4, #29
 800420e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004212:	4805      	ldr	r0, [pc, #20]	; (8004228 <LED_RGB_SetState+0x48>)
 8004214:	d503      	bpl.n	800421e <LED_RGB_SetState+0x3e>
	else				GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);

}
 8004216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else				GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);

	if( RGB & LED_G ) 	GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
	else				GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);

	if( RGB & LED_B ) 	GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
 800421a:	f001 be5c 	b.w	8005ed6 <GPIO_ResetBits>
	else				GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);

}
 800421e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	if( RGB & LED_G ) 	GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
	else				GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);

	if( RGB & LED_B ) 	GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
	else				GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 8004222:	f001 be56 	b.w	8005ed2 <GPIO_SetBits>
 8004226:	bf00      	nop
 8004228:	40011000 	andmi	r1, r1, r0

0800422c <LED_RGB_GetState>:

}


u8 LED_RGB_GetState()
{
 800422c:	b570      	push	{r4, r5, r6, lr}
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
 800422e:	4d0b      	ldr	r5, [pc, #44]	; (800425c <LED_RGB_GetState+0x30>)
 8004230:	2180      	movs	r1, #128	; 0x80
 8004232:	4628      	mov	r0, r5
 8004234:	f001 fe44 	bl	8005ec0 <GPIO_ReadOutputDataBit>
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 8004238:	f44f 7180 	mov.w	r1, #256	; 0x100

u8 LED_RGB_GetState()
{
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
 800423c:	4604      	mov	r4, r0
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 800423e:	4628      	mov	r0, r5
 8004240:	f001 fe3e 	bl	8005ec0 <GPIO_ReadOutputDataBit>
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;
 8004244:	f44f 7100 	mov.w	r1, #512	; 0x200
u8 LED_RGB_GetState()
{
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 8004248:	4606      	mov	r6, r0
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;
 800424a:	4628      	mov	r0, r5
 800424c:	f001 fe38 	bl	8005ec0 <GPIO_ReadOutputDataBit>

	return rgb;
 8004250:	0080      	lsls	r0, r0, #2
 8004252:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
 8004256:	4320      	orrs	r0, r4

}
 8004258:	b2c0      	uxtb	r0, r0
 800425a:	bd70      	pop	{r4, r5, r6, pc}
 800425c:	40011000 	andmi	r1, r1, r0

08004260 <Buzzer_Configuration>:
}



void Buzzer_Configuration(void)
{
 8004260:	b570      	push	{r4, r5, r6, lr}
 8004262:	b088      	sub	sp, #32
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 8004264:	4c1e      	ldr	r4, [pc, #120]	; (80042e0 <Buzzer_Configuration+0x80>)

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004266:	a801      	add	r0, sp, #4
 8004268:	f002 fd97 	bl	8006d9a <TIM_TimeBaseStructInit>

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 800426c:	a804      	add	r0, sp, #16
 800426e:	f002 fd9d 	bl	8006dac <TIM_OCStructInit>


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 8004272:	4620      	mov	r0, r4
 8004274:	f002 fc04 	bl	8006a80 <TIM_DeInit>
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 8004278:	2347      	movs	r3, #71	; 0x47
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800427a:	2500      	movs	r5, #0
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 800427c:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004280:	a901      	add	r1, sp, #4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 8004282:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004286:	4620      	mov	r0, r4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 8004288:	f8ad 3008 	strh.w	r3, [sp, #8]


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800428c:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004290:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8004294:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004298:	f002 fc5c 	bl	8006b54 <TIM_TimeBaseInit>

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800429c:	2360      	movs	r3, #96	; 0x60
 800429e:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 80042a2:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80042a6:	2601      	movs	r6, #1
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 80042a8:	40f3      	lsrs	r3, r6
 80042aa:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80042ae:	a904      	add	r1, sp, #16
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80042b0:	2302      	movs	r3, #2
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80042b2:	4620      	mov	r0, r4
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80042b4:	f8ad 3018 	strh.w	r3, [sp, #24]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80042b8:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 80042bc:	f8ad 5014 	strh.w	r5, [sp, #20]
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80042c0:	f002 fd26 	bl	8006d10 <TIM_OC4Init>

	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Disable);
 80042c4:	4629      	mov	r1, r5
 80042c6:	4620      	mov	r0, r4
 80042c8:	f002 fea2 	bl	8007010 <TIM_OC4PreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 80042cc:	4631      	mov	r1, r6
 80042ce:	4620      	mov	r0, r4
 80042d0:	f002 fd87 	bl	8006de2 <TIM_Cmd>
	TIM_CtrlPWMOutputs(TIM4, ENABLE);
 80042d4:	4631      	mov	r1, r6
 80042d6:	4620      	mov	r0, r4
 80042d8:	f002 fd8f 	bl	8006dfa <TIM_CtrlPWMOutputs>


}
 80042dc:	b008      	add	sp, #32
 80042de:	bd70      	pop	{r4, r5, r6, pc}
 80042e0:	40000800 	andmi	r0, r0, r0, lsl #16

080042e4 <Timer_Configuration>:



void Timer_Configuration(void)
{
 80042e4:	b510      	push	{r4, lr}
 80042e6:	b088      	sub	sp, #32
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80042e8:	a801      	add	r0, sp, #4
 80042ea:	f002 fd56 	bl	8006d9a <TIM_TimeBaseStructInit>
	TIM_OCStructInit(&TIM_OCInitStructure);
 80042ee:	a804      	add	r0, sp, #16
 80042f0:	f002 fd5c 	bl	8006dac <TIM_OCStructInit>

	TIM_DeInit(TIM2);
 80042f4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80042f8:	f002 fbc2 	bl	8006a80 <TIM_DeInit>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 80042fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004300:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8004302:	a901      	add	r1, sp, #4
 8004304:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8004308:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800430c:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004310:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004314:	f8ad 4006 	strh.w	r4, [sp, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8004318:	f002 fc1c 	bl	8006b54 <TIM_TimeBaseInit>

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 800431c:	2201      	movs	r2, #1
 800431e:	f240 21d2 	movw	r1, #722	; 0x2d2
 8004322:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004326:	f002 fdd4 	bl	8006ed2 <TIM_PrescalerConfig>
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 800432a:	4b10      	ldr	r3, [pc, #64]	; (800436c <Timer_Configuration+0x88>)
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 800432c:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 800432e:	881b      	ldrh	r3, [r3, #0]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8004330:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8004334:	f8ad 3016 	strh.w	r3, [sp, #22]

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);

	/* Output Compare Timing Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 8004338:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 800433c:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8004340:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8004344:	f002 fce4 	bl	8006d10 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Disable);
 8004348:	4621      	mov	r1, r4
 800434a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800434e:	f002 fe5f 	bl	8007010 <TIM_OC4PreloadConfig>


	/* TIM IT enable */
	TIM_ITConfig(TIM2, /*TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 |*/ TIM_IT_CC4 , ENABLE);
 8004352:	2201      	movs	r2, #1
 8004354:	2110      	movs	r1, #16
 8004356:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800435a:	f002 fd6b 	bl	8006e34 <TIM_ITConfig>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 800435e:	2101      	movs	r1, #1
 8004360:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004364:	f002 fd3d 	bl	8006de2 <TIM_Cmd>
}
 8004368:	b008      	add	sp, #32
 800436a:	bd10      	pop	{r4, pc}
 800436c:	20000128 	andcs	r0, r0, r8, lsr #2

08004370 <SysTick_Configuration>:
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 8004370:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 8004372:	f242 3028 	movw	r0, #9000	; 0x2328
 8004376:	f002 fb13 	bl	80069a0 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 800437a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800437e:	2001      	movs	r0, #1
 8004380:	f002 bb28 	b.w	80069d4 <SysTick_ITConfig>

08004384 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8004384:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8004386:	f002 f803 	bl	8006390 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 800438a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800438e:	f002 f81d 	bl	80063cc <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8004392:	f002 f96b 	bl	800666c <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8004396:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8004398:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 800439a:	d00d      	beq.n	80043b8 <RCC_Configuration+0x34>
 
	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART5, GPIOA,and AFIO clocks */
	/* Enable USART5, GPIOA, GPIOB, and AFIO clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_TIM1 | RCC_APB2Periph_TIM8 |
 800439c:	2101      	movs	r1, #1
 800439e:	f646 603d 	movw	r0, #28221	; 0x6e3d
 80043a2:	f002 f90d 	bl	80065c0 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_AFIO, ENABLE);

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
 80043a6:	4817      	ldr	r0, [pc, #92]	; (8004404 <RCC_Configuration+0x80>)
 80043a8:	2101      	movs	r1, #1
 80043aa:	f002 f915 	bl	80065d8 <RCC_APB1PeriphClockCmd>
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
}
 80043ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 80043b2:	2001      	movs	r0, #1
 80043b4:	f001 bf95 	b.w	80062e2 <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80043b8:	2010      	movs	r0, #16
 80043ba:	f001 fa95 	bl	80058e8 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 80043be:	2002      	movs	r0, #2
 80043c0:	f001 fa7a 	bl	80058b8 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 80043c4:	2000      	movs	r0, #0
 80043c6:	f002 f84f 	bl	8006468 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1); 
 80043ca:	2000      	movs	r0, #0
 80043cc:	f002 f860 	bl	8006490 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 80043d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80043d4:	f002 f852 	bl	800647c <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 80043d8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80043dc:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80043e0:	f002 f820 	bl	8006424 <RCC_PLLConfig>

		/* Enable PLL */ 
		RCC_PLLCmd(ENABLE);
 80043e4:	4620      	mov	r0, r4
 80043e6:	f002 f827 	bl	8006438 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80043ea:	2039      	movs	r0, #57	; 0x39
 80043ec:	f002 f92a 	bl	8006644 <RCC_GetFlagStatus>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d0fa      	beq.n	80043ea <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80043f4:	2002      	movs	r0, #2
 80043f6:	f002 f825 	bl	8006444 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 80043fa:	f002 f82d 	bl	8006458 <RCC_GetSYSCLKSource>
 80043fe:	2808      	cmp	r0, #8
 8004400:	d1fb      	bne.n	80043fa <RCC_Configuration+0x76>
 8004402:	e7cb      	b.n	800439c <RCC_Configuration+0x18>
 8004404:	1814400f 	ldmdane	r4, {r0, r1, r2, r3, lr}

08004408 <USART_Configuration>:
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 8004408:	b530      	push	{r4, r5, lr}
 800440a:	460d      	mov	r5, r1
 800440c:	4604      	mov	r4, r0
 800440e:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 8004410:	4668      	mov	r0, sp
 8004412:	f003 f8a7 	bl	8007564 <USART_StructInit>
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8004416:	2300      	movs	r3, #0
 8004418:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800441c:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8004420:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8004424:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8004428:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
 800442a:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800442c:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 8004430:	b98c      	cbnz	r4, 8004456 <USART_Configuration+0x4e>
	{
		Baudrate_DXL = baudrate;
 8004432:	4b1e      	ldr	r3, [pc, #120]	; (80044ac <USART_Configuration+0xa4>)

		USART_DeInit(USART1);
 8004434:	481e      	ldr	r0, [pc, #120]	; (80044b0 <USART_Configuration+0xa8>)
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


	if( PORT == USART_DXL )
	{
		Baudrate_DXL = baudrate;
 8004436:	605d      	str	r5, [r3, #4]

		USART_DeInit(USART1);
 8004438:	f003 f802 	bl	8007440 <USART_DeInit>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800443c:	4669      	mov	r1, sp
 800443e:	481c      	ldr	r0, [pc, #112]	; (80044b0 <USART_Configuration+0xa8>)
 8004440:	f003 f84c 	bl	80074dc <USART_Init>
		
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8004444:	f240 5125 	movw	r1, #1317	; 0x525
 8004448:	4819      	ldr	r0, [pc, #100]	; (80044b0 <USART_Configuration+0xa8>)
 800444a:	2201      	movs	r2, #1
 800444c:	f003 f8b7 	bl	80075be <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);
		
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8004450:	2101      	movs	r1, #1
 8004452:	4817      	ldr	r0, [pc, #92]	; (80044b0 <USART_Configuration+0xa8>)
 8004454:	e026      	b.n	80044a4 <USART_Configuration+0x9c>
	}
	else if( PORT == USART_ZIGBEE )
 8004456:	2c01      	cmp	r4, #1
 8004458:	d111      	bne.n	800447e <USART_Configuration+0x76>
	{
		Baudrate_ZIGBEE = baudrate;
 800445a:	4b14      	ldr	r3, [pc, #80]	; (80044ac <USART_Configuration+0xa4>)

		USART_DeInit(UART5);
 800445c:	4815      	ldr	r0, [pc, #84]	; (80044b4 <USART_Configuration+0xac>)
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
	}
	else if( PORT == USART_ZIGBEE )
	{
		Baudrate_ZIGBEE = baudrate;
 800445e:	609d      	str	r5, [r3, #8]

		USART_DeInit(UART5);
 8004460:	f002 ffee 	bl	8007440 <USART_DeInit>
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 8004464:	4669      	mov	r1, sp
 8004466:	4813      	ldr	r0, [pc, #76]	; (80044b4 <USART_Configuration+0xac>)
 8004468:	f003 f838 	bl	80074dc <USART_Init>
		
		
		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 800446c:	f240 5125 	movw	r1, #1317	; 0x525
 8004470:	4810      	ldr	r0, [pc, #64]	; (80044b4 <USART_Configuration+0xac>)
 8004472:	4622      	mov	r2, r4
 8004474:	f003 f8a3 	bl	80075be <USART_ITConfig>
		
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 8004478:	4621      	mov	r1, r4
 800447a:	480e      	ldr	r0, [pc, #56]	; (80044b4 <USART_Configuration+0xac>)
 800447c:	e012      	b.n	80044a4 <USART_Configuration+0x9c>
	}
	else if( PORT == USART_PC )
 800447e:	2c02      	cmp	r4, #2
 8004480:	d112      	bne.n	80044a8 <USART_Configuration+0xa0>
	{
		Baudrate_PC = baudrate;
 8004482:	4b0a      	ldr	r3, [pc, #40]	; (80044ac <USART_Configuration+0xa4>)
		
		USART_DeInit(USART3);
 8004484:	480c      	ldr	r0, [pc, #48]	; (80044b8 <USART_Configuration+0xb0>)
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
	}
	else if( PORT == USART_PC )
	{
		Baudrate_PC = baudrate;
 8004486:	60dd      	str	r5, [r3, #12]
		
		USART_DeInit(USART3);
 8004488:	f002 ffda 	bl	8007440 <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 800448c:	4669      	mov	r1, sp
 800448e:	480a      	ldr	r0, [pc, #40]	; (80044b8 <USART_Configuration+0xb0>)
 8004490:	f003 f824 	bl	80074dc <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8004494:	f240 5125 	movw	r1, #1317	; 0x525
 8004498:	4807      	ldr	r0, [pc, #28]	; (80044b8 <USART_Configuration+0xb0>)
 800449a:	2201      	movs	r2, #1
 800449c:	f003 f88f 	bl	80075be <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80044a0:	4805      	ldr	r0, [pc, #20]	; (80044b8 <USART_Configuration+0xb0>)
 80044a2:	2101      	movs	r1, #1
 80044a4:	f003 f87f 	bl	80075a6 <USART_Cmd>
	}
	
}
 80044a8:	b005      	add	sp, #20
 80044aa:	bd30      	pop	{r4, r5, pc}
 80044ac:	20000128 	andcs	r0, r0, r8, lsr #2
 80044b0:	40013800 	andmi	r3, r1, r0, lsl #16
 80044b4:	40005000 	andmi	r5, r0, r0
 80044b8:	40004800 	andmi	r4, r0, r0, lsl #16

080044bc <USART_GetBaudrate>:
u32 USART_GetBaudrate(u8 PORT)
{

	if( PORT == USART_DXL )
 80044bc:	b910      	cbnz	r0, 80044c4 <USART_GetBaudrate+0x8>
	{
		return Baudrate_DXL;
 80044be:	4b07      	ldr	r3, [pc, #28]	; (80044dc <USART_GetBaudrate+0x20>)
 80044c0:	6858      	ldr	r0, [r3, #4]
 80044c2:	4770      	bx	lr
	}
	else if( PORT == USART_ZIGBEE )
 80044c4:	2801      	cmp	r0, #1
 80044c6:	d102      	bne.n	80044ce <USART_GetBaudrate+0x12>
	{
		return Baudrate_ZIGBEE;
 80044c8:	4b04      	ldr	r3, [pc, #16]	; (80044dc <USART_GetBaudrate+0x20>)
 80044ca:	6898      	ldr	r0, [r3, #8]
 80044cc:	4770      	bx	lr
	}
	else if( PORT == USART_PC )
 80044ce:	2802      	cmp	r0, #2
	{
		return Baudrate_PC;
 80044d0:	bf06      	itte	eq
 80044d2:	4b02      	ldreq	r3, [pc, #8]	; (80044dc <USART_GetBaudrate+0x20>)
 80044d4:	68d8      	ldreq	r0, [r3, #12]
	}
	
	return 0;
 80044d6:	2000      	movne	r0, #0
}
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	20000128 	andcs	r0, r0, r8, lsr #2

080044e0 <ADC_Configuration>:

void ADC_Configuration(void)
{
 80044e0:	b530      	push	{r4, r5, lr}
 80044e2:	b087      	sub	sp, #28
	
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
 80044e4:	a801      	add	r0, sp, #4
 80044e6:	f001 f83d 	bl	8005564 <ADC_StructInit>
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80044ea:	2401      	movs	r4, #1
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80044ec:	2500      	movs	r5, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80044ee:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 80044f2:	a901      	add	r1, sp, #4
 80044f4:	482c      	ldr	r0, [pc, #176]	; (80045a8 <ADC_Configuration+0xc8>)
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80044f6:	9303      	str	r3, [sp, #12]
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80044f8:	9501      	str	r5, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80044fa:	f88d 5008 	strb.w	r5, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80044fe:	f88d 4009 	strb.w	r4, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8004502:	9504      	str	r5, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8004504:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8004508:	f001 f808 	bl	800551c <ADC_Init>

	ADC_Init(ADC2, &ADC_InitStructure);
 800450c:	a901      	add	r1, sp, #4
 800450e:	4827      	ldr	r0, [pc, #156]	; (80045ac <ADC_Configuration+0xcc>)
 8004510:	f001 f804 	bl	800551c <ADC_Init>

	/* ADC1 regular channels configuration */ 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8004514:	2307      	movs	r3, #7
 8004516:	4622      	mov	r2, r4
 8004518:	210a      	movs	r1, #10
 800451a:	4823      	ldr	r0, [pc, #140]	; (80045a8 <ADC_Configuration+0xc8>)
 800451c:	f001 f876 	bl	800560c <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, DISABLE);
 8004520:	462a      	mov	r2, r5
 8004522:	f44f 7108 	mov.w	r1, #544	; 0x220
 8004526:	4820      	ldr	r0, [pc, #128]	; (80045a8 <ADC_Configuration+0xc8>)
 8004528:	f001 f837 	bl	800559a <ADC_ITConfig>

	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_4, 1, ADC_SampleTime_239Cycles5);
 800452c:	2307      	movs	r3, #7
 800452e:	4622      	mov	r2, r4
 8004530:	2104      	movs	r1, #4
 8004532:	481e      	ldr	r0, [pc, #120]	; (80045ac <ADC_Configuration+0xcc>)
 8004534:	f001 f86a 	bl	800560c <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, DISABLE);
 8004538:	462a      	mov	r2, r5
 800453a:	f44f 7108 	mov.w	r1, #544	; 0x220
 800453e:	481b      	ldr	r0, [pc, #108]	; (80045ac <ADC_Configuration+0xcc>)
 8004540:	f001 f82b 	bl	800559a <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);
  
	/* Enable ADC1,2 */
	ADC_Cmd(ADC1, ENABLE);
 8004544:	4621      	mov	r1, r4
 8004546:	4818      	ldr	r0, [pc, #96]	; (80045a8 <ADC_Configuration+0xc8>)
 8004548:	f001 f815 	bl	8005576 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 800454c:	4817      	ldr	r0, [pc, #92]	; (80045ac <ADC_Configuration+0xcc>)
 800454e:	4621      	mov	r1, r4
 8004550:	f001 f811 	bl	8005576 <ADC_Cmd>


	/* Enable ADC1,2 reset calibaration register */
	/* Check the end of ADC1,2 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8004554:	4814      	ldr	r0, [pc, #80]	; (80045a8 <ADC_Configuration+0xc8>)
 8004556:	f001 f829 	bl	80055ac <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 800455a:	4813      	ldr	r0, [pc, #76]	; (80045a8 <ADC_Configuration+0xc8>)
 800455c:	f001 f82b 	bl	80055b6 <ADC_GetResetCalibrationStatus>
 8004560:	2800      	cmp	r0, #0
 8004562:	d1fa      	bne.n	800455a <ADC_Configuration+0x7a>


	ADC_ResetCalibration(ADC2);
 8004564:	4811      	ldr	r0, [pc, #68]	; (80045ac <ADC_Configuration+0xcc>)
 8004566:	f001 f821 	bl	80055ac <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC2));
 800456a:	4810      	ldr	r0, [pc, #64]	; (80045ac <ADC_Configuration+0xcc>)
 800456c:	f001 f823 	bl	80055b6 <ADC_GetResetCalibrationStatus>
 8004570:	2800      	cmp	r0, #0
 8004572:	d1fa      	bne.n	800456a <ADC_Configuration+0x8a>



	/* Start ADC1,2 calibaration */
	/* Check the end of ADC1,2 calibration */
	ADC_StartCalibration(ADC1);
 8004574:	480c      	ldr	r0, [pc, #48]	; (80045a8 <ADC_Configuration+0xc8>)
 8004576:	f001 f822 	bl	80055be <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 800457a:	480b      	ldr	r0, [pc, #44]	; (80045a8 <ADC_Configuration+0xc8>)
 800457c:	f001 f824 	bl	80055c8 <ADC_GetCalibrationStatus>
 8004580:	2800      	cmp	r0, #0
 8004582:	d1fa      	bne.n	800457a <ADC_Configuration+0x9a>

	ADC_StartCalibration(ADC2);
 8004584:	4809      	ldr	r0, [pc, #36]	; (80045ac <ADC_Configuration+0xcc>)
 8004586:	f001 f81a 	bl	80055be <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC2));
 800458a:	4808      	ldr	r0, [pc, #32]	; (80045ac <ADC_Configuration+0xcc>)
 800458c:	f001 f81c 	bl	80055c8 <ADC_GetCalibrationStatus>
 8004590:	2800      	cmp	r0, #0
 8004592:	d1fa      	bne.n	800458a <ADC_Configuration+0xaa>


	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8004594:	2101      	movs	r1, #1
 8004596:	4804      	ldr	r0, [pc, #16]	; (80045a8 <ADC_Configuration+0xc8>)
 8004598:	f001 f81a 	bl	80055d0 <ADC_SoftwareStartConvCmd>
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 800459c:	2101      	movs	r1, #1
 800459e:	4803      	ldr	r0, [pc, #12]	; (80045ac <ADC_Configuration+0xcc>)
 80045a0:	f001 f816 	bl	80055d0 <ADC_SoftwareStartConvCmd>
}
 80045a4:	b007      	add	sp, #28
 80045a6:	bd30      	pop	{r4, r5, pc}
 80045a8:	40012400 	andmi	r2, r1, r0, lsl #8
 80045ac:	40012800 	andmi	r2, r1, r0, lsl #16

080045b0 <SPI_Configuration>:


void SPI_Configuration(void)
{
 80045b0:	b530      	push	{r4, r5, lr}

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80045b2:	4c19      	ldr	r4, [pc, #100]	; (8004618 <SPI_Configuration+0x68>)
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 80045b4:	b087      	sub	sp, #28

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80045b6:	4620      	mov	r0, r4
 80045b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045bc:	f001 fc89 	bl	8005ed2 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80045c0:	4620      	mov	r0, r4
 80045c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80045c6:	f001 fc84 	bl	8005ed2 <GPIO_SetBits>

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 80045ca:	f44f 7282 	mov.w	r2, #260	; 0x104
 80045ce:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 80045d2:	2202      	movs	r2, #2
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80045d4:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 80045d6:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 80045da:	f5a4 4458 	sub.w	r4, r4, #55296	; 0xd800
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80045de:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80045e2:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 80045e6:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 80045ea:	2501      	movs	r5, #1
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80045ec:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 80045f0:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 80045f4:	2208      	movs	r2, #8
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 80045f6:	2307      	movs	r3, #7

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 80045f8:	a901      	add	r1, sp, #4
 80045fa:	4620      	mov	r0, r4
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 80045fc:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8004600:	f8ad 3014 	strh.w	r3, [sp, #20]

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8004604:	f8ad 500c 	strh.w	r5, [sp, #12]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 8004608:	f002 f890 	bl	800672c <SPI_Init>

	/* Enable SPI1 */
	//SPI_Cmd(SPI1, ENABLE);

	/* Enable SPI2 */
    SPI_Cmd(SPI2, ENABLE);
 800460c:	4629      	mov	r1, r5
 800460e:	4620      	mov	r0, r4
 8004610:	f002 f910 	bl	8006834 <SPI_Cmd>


}
 8004614:	b007      	add	sp, #28
 8004616:	bd30      	pop	{r4, r5, pc}
 8004618:	40011000 	andmi	r1, r1, r0

0800461c <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 800461c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004620:	4d5c      	ldr	r5, [pc, #368]	; (8004794 <GPIO_Configuration+0x178>)
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8004622:	a801      	add	r0, sp, #4
 8004624:	f001 fc3b 	bl	8005e9e <GPIO_StructInit>
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004628:	2403      	movs	r4, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800462a:	f04f 0910 	mov.w	r9, #16

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
 800462e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004632:	a901      	add	r1, sp, #4
 8004634:	4628      	mov	r0, r5

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
 8004636:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800463a:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800463e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004642:	f001 fbda 	bl	8005dfa <GPIO_Init>
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
 8004646:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800464a:	2604      	movs	r6, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
 800464c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004650:	a901      	add	r1, sp, #4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8004652:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004654:	4628      	mov	r0, r5
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8004656:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800465a:	f001 fbce 	bl	8005dfa <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 800465e:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004662:	eb0d 0106 	add.w	r1, sp, r6
 8004666:	4628      	mov	r0, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004668:	2700      	movs	r7, #0
	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 800466a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800466e:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004672:	f001 fbc2 	bl	8005dfa <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 8004676:	23ff      	movs	r3, #255	; 0xff
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004678:	eb0d 0106 	add.w	r1, sp, r6
 800467c:	4628      	mov	r0, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800467e:	f04f 0818 	mov.w	r8, #24

	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 8004682:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004686:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800468a:	f001 fbb6 	bl	8005dfa <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 800468e:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004692:	eb0d 0106 	add.w	r1, sp, r6
 8004696:	4628      	mov	r0, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 8004698:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800469c:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80046a0:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80046a4:	f001 fba9 	bl	8005dfa <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
 80046a8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80046ac:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80046b0:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80046b4:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80046b6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80046b8:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80046bc:	f001 fb9d 	bl	8005dfa <GPIO_Init>


	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
 80046c0:	f241 133c 	movw	r3, #4412	; 0x113c
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80046c8:	eb0d 0106 	add.w	r1, sp, r6
 80046cc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);


	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
 80046ce:	f8ad 3004 	strh.w	r3, [sp, #4]
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80046d2:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80046d6:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046da:	f001 fb8e 	bl	8005dfa <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 80046de:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046e2:	eb0d 0106 	add.w	r1, sp, r6
 80046e6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 80046e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80046ec:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046f0:	f001 fb83 	bl	8005dfa <GPIO_Init>
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 80046f4:	f24e 6340 	movw	r3, #58944	; 0xe640
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046f8:	eb0d 0106 	add.w	r1, sp, r6
 80046fc:	4628      	mov	r0, r5
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 80046fe:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004702:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8004706:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800470a:	f001 fb76 	bl	8005dfa <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800470e:	eb0d 0106 	add.w	r1, sp, r6
 8004712:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
 8004714:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004718:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800471c:	f001 fb6d 	bl	8005dfa <GPIO_Init>


	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 8004720:	f64e 73c0 	movw	r3, #61376	; 0xefc0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004724:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004728:	eb0d 0106 	add.w	r1, sp, r6
 800472c:	4628      	mov	r0, r5
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 800472e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004732:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004736:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800473a:	f001 fb5e 	bl	8005dfa <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 800473e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004742:	eb0d 0106 	add.w	r1, sp, r6
 8004746:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 8004748:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800474c:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8004750:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004754:	f001 fb51 	bl	8005dfa <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 8004758:	233f      	movs	r3, #63	; 0x3f
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800475a:	eb0d 0106 	add.w	r1, sp, r6
 800475e:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 8004760:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004764:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004768:	f001 fb47 	bl	8005dfa <GPIO_Init>
	

	// PORTD CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800476c:	eb0d 0106 	add.w	r1, sp, r6
 8004770:	4809      	ldr	r0, [pc, #36]	; (8004798 <GPIO_Configuration+0x17c>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	// PORTD CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 8004772:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004776:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800477a:	f001 fb3e 	bl	8005dfa <GPIO_Init>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800477e:	4630      	mov	r0, r6
 8004780:	2101      	movs	r1, #1
 8004782:	f001 fbcd 	bl	8005f20 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8004786:	2101      	movs	r1, #1
 8004788:	4804      	ldr	r0, [pc, #16]	; (800479c <GPIO_Configuration+0x180>)
 800478a:	f001 fbc9 	bl	8005f20 <GPIO_PinRemapConfig>
}
 800478e:	b003      	add	sp, #12
 8004790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004794:	40010800 	andmi	r0, r1, r0, lsl #16
 8004798:	40011400 	andmi	r1, r1, r0, lsl #8
 800479c:	00300400 	eorseq	r0, r0, r0, lsl #8

080047a0 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80047a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
#ifdef  VECT_TAB_RAM  
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
 80047a2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80047a6:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80047aa:	f001 fcd3 	bl	8006154 <NVIC_SetVectorTable>
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);     
#endif


	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80047ae:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80047b2:	f001 fc27 	bl	8006004 <NVIC_PriorityGroupConfig>
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80047b6:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80047b8:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80047ba:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80047bc:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80047be:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80047c2:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80047c6:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80047ca:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80047ce:	f001 fc23 	bl	8006018 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 80047d2:	2335      	movs	r3, #53	; 0x35
 80047d4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80047d8:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 80047da:	2302      	movs	r3, #2
 80047dc:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80047e0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80047e4:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80047e8:	f001 fc16 	bl	8006018 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 80047ec:	2327      	movs	r3, #39	; 0x27
 80047ee:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80047f2:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 80047f4:	2303      	movs	r3, #3
 80047f6:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80047fa:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80047fe:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004802:	f001 fc09 	bl	8006018 <NVIC_Init>
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8004806:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

	NVIC_Init(&NVIC_InitStructure);
 8004808:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800480a:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800480e:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004812:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004816:	f88d 4007 	strb.w	r4, [sp, #7]

	NVIC_Init(&NVIC_InitStructure);
 800481a:	f001 fbfd 	bl	8006018 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
	
}
 800481e:	b003      	add	sp, #12
 8004820:	bd30      	pop	{r4, r5, pc}

08004822 <System_Configuration>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{
 8004822:	b510      	push	{r4, lr}

	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 8004824:	4c1e      	ldr	r4, [pc, #120]	; (80048a0 <System_Configuration+0x7e>)
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{

	__disable_interrupt();
 8004826:	f002 ffd6 	bl	80077d6 <__SETPRIMASK>
	/* System Clocks Configuration */
	RCC_Configuration();
 800482a:	f7ff fdab 	bl	8004384 <RCC_Configuration>
	   
	/* NVIC configuration */
	NVIC_Configuration();
 800482e:	f7ff ffb7 	bl	80047a0 <NVIC_Configuration>


	/* Configure the GPIO ports */
	GPIO_Configuration();
 8004832:	f7ff fef3 	bl	800461c <GPIO_Configuration>



	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();
 8004836:	f001 f863 	bl	8005900 <FLASH_Unlock>

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 800483a:	6861      	ldr	r1, [r4, #4]
 800483c:	2000      	movs	r0, #0
 800483e:	f7ff fde3 	bl	8004408 <USART_Configuration>
	//dxl_initialize(USART_DXL,Baudrate_DXL);
	zgb_initialize(0);
 8004842:	2000      	movs	r0, #0
 8004844:	f7fe fe10 	bl	8003468 <zgb_initialize>
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 8004848:	68e1      	ldr	r1, [r4, #12]
	SPI_Configuration();

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 800484a:	4c16      	ldr	r4, [pc, #88]	; (80048a4 <System_Configuration+0x82>)
	zgb_initialize(0);
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 800484c:	2002      	movs	r0, #2
 800484e:	f7ff fddb 	bl	8004408 <USART_Configuration>


	/* ADC Configuration */
	ADC_Configuration();
 8004852:	f7ff fe45 	bl	80044e0 <ADC_Configuration>
	
	

	SysTick_Configuration();
 8004856:	f7ff fd8b 	bl	8004370 <SysTick_Configuration>
	
	Timer_Configuration();
 800485a:	f7ff fd43 	bl	80042e4 <Timer_Configuration>


	SPI_Configuration();
 800485e:	f7ff fea7 	bl	80045b0 <SPI_Configuration>

	Buzzer_Configuration();
 8004862:	f7ff fcfd 	bl	8004260 <Buzzer_Configuration>


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004866:	4620      	mov	r0, r4
 8004868:	2110      	movs	r1, #16
 800486a:	f001 fb34 	bl	8005ed6 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800486e:	4620      	mov	r0, r4
 8004870:	2120      	movs	r1, #32
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8004872:	f504 6480 	add.w	r4, r4, #1024	; 0x400

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004876:	f001 fb2c 	bl	8005ed2 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800487a:	4620      	mov	r0, r4
 800487c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004880:	f001 fb27 	bl	8005ed2 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8004884:	4620      	mov	r0, r4
 8004886:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800488a:	f001 fb22 	bl	8005ed2 <GPIO_SetBits>

	__enable_interrupt();
 800488e:	f002 ffa4 	bl	80077da <__RESETPRIMASK>



	Gyro_Configuration();
 8004892:	f000 fca5 	bl	80051e0 <Gyro_Configuration>





}
 8004896:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__enable_interrupt();



	Gyro_Configuration();
	ACC_Configuration();
 800489a:	f000 bd21 	b.w	80052e0 <ACC_Configuration>
 800489e:	bf00      	nop
 80048a0:	20000128 	andcs	r0, r0, r8, lsr #2
 80048a4:	40010c00 	andmi	r0, r1, r0, lsl #24

080048a8 <getResetSource>:
u32 Dummy(u32 tmp);


/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
 80048a8:	b510      	push	{r4, lr}
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 80048aa:	207b      	movs	r0, #123	; 0x7b
 80048ac:	f001 feca 	bl	8006644 <RCC_GetFlagStatus>
 80048b0:	2801      	cmp	r0, #1
 80048b2:	d01b      	beq.n	80048ec <getResetSource+0x44>
		retval = POWER_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
 80048b4:	207a      	movs	r0, #122	; 0x7a
 80048b6:	f001 fec5 	bl	8006644 <RCC_GetFlagStatus>
 80048ba:	2801      	cmp	r0, #1
 80048bc:	d018      	beq.n	80048f0 <getResetSource+0x48>
		retval = PIN_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
 80048be:	207c      	movs	r0, #124	; 0x7c
 80048c0:	f001 fec0 	bl	8006644 <RCC_GetFlagStatus>
 80048c4:	2801      	cmp	r0, #1
 80048c6:	d015      	beq.n	80048f4 <getResetSource+0x4c>
		retval = SOFT_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
 80048c8:	207d      	movs	r0, #125	; 0x7d
 80048ca:	f001 febb 	bl	8006644 <RCC_GetFlagStatus>
 80048ce:	2801      	cmp	r0, #1
 80048d0:	d012      	beq.n	80048f8 <getResetSource+0x50>
		retval = IWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
 80048d2:	207e      	movs	r0, #126	; 0x7e
 80048d4:	f001 feb6 	bl	8006644 <RCC_GetFlagStatus>
 80048d8:	2801      	cmp	r0, #1
 80048da:	d00f      	beq.n	80048fc <getResetSource+0x54>
		retval = WWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
 80048dc:	207f      	movs	r0, #127	; 0x7f
 80048de:	f001 feb1 	bl	8006644 <RCC_GetFlagStatus>
 80048e2:	2801      	cmp	r0, #1
		retval = LOW_POWER_RESET;
 80048e4:	bf14      	ite	ne
 80048e6:	2400      	movne	r4, #0
 80048e8:	2406      	moveq	r4, #6
 80048ea:	e008      	b.n	80048fe <getResetSource+0x56>

u8 getResetSource(void) {
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
		retval = POWER_RESET;
 80048ec:	2402      	movs	r4, #2
 80048ee:	e006      	b.n	80048fe <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
		retval = PIN_RESET;
 80048f0:	4604      	mov	r4, r0
 80048f2:	e004      	b.n	80048fe <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
		retval = SOFT_RESET;
 80048f4:	2403      	movs	r4, #3
 80048f6:	e002      	b.n	80048fe <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
		retval = IWDG_RESET;
 80048f8:	2404      	movs	r4, #4
 80048fa:	e000      	b.n	80048fe <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
		retval = WWDG_RESET;
 80048fc:	2405      	movs	r4, #5
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
		retval = LOW_POWER_RESET;

	RCC_ClearFlag();
 80048fe:	f001 fecc 	bl	800669a <RCC_ClearFlag>

	return retval;
}
 8004902:	4620      	mov	r0, r4
 8004904:	bd10      	pop	{r4, pc}

08004906 <mDelay>:
 * Return         : None
 *******************************************************************************/


void mDelay(u32 nTime)
{
 8004906:	b510      	push	{r4, lr}
 8004908:	4604      	mov	r4, r0

	  /* Enable the SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Enable);
 800490a:	2001      	movs	r0, #1
 800490c:	f002 f84e 	bl	80069ac <SysTick_CounterCmd>

	  gwTimingDelay = nTime;
 8004910:	4b06      	ldr	r3, [pc, #24]	; (800492c <mDelay+0x26>)
 8004912:	601c      	str	r4, [r3, #0]

	  while(gwTimingDelay != 0);
 8004914:	681c      	ldr	r4, [r3, #0]
 8004916:	2c00      	cmp	r4, #0
 8004918:	d1fc      	bne.n	8004914 <mDelay+0xe>

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
 800491a:	f06f 0001 	mvn.w	r0, #1
 800491e:	f002 f845 	bl	80069ac <SysTick_CounterCmd>
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8004922:	4620      	mov	r0, r4

}
 8004924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  while(gwTimingDelay != 0);

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8004928:	f002 b840 	b.w	80069ac <SysTick_CounterCmd>
 800492c:	20000b90 	mulcs	r0, r0, fp

08004930 <Dummy>:
}

u32 Dummy(u32 tmp)
{
	return tmp;
}
 8004930:	4770      	bx	lr

08004932 <uDelay>:

void uDelay(u32 uTime) {
 8004932:	4b08      	ldr	r3, [pc, #32]	; (8004954 <uDelay+0x22>)
 8004934:	212d      	movs	r1, #45	; 0x2d
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	fb01 2000 	mla	r0, r1, r0, r2
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 800493c:	2100      	movs	r1, #0
 800493e:	4282      	cmp	r2, r0
 8004940:	d002      	beq.n	8004948 <uDelay+0x16>
 8004942:	322d      	adds	r2, #45	; 0x2d
 8004944:	2101      	movs	r1, #1
 8004946:	e7fa      	b.n	800493e <uDelay+0xc>
 8004948:	b101      	cbz	r1, 800494c <uDelay+0x1a>
 800494a:	605a      	str	r2, [r3, #4]
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
		}
	}
	tmpdly = tmp;
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	609a      	str	r2, [r3, #8]
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	20000b90 	mulcs	r0, r0, fp

08004958 <__ISR_DELAY>:
}

void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8004958:	4b03      	ldr	r3, [pc, #12]	; (8004968 <__ISR_DELAY+0x10>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	b112      	cbz	r2, 8004964 <__ISR_DELAY+0xc>
	{
		gwTimingDelay--;
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	3a01      	subs	r2, #1
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	20000b90 	mulcs	r0, r0, fp

0800496c <dxl_set_power>:

}

void dxl_set_power(PowerState state)
{
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 800496c:	2801      	cmp	r0, #1
 800496e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004972:	4803      	ldr	r0, [pc, #12]	; (8004980 <dxl_set_power+0x14>)
 8004974:	d101      	bne.n	800497a <dxl_set_power+0xe>
 8004976:	f001 baac 	b.w	8005ed2 <GPIO_SetBits>
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 800497a:	f001 baac 	b.w	8005ed6 <GPIO_ResetBits>
 800497e:	bf00      	nop
 8004980:	40010c00 	andmi	r0, r1, r0, lsl #24

08004984 <getVoltage>:
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 8004984:	b508      	push	{r3, lr}
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 8004986:	2000      	movs	r0, #0
 8004988:	f000 f872 	bl	8004a70 <getADC>
}
 800498c:	4b02      	ldr	r3, [pc, #8]	; (8004998 <getVoltage+0x14>)
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 800498e:	f3c0 100f 	ubfx	r0, r0, #4, #16
}
 8004992:	5c18      	ldrb	r0, [r3, r0]
 8004994:	bd08      	pop	{r3, pc}
 8004996:	bf00      	nop
 8004998:	2000013e 	andcs	r0, r0, lr, lsr r1

0800499c <EEPROM_Read>:

u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
 800499c:	0040      	lsls	r0, r0, #1
 800499e:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 80049a2:	f500 20fe 	add.w	r0, r0, #520192	; 0x7f000
}
 80049a6:	8800      	ldrh	r0, [r0, #0]
 80049a8:	4770      	bx	lr

080049aa <EEPROM_Write>:

void EEPROM_Write( u32 Offset, u16 Data )
{
 80049aa:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile FLASH_Status FLASHStatus;
	u32 Adr;
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);
 80049ac:	0044      	lsls	r4, r0, #1
 80049ae:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 80049b2:	f504 24fe 	add.w	r4, r4, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80049b6:	8823      	ldrh	r3, [r4, #0]
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 80049b8:	f2ad 4d0c 	subw	sp, sp, #1036	; 0x40c
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80049bc:	428b      	cmp	r3, r1
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 80049be:	460f      	mov	r7, r1
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80049c0:	d03c      	beq.n	8004a3c <EEPROM_Write+0x92>
 80049c2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80049c6:	d239      	bcs.n	8004a3c <EEPROM_Write+0x92>
 80049c8:	2300      	movs	r3, #0
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 80049ca:	ae02      	add	r6, sp, #8

u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
 80049cc:	005a      	lsls	r2, r3, #1
 80049ce:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
 80049d2:	f502 22fe 	add.w	r2, r2, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 80049d6:	8812      	ldrh	r2, [r2, #0]
 80049d8:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
 80049dc:	3301      	adds	r3, #1

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
 80049de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049e2:	d1f3      	bne.n	80049cc <EEPROM_Write+0x22>
		{
			Buffer[cnt] = EEPROM_Read(cnt);
		}
		Buffer[Offset] = Data;
 80049e4:	f826 7010 	strh.w	r7, [r6, r0, lsl #1]

		FLASH_Unlock();
 80049e8:	f000 ff8a 	bl	8005900 <FLASH_Unlock>
		/* Clear All pending flags */
		FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80049ec:	2035      	movs	r0, #53	; 0x35
 80049ee:	f000 ffd3 	bl	8005998 <FLASH_ClearFlag>

		if( (Data==0) || (EEPROM_Read(Offset)==0xFFFF) )
 80049f2:	b127      	cbz	r7, 80049fe <EEPROM_Write+0x54>
 80049f4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80049f8:	8823      	ldrh	r3, [r4, #0]
 80049fa:	42ab      	cmp	r3, r5
 80049fc:	d106      	bne.n	8004a0c <EEPROM_Write+0x62>
		{
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
 80049fe:	4639      	mov	r1, r7
 8004a00:	4620      	mov	r0, r4
 8004a02:	f001 f899 	bl	8005b38 <FLASH_ProgramHalfWord>
 8004a06:	f88d 0007 	strb.w	r0, [sp, #7]
 8004a0a:	e015      	b.n	8004a38 <EEPROM_Write+0x8e>
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004a0c:	480d      	ldr	r0, [pc, #52]	; (8004a44 <EEPROM_Write+0x9a>)
 8004a0e:	f000 fff9 	bl	8005a04 <FLASH_ErasePage>

			Adr = EEPROM_START_ADDRESS;
 8004a12:	4c0c      	ldr	r4, [pc, #48]	; (8004a44 <EEPROM_Write+0x9a>)

			for( cnt=0; cnt<512; cnt++ )
 8004a14:	4f0c      	ldr	r7, [pc, #48]	; (8004a48 <EEPROM_Write+0x9e>)
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004a16:	f88d 0007 	strb.w	r0, [sp, #7]

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 8004a1a:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 8004a1e:	f5a3 23fe 	sub.w	r3, r3, #520192	; 0x7f000
 8004a22:	5af1      	ldrh	r1, [r6, r3]
 8004a24:	42a9      	cmp	r1, r5
 8004a26:	d004      	beq.n	8004a32 <EEPROM_Write+0x88>
 8004a28:	4620      	mov	r0, r4
 8004a2a:	f001 f885 	bl	8005b38 <FLASH_ProgramHalfWord>
 8004a2e:	f88d 0007 	strb.w	r0, [sp, #7]
				Adr += 2;
 8004a32:	3402      	adds	r4, #2
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 8004a34:	42bc      	cmp	r4, r7
 8004a36:	d1f0      	bne.n	8004a1a <EEPROM_Write+0x70>
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
			}
		}

		FLASH_Lock();
 8004a38:	f000 ff6e 	bl	8005918 <FLASH_Lock>
	}
}
 8004a3c:	f20d 4d0c 	addw	sp, sp, #1036	; 0x40c
 8004a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a42:	bf00      	nop
 8004a44:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}
 8004a48:	0807f400 	stmdaeq	r7, {sl, ip, sp, lr, pc}

08004a4c <EEPROM_Clear>:

void EEPROM_Clear( void )
{
 8004a4c:	b507      	push	{r0, r1, r2, lr}
	volatile FLASH_Status FLASHStatus;

	FLASH_Unlock();
 8004a4e:	f000 ff57 	bl	8005900 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 8004a52:	2035      	movs	r0, #53	; 0x35
 8004a54:	f000 ffa0 	bl	8005998 <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004a58:	4804      	ldr	r0, [pc, #16]	; (8004a6c <EEPROM_Clear+0x20>)
 8004a5a:	f000 ffd3 	bl	8005a04 <FLASH_ErasePage>
 8004a5e:	f88d 0007 	strb.w	r0, [sp, #7]
	FLASH_Lock();
 8004a62:	f000 ff59 	bl	8005918 <FLASH_Lock>
}
 8004a66:	b003      	add	sp, #12
 8004a68:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a6c:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}

08004a70 <getADC>:



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004a70:	4b02      	ldr	r3, [pc, #8]	; (8004a7c <getADC+0xc>)
 8004a72:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 8004a76:	b280      	uxth	r0, r0
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	20000b9c 	mulcs	r0, ip, fp

08004a80 <__ISR_ADC>:



void __ISR_ADC(void)
{
 8004a80:	b570      	push	{r4, r5, r6, lr}

	ADC_Value[ADC_Channel_Index] 	= ADC_GetConversionValue(ADC1);
 8004a82:	4c21      	ldr	r4, [pc, #132]	; (8004b08 <__ISR_ADC+0x88>)
 8004a84:	4821      	ldr	r0, [pc, #132]	; (8004b0c <__ISR_ADC+0x8c>)
 8004a86:	f894 5020 	ldrb.w	r5, [r4, #32]
 8004a8a:	f000 fe0f 	bl	80056ac <ADC_GetConversionValue>
 8004a8e:	b2ed      	uxtb	r5, r5
 8004a90:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]
	ADC_Value[ADC_Channel_Index+8] 	= ADC_GetConversionValue(ADC2);
 8004a94:	481e      	ldr	r0, [pc, #120]	; (8004b10 <__ISR_ADC+0x90>)
 8004a96:	f894 5020 	ldrb.w	r5, [r4, #32]
 8004a9a:	f000 fe07 	bl	80056ac <ADC_GetConversionValue>
 8004a9e:	3508      	adds	r5, #8
 8004aa0:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]

	ADC_Channel_Index++;
 8004aa4:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	f884 3020 	strb.w	r3, [r4, #32]

	if(ADC_Channel_Index==8)
 8004ab0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d018      	beq.n	8004aea <__ISR_ADC+0x6a>
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
 8004ab8:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004abc:	4d15      	ldr	r5, [pc, #84]	; (8004b14 <__ISR_ADC+0x94>)
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	2307      	movs	r3, #7
 8004ac8:	b2c9      	uxtb	r1, r1
 8004aca:	4810      	ldr	r0, [pc, #64]	; (8004b0c <__ISR_ADC+0x8c>)
 8004acc:	f000 fd9e 	bl	800560c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8004ad0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	3308      	adds	r3, #8
 8004ad8:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8004adc:	480c      	ldr	r0, [pc, #48]	; (8004b10 <__ISR_ADC+0x90>)
 8004ade:	2307      	movs	r3, #7
 8004ae0:	b2c9      	uxtb	r1, r1
}
 8004ae2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8004ae6:	f000 bd91 	b.w	800560c <ADC_RegularChannelConfig>
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 8004aea:	2300      	movs	r3, #0
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004aec:	480a      	ldr	r0, [pc, #40]	; (8004b18 <__ISR_ADC+0x98>)
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 8004aee:	f884 3020 	strb.w	r3, [r4, #32]
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004af2:	005a      	lsls	r2, r3, #1
 8004af4:	3301      	adds	r3, #1



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004af6:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004afa:	3233      	adds	r2, #51	; 0x33
 8004afc:	f3c1 018d 	ubfx	r1, r1, #2, #14

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8004b00:	2b0f      	cmp	r3, #15
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004b02:	5211      	strh	r1, [r2, r0]

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8004b04:	d1f5      	bne.n	8004af2 <__ISR_ADC+0x72>
 8004b06:	e7d7      	b.n	8004ab8 <__ISR_ADC+0x38>
 8004b08:	20000b9c 	mulcs	r0, ip, fp
 8004b0c:	40012400 	andmi	r2, r1, r0, lsl #8
 8004b10:	40012800 	andmi	r2, r1, r0, lsl #16
 8004b14:	20000240 	andcs	r0, r0, r0, asr #4
 8004b18:	20000417 	andcs	r0, r0, r7, lsl r4

08004b1c <BufferClear>:



void BufferClear(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004b1c:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr = gwUSART_ZIGBEE_WritePtr = 0;
 8004b1e:	bf01      	itttt	eq
 8004b20:	4b02      	ldreq	r3, [pc, #8]	; (8004b2c <BufferClear+0x10>)
 8004b22:	2200      	moveq	r2, #0
 8004b24:	801a      	strheq	r2, [r3, #0]
 8004b26:	805a      	strheq	r2, [r3, #2]
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

08004b30 <IsRXD_Ready>:

}

u8 IsRXD_Ready(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004b30:	2801      	cmp	r0, #1
 8004b32:	d108      	bne.n	8004b46 <IsRXD_Ready+0x16>
	{
		return (gwUSART_ZIGBEE_ReadPtr != gwUSART_ZIGBEE_WritePtr);
 8004b34:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <IsRXD_Ready+0x1c>)
 8004b36:	8850      	ldrh	r0, [r2, #2]
 8004b38:	b283      	uxth	r3, r0
 8004b3a:	8810      	ldrh	r0, [r2, #0]
 8004b3c:	b280      	uxth	r0, r0
 8004b3e:	1a18      	subs	r0, r3, r0
 8004b40:	bf18      	it	ne
 8004b42:	2001      	movne	r0, #1
 8004b44:	4770      	bx	lr
	}

	return -1;
 8004b46:	20ff      	movs	r0, #255	; 0xff
}
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

08004b50 <RxDBuffer>:

u8 RxDBuffer(u8 PORT)
{

	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004b50:	2801      	cmp	r0, #1
 8004b52:	d10c      	bne.n	8004b6e <RxDBuffer+0x1e>
	{
		gwUSART_ZIGBEE_ReadPtr++;
 8004b54:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <RxDBuffer+0x24>)
 8004b56:	885a      	ldrh	r2, [r3, #2]
 8004b58:	3201      	adds	r2, #1
 8004b5a:	b292      	uxth	r2, r2
 8004b5c:	805a      	strh	r2, [r3, #2]
		return (u8)(gwpUSART_ZIGBEE_Buffer[gwUSART_ZIGBEE_ReadPtr&USART_BUFFER_SIZE]);
 8004b5e:	885a      	ldrh	r2, [r3, #2]
 8004b60:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004b64:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004b68:	8898      	ldrh	r0, [r3, #4]
 8004b6a:	b2c0      	uxtb	r0, r0
 8004b6c:	4770      	bx	lr
	}

	return -1;
 8004b6e:	20ff      	movs	r0, #255	; 0xff
}
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

08004b78 <TxDData>:

void TxDData(u8 PORT, u8 dat)
{
 8004b78:	b510      	push	{r4, lr}
 8004b7a:	460c      	mov	r4, r1
	if( PORT == USART_DXL )
 8004b7c:	b9d8      	cbnz	r0, 8004bb6 <TxDData+0x3e>
	{
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8004b7e:	2120      	movs	r1, #32
 8004b80:	4819      	ldr	r0, [pc, #100]	; (8004be8 <TxDData+0x70>)
 8004b82:	f001 f9a8 	bl	8005ed6 <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8004b86:	2110      	movs	r1, #16
 8004b88:	4817      	ldr	r0, [pc, #92]	; (8004be8 <TxDData+0x70>)
 8004b8a:	f001 f9a2 	bl	8005ed2 <GPIO_SetBits>

		USART_SendData(USART1,dat);		
 8004b8e:	4621      	mov	r1, r4
 8004b90:	4816      	ldr	r0, [pc, #88]	; (8004bec <TxDData+0x74>)
 8004b92:	f002 fd6e 	bl	8007672 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 8004b96:	2140      	movs	r1, #64	; 0x40
 8004b98:	4814      	ldr	r0, [pc, #80]	; (8004bec <TxDData+0x74>)
 8004b9a:	f002 fdc5 	bl	8007728 <USART_GetFlagStatus>
 8004b9e:	2800      	cmp	r0, #0
 8004ba0:	d0f9      	beq.n	8004b96 <TxDData+0x1e>

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004ba2:	2110      	movs	r1, #16
 8004ba4:	4810      	ldr	r0, [pc, #64]	; (8004be8 <TxDData+0x70>)
 8004ba6:	f001 f996 	bl	8005ed6 <GPIO_ResetBits>
	else if( PORT == USART_PC )
	{
		USART_SendData(USART3,dat);		
		while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
	}
}
 8004baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

		USART_SendData(USART1,dat);		
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
		GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004bae:	2120      	movs	r1, #32
 8004bb0:	480d      	ldr	r0, [pc, #52]	; (8004be8 <TxDData+0x70>)
 8004bb2:	f001 b98e 	b.w	8005ed2 <GPIO_SetBits>
	}
	else if( PORT == USART_ZIGBEE )
 8004bb6:	2801      	cmp	r0, #1
 8004bb8:	d109      	bne.n	8004bce <TxDData+0x56>
	{
		USART_SendData(UART5,dat);
 8004bba:	480d      	ldr	r0, [pc, #52]	; (8004bf0 <TxDData+0x78>)
 8004bbc:	f002 fd59 	bl	8007672 <USART_SendData>
		while( USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET );
 8004bc0:	2140      	movs	r1, #64	; 0x40
 8004bc2:	480b      	ldr	r0, [pc, #44]	; (8004bf0 <TxDData+0x78>)
 8004bc4:	f002 fdb0 	bl	8007728 <USART_GetFlagStatus>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d0f9      	beq.n	8004bc0 <TxDData+0x48>
 8004bcc:	bd10      	pop	{r4, pc}
	}
	else if( PORT == USART_PC )
 8004bce:	2802      	cmp	r0, #2
 8004bd0:	d108      	bne.n	8004be4 <TxDData+0x6c>
	{
		USART_SendData(USART3,dat);		
 8004bd2:	4808      	ldr	r0, [pc, #32]	; (8004bf4 <TxDData+0x7c>)
 8004bd4:	f002 fd4d 	bl	8007672 <USART_SendData>
		while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8004bd8:	2140      	movs	r1, #64	; 0x40
 8004bda:	4806      	ldr	r0, [pc, #24]	; (8004bf4 <TxDData+0x7c>)
 8004bdc:	f002 fda4 	bl	8007728 <USART_GetFlagStatus>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d0f9      	beq.n	8004bd8 <TxDData+0x60>
 8004be4:	bd10      	pop	{r4, pc}
 8004be6:	bf00      	nop
 8004be8:	40010c00 	andmi	r0, r1, r0, lsl #24
 8004bec:	40013800 	andmi	r3, r1, r0, lsl #16
 8004bf0:	40005000 	andmi	r5, r0, r0
 8004bf4:	40004800 	andmi	r4, r0, r0, lsl #16

08004bf8 <__ISR_USART_ZIGBEE>:
	}
}


void __ISR_USART_ZIGBEE(void)
{
 8004bf8:	b508      	push	{r3, lr}
	u16 ReceivedData;
	
	//GPIO_ResetBits(GPIOB, GPIO_Pin_14);
	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8004bfa:	f240 5125 	movw	r1, #1317	; 0x525
 8004bfe:	4809      	ldr	r0, [pc, #36]	; (8004c24 <__ISR_USART_ZIGBEE+0x2c>)
 8004c00:	f002 fd9c 	bl	800773c <USART_GetITStatus>
 8004c04:	b160      	cbz	r0, 8004c20 <__ISR_USART_ZIGBEE+0x28>
	{
		/* Read one byte from the receive data register */
		ReceivedData = USART_ReceiveData(UART5);
 8004c06:	4807      	ldr	r0, [pc, #28]	; (8004c24 <__ISR_USART_ZIGBEE+0x2c>)
 8004c08:	f002 fd37 	bl	800767a <USART_ReceiveData>
		//USART_SendData(USART1,(u8)ReceivedData);
		gwpUSART_ZIGBEE_Buffer[(++gwUSART_ZIGBEE_WritePtr)&USART_BUFFER_SIZE] = ReceivedData;	
 8004c0c:	4a06      	ldr	r2, [pc, #24]	; (8004c28 <__ISR_USART_ZIGBEE+0x30>)
 8004c0e:	8813      	ldrh	r3, [r2, #0]
 8004c10:	3301      	adds	r3, #1
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	8013      	strh	r3, [r2, #0]
 8004c16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c1a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8004c1e:	8098      	strh	r0, [r3, #4]
 8004c20:	bd08      	pop	{r3, pc}
 8004c22:	bf00      	nop
 8004c24:	40005000 	andmi	r5, r0, r0
 8004c28:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

08004c2c <__ISR_USART_PC>:
	}
}


void __ISR_USART_PC(void)
{
 8004c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8004c2e:	f240 5125 	movw	r1, #1317	; 0x525
 8004c32:	4835      	ldr	r0, [pc, #212]	; (8004d08 <__ISR_USART_PC+0xdc>)
 8004c34:	f002 fd82 	bl	800773c <USART_GetITStatus>
 8004c38:	4604      	mov	r4, r0
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	d040      	beq.n	8004cc0 <__ISR_USART_PC+0x94>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8004c3e:	4832      	ldr	r0, [pc, #200]	; (8004d08 <__ISR_USART_PC+0xdc>)
 8004c40:	f002 fd1b 	bl	800767a <USART_ReceiveData>
 8004c44:	4604      	mov	r4, r0

		LED_SetState(LED_TX, ON);
 8004c46:	2101      	movs	r1, #1
 8004c48:	2008      	movs	r0, #8
 8004c4a:	f7ff fa33 	bl	80040b4 <LED_SetState>

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8004c4e:	4d2f      	ldr	r5, [pc, #188]	; (8004d0c <__ISR_USART_PC+0xe0>)
 8004c50:	492f      	ldr	r1, [pc, #188]	; (8004d10 <__ISR_USART_PC+0xe4>)
 8004c52:	4a30      	ldr	r2, [pc, #192]	; (8004d14 <__ISR_USART_PC+0xe8>)
 8004c54:	b2e0      	uxtb	r0, r4
 8004c56:	7813      	ldrb	r3, [r2, #0]
 8004c58:	782e      	ldrb	r6, [r5, #0]
 8004c5a:	780f      	ldrb	r7, [r1, #0]
 8004c5c:	4c2e      	ldr	r4, [pc, #184]	; (8004d18 <__ISR_USART_PC+0xec>)
 8004c5e:	b2ff      	uxtb	r7, r7
 8004c60:	55e0      	strb	r0, [r4, r7]
 8004c62:	4c2e      	ldr	r4, [pc, #184]	; (8004d1c <__ISR_USART_PC+0xf0>)
 8004c64:	b2f6      	uxtb	r6, r6
 8004c66:	55a0      	strb	r0, [r4, r6]
 8004c68:	4c2d      	ldr	r4, [pc, #180]	; (8004d20 <__ISR_USART_PC+0xf4>)
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	54e0      	strb	r0, [r4, r3]
		gbRxBufferWritePointer++;
 8004c6e:	782b      	ldrb	r3, [r5, #0]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8004c70:	482c      	ldr	r0, [pc, #176]	; (8004d24 <__ISR_USART_PC+0xf8>)
		ReceivedData = USART_ReceiveData(USART3); 

		LED_SetState(LED_TX, ON);

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
		gbRxBufferWritePointer++;
 8004c72:	3301      	adds	r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	702b      	strb	r3, [r5, #0]
		gbRxD1BufferWritePointer++;
 8004c78:	780b      	ldrb	r3, [r1, #0]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	700b      	strb	r3, [r1, #0]
		gbTxD0BufferWritePointer++;
 8004c80:	7813      	ldrb	r3, [r2, #0]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8004c82:	2110      	movs	r1, #16
		LED_SetState(LED_TX, ON);

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
		gbRxBufferWritePointer++;
		gbRxD1BufferWritePointer++;
		gbTxD0BufferWritePointer++;
 8004c84:	3301      	adds	r3, #1
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	7013      	strb	r3, [r2, #0]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8004c8a:	f001 f919 	bl	8005ec0 <GPIO_ReadOutputDataBit>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d138      	bne.n	8004d04 <__ISR_USART_PC+0xd8>
			//if (TXD0_FINISH) {
			GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8004c92:	2120      	movs	r1, #32
 8004c94:	4823      	ldr	r0, [pc, #140]	; (8004d24 <__ISR_USART_PC+0xf8>)
 8004c96:	f001 f91e 	bl	8005ed6 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8004c9a:	2110      	movs	r1, #16
 8004c9c:	4821      	ldr	r0, [pc, #132]	; (8004d24 <__ISR_USART_PC+0xf8>)
 8004c9e:	f001 f918 	bl	8005ed2 <GPIO_SetBits>

			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8004ca2:	4921      	ldr	r1, [pc, #132]	; (8004d28 <__ISR_USART_PC+0xfc>)
 8004ca4:	4821      	ldr	r0, [pc, #132]	; (8004d2c <__ISR_USART_PC+0x100>)
 8004ca6:	780b      	ldrb	r3, [r1, #0]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	1c5a      	adds	r2, r3, #1
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	700a      	strb	r2, [r1, #0]
 8004cb0:	5ce1      	ldrb	r1, [r4, r3]
 8004cb2:	f002 fcde 	bl	8007672 <USART_SendData>
			//gbTxD0BufferReadPointer &= 0x3FF;
			USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f240 6126 	movw	r1, #1574	; 0x626
 8004cbc:	481b      	ldr	r0, [pc, #108]	; (8004d2c <__ISR_USART_PC+0x100>)
 8004cbe:	e01d      	b.n	8004cfc <__ISR_USART_PC+0xd0>

		}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
 8004cc0:	f240 6126 	movw	r1, #1574	; 0x626
 8004cc4:	4810      	ldr	r0, [pc, #64]	; (8004d08 <__ISR_USART_PC+0xdc>)
 8004cc6:	f002 fd39 	bl	800773c <USART_GetITStatus>
 8004cca:	b1d8      	cbz	r0, 8004d04 <__ISR_USART_PC+0xd8>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 8004ccc:	4a18      	ldr	r2, [pc, #96]	; (8004d30 <__ISR_USART_PC+0x104>)
 8004cce:	4b19      	ldr	r3, [pc, #100]	; (8004d34 <__ISR_USART_PC+0x108>)
 8004cd0:	7811      	ldrb	r1, [r2, #0]
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	4299      	cmp	r1, r3
 8004cd6:	d00b      	beq.n	8004cf0 <__ISR_USART_PC+0xc4>
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8004cd8:	7813      	ldrb	r3, [r2, #0]
 8004cda:	480b      	ldr	r0, [pc, #44]	; (8004d08 <__ISR_USART_PC+0xdc>)
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	1c59      	adds	r1, r3, #1
 8004ce0:	b2c9      	uxtb	r1, r1
 8004ce2:	7011      	strb	r1, [r2, #0]
 8004ce4:	4a14      	ldr	r2, [pc, #80]	; (8004d38 <__ISR_USART_PC+0x10c>)
 8004ce6:	5cd1      	ldrb	r1, [r2, r3]
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8004ce8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8004cec:	f002 bcc1 	b.w	8007672 <USART_SendData>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8004cf0:	4622      	mov	r2, r4
 8004cf2:	f240 6126 	movw	r1, #1574	; 0x626
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8004cf6:	4b11      	ldr	r3, [pc, #68]	; (8004d3c <__ISR_USART_PC+0x110>)
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8004cf8:	4803      	ldr	r0, [pc, #12]	; (8004d08 <__ISR_USART_PC+0xdc>)
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8004cfa:	701c      	strb	r4, [r3, #0]
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8004cfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8004d00:	f002 bc5d 	b.w	80075be <USART_ITConfig>
 8004d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40004800 	andmi	r4, r0, r0, lsl #16
 8004d0c:	20000582 	andcs	r0, r0, r2, lsl #11
 8004d10:	2000098d 	andcs	r0, r0, sp, lsl #19
 8004d14:	20000785 	andcs	r0, r0, r5, lsl #15
 8004d18:	2000098e 	andcs	r0, r0, lr, lsl #19
 8004d1c:	20000583 	andcs	r0, r0, r3, lsl #11
 8004d20:	20000786 	andcs	r0, r0, r6, lsl #15
 8004d24:	40010c00 	andmi	r0, r1, r0, lsl #24
 8004d28:	20000886 	andcs	r0, r0, r6, lsl #17
 8004d2c:	40013800 	andmi	r3, r1, r0, lsl #16
 8004d30:	20000578 	andcs	r0, r0, r8, ror r5
 8004d34:	20000476 	andcs	r0, r0, r6, ror r4
 8004d38:	20000477 	andcs	r0, r0, r7, ror r4
 8004d3c:	20000577 	andcs	r0, r0, r7, ror r5

08004d40 <__ISR_USART_DXL>:

}


void __ISR_USART_DXL(void)
{
 8004d40:	b570      	push	{r4, r5, r6, lr}
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8004d42:	f240 5125 	movw	r1, #1317	; 0x525
 8004d46:	4831      	ldr	r0, [pc, #196]	; (8004e0c <__ISR_USART_DXL+0xcc>)
 8004d48:	f002 fcf8 	bl	800773c <USART_GetITStatus>
 8004d4c:	4604      	mov	r4, r0
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d033      	beq.n	8004dba <__ISR_USART_DXL+0x7a>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8004d52:	482e      	ldr	r0, [pc, #184]	; (8004e0c <__ISR_USART_DXL+0xcc>)
 8004d54:	f002 fc91 	bl	800767a <USART_ReceiveData>

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8004d58:	4a2d      	ldr	r2, [pc, #180]	; (8004e10 <__ISR_USART_DXL+0xd0>)
 8004d5a:	492e      	ldr	r1, [pc, #184]	; (8004e14 <__ISR_USART_DXL+0xd4>)
 8004d5c:	7813      	ldrb	r3, [r2, #0]
 8004d5e:	780c      	ldrb	r4, [r1, #0]
 8004d60:	4d2d      	ldr	r5, [pc, #180]	; (8004e18 <__ISR_USART_DXL+0xd8>)
 8004d62:	4e2e      	ldr	r6, [pc, #184]	; (8004e1c <__ISR_USART_DXL+0xdc>)
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	b2c0      	uxtb	r0, r0
 8004d68:	b2e4      	uxtb	r4, r4
 8004d6a:	5528      	strb	r0, [r5, r4]
 8004d6c:	54f0      	strb	r0, [r6, r3]
		gbRxD0BufferWritePointer++;
 8004d6e:	780b      	ldrb	r3, [r1, #0]
 8004d70:	3301      	adds	r3, #1
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	700b      	strb	r3, [r1, #0]
		gbTxD1BufferWritePointer++;
 8004d76:	7813      	ldrb	r3, [r2, #0]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	7013      	strb	r3, [r2, #0]

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8004d7e:	4b28      	ldr	r3, [pc, #160]	; (8004e20 <__ISR_USART_DXL+0xe0>)
 8004d80:	781a      	ldrb	r2, [r3, #0]
 8004d82:	2a00      	cmp	r2, #0
 8004d84:	d141      	bne.n	8004e0a <__ISR_USART_DXL+0xca>
			gbTxD1Transmitting = 1;
 8004d86:	2201      	movs	r2, #1
 8004d88:	701a      	strb	r2, [r3, #0]
			if( gbDxlPwr == Bit_SET )
 8004d8a:	4b26      	ldr	r3, [pc, #152]	; (8004e24 <__ISR_USART_DXL+0xe4>)
 8004d8c:	4c26      	ldr	r4, [pc, #152]	; (8004e28 <__ISR_USART_DXL+0xe8>)
 8004d8e:	781d      	ldrb	r5, [r3, #0]
 8004d90:	4295      	cmp	r5, r2
 8004d92:	d109      	bne.n	8004da8 <__ISR_USART_DXL+0x68>
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
 8004d94:	7823      	ldrb	r3, [r4, #0]
 8004d96:	4825      	ldr	r0, [pc, #148]	; (8004e2c <__ISR_USART_DXL+0xec>)
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	5cf1      	ldrb	r1, [r6, r3]
 8004d9c:	f002 fc69 	bl	8007672 <USART_SendData>
				LED_SetState(LED_RX, ON);
 8004da0:	4629      	mov	r1, r5
 8004da2:	2010      	movs	r0, #16
 8004da4:	f7ff f986 	bl	80040b4 <LED_SetState>
			}
			gbTxD1BufferReadPointer++;
 8004da8:	7823      	ldrb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004daa:	2201      	movs	r2, #1
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				LED_SetState(LED_RX, ON);
			}
			gbTxD1BufferReadPointer++;
 8004dac:	3301      	adds	r3, #1
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	7023      	strb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004db2:	f240 6126 	movw	r1, #1574	; 0x626
 8004db6:	481d      	ldr	r0, [pc, #116]	; (8004e2c <__ISR_USART_DXL+0xec>)
 8004db8:	e023      	b.n	8004e02 <__ISR_USART_DXL+0xc2>
	}




	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8004dba:	f240 6126 	movw	r1, #1574	; 0x626
 8004dbe:	4813      	ldr	r0, [pc, #76]	; (8004e0c <__ISR_USART_DXL+0xcc>)
 8004dc0:	f002 fcbc 	bl	800773c <USART_GetITStatus>
 8004dc4:	b308      	cbz	r0, 8004e0a <__ISR_USART_DXL+0xca>
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
 8004dc6:	4a1a      	ldr	r2, [pc, #104]	; (8004e30 <__ISR_USART_DXL+0xf0>)
 8004dc8:	4b1a      	ldr	r3, [pc, #104]	; (8004e34 <__ISR_USART_DXL+0xf4>)
 8004dca:	7811      	ldrb	r1, [r2, #0]
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	4299      	cmp	r1, r3
 8004dd0:	d00b      	beq.n	8004dea <__ISR_USART_DXL+0xaa>
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8004dd2:	7813      	ldrb	r3, [r2, #0]
 8004dd4:	480d      	ldr	r0, [pc, #52]	; (8004e0c <__ISR_USART_DXL+0xcc>)
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	1c59      	adds	r1, r3, #1
 8004dda:	b2c9      	uxtb	r1, r1
 8004ddc:	7011      	strb	r1, [r2, #0]
 8004dde:	4a16      	ldr	r2, [pc, #88]	; (8004e38 <__ISR_USART_DXL+0xf8>)
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
		}
	}

}
 8004de0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8004de4:	5cd1      	ldrb	r1, [r2, r3]
 8004de6:	f002 bc44 	b.w	8007672 <USART_SendData>
			//TxDHex8(data);
			//TxDString(USART_ZIGBEE,"\r\n");
		//    TXD0_FINISH = 1;
		}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004dea:	2110      	movs	r1, #16
 8004dec:	4813      	ldr	r0, [pc, #76]	; (8004e3c <__ISR_USART_DXL+0xfc>)
 8004dee:	f001 f872 	bl	8005ed6 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004df2:	2120      	movs	r1, #32
 8004df4:	4811      	ldr	r0, [pc, #68]	; (8004e3c <__ISR_USART_DXL+0xfc>)
 8004df6:	f001 f86c 	bl	8005ed2 <GPIO_SetBits>
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8004dfa:	4622      	mov	r2, r4
 8004dfc:	f240 6126 	movw	r1, #1574	; 0x626
 8004e00:	4802      	ldr	r0, [pc, #8]	; (8004e0c <__ISR_USART_DXL+0xcc>)
		}
	}

}
 8004e02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8004e06:	f002 bbda 	b.w	80075be <USART_ITConfig>
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	40013800 	andmi	r3, r1, r0, lsl #16
 8004e10:	20000476 	andcs	r0, r0, r6, ror r4
 8004e14:	20000684 	andcs	r0, r0, r4, lsl #13
 8004e18:	20000685 	andcs	r0, r0, r5, lsl #13
 8004e1c:	20000477 	andcs	r0, r0, r7, ror r4
 8004e20:	20000577 	andcs	r0, r0, r7, ror r5
 8004e24:	20000579 	andcs	r0, r0, r9, ror r5
 8004e28:	20000578 	andcs	r0, r0, r8, ror r5
 8004e2c:	40004800 	andmi	r4, r0, r0, lsl #16
 8004e30:	20000886 	andcs	r0, r0, r6, lsl #17
 8004e34:	20000785 	andcs	r0, r0, r5, lsl #15
 8004e38:	20000786 	andcs	r0, r0, r6, lsl #15
 8004e3c:	40010c00 	andmi	r0, r1, r0, lsl #24

08004e40 <setBuzzerPlayLength>:



void setBuzzerPlayLength(u8 length)
{
	gbBuzzerPlayLength = length;
 8004e40:	4b01      	ldr	r3, [pc, #4]	; (8004e48 <setBuzzerPlayLength+0x8>)
 8004e42:	7018      	strb	r0, [r3, #0]
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	200013c2 	andcs	r1, r0, r2, asr #7

08004e4c <getBuzzerPlayLength>:
}

u8 getBuzzerPlayLength(void)
{
	return gbBuzzerPlayLength;
}
 8004e4c:	4b01      	ldr	r3, [pc, #4]	; (8004e54 <getBuzzerPlayLength+0x8>)
 8004e4e:	7818      	ldrb	r0, [r3, #0]
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	200013c2 	andcs	r1, r0, r2, asr #7

08004e58 <setBuzzerData>:

void setBuzzerData(u8 data)
{
	gbBuzzerData = data;
 8004e58:	4b01      	ldr	r3, [pc, #4]	; (8004e60 <setBuzzerData+0x8>)
 8004e5a:	7058      	strb	r0, [r3, #1]
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	200013c2 	andcs	r1, r0, r2, asr #7

08004e64 <getBuzzerData>:
}

u8 getBuzzerData(void)
{
	return gbBuzzerData;
}
 8004e64:	4b01      	ldr	r3, [pc, #4]	; (8004e6c <getBuzzerData+0x8>)
 8004e66:	7858      	ldrb	r0, [r3, #1]
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	200013c2 	andcs	r1, r0, r2, asr #7

08004e70 <getBuzzerState>:

u8 getBuzzerState(void)
{
	return (Music_Play || Doremi_Play);
 8004e70:	4b04      	ldr	r3, [pc, #16]	; (8004e84 <getBuzzerState+0x14>)
 8004e72:	885a      	ldrh	r2, [r3, #2]
 8004e74:	b922      	cbnz	r2, 8004e80 <getBuzzerState+0x10>
 8004e76:	8898      	ldrh	r0, [r3, #4]
 8004e78:	3000      	adds	r0, #0
 8004e7a:	bf18      	it	ne
 8004e7c:	2001      	movne	r0, #1
 8004e7e:	4770      	bx	lr
 8004e80:	2001      	movs	r0, #1
}
 8004e82:	4770      	bx	lr
 8004e84:	200013c2 	andcs	r1, r0, r2, asr #7

08004e88 <PlayDoremi>:
	}

}

void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
 8004e88:	2833      	cmp	r0, #51	; 0x33
 8004e8a:	bf28      	it	cs
 8004e8c:	2033      	movcs	r0, #51	; 0x33
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8004e8e:	2932      	cmp	r1, #50	; 0x32
 8004e90:	d803      	bhi.n	8004e9a <PlayDoremi+0x12>
		playTime = 50;
	else if (playTime == 0)
 8004e92:	2900      	cmp	r1, #0
		playTime = 3;
 8004e94:	bf08      	it	eq
 8004e96:	2103      	moveq	r1, #3
 8004e98:	e000      	b.n	8004e9c <PlayDoremi+0x14>
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
		playTime = 50;
 8004e9a:	2132      	movs	r1, #50	; 0x32
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8004e9c:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <PlayDoremi+0x28>)
	Doremi_TimCount = playTime * 25;
 8004e9e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004ea2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	Doremi_Play = 1;
 8004ea6:	2201      	movs	r2, #1
	if (playTime > 50)
		playTime = 50;
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8004ea8:	80d8      	strh	r0, [r3, #6]
	Doremi_TimCount = playTime * 25;
 8004eaa:	8119      	strh	r1, [r3, #8]
	Doremi_Play = 1;
 8004eac:	809a      	strh	r2, [r3, #4]
 8004eae:	4770      	bx	lr
 8004eb0:	200013c2 	andcs	r1, r0, r2, asr #7

08004eb4 <PlayMusic>:

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8004eb4:	4b04      	ldr	r3, [pc, #16]	; (8004ec8 <PlayMusic+0x14>)
 8004eb6:	885a      	ldrh	r2, [r3, #2]
 8004eb8:	b92a      	cbnz	r2, 8004ec6 <PlayMusic+0x12>
		return;

	if (musicIndex < MUSIC_N)
 8004eba:	2819      	cmp	r0, #25
	{
		Music_MusicIndex = musicIndex;
		Music_ReadIndex = 0;
 8004ebc:	bf9f      	itttt	ls
 8004ebe:	819a      	strhls	r2, [r3, #12]
		Music_Play = 1;
 8004ec0:	2201      	movls	r2, #1
	if (Music_Play)
		return;

	if (musicIndex < MUSIC_N)
	{
		Music_MusicIndex = musicIndex;
 8004ec2:	8158      	strhls	r0, [r3, #10]
		Music_ReadIndex = 0;
		Music_Play = 1;
 8004ec4:	805a      	strhls	r2, [r3, #2]
 8004ec6:	4770      	bx	lr
 8004ec8:	200013c2 	andcs	r1, r0, r2, asr #7

08004ecc <PlayBuzzer>:
	return (Music_Play || Doremi_Play);
}

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
 8004ecc:	4b04      	ldr	r3, [pc, #16]	; (8004ee0 <PlayBuzzer+0x14>)
 8004ece:	7819      	ldrb	r1, [r3, #0]
 8004ed0:	7858      	ldrb	r0, [r3, #1]
 8004ed2:	29ff      	cmp	r1, #255	; 0xff
 8004ed4:	d101      	bne.n	8004eda <PlayBuzzer+0xe>
	{
		PlayMusic(gbBuzzerData);
 8004ed6:	f7ff bfed 	b.w	8004eb4 <PlayMusic>
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
 8004eda:	f7ff bfd5 	b.w	8004e88 <PlayDoremi>
 8004ede:	bf00      	nop
 8004ee0:	200013c2 	andcs	r1, r0, r2, asr #7

08004ee4 <SetBuzzer>:
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 8004ee4:	b538      	push	{r3, r4, r5, lr}
 8004ee6:	4605      	mov	r5, r0
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 8004ee8:	4c05      	ldr	r4, [pc, #20]	; (8004f00 <SetBuzzer+0x1c>)
 8004eea:	4601      	mov	r1, r0
 8004eec:	4620      	mov	r0, r4
 8004eee:	f002 f9af 	bl	8007250 <TIM_SetAutoreload>
	TIM_SetCompare4(TIM4, periodUs / 2);
 8004ef2:	0869      	lsrs	r1, r5, #1
 8004ef4:	4620      	mov	r0, r4

}
 8004ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

void SetBuzzer(u16 periodUs)
{
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
	TIM_SetCompare4(TIM4, periodUs / 2);
 8004efa:	f002 b9b1 	b.w	8007260 <TIM_SetCompare4>
 8004efe:	bf00      	nop
 8004f00:	40000800 	andmi	r0, r0, r0, lsl #16

08004f04 <setBuzzerOff>:
	}
}

void setBuzzerOff(void)
{
	Music_Play = Doremi_Play = 0;
 8004f04:	4b02      	ldr	r3, [pc, #8]	; (8004f10 <setBuzzerOff+0xc>)
 8004f06:	2000      	movs	r0, #0
 8004f08:	8098      	strh	r0, [r3, #4]
 8004f0a:	8058      	strh	r0, [r3, #2]
	SetBuzzer(0);
 8004f0c:	f7ff bfea 	b.w	8004ee4 <SetBuzzer>
 8004f10:	200013c2 	andcs	r1, r0, r2, asr #7

08004f14 <__ISR_Buzzer_Manage>:
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8004f14:	4a3d      	ldr	r2, [pc, #244]	; (800500c <__ISR_Buzzer_Manage+0xf8>)
	Music_Play = Doremi_Play = 0;
	SetBuzzer(0);
}

void __ISR_Buzzer_Manage(void)
{
 8004f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8004f18:	8891      	ldrh	r1, [r2, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	b151      	cbz	r1, 8004f34 <__ISR_Buzzer_Manage+0x20>
	{
		if (!Doremi_TimCount)
 8004f1e:	8910      	ldrh	r0, [r2, #8]
 8004f20:	b908      	cbnz	r0, 8004f26 <__ISR_Buzzer_Manage+0x12>
		{
			Doremi_Play = 0;
 8004f22:	8090      	strh	r0, [r2, #4]
 8004f24:	e06c      	b.n	8005000 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		Doremi_TimCount--;
 8004f26:	3801      	subs	r0, #1
 8004f28:	8110      	strh	r0, [r2, #8]

		SetBuzzer(DoremiTable[Doremi_Index]);
 8004f2a:	4b39      	ldr	r3, [pc, #228]	; (8005010 <__ISR_Buzzer_Manage+0xfc>)
 8004f2c:	88d2      	ldrh	r2, [r2, #6]
 8004f2e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8004f32:	e065      	b.n	8005000 <__ISR_Buzzer_Manage+0xec>

		return;
	}

	// 정지 상태라면 종료.
	if (Music_Play == 0)
 8004f34:	8851      	ldrh	r1, [r2, #2]
 8004f36:	2900      	cmp	r1, #0
 8004f38:	d066      	beq.n	8005008 <__ISR_Buzzer_Manage+0xf4>
		return;

	// 템포 카운트가 0이 되면,
	if (!Music_TempoCnt)
 8004f3a:	89d1      	ldrh	r1, [r2, #14]
 8004f3c:	2900      	cmp	r1, #0
 8004f3e:	d155      	bne.n	8004fec <__ISR_Buzzer_Manage+0xd8>
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
 8004f40:	8992      	ldrh	r2, [r2, #12]
 8004f42:	4f34      	ldr	r7, [pc, #208]	; (8005014 <__ISR_Buzzer_Manage+0x100>)
 8004f44:	b93a      	cbnz	r2, 8004f56 <__ISR_Buzzer_Manage+0x42>
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];
 8004f46:	895a      	ldrh	r2, [r3, #10]
 8004f48:	2101      	movs	r1, #1
 8004f4a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8004f4e:	8199      	strh	r1, [r3, #12]
 8004f50:	8812      	ldrh	r2, [r2, #0]
 8004f52:	f8a7 2068 	strh.w	r2, [r7, #104]	; 0x68

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8004f56:	895a      	ldrh	r2, [r3, #10]
 8004f58:	8999      	ldrh	r1, [r3, #12]
 8004f5a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8004f5e:	4c2b      	ldr	r4, [pc, #172]	; (800500c <__ISR_Buzzer_Manage+0xf8>)
 8004f60:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
 8004f64:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8005014 <__ISR_Buzzer_Manage+0x100>
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8004f68:	f3c0 16c3 	ubfx	r6, r0, #7, #4
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8004f6c:	f000 021f 	and.w	r2, r0, #31
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8004f70:	8218      	strh	r0, [r3, #16]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8004f72:	825e      	strh	r6, [r3, #18]
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8004f74:	829a      	strh	r2, [r3, #20]

		// 악보의 'Null'이 발견되면 종료.
		if (Music_CurrentPacket == S_NULL)
 8004f76:	b910      	cbnz	r0, 8004f7e <__ISR_Buzzer_Manage+0x6a>
		{
			Music_ReadIndex = 0;
 8004f78:	81a0      	strh	r0, [r4, #12]
			Music_Play = 0;
 8004f7a:	8060      	strh	r0, [r4, #2]
 8004f7c:	e040      	b.n	8005000 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
 8004f7e:	f000 0520 	and.w	r5, r0, #32
 8004f82:	b2ad      	uxth	r5, r5
 8004f84:	b165      	cbz	r5, 8004fa0 <__ISR_Buzzer_Manage+0x8c>
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
 8004f86:	0640      	lsls	r0, r0, #25
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
 8004f88:	bf48      	it	mi
 8004f8a:	4252      	negmi	r2, r2
			else
				Music_WaveStep = (s16)Music_CurrentSound;
 8004f8c:	8322      	strh	r2, [r4, #24]

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004f8e:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8004f92:	2501      	movs	r5, #1
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004f94:	4356      	muls	r6, r2
			Music_ReadIndex++;
 8004f96:	3101      	adds	r1, #1
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8004f98:	82e5      	strh	r5, [r4, #22]
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004f9a:	81de      	strh	r6, [r3, #14]
			Music_ReadIndex++;
 8004f9c:	8199      	strh	r1, [r3, #12]
			return;
 8004f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8004fa0:	2a1e      	cmp	r2, #30
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}
		else
			Music_WaveFlag = 0;
 8004fa2:	82e5      	strh	r5, [r4, #22]

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8004fa4:	d106      	bne.n	8004fb4 <__ISR_Buzzer_Manage+0xa0>
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fa6:	f8be 3068 	ldrh.w	r3, [lr, #104]	; 0x68
			Music_ReadIndex++;
 8004faa:	3101      	adds	r1, #1
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fac:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8004fae:	81a1      	strh	r1, [r4, #12]
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fb0:	81e6      	strh	r6, [r4, #14]
			Music_ReadIndex++;
			return;
 8004fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		if (Music_StartDelayFlag == 1)
 8004fb4:	8b63      	ldrh	r3, [r4, #26]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d115      	bne.n	8004fe6 <__ISR_Buzzer_Manage+0xd2>
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fba:	f8be 3068 	ldrh.w	r3, [lr, #104]	; 0x68
			return;
		}

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
 8004fbe:	8365      	strh	r5, [r4, #26]
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fc0:	435e      	muls	r6, r3
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8004fc2:	4d13      	ldr	r5, [pc, #76]	; (8005010 <__ISR_Buzzer_Manage+0xfc>)

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8004fc4:	81e6      	strh	r6, [r4, #14]
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8004fc6:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8004fca:	f8b2 0068 	ldrh.w	r0, [r2, #104]	; 0x68
 8004fce:	f7ff ff89 	bl	8004ee4 <SetBuzzer>
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
 8004fd2:	8aa3      	ldrh	r3, [r4, #20]
 8004fd4:	eb05 0543 	add.w	r5, r5, r3, lsl #1
 8004fd8:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 8004fdc:	83a3      	strh	r3, [r4, #28]
			Music_ReadIndex++;
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	81a3      	strh	r3, [r4, #12]
 8004fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_StartDelayFlag = 1;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	8363      	strh	r3, [r4, #26]
 8004fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
 8004fec:	8ad3      	ldrh	r3, [r2, #22]
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8004fee:	3901      	subs	r1, #1

		if (Music_WaveFlag == 1)
 8004ff0:	2b01      	cmp	r3, #1
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8004ff2:	81d1      	strh	r1, [r2, #14]

		if (Music_WaveFlag == 1)
 8004ff4:	d108      	bne.n	8005008 <__ISR_Buzzer_Manage+0xf4>
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
 8004ff6:	8b90      	ldrh	r0, [r2, #28]
 8004ff8:	8b13      	ldrh	r3, [r2, #24]
 8004ffa:	4418      	add	r0, r3
 8004ffc:	b280      	uxth	r0, r0
 8004ffe:	8390      	strh	r0, [r2, #28]
			SetBuzzer(Music_WaveBuffer);
		}
	}

}
 8005000:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
			SetBuzzer(Music_WaveBuffer);
 8005004:	f7ff bf6e 	b.w	8004ee4 <SetBuzzer>
 8005008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800500a:	bf00      	nop
 800500c:	200013c2 	andcs	r1, r0, r2, asr #7
 8005010:	080078c4 	stmdaeq	r0, {r2, r6, r7, fp, ip, sp, lr}
 8005014:	20000280 	andcs	r0, r0, r0, lsl #5

08005018 <Push_SPI_Data>:
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005018:	4a04      	ldr	r2, [pc, #16]	; (800502c <Push_SPI_Data+0x14>)
 800501a:	b2c0      	uxtb	r0, r0
 800501c:	7813      	ldrb	r3, [r2, #0]
 800501e:	b2db      	uxtb	r3, r3
 8005020:	1c59      	adds	r1, r3, #1
 8005022:	b2c9      	uxtb	r1, r1
 8005024:	4413      	add	r3, r2
 8005026:	7011      	strb	r1, [r2, #0]
 8005028:	7058      	strb	r0, [r3, #1]
 800502a:	4770      	bx	lr
 800502c:	200013e0 	andcs	r1, r0, r0, ror #7

08005030 <Clear_SPI_Data>:
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8005030:	4b01      	ldr	r3, [pc, #4]	; (8005038 <Clear_SPI_Data+0x8>)
 8005032:	2200      	movs	r2, #0
 8005034:	701a      	strb	r2, [r3, #0]
 8005036:	4770      	bx	lr
 8005038:	200013e0 	andcs	r1, r0, r0, ror #7

0800503c <CovertData>:
}

void CovertData(void)
{
 800503c:	b5f0      	push	{r4, r5, r6, r7, lr}
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 800503e:	4b42      	ldr	r3, [pc, #264]	; (8005148 <CovertData+0x10c>)
 8005040:	78de      	ldrb	r6, [r3, #3]
 8005042:	789a      	ldrb	r2, [r3, #2]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8005044:	7999      	ldrb	r1, [r3, #6]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8005046:	eb02 2606 	add.w	r6, r2, r6, lsl #8
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 800504a:	795a      	ldrb	r2, [r3, #5]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 800504c:	7a58      	ldrb	r0, [r3, #9]
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 800504e:	eb02 2101 	add.w	r1, r2, r1, lsl #8
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8005052:	7a1a      	ldrb	r2, [r3, #8]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8005054:	7b1c      	ldrb	r4, [r3, #12]
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8005056:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 800505a:	7ad8      	ldrb	r0, [r3, #11]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 800505c:	7bdd      	ldrb	r5, [r3, #15]

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 800505e:	eb00 2404 	add.w	r4, r0, r4, lsl #8
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8005062:	7b98      	ldrb	r0, [r3, #14]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8005064:	7c9f      	ldrb	r7, [r3, #18]
	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8005066:	eb00 2005 	add.w	r0, r0, r5, lsl #8
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 800506a:	7c5d      	ldrb	r5, [r3, #17]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 800506c:	b236      	sxth	r6, r6
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 800506e:	eb05 2507 	add.w	r5, r5, r7, lsl #8
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
 8005072:	2740      	movs	r7, #64	; 0x40

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8005074:	829e      	strh	r6, [r3, #20]
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
 8005076:	fb96 f6f7 	sdiv	r6, r6, r7
 800507a:	2704      	movs	r7, #4
 800507c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8005080:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = 512 + temp;
 8005084:	f506 7600 	add.w	r6, r6, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8005088:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800508c:	bfa8      	it	ge
 800508e:	f240 36ff 	movwge	r6, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8005092:	4f2e      	ldr	r7, [pc, #184]	; (800514c <CovertData+0x110>)
	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
 8005094:	bfb8      	it	lt
 8005096:	ea26 76e6 	biclt.w	r6, r6, r6, asr #31
	GW_GYRO_X = Gyro_X = temp;
 800509a:	b2b6      	uxth	r6, r6
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 800509c:	b209      	sxth	r1, r1
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 800509e:	b212      	sxth	r2, r2

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 80050a0:	b224      	sxth	r4, r4
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 80050a2:	b200      	sxth	r0, r0
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 80050a4:	b22d      	sxth	r5, r5
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 80050a6:	82d9      	strh	r1, [r3, #22]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 80050a8:	831a      	strh	r2, [r3, #24]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 80050aa:	835c      	strh	r4, [r3, #26]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 80050ac:	8398      	strh	r0, [r3, #28]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 80050ae:	83dd      	strh	r5, [r3, #30]
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 80050b0:	841e      	strh	r6, [r3, #32]
 80050b2:	857e      	strh	r6, [r7, #42]	; 0x2a

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
	temp = temp * 5 / 4;
 80050b4:	2640      	movs	r6, #64	; 0x40
 80050b6:	fb91 f1f6 	sdiv	r1, r1, r6
 80050ba:	2604      	movs	r6, #4
 80050bc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80050c0:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = 512 + temp;
 80050c4:	f501 7100 	add.w	r1, r1, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 80050c8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80050cc:	bfac      	ite	ge
 80050ce:	f240 31ff 	movwge	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 80050d2:	ea21 71e1 	biclt.w	r1, r1, r1, asr #31
	GW_GYRO_Y = Gyro_Y = temp;
 80050d6:	b289      	uxth	r1, r1
 80050d8:	8459      	strh	r1, [r3, #34]	; 0x22
 80050da:	8539      	strh	r1, [r7, #40]	; 0x28

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
	temp = temp * 5 / 4;
 80050dc:	2140      	movs	r1, #64	; 0x40
 80050de:	fb92 f2f1 	sdiv	r2, r2, r1
 80050e2:	2104      	movs	r1, #4
 80050e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80050e8:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = 512 + temp;
 80050ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 80050f0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80050f4:	bfac      	ite	ge
 80050f6:	f240 32ff 	movwge	r2, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 80050fa:	ea22 72e2 	biclt.w	r2, r2, r2, asr #31
	GW_GYRO_Z = Gyro_Z = temp;
 80050fe:	b292      	uxth	r2, r2
 8005100:	849a      	strh	r2, [r3, #36]	; 0x24
 8005102:	84fa      	strh	r2, [r7, #38]	; 0x26


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8005104:	2240      	movs	r2, #64	; 0x40
 8005106:	fb94 f4f2 	sdiv	r4, r4, r2


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 800510a:	fb90 f0f2 	sdiv	r0, r0, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 800510e:	f240 31ff 	movw	r1, #1023	; 0x3ff


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8005112:	f5c4 7400 	rsb	r4, r4, #512	; 0x200


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8005116:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 800511a:	fb95 f5f2 	sdiv	r5, r5, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 800511e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8005122:	bf08      	it	eq
 8005124:	460c      	moveq	r4, r1

	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8005126:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800512a:	bf08      	it	eq
 800512c:	4608      	moveq	r0, r1
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 800512e:	f505 7500 	add.w	r5, r5, #512	; 0x200
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8005132:	b2a4      	uxth	r4, r4
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 8005134:	b280      	uxth	r0, r0
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8005136:	b2ad      	uxth	r5, r5
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8005138:	84dc      	strh	r4, [r3, #38]	; 0x26
 800513a:	85bc      	strh	r4, [r7, #44]	; 0x2c
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 800513c:	8518      	strh	r0, [r3, #40]	; 0x28
 800513e:	85f8      	strh	r0, [r7, #46]	; 0x2e
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8005140:	855d      	strh	r5, [r3, #42]	; 0x2a
 8005142:	863d      	strh	r5, [r7, #48]	; 0x30
 8005144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005146:	bf00      	nop
 8005148:	200013e0 	andcs	r1, r0, r0, ror #7
 800514c:	20000417 	andcs	r0, r0, r7, lsl r4

08005150 <getGyroX>:
}

u16 getGyroX(void)
{
	return Gyro_X;
}
 8005150:	4b01      	ldr	r3, [pc, #4]	; (8005158 <getGyroX+0x8>)
 8005152:	8c18      	ldrh	r0, [r3, #32]
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	200013e0 	andcs	r1, r0, r0, ror #7

0800515c <getGyroY>:
u16 getGyroY(void)
{
	return Gyro_Y;
}
 800515c:	4b01      	ldr	r3, [pc, #4]	; (8005164 <getGyroY+0x8>)
 800515e:	8c58      	ldrh	r0, [r3, #34]	; 0x22
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	200013e0 	andcs	r1, r0, r0, ror #7

08005168 <getGyroZ>:
u16 getGyroZ(void)
{
	return Gyro_Z;
}
 8005168:	4b01      	ldr	r3, [pc, #4]	; (8005170 <getGyroZ+0x8>)
 800516a:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	200013e0 	andcs	r1, r0, r0, ror #7

08005174 <getACC_X>:

u16 getACC_X(void)
{
	return ACC_X;
}
 8005174:	4b01      	ldr	r3, [pc, #4]	; (800517c <getACC_X+0x8>)
 8005176:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	200013e0 	andcs	r1, r0, r0, ror #7

08005180 <getACC_Y>:

u16 getACC_Y(void)
{
	return ACC_Y;
}
 8005180:	4b01      	ldr	r3, [pc, #4]	; (8005188 <getACC_Y+0x8>)
 8005182:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	200013e0 	andcs	r1, r0, r0, ror #7

0800518c <getACC_Z>:
u16 getACC_Z(void)
{
	return ACC_Z;
}
 800518c:	4b01      	ldr	r3, [pc, #4]	; (8005194 <getACC_Z+0x8>)
 800518e:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	200013e0 	andcs	r1, r0, r0, ror #7

08005198 <getGyroX_raw>:


s16 getGyroX_raw(void)
{
	return Gyro_X_raw;
}
 8005198:	4b01      	ldr	r3, [pc, #4]	; (80051a0 <getGyroX_raw+0x8>)
 800519a:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800519e:	4770      	bx	lr
 80051a0:	200013e0 	andcs	r1, r0, r0, ror #7

080051a4 <getGyroY_raw>:
s16 getGyroY_raw(void)
{
	return Gyro_Y_raw;
}
 80051a4:	4b01      	ldr	r3, [pc, #4]	; (80051ac <getGyroY_raw+0x8>)
 80051a6:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 80051aa:	4770      	bx	lr
 80051ac:	200013e0 	andcs	r1, r0, r0, ror #7

080051b0 <getGyroZ_raw>:
s16 getGyroZ_raw(void)
{
	return Gyro_Z_raw;
}
 80051b0:	4b01      	ldr	r3, [pc, #4]	; (80051b8 <getGyroZ_raw+0x8>)
 80051b2:	f9b3 0018 	ldrsh.w	r0, [r3, #24]
 80051b6:	4770      	bx	lr
 80051b8:	200013e0 	andcs	r1, r0, r0, ror #7

080051bc <getACC_X_raw>:

s16 getACC_X_raw(void)
{
	return ACC_X_raw;
}
 80051bc:	4b01      	ldr	r3, [pc, #4]	; (80051c4 <getACC_X_raw+0x8>)
 80051be:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 80051c2:	4770      	bx	lr
 80051c4:	200013e0 	andcs	r1, r0, r0, ror #7

080051c8 <getACC_Y_raw>:

s16 getACC_Y_raw(void)
{
	return ACC_Y_raw;
}
 80051c8:	4b01      	ldr	r3, [pc, #4]	; (80051d0 <getACC_Y_raw+0x8>)
 80051ca:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 80051ce:	4770      	bx	lr
 80051d0:	200013e0 	andcs	r1, r0, r0, ror #7

080051d4 <getACC_Z_raw>:
s16 getACC_Z_raw(void)
{
	return ACC_Z_raw;
}
 80051d4:	4b01      	ldr	r3, [pc, #4]	; (80051dc <getACC_Z_raw+0x8>)
 80051d6:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80051da:	4770      	bx	lr
 80051dc:	200013e0 	andcs	r1, r0, r0, ror #7

080051e0 <Gyro_Configuration>:


void Gyro_Configuration(void)
{
 80051e0:	b508      	push	{r3, lr}


	// write 0x20FF
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80051e2:	2102      	movs	r1, #2
 80051e4:	483b      	ldr	r0, [pc, #236]	; (80052d4 <Gyro_Configuration+0xf4>)
 80051e6:	f001 fba8 	bl	800693a <SPI_I2S_GetFlagStatus>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	d0f9      	beq.n	80051e2 <Gyro_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80051ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80051f2:	4839      	ldr	r0, [pc, #228]	; (80052d8 <Gyro_Configuration+0xf8>)
 80051f4:	f000 fe6f 	bl	8005ed6 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80051f8:	2120      	movs	r1, #32
 80051fa:	4836      	ldr	r0, [pc, #216]	; (80052d4 <Gyro_Configuration+0xf4>)
 80051fc:	f001 fb49 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005200:	2102      	movs	r1, #2
 8005202:	4834      	ldr	r0, [pc, #208]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005204:	f001 fb99 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005208:	2800      	cmp	r0, #0
 800520a:	d0f9      	beq.n	8005200 <Gyro_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800520c:	2101      	movs	r1, #1
 800520e:	4831      	ldr	r0, [pc, #196]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005210:	f001 fb93 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005214:	2800      	cmp	r0, #0
 8005216:	d0f9      	beq.n	800520c <Gyro_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005218:	482e      	ldr	r0, [pc, #184]	; (80052d4 <Gyro_Configuration+0xf4>)
 800521a:	f001 fb3c 	bl	8006896 <SPI_I2S_ReceiveData>
 800521e:	f7ff fefb 	bl	8005018 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005222:	21ff      	movs	r1, #255	; 0xff
 8005224:	482b      	ldr	r0, [pc, #172]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005226:	f001 fb34 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800522a:	2102      	movs	r1, #2
 800522c:	4829      	ldr	r0, [pc, #164]	; (80052d4 <Gyro_Configuration+0xf4>)
 800522e:	f001 fb84 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005232:	2800      	cmp	r0, #0
 8005234:	d0f9      	beq.n	800522a <Gyro_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005236:	2101      	movs	r1, #1
 8005238:	4826      	ldr	r0, [pc, #152]	; (80052d4 <Gyro_Configuration+0xf4>)
 800523a:	f001 fb7e 	bl	800693a <SPI_I2S_GetFlagStatus>
 800523e:	2800      	cmp	r0, #0
 8005240:	d0f9      	beq.n	8005236 <Gyro_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005242:	4824      	ldr	r0, [pc, #144]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005244:	f001 fb27 	bl	8006896 <SPI_I2S_ReceiveData>
 8005248:	f7ff fee6 	bl	8005018 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800524c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005250:	4821      	ldr	r0, [pc, #132]	; (80052d8 <Gyro_Configuration+0xf8>)
 8005252:	f000 fe3e 	bl	8005ed2 <GPIO_SetBits>


	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005256:	2102      	movs	r1, #2
 8005258:	481e      	ldr	r0, [pc, #120]	; (80052d4 <Gyro_Configuration+0xf4>)
 800525a:	f001 fb6e 	bl	800693a <SPI_I2S_GetFlagStatus>
 800525e:	2800      	cmp	r0, #0
 8005260:	d0f9      	beq.n	8005256 <Gyro_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005262:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005266:	481c      	ldr	r0, [pc, #112]	; (80052d8 <Gyro_Configuration+0xf8>)
 8005268:	f000 fe35 	bl	8005ed6 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800526c:	2123      	movs	r1, #35	; 0x23
 800526e:	4819      	ldr	r0, [pc, #100]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005270:	f001 fb0f 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005274:	2102      	movs	r1, #2
 8005276:	4817      	ldr	r0, [pc, #92]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005278:	f001 fb5f 	bl	800693a <SPI_I2S_GetFlagStatus>
 800527c:	2800      	cmp	r0, #0
 800527e:	d0f9      	beq.n	8005274 <Gyro_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005280:	2101      	movs	r1, #1
 8005282:	4814      	ldr	r0, [pc, #80]	; (80052d4 <Gyro_Configuration+0xf4>)
 8005284:	f001 fb59 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005288:	2800      	cmp	r0, #0
 800528a:	d0f9      	beq.n	8005280 <Gyro_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800528c:	4811      	ldr	r0, [pc, #68]	; (80052d4 <Gyro_Configuration+0xf4>)
 800528e:	f001 fb02 	bl	8006896 <SPI_I2S_ReceiveData>
 8005292:	f7ff fec1 	bl	8005018 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005296:	2120      	movs	r1, #32
 8005298:	480e      	ldr	r0, [pc, #56]	; (80052d4 <Gyro_Configuration+0xf4>)
 800529a:	f001 fafa 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800529e:	2102      	movs	r1, #2
 80052a0:	480c      	ldr	r0, [pc, #48]	; (80052d4 <Gyro_Configuration+0xf4>)
 80052a2:	f001 fb4a 	bl	800693a <SPI_I2S_GetFlagStatus>
 80052a6:	2800      	cmp	r0, #0
 80052a8:	d0f9      	beq.n	800529e <Gyro_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80052aa:	2101      	movs	r1, #1
 80052ac:	4809      	ldr	r0, [pc, #36]	; (80052d4 <Gyro_Configuration+0xf4>)
 80052ae:	f001 fb44 	bl	800693a <SPI_I2S_GetFlagStatus>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	d0f9      	beq.n	80052aa <Gyro_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80052b6:	4807      	ldr	r0, [pc, #28]	; (80052d4 <Gyro_Configuration+0xf4>)
 80052b8:	f001 faed 	bl	8006896 <SPI_I2S_ReceiveData>
 80052bc:	f7ff feac 	bl	8005018 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80052c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052c4:	4804      	ldr	r0, [pc, #16]	; (80052d8 <Gyro_Configuration+0xf8>)
 80052c6:	f000 fe04 	bl	8005ed2 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 80052ca:	4b04      	ldr	r3, [pc, #16]	; (80052dc <Gyro_Configuration+0xfc>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	701a      	strb	r2, [r3, #0]
 80052d0:	bd08      	pop	{r3, pc}
 80052d2:	bf00      	nop
 80052d4:	40003800 	andmi	r3, r0, r0, lsl #16
 80052d8:	40011000 	andmi	r1, r1, r0
 80052dc:	200013e0 	andcs	r1, r0, r0, ror #7

080052e0 <ACC_Configuration>:

}


void ACC_Configuration(void)
{
 80052e0:	b508      	push	{r3, lr}

	// write 0x202F
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80052e2:	2102      	movs	r1, #2
 80052e4:	483b      	ldr	r0, [pc, #236]	; (80053d4 <ACC_Configuration+0xf4>)
 80052e6:	f001 fb28 	bl	800693a <SPI_I2S_GetFlagStatus>
 80052ea:	2800      	cmp	r0, #0
 80052ec:	d0f9      	beq.n	80052e2 <ACC_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80052ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052f2:	4839      	ldr	r0, [pc, #228]	; (80053d8 <ACC_Configuration+0xf8>)
 80052f4:	f000 fdef 	bl	8005ed6 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80052f8:	2120      	movs	r1, #32
 80052fa:	4836      	ldr	r0, [pc, #216]	; (80053d4 <ACC_Configuration+0xf4>)
 80052fc:	f001 fac9 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005300:	2102      	movs	r1, #2
 8005302:	4834      	ldr	r0, [pc, #208]	; (80053d4 <ACC_Configuration+0xf4>)
 8005304:	f001 fb19 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005308:	2800      	cmp	r0, #0
 800530a:	d0f9      	beq.n	8005300 <ACC_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800530c:	2101      	movs	r1, #1
 800530e:	4831      	ldr	r0, [pc, #196]	; (80053d4 <ACC_Configuration+0xf4>)
 8005310:	f001 fb13 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005314:	2800      	cmp	r0, #0
 8005316:	d0f9      	beq.n	800530c <ACC_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005318:	482e      	ldr	r0, [pc, #184]	; (80053d4 <ACC_Configuration+0xf4>)
 800531a:	f001 fabc 	bl	8006896 <SPI_I2S_ReceiveData>
 800531e:	f7ff fe7b 	bl	8005018 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005322:	213f      	movs	r1, #63	; 0x3f
 8005324:	482b      	ldr	r0, [pc, #172]	; (80053d4 <ACC_Configuration+0xf4>)
 8005326:	f001 fab4 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800532a:	2102      	movs	r1, #2
 800532c:	4829      	ldr	r0, [pc, #164]	; (80053d4 <ACC_Configuration+0xf4>)
 800532e:	f001 fb04 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005332:	2800      	cmp	r0, #0
 8005334:	d0f9      	beq.n	800532a <ACC_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005336:	2101      	movs	r1, #1
 8005338:	4826      	ldr	r0, [pc, #152]	; (80053d4 <ACC_Configuration+0xf4>)
 800533a:	f001 fafe 	bl	800693a <SPI_I2S_GetFlagStatus>
 800533e:	2800      	cmp	r0, #0
 8005340:	d0f9      	beq.n	8005336 <ACC_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005342:	4824      	ldr	r0, [pc, #144]	; (80053d4 <ACC_Configuration+0xf4>)
 8005344:	f001 faa7 	bl	8006896 <SPI_I2S_ReceiveData>
 8005348:	f7ff fe66 	bl	8005018 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800534c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005350:	4821      	ldr	r0, [pc, #132]	; (80053d8 <ACC_Configuration+0xf8>)
 8005352:	f000 fdbe 	bl	8005ed2 <GPIO_SetBits>




	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005356:	2102      	movs	r1, #2
 8005358:	481e      	ldr	r0, [pc, #120]	; (80053d4 <ACC_Configuration+0xf4>)
 800535a:	f001 faee 	bl	800693a <SPI_I2S_GetFlagStatus>
 800535e:	2800      	cmp	r0, #0
 8005360:	d0f9      	beq.n	8005356 <ACC_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005362:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005366:	481c      	ldr	r0, [pc, #112]	; (80053d8 <ACC_Configuration+0xf8>)
 8005368:	f000 fdb5 	bl	8005ed6 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800536c:	2123      	movs	r1, #35	; 0x23
 800536e:	4819      	ldr	r0, [pc, #100]	; (80053d4 <ACC_Configuration+0xf4>)
 8005370:	f001 fa8f 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005374:	2102      	movs	r1, #2
 8005376:	4817      	ldr	r0, [pc, #92]	; (80053d4 <ACC_Configuration+0xf4>)
 8005378:	f001 fadf 	bl	800693a <SPI_I2S_GetFlagStatus>
 800537c:	2800      	cmp	r0, #0
 800537e:	d0f9      	beq.n	8005374 <ACC_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005380:	2101      	movs	r1, #1
 8005382:	4814      	ldr	r0, [pc, #80]	; (80053d4 <ACC_Configuration+0xf4>)
 8005384:	f001 fad9 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005388:	2800      	cmp	r0, #0
 800538a:	d0f9      	beq.n	8005380 <ACC_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800538c:	4811      	ldr	r0, [pc, #68]	; (80053d4 <ACC_Configuration+0xf4>)
 800538e:	f001 fa82 	bl	8006896 <SPI_I2S_ReceiveData>
 8005392:	f7ff fe41 	bl	8005018 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005396:	2110      	movs	r1, #16
 8005398:	480e      	ldr	r0, [pc, #56]	; (80053d4 <ACC_Configuration+0xf4>)
 800539a:	f001 fa7a 	bl	8006892 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800539e:	2102      	movs	r1, #2
 80053a0:	480c      	ldr	r0, [pc, #48]	; (80053d4 <ACC_Configuration+0xf4>)
 80053a2:	f001 faca 	bl	800693a <SPI_I2S_GetFlagStatus>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d0f9      	beq.n	800539e <ACC_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80053aa:	2101      	movs	r1, #1
 80053ac:	4809      	ldr	r0, [pc, #36]	; (80053d4 <ACC_Configuration+0xf4>)
 80053ae:	f001 fac4 	bl	800693a <SPI_I2S_GetFlagStatus>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d0f9      	beq.n	80053aa <ACC_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80053b6:	4807      	ldr	r0, [pc, #28]	; (80053d4 <ACC_Configuration+0xf4>)
 80053b8:	f001 fa6d 	bl	8006896 <SPI_I2S_ReceiveData>
 80053bc:	f7ff fe2c 	bl	8005018 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80053c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053c4:	4804      	ldr	r0, [pc, #16]	; (80053d8 <ACC_Configuration+0xf8>)
 80053c6:	f000 fd84 	bl	8005ed2 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 80053ca:	4b04      	ldr	r3, [pc, #16]	; (80053dc <ACC_Configuration+0xfc>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	701a      	strb	r2, [r3, #0]
 80053d0:	bd08      	pop	{r3, pc}
 80053d2:	bf00      	nop
 80053d4:	40003800 	andmi	r3, r0, r0, lsl #16
 80053d8:	40011000 	andmi	r1, r1, r0
 80053dc:	200013e0 	andcs	r1, r0, r0, ror #7

080053e0 <__GYRO_ACC_READ_ISR>:

}


void __GYRO_ACC_READ_ISR(void)
{
 80053e0:	b538      	push	{r3, r4, r5, lr}

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80053e2:	2400      	movs	r4, #0
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80053e4:	2102      	movs	r1, #2
 80053e6:	4832      	ldr	r0, [pc, #200]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 80053e8:	f001 faa7 	bl	800693a <SPI_I2S_GetFlagStatus>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d0f9      	beq.n	80053e4 <__GYRO_ACC_READ_ISR+0x4>
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80053f0:	4d30      	ldr	r5, [pc, #192]	; (80054b4 <__GYRO_ACC_READ_ISR+0xd4>)

	//gyro read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80053f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80053f6:	4830      	ldr	r0, [pc, #192]	; (80054b8 <__GYRO_ACC_READ_ISR+0xd8>)
 80053f8:	f000 fd6d 	bl	8005ed6 <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80053fc:	5d29      	ldrb	r1, [r5, r4]
 80053fe:	482c      	ldr	r0, [pc, #176]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005400:	f001 fa47 	bl	8006892 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005404:	2102      	movs	r1, #2
 8005406:	482a      	ldr	r0, [pc, #168]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005408:	f001 fa97 	bl	800693a <SPI_I2S_GetFlagStatus>
 800540c:	2800      	cmp	r0, #0
 800540e:	d0f9      	beq.n	8005404 <__GYRO_ACC_READ_ISR+0x24>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005410:	2101      	movs	r1, #1
 8005412:	4827      	ldr	r0, [pc, #156]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005414:	f001 fa91 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005418:	2800      	cmp	r0, #0
 800541a:	d0f9      	beq.n	8005410 <__GYRO_ACC_READ_ISR+0x30>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800541c:	4824      	ldr	r0, [pc, #144]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 800541e:	f001 fa3a 	bl	8006896 <SPI_I2S_ReceiveData>
 8005422:	f7ff fdf9 	bl	8005018 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005426:	3401      	adds	r4, #1
 8005428:	2303      	movs	r3, #3
 800542a:	fb94 f3f3 	sdiv	r3, r4, r3
 800542e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005432:	429c      	cmp	r4, r3
 8005434:	d104      	bne.n	8005440 <__GYRO_ACC_READ_ISR+0x60>
 8005436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800543a:	481f      	ldr	r0, [pc, #124]	; (80054b8 <__GYRO_ACC_READ_ISR+0xd8>)
 800543c:	f000 fd49 	bl	8005ed2 <GPIO_SetBits>
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 8005440:	2c09      	cmp	r4, #9
 8005442:	d1cf      	bne.n	80053e4 <__GYRO_ACC_READ_ISR+0x4>
 8005444:	2400      	movs	r4, #0


	//acc read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005446:	2102      	movs	r1, #2
 8005448:	4819      	ldr	r0, [pc, #100]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 800544a:	f001 fa76 	bl	800693a <SPI_I2S_GetFlagStatus>
 800544e:	2800      	cmp	r0, #0
 8005450:	d0f9      	beq.n	8005446 <__GYRO_ACC_READ_ISR+0x66>
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005452:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005456:	4818      	ldr	r0, [pc, #96]	; (80054b8 <__GYRO_ACC_READ_ISR+0xd8>)
 8005458:	f000 fd3d 	bl	8005ed6 <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 800545c:	5d29      	ldrb	r1, [r5, r4]
 800545e:	4814      	ldr	r0, [pc, #80]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005460:	f001 fa17 	bl	8006892 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005464:	2102      	movs	r1, #2
 8005466:	4812      	ldr	r0, [pc, #72]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005468:	f001 fa67 	bl	800693a <SPI_I2S_GetFlagStatus>
 800546c:	2800      	cmp	r0, #0
 800546e:	d0f9      	beq.n	8005464 <__GYRO_ACC_READ_ISR+0x84>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005470:	2101      	movs	r1, #1
 8005472:	480f      	ldr	r0, [pc, #60]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 8005474:	f001 fa61 	bl	800693a <SPI_I2S_GetFlagStatus>
 8005478:	2800      	cmp	r0, #0
 800547a:	d0f9      	beq.n	8005470 <__GYRO_ACC_READ_ISR+0x90>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800547c:	480c      	ldr	r0, [pc, #48]	; (80054b0 <__GYRO_ACC_READ_ISR+0xd0>)
 800547e:	f001 fa0a 	bl	8006896 <SPI_I2S_ReceiveData>
 8005482:	f7ff fdc9 	bl	8005018 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005486:	3401      	adds	r4, #1
 8005488:	2303      	movs	r3, #3
 800548a:	fb94 f3f3 	sdiv	r3, r4, r3
 800548e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005492:	429c      	cmp	r4, r3
 8005494:	d104      	bne.n	80054a0 <__GYRO_ACC_READ_ISR+0xc0>
 8005496:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800549a:	4807      	ldr	r0, [pc, #28]	; (80054b8 <__GYRO_ACC_READ_ISR+0xd8>)
 800549c:	f000 fd19 	bl	8005ed2 <GPIO_SetBits>
	}
	//GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);


	//acc read
	for(i=0;i<9;i++)
 80054a0:	2c09      	cmp	r4, #9
 80054a2:	d1d0      	bne.n	8005446 <__GYRO_ACC_READ_ISR+0x66>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
	}
	//GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	CovertData();
 80054a4:	f7ff fdca 	bl	800503c <CovertData>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 80054a8:	4b04      	ldr	r3, [pc, #16]	; (80054bc <__GYRO_ACC_READ_ISR+0xdc>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	701a      	strb	r2, [r3, #0]
 80054ae:	bd38      	pop	{r3, r4, r5, pc}
 80054b0:	40003800 	andmi	r3, r0, r0, lsl #16
 80054b4:	200002ea 	andcs	r0, r0, sl, ror #5
 80054b8:	40011000 	andmi	r1, r1, r0
 80054bc:	200013e0 	andcs	r1, r0, r0, ror #7

080054c0 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80054c0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80054c2:	4b15      	ldr	r3, [pc, #84]	; (8005518 <ADC_DeInit+0x58>)
 80054c4:	4298      	cmp	r0, r3
 80054c6:	d010      	beq.n	80054ea <ADC_DeInit+0x2a>
 80054c8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80054cc:	4298      	cmp	r0, r3
 80054ce:	d015      	beq.n	80054fc <ADC_DeInit+0x3c>
 80054d0:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 80054d4:	4298      	cmp	r0, r3
 80054d6:	d11d      	bne.n	8005514 <ADC_DeInit+0x54>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80054d8:	2101      	movs	r1, #1
 80054da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80054de:	f001 f887 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 80054e2:	2100      	movs	r1, #0
 80054e4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80054e8:	e010      	b.n	800550c <ADC_DeInit+0x4c>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80054ea:	2101      	movs	r1, #1
 80054ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80054f0:	f001 f87e 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80054f4:	2100      	movs	r1, #0
 80054f6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80054fa:	e007      	b.n	800550c <ADC_DeInit+0x4c>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80054fc:	2101      	movs	r1, #1
 80054fe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005502:	f001 f875 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8005506:	2100      	movs	r1, #0
 8005508:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      break; 

    default:
      break;
  }
}
 800550c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8005510:	f001 b86e 	b.w	80065f0 <RCC_APB2PeriphResetCmd>
 8005514:	bd08      	pop	{r3, pc}
 8005516:	bf00      	nop
 8005518:	40012800 	andmi	r2, r1, r0, lsl #16

0800551c <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800551c:	6843      	ldr	r3, [r0, #4]
*                    ADC peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800551e:	b510      	push	{r4, lr}
 8005520:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005524:	680b      	ldr	r3, [r1, #0]
 8005526:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800552a:	4313      	orrs	r3, r2
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 800552c:	790a      	ldrb	r2, [r1, #4]
 800552e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8005532:	6043      	str	r3, [r0, #4]
 8005534:	68ca      	ldr	r2, [r1, #12]
 8005536:	688b      	ldr	r3, [r1, #8]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8005538:	6884      	ldr	r4, [r0, #8]
 800553a:	431a      	orrs	r2, r3
 800553c:	4b08      	ldr	r3, [pc, #32]	; (8005560 <ADC_Init+0x44>)
 800553e:	4023      	ands	r3, r4
 8005540:	4313      	orrs	r3, r2
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8005542:	794a      	ldrb	r2, [r1, #5]
 8005544:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8005548:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800554a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 800554c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8005550:	7c0b      	ldrb	r3, [r1, #16]
 8005552:	3b01      	subs	r3, #1
 8005554:	b2db      	uxtb	r3, r3
 8005556:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800555a:	62c3      	str	r3, [r0, #44]	; 0x2c
 800555c:	bd10      	pop	{r4, pc}
 800555e:	bf00      	nop
 8005560:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

08005564 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8005564:	2300      	movs	r3, #0
 8005566:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8005568:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800556a:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 800556c:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800556e:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8005570:	2301      	movs	r3, #1
 8005572:	7403      	strb	r3, [r0, #16]
 8005574:	4770      	bx	lr

08005576 <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8005576:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005578:	b111      	cbz	r1, 8005580 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	e001      	b.n	8005584 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8005580:	f023 0301 	bic.w	r3, r3, #1
 8005584:	6083      	str	r3, [r0, #8]
 8005586:	4770      	bx	lr

08005588 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8005588:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800558a:	b111      	cbz	r1, 8005592 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800558c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005590:	e001      	b.n	8005596 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8005592:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005596:	6083      	str	r3, [r0, #8]
 8005598:	4770      	bx	lr

0800559a <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 800559a:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800559c:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
 800559e:	b10a      	cbz	r2, 80055a4 <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80055a0:	4319      	orrs	r1, r3
 80055a2:	e001      	b.n	80055a8 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 80055a4:	ea23 0101 	bic.w	r1, r3, r1
 80055a8:	6041      	str	r1, [r0, #4]
 80055aa:	4770      	bx	lr

080055ac <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80055ac:	6883      	ldr	r3, [r0, #8]
 80055ae:	f043 0308 	orr.w	r3, r3, #8
 80055b2:	6083      	str	r3, [r0, #8]
 80055b4:	4770      	bx	lr

080055b6 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 80055b6:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 80055b8:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80055bc:	4770      	bx	lr

080055be <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80055be:	6883      	ldr	r3, [r0, #8]
 80055c0:	f043 0304 	orr.w	r3, r3, #4
 80055c4:	6083      	str	r3, [r0, #8]
 80055c6:	4770      	bx	lr

080055c8 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 80055c8:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 80055ca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80055ce:	4770      	bx	lr

080055d0 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80055d0:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80055d2:	b111      	cbz	r1, 80055da <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80055d4:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80055d8:	e001      	b.n	80055de <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80055da:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 80055de:	6083      	str	r3, [r0, #8]
 80055e0:	4770      	bx	lr

080055e2 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 80055e2:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 80055e4:	f3c0 5080 	ubfx	r0, r0, #22, #1
 80055e8:	4770      	bx	lr

080055ea <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 80055ea:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 80055ec:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 80055ee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 80055f2:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80055f6:	6043      	str	r3, [r0, #4]
 80055f8:	4770      	bx	lr

080055fa <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80055fa:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80055fc:	b111      	cbz	r1, 8005604 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80055fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005602:	e001      	b.n	8005608 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8005604:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005608:	6043      	str	r3, [r0, #4]
 800560a:	4770      	bx	lr

0800560c <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800560c:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 800560e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005610:	d90d      	bls.n	800562e <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8005612:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005616:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8005618:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 800561c:	2507      	movs	r5, #7
 800561e:	40a5      	lsls	r5, r4
 8005620:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005624:	fa03 f404 	lsl.w	r4, r3, r4
 8005628:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800562a:	60c4      	str	r4, [r0, #12]
 800562c:	e00a      	b.n	8005644 <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800562e:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8005630:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005634:	2507      	movs	r5, #7
 8005636:	40a5      	lsls	r5, r4
 8005638:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800563c:	fa03 f404 	lsl.w	r4, r3, r4
 8005640:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8005642:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8005644:	2a06      	cmp	r2, #6
 8005646:	d80c      	bhi.n	8005662 <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8005648:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800564a:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 800564c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005650:	231f      	movs	r3, #31
 8005652:	4093      	lsls	r3, r2
 8005654:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005658:	fa01 f202 	lsl.w	r2, r1, r2
 800565c:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800565e:	6342      	str	r2, [r0, #52]	; 0x34
 8005660:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8005662:	2a0c      	cmp	r2, #12
 8005664:	d80c      	bhi.n	8005680 <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8005666:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8005668:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800566a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800566e:	231f      	movs	r3, #31
 8005670:	4093      	lsls	r3, r2
 8005672:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005676:	fa01 f202 	lsl.w	r2, r1, r2
 800567a:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800567c:	6302      	str	r2, [r0, #48]	; 0x30
 800567e:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8005680:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8005682:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8005684:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005688:	231f      	movs	r3, #31
 800568a:	4093      	lsls	r3, r2
 800568c:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005690:	fa01 f202 	lsl.w	r2, r1, r2
 8005694:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8005696:	62c2      	str	r2, [r0, #44]	; 0x2c
 8005698:	bd70      	pop	{r4, r5, r6, pc}

0800569a <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 800569a:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800569c:	b111      	cbz	r1, 80056a4 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 800569e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056a2:	e001      	b.n	80056a8 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 80056a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056a8:	6083      	str	r3, [r0, #8]
 80056aa:	4770      	bx	lr

080056ac <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 80056ac:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 80056ae:	b280      	uxth	r0, r0
 80056b0:	4770      	bx	lr

080056b2 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 80056b2:	4b01      	ldr	r3, [pc, #4]	; (80056b8 <ADC_GetDualModeConversionValue+0x6>)
 80056b4:	6818      	ldr	r0, [r3, #0]
}
 80056b6:	4770      	bx	lr
 80056b8:	4001244c 	andmi	r2, r1, ip, asr #8

080056bc <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 80056bc:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80056be:	b111      	cbz	r1, 80056c6 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 80056c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80056c4:	e001      	b.n	80056ca <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 80056c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056ca:	6043      	str	r3, [r0, #4]
 80056cc:	4770      	bx	lr

080056ce <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 80056ce:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80056d0:	b111      	cbz	r1, 80056d8 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 80056d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056d6:	e001      	b.n	80056dc <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 80056d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056dc:	6043      	str	r3, [r0, #4]
 80056de:	4770      	bx	lr

080056e0 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 80056e0:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 80056e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 80056e6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80056e8:	6081      	str	r1, [r0, #8]
 80056ea:	4770      	bx	lr

080056ec <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 80056ec:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80056ee:	b111      	cbz	r1, 80056f6 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 80056f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056f4:	e001      	b.n	80056fa <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 80056f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80056fa:	6083      	str	r3, [r0, #8]
 80056fc:	4770      	bx	lr

080056fe <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80056fe:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005700:	b111      	cbz	r1, 8005708 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8005702:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8005706:	e001      	b.n	800570c <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8005708:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 800570c:	6083      	str	r3, [r0, #8]
 800570e:	4770      	bx	lr

08005710 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8005710:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8005712:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8005716:	4770      	bx	lr

08005718 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005718:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 800571a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800571c:	d90d      	bls.n	800573a <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 800571e:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005722:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8005724:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005728:	2507      	movs	r5, #7
 800572a:	40a5      	lsls	r5, r4
 800572c:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005730:	fa03 f404 	lsl.w	r4, r3, r4
 8005734:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8005736:	60c4      	str	r4, [r0, #12]
 8005738:	e00a      	b.n	8005750 <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800573a:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800573c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005740:	2507      	movs	r5, #7
 8005742:	40a5      	lsls	r5, r4
 8005744:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005748:	fa03 f404 	lsl.w	r4, r3, r4
 800574c:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800574e:	6104      	str	r4, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005750:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8005752:	3202      	adds	r2, #2
 8005754:	f3c3 5401 	ubfx	r4, r3, #20, #2
 8005758:	1b12      	subs	r2, r2, r4
 800575a:	b2d2      	uxtb	r2, r2
 800575c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8005760:	241f      	movs	r4, #31
 8005762:	4094      	lsls	r4, r2
 8005764:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8005768:	4091      	lsls	r1, r2
 800576a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800576c:	6381      	str	r1, [r0, #56]	; 0x38
 800576e:	bd70      	pop	{r4, r5, r6, pc}

08005770 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005770:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8005772:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8005774:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8005778:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800577c:	6383      	str	r3, [r0, #56]	; 0x38
 800577e:	4770      	bx	lr

08005780 <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8005780:	5042      	str	r2, [r0, r1]
 8005782:	4770      	bx	lr

08005784 <ADC_GetInjectedConversionValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8005784:	3128      	adds	r1, #40	; 0x28
 8005786:	5840      	ldr	r0, [r0, r1]
}
 8005788:	b280      	uxth	r0, r0
 800578a:	4770      	bx	lr

0800578c <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800578c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 800578e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005792:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8005796:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8005798:	6041      	str	r1, [r0, #4]
 800579a:	4770      	bx	lr

0800579c <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 800579c:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 800579e:	6282      	str	r2, [r0, #40]	; 0x28
 80057a0:	4770      	bx	lr

080057a2 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80057a2:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 80057a4:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 80057a8:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 80057aa:	6041      	str	r1, [r0, #4]
 80057ac:	4770      	bx	lr

080057ae <ADC_TempSensorVrefintCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <ADC_TempSensorVrefintCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 80057b0:	689a      	ldr	r2, [r3, #8]
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80057b2:	b110      	cbz	r0, 80057ba <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 80057b4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80057b8:	e001      	b.n	80057be <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 80057ba:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80057be:	609a      	str	r2, [r3, #8]
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012400 	andmi	r2, r1, r0, lsl #8

080057c8 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 80057c8:	6803      	ldr	r3, [r0, #0]
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
 80057ca:	4219      	tst	r1, r3
}
 80057cc:	bf14      	ite	ne
 80057ce:	2001      	movne	r0, #1
 80057d0:	2000      	moveq	r0, #0
 80057d2:	4770      	bx	lr

080057d4 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 80057d4:	43c9      	mvns	r1, r1
 80057d6:	6001      	str	r1, [r0, #0]
 80057d8:	4770      	bx	lr

080057da <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 80057da:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 80057dc:	6800      	ldr	r0, [r0, #0]
 80057de:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 80057e2:	d004      	beq.n	80057ee <ADC_GetITStatus+0x14>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 80057e4:	b2c9      	uxtb	r1, r1
 80057e6:	4219      	tst	r1, r3
 80057e8:	bf14      	ite	ne
 80057ea:	2001      	movne	r0, #1
 80057ec:	2000      	moveq	r0, #0
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 80057ee:	4770      	bx	lr

080057f0 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 80057f0:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 80057f4:	6001      	str	r1, [r0, #0]
 80057f6:	4770      	bx	lr

080057f8 <BKP_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 80057f8:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 80057fa:	2001      	movs	r0, #1
 80057fc:	f000 ff10 	bl	8006620 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8005800:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8005804:	2000      	movs	r0, #0
 8005806:	f000 bf0b 	b.w	8006620 <RCC_BackupResetCmd>

0800580a <BKP_TamperPinLevelConfig>:
void BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));

  *(vu32 *) CR_TPAL_BB = BKP_TamperPinLevel;
 800580a:	4b01      	ldr	r3, [pc, #4]	; (8005810 <BKP_TamperPinLevelConfig+0x6>)
 800580c:	6018      	str	r0, [r3, #0]
 800580e:	4770      	bx	lr
 8005810:	420d8604 	andmi	r8, sp, #4, 12	; 0x400000

08005814 <BKP_TamperPinCmd>:
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_TPE_BB = (u32)NewState;
 8005814:	4b01      	ldr	r3, [pc, #4]	; (800581c <BKP_TamperPinCmd+0x8>)
 8005816:	6018      	str	r0, [r3, #0]
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	420d8600 	andmi	r8, sp, #0, 12

08005820 <BKP_ITConfig>:
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_TPIE_BB = (u32)NewState;
 8005820:	4b01      	ldr	r3, [pc, #4]	; (8005828 <BKP_ITConfig+0x8>)
 8005822:	6018      	str	r0, [r3, #0]
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	420d8688 	andmi	r8, sp, #136, 12	; 0x8800000

0800582c <BKP_RTCOutputConfig>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));

  tmpreg = BKP->RTCCR;
 800582c:	4a04      	ldr	r2, [pc, #16]	; (8005840 <BKP_RTCOutputConfig+0x14>)
 800582e:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 8005830:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8005834:	041b      	lsls	r3, r3, #16
 8005836:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8005838:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 800583a:	8590      	strh	r0, [r2, #44]	; 0x2c
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	40006c00 	andmi	r6, r0, r0, lsl #24

08005844 <BKP_SetRTCCalibrationValue>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));

  tmpreg = BKP->RTCCR;
 8005844:	4a04      	ldr	r2, [pc, #16]	; (8005858 <BKP_SetRTCCalibrationValue+0x14>)
 8005846:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 8005848:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800584c:	041b      	lsls	r3, r3, #16
 800584e:	0c1b      	lsrs	r3, r3, #16

  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8005850:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8005852:	8590      	strh	r0, [r2, #44]	; 0x2c
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40006c00 	andmi	r6, r0, r0, lsl #24

0800585c <BKP_WriteBackupRegister>:
void BKP_WriteBackupRegister(u16 BKP_DR, u16 Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  *(vu16 *) (BKP_BASE + BKP_DR) = Data;
 800585c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8005860:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8005864:	8001      	strh	r1, [r0, #0]
 8005866:	4770      	bx	lr

08005868 <BKP_ReadBackupRegister>:
u16 BKP_ReadBackupRegister(u16 BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  return (*(vu16 *) (BKP_BASE + BKP_DR));
 8005868:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800586c:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8005870:	8800      	ldrh	r0, [r0, #0]
}
 8005872:	b280      	uxth	r0, r0
 8005874:	4770      	bx	lr

08005876 <BKP_GetFlagStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Event flag (SET or RESET).
*******************************************************************************/
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(vu32 *) CSR_TEF_BB);
 8005876:	4b02      	ldr	r3, [pc, #8]	; (8005880 <BKP_GetFlagStatus+0xa>)
 8005878:	6818      	ldr	r0, [r3, #0]
}
 800587a:	b2c0      	uxtb	r0, r0
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	420d86a0 	andmi	r8, sp, #160, 12	; 0xa000000

08005884 <BKP_ClearFlag>:
* Return         : None
*******************************************************************************/
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8005884:	4a03      	ldr	r2, [pc, #12]	; (8005894 <BKP_ClearFlag+0x10>)
 8005886:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8005888:	b29b      	uxth	r3, r3
 800588a:	f043 0301 	orr.w	r3, r3, #1
 800588e:	8693      	strh	r3, [r2, #52]	; 0x34
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40006c00 	andmi	r6, r0, r0, lsl #24

08005898 <BKP_GetITStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Interrupt (SET or RESET).
*******************************************************************************/
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(vu32 *) CSR_TIF_BB);
 8005898:	4b01      	ldr	r3, [pc, #4]	; (80058a0 <BKP_GetITStatus+0x8>)
 800589a:	6818      	ldr	r0, [r3, #0]
}
 800589c:	b2c0      	uxtb	r0, r0
 800589e:	4770      	bx	lr
 80058a0:	420d86a4 	andmi	r8, sp, #164, 12	; 0xa400000

080058a4 <BKP_ClearITPendingBit>:
* Return         : None
*******************************************************************************/
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 80058a4:	4a03      	ldr	r2, [pc, #12]	; (80058b4 <BKP_ClearITPendingBit+0x10>)
 80058a6:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	f043 0302 	orr.w	r3, r3, #2
 80058ae:	8693      	strh	r3, [r2, #52]	; 0x34
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40006c00 	andmi	r6, r0, r0, lsl #24

080058b8 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80058b8:	4b04      	ldr	r3, [pc, #16]	; (80058cc <FLASH_SetLatency+0x14>)
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80058c0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	4310      	orrs	r0, r2
 80058c6:	6018      	str	r0, [r3, #0]
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	40022000 	andmi	r2, r2, r0

080058d0 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80058d0:	4b04      	ldr	r3, [pc, #16]	; (80058e4 <FLASH_HalfCycleAccessCmd+0x14>)
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	f022 0208 	bic.w	r2, r2, #8
 80058d8:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	4310      	orrs	r0, r2
 80058de:	6018      	str	r0, [r3, #0]
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	40022000 	andmi	r2, r2, r0

080058e8 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80058e8:	4b04      	ldr	r3, [pc, #16]	; (80058fc <FLASH_PrefetchBufferCmd+0x14>)
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	f022 0210 	bic.w	r2, r2, #16
 80058f0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	4310      	orrs	r0, r2
 80058f6:	6018      	str	r0, [r3, #0]
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	40022000 	andmi	r2, r2, r0

08005900 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8005900:	4b03      	ldr	r3, [pc, #12]	; (8005910 <FLASH_Unlock+0x10>)
 8005902:	4a04      	ldr	r2, [pc, #16]	; (8005914 <FLASH_Unlock+0x14>)
 8005904:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8005906:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800590a:	605a      	str	r2, [r3, #4]
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40022000 	andmi	r2, r2, r0
 8005914:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd

08005918 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8005918:	4a02      	ldr	r2, [pc, #8]	; (8005924 <FLASH_Lock+0xc>)
 800591a:	6913      	ldr	r3, [r2, #16]
 800591c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005920:	6113      	str	r3, [r2, #16]
 8005922:	4770      	bx	lr
 8005924:	40022000 	andmi	r2, r2, r0

08005928 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8005928:	4b01      	ldr	r3, [pc, #4]	; (8005930 <FLASH_GetUserOptionByte+0x8>)
 800592a:	69d8      	ldr	r0, [r3, #28]
}
 800592c:	0880      	lsrs	r0, r0, #2
 800592e:	4770      	bx	lr
 8005930:	40022000 	andmi	r2, r2, r0

08005934 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8005934:	4b01      	ldr	r3, [pc, #4]	; (800593c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8005936:	6a18      	ldr	r0, [r3, #32]
}
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40022000 	andmi	r2, r2, r0

08005940 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8005940:	4b02      	ldr	r3, [pc, #8]	; (800594c <FLASH_GetReadOutProtectionStatus+0xc>)
 8005942:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8005944:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	40022000 	andmi	r2, r2, r0

08005950 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8005950:	4b02      	ldr	r3, [pc, #8]	; (800595c <FLASH_GetPrefetchBufferStatus+0xc>)
 8005952:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8005954:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40022000 	andmi	r2, r2, r0

08005960 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 8005960:	4b04      	ldr	r3, [pc, #16]	; (8005974 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8005962:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8005964:	b109      	cbz	r1, 800596a <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8005966:	4310      	orrs	r0, r2
 8005968:	e001      	b.n	800596e <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 800596a:	ea22 0000 	bic.w	r0, r2, r0
 800596e:	6118      	str	r0, [r3, #16]
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	40022000 	andmi	r2, r2, r0

08005978 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8005978:	2801      	cmp	r0, #1
 800597a:	4b06      	ldr	r3, [pc, #24]	; (8005994 <FLASH_GetFlagStatus+0x1c>)
 800597c:	d103      	bne.n	8005986 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 800597e:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8005980:	f000 0001 	and.w	r0, r0, #1
 8005984:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8005986:	68db      	ldr	r3, [r3, #12]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8005988:	4218      	tst	r0, r3
 800598a:	bf14      	ite	ne
 800598c:	2001      	movne	r0, #1
 800598e:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	40022000 	andmi	r2, r2, r0

08005998 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8005998:	4b01      	ldr	r3, [pc, #4]	; (80059a0 <FLASH_ClearFlag+0x8>)
 800599a:	60d8      	str	r0, [r3, #12]
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	40022000 	andmi	r2, r2, r0

080059a4 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80059a4:	4b08      	ldr	r3, [pc, #32]	; (80059c8 <FLASH_GetStatus+0x24>)
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	07d1      	lsls	r1, r2, #31
 80059aa:	d409      	bmi.n	80059c0 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80059ac:	68da      	ldr	r2, [r3, #12]
 80059ae:	0752      	lsls	r2, r2, #29
 80059b0:	d408      	bmi.n	80059c4 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80059b8:	bf14      	ite	ne
 80059ba:	2003      	movne	r0, #3
 80059bc:	2004      	moveq	r0, #4
 80059be:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80059c0:	2001      	movs	r0, #1
 80059c2:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80059c4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80059c6:	4770      	bx	lr
 80059c8:	40022000 	andmi	r2, r2, r0

080059cc <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80059cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059ce:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80059d0:	f7ff ffe8 	bl	80059a4 <FLASH_GetStatus>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80059d4:	2500      	movs	r5, #0

  for(i = 0xFF; i != 0; i--)
 80059d6:	26ff      	movs	r6, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80059d8:	2801      	cmp	r0, #1
 80059da:	d10e      	bne.n	80059fa <FLASH_WaitForLastOperation+0x2e>
 80059dc:	b15c      	cbz	r4, 80059f6 <FLASH_WaitForLastOperation+0x2a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80059de:	9501      	str	r5, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80059e0:	9601      	str	r6, [sp, #4]
 80059e2:	9b01      	ldr	r3, [sp, #4]
 80059e4:	b11b      	cbz	r3, 80059ee <FLASH_WaitForLastOperation+0x22>
 80059e6:	9b01      	ldr	r3, [sp, #4]
 80059e8:	3b01      	subs	r3, #1
 80059ea:	9301      	str	r3, [sp, #4]
 80059ec:	e7f9      	b.n	80059e2 <FLASH_WaitForLastOperation+0x16>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80059ee:	f7ff ffd9 	bl	80059a4 <FLASH_GetStatus>
    Timeout--;
 80059f2:	3c01      	subs	r4, #1
 80059f4:	e7f0      	b.n	80059d8 <FLASH_WaitForLastOperation+0xc>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80059f6:	2005      	movs	r0, #5
 80059f8:	e002      	b.n	8005a00 <FLASH_WaitForLastOperation+0x34>
 80059fa:	2c00      	cmp	r4, #0
 80059fc:	bf08      	it	eq
 80059fe:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8005a00:	b002      	add	sp, #8
 8005a02:	bd70      	pop	{r4, r5, r6, pc}

08005a04 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8005a04:	b538      	push	{r3, r4, r5, lr}
 8005a06:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a08:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005a0c:	f7ff ffde 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005a10:	2804      	cmp	r0, #4
 8005a12:	d114      	bne.n	8005a3e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8005a14:	4c0a      	ldr	r4, [pc, #40]	; (8005a40 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a16:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8005a1a:	6923      	ldr	r3, [r4, #16]
 8005a1c:	f043 0302 	orr.w	r3, r3, #2
 8005a20:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8005a22:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8005a24:	6923      	ldr	r3, [r4, #16]
 8005a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a2a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a2c:	f7ff ffce 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8005a30:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8005a32:	bf1f      	itttt	ne
 8005a34:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8005a38:	6922      	ldrne	r2, [r4, #16]
 8005a3a:	4013      	andne	r3, r2
 8005a3c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	40022000 	andmi	r2, r2, r0

08005a44 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8005a44:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a46:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005a4a:	f7ff ffbf 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005a4e:	2804      	cmp	r0, #4
 8005a50:	d113      	bne.n	8005a7a <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8005a52:	4c0a      	ldr	r4, [pc, #40]	; (8005a7c <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a54:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8005a58:	6923      	ldr	r3, [r4, #16]
 8005a5a:	f043 0304 	orr.w	r3, r3, #4
 8005a5e:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8005a60:	6923      	ldr	r3, [r4, #16]
 8005a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a66:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a68:	f7ff ffb0 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8005a6c:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8005a6e:	bf1f      	itttt	ne
 8005a70:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8005a74:	6922      	ldrne	r2, [r4, #16]
 8005a76:	4013      	andne	r3, r2
 8005a78:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8005a7a:	bd10      	pop	{r4, pc}
 8005a7c:	40022000 	andmi	r2, r2, r0

08005a80 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8005a80:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a82:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005a86:	f7ff ffa1 	bl	80059cc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8005a8a:	2804      	cmp	r0, #4
 8005a8c:	d129      	bne.n	8005ae2 <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005a8e:	4c15      	ldr	r4, [pc, #84]	; (8005ae4 <FLASH_EraseOptionBytes+0x64>)
 8005a90:	4b15      	ldr	r3, [pc, #84]	; (8005ae8 <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005a92:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005a96:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8005a98:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8005a9c:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8005a9e:	6923      	ldr	r3, [r4, #16]
 8005aa0:	f043 0320 	orr.w	r3, r3, #32
 8005aa4:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005aac:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005aae:	f7ff ff8d 	bl	80059cc <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8005ab2:	2804      	cmp	r0, #4
 8005ab4:	d10e      	bne.n	8005ad4 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8005ab6:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8005aba:	6922      	ldr	r2, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005abc:	200f      	movs	r0, #15
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8005abe:	4013      	ands	r3, r2
 8005ac0:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8005ac2:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8005ac4:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8005ac6:	f043 0310 	orr.w	r3, r3, #16
 8005aca:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8005acc:	4b07      	ldr	r3, [pc, #28]	; (8005aec <FLASH_EraseOptionBytes+0x6c>)
 8005ace:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005ad0:	f7ff ff7c 	bl	80059cc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8005ad4:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8005ad6:	bf1f      	itttt	ne
 8005ad8:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8005adc:	6922      	ldrne	r2, [r4, #16]
 8005ade:	4013      	andne	r3, r2
 8005ae0:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8005ae2:	bd10      	pop	{r4, pc}
 8005ae4:	40022000 	andmi	r2, r2, r0
 8005ae8:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8005aec:	1ffff800 	svcne	0x00fff800

08005af0 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8005af0:	b570      	push	{r4, r5, r6, lr}
 8005af2:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005af4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8005af6:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005af8:	f7ff ff68 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005afc:	2804      	cmp	r0, #4
 8005afe:	d117      	bne.n	8005b30 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8005b00:	4c0c      	ldr	r4, [pc, #48]	; (8005b34 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b02:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8005b04:	6923      	ldr	r3, [r4, #16]
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8005b0c:	b2ab      	uxth	r3, r5
 8005b0e:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b10:	f7ff ff5c 	bl	80059cc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8005b14:	2804      	cmp	r0, #4
 8005b16:	d104      	bne.n	8005b22 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8005b18:	0c2d      	lsrs	r5, r5, #16
 8005b1a:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b1c:	200f      	movs	r0, #15
 8005b1e:	f7ff ff55 	bl	80059cc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8005b22:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8005b24:	bf1f      	itttt	ne
 8005b26:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8005b2a:	6922      	ldrne	r2, [r4, #16]
 8005b2c:	4013      	andne	r3, r2
 8005b2e:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8005b30:	bd70      	pop	{r4, r5, r6, pc}
 8005b32:	bf00      	nop
 8005b34:	40022000 	andmi	r2, r2, r0

08005b38 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8005b38:	b570      	push	{r4, r5, r6, lr}
 8005b3a:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b3c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8005b3e:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b40:	f7ff ff44 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005b44:	2804      	cmp	r0, #4
 8005b46:	d10f      	bne.n	8005b68 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8005b48:	4c08      	ldr	r4, [pc, #32]	; (8005b6c <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b4a:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8005b4c:	6923      	ldr	r3, [r4, #16]
 8005b4e:	f043 0301 	orr.w	r3, r3, #1
 8005b52:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8005b54:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b56:	f7ff ff39 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8005b5a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8005b5c:	bf1f      	itttt	ne
 8005b5e:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8005b62:	6922      	ldrne	r2, [r4, #16]
 8005b64:	4013      	andne	r3, r2
 8005b66:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8005b68:	bd70      	pop	{r4, r5, r6, pc}
 8005b6a:	bf00      	nop
 8005b6c:	40022000 	andmi	r2, r2, r0

08005b70 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8005b70:	b570      	push	{r4, r5, r6, lr}
 8005b72:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b74:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8005b76:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b78:	f7ff ff28 	bl	80059cc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8005b7c:	2804      	cmp	r0, #4
 8005b7e:	d115      	bne.n	8005bac <FLASH_ProgramOptionByteData+0x3c>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005b80:	4c0b      	ldr	r4, [pc, #44]	; (8005bb0 <FLASH_ProgramOptionByteData+0x40>)
 8005b82:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <FLASH_ProgramOptionByteData+0x44>)
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
 8005b84:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005b86:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8005b88:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8005b8c:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8005b8e:	6923      	ldr	r3, [r4, #16]
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b90:	200f      	movs	r0, #15
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8005b92:	f043 0310 	orr.w	r3, r3, #16
 8005b96:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8005b98:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005b9a:	f7ff ff17 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8005b9e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8005ba0:	bf1f      	itttt	ne
 8005ba2:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8005ba6:	6922      	ldrne	r2, [r4, #16]
 8005ba8:	4013      	andne	r3, r2
 8005baa:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8005bac:	bd70      	pop	{r4, r5, r6, pc}
 8005bae:	bf00      	nop
 8005bb0:	40022000 	andmi	r2, r2, r0
 8005bb4:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd

08005bb8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8005bb8:	b510      	push	{r4, lr}
 8005bba:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005bbc:	200f      	movs	r0, #15
 8005bbe:	f7ff ff05 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005bc2:	2804      	cmp	r0, #4
 8005bc4:	d13f      	bne.n	8005c46 <FLASH_EnableWriteProtection+0x8e>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8005bc6:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005bc8:	4b1f      	ldr	r3, [pc, #124]	; (8005c48 <FLASH_EnableWriteProtection+0x90>)
 8005bca:	4a20      	ldr	r2, [pc, #128]	; (8005c4c <FLASH_EnableWriteProtection+0x94>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8005bcc:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005bce:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8005bd0:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8005bd4:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8005bd6:	691a      	ldr	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8005bd8:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8005bda:	f042 0210 	orr.w	r2, r2, #16
 8005bde:	611a      	str	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8005be0:	d104      	bne.n	8005bec <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8005be2:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8005be6:	2bff      	cmp	r3, #255	; 0xff
 8005be8:	d108      	bne.n	8005bfc <FLASH_EnableWriteProtection+0x44>
 8005bea:	e00e      	b.n	8005c0a <FLASH_EnableWriteProtection+0x52>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8005bec:	4b18      	ldr	r3, [pc, #96]	; (8005c50 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005bee:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8005bf0:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005bf2:	f7ff feeb 	bl	80059cc <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8005bf6:	2804      	cmp	r0, #4
 8005bf8:	d11d      	bne.n	8005c36 <FLASH_EnableWriteProtection+0x7e>
 8005bfa:	e7f2      	b.n	8005be2 <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8005bfc:	4a14      	ldr	r2, [pc, #80]	; (8005c50 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005bfe:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8005c00:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005c02:	f7ff fee3 	bl	80059cc <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8005c06:	2804      	cmp	r0, #4
 8005c08:	d115      	bne.n	8005c36 <FLASH_EnableWriteProtection+0x7e>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8005c0a:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8005c0e:	2bff      	cmp	r3, #255	; 0xff
 8005c10:	d006      	beq.n	8005c20 <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP2 = WRP2_Data;
 8005c12:	4a0f      	ldr	r2, [pc, #60]	; (8005c50 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005c14:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8005c16:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005c18:	f7ff fed8 	bl	80059cc <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8005c1c:	2804      	cmp	r0, #4
 8005c1e:	d10a      	bne.n	8005c36 <FLASH_EnableWriteProtection+0x7e>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8005c20:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8005c22:	2cff      	cmp	r4, #255	; 0xff
 8005c24:	d101      	bne.n	8005c2a <FLASH_EnableWriteProtection+0x72>
 8005c26:	2004      	movs	r0, #4
 8005c28:	e007      	b.n	8005c3a <FLASH_EnableWriteProtection+0x82>
    {
      OB->WRP3 = WRP3_Data;
 8005c2a:	4b09      	ldr	r3, [pc, #36]	; (8005c50 <FLASH_EnableWriteProtection+0x98>)
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8005c2c:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8005c2e:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005c30:	200f      	movs	r0, #15
 8005c32:	f7ff fecb 	bl	80059cc <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8005c36:	2801      	cmp	r0, #1
 8005c38:	d005      	beq.n	8005c46 <FLASH_EnableWriteProtection+0x8e>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8005c3a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8005c3e:	4a02      	ldr	r2, [pc, #8]	; (8005c48 <FLASH_EnableWriteProtection+0x90>)
 8005c40:	6911      	ldr	r1, [r2, #16]
 8005c42:	400b      	ands	r3, r1
 8005c44:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8005c46:	bd10      	pop	{r4, pc}
 8005c48:	40022000 	andmi	r2, r2, r0
 8005c4c:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8005c50:	1ffff800 	svcne	0x00fff800

08005c54 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8005c54:	b538      	push	{r3, r4, r5, lr}
 8005c56:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8005c58:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005c5c:	f7ff feb6 	bl	80059cc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8005c60:	2804      	cmp	r0, #4
 8005c62:	d136      	bne.n	8005cd2 <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005c64:	4c1b      	ldr	r4, [pc, #108]	; (8005cd4 <FLASH_ReadOutProtection+0x80>)
 8005c66:	4b1c      	ldr	r3, [pc, #112]	; (8005cd8 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005c68:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8005c6c:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8005c6e:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8005c72:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	f043 0320 	orr.w	r3, r3, #32
 8005c7a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c82:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005c84:	f7ff fea2 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8005c88:	2804      	cmp	r0, #4
 8005c8a:	d11b      	bne.n	8005cc4 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8005c8c:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8005c90:	6922      	ldr	r2, [r4, #16]
 8005c92:	4013      	ands	r3, r2
 8005c94:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8005c96:	6923      	ldr	r3, [r4, #16]
 8005c98:	f043 0310 	orr.w	r3, r3, #16
 8005c9c:	6123      	str	r3, [r4, #16]
 8005c9e:	4b0f      	ldr	r3, [pc, #60]	; (8005cdc <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 8005ca0:	b10d      	cbz	r5, 8005ca6 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	e000      	b.n	8005ca8 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8005ca6:	22a5      	movs	r2, #165	; 0xa5
 8005ca8:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8005caa:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005cae:	f7ff fe8d 	bl	80059cc <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8005cb2:	2801      	cmp	r0, #1
 8005cb4:	d00d      	beq.n	8005cd2 <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8005cb6:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8005cba:	4a06      	ldr	r2, [pc, #24]	; (8005cd4 <FLASH_ReadOutProtection+0x80>)
 8005cbc:	6911      	ldr	r1, [r2, #16]
 8005cbe:	400b      	ands	r3, r1
 8005cc0:	6113      	str	r3, [r2, #16]
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8005cc4:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8005cc6:	bf1f      	itttt	ne
 8005cc8:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8005ccc:	6922      	ldrne	r2, [r4, #16]
 8005cce:	4013      	andne	r3, r2
 8005cd0:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8005cd2:	bd38      	pop	{r3, r4, r5, pc}
 8005cd4:	40022000 	andmi	r2, r2, r0
 8005cd8:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8005cdc:	1ffff800 	svcne	0x00fff800

08005ce0 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8005ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8005ce2:	4d11      	ldr	r5, [pc, #68]	; (8005d28 <FLASH_UserOptionByteConfig+0x48>)
 8005ce4:	4b11      	ldr	r3, [pc, #68]	; (8005d2c <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8005ce6:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8005ce8:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8005cea:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8005cee:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005cf0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8005cf2:	460f      	mov	r7, r1
 8005cf4:	4614      	mov	r4, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005cf6:	f7ff fe69 	bl	80059cc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005cfa:	2804      	cmp	r0, #4
 8005cfc:	d113      	bne.n	8005d26 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8005cfe:	692b      	ldr	r3, [r5, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8005d00:	f044 00f8 	orr.w	r0, r4, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8005d04:	f043 0310 	orr.w	r3, r3, #16
 8005d08:	612b      	str	r3, [r5, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8005d0a:	4338      	orrs	r0, r7
 8005d0c:	4b08      	ldr	r3, [pc, #32]	; (8005d30 <FLASH_UserOptionByteConfig+0x50>)
 8005d0e:	4330      	orrs	r0, r6
 8005d10:	8058      	strh	r0, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005d12:	200f      	movs	r0, #15
 8005d14:	f7ff fe5a 	bl	80059cc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8005d18:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8005d1a:	bf1f      	itttt	ne
 8005d1c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8005d20:	692a      	ldrne	r2, [r5, #16]
 8005d22:	4013      	andne	r3, r2
 8005d24:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8005d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d28:	40022000 	andmi	r2, r2, r0
 8005d2c:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8005d30:	1ffff800 	svcne	0x00fff800

08005d34 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8005d34:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8005d36:	4b29      	ldr	r3, [pc, #164]	; (8005ddc <GPIO_DeInit+0xa8>)
 8005d38:	4298      	cmp	r0, r3
 8005d3a:	d033      	beq.n	8005da4 <GPIO_DeInit+0x70>
 8005d3c:	d812      	bhi.n	8005d64 <GPIO_DeInit+0x30>
 8005d3e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005d42:	4298      	cmp	r0, r3
 8005d44:	d020      	beq.n	8005d88 <GPIO_DeInit+0x54>
 8005d46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d4a:	4298      	cmp	r0, r3
 8005d4c:	d023      	beq.n	8005d96 <GPIO_DeInit+0x62>
 8005d4e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005d52:	4298      	cmp	r0, r3
 8005d54:	d140      	bne.n	8005dd8 <GPIO_DeInit+0xa4>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8005d56:	2101      	movs	r1, #1
 8005d58:	2004      	movs	r0, #4
 8005d5a:	f000 fc49 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8005d5e:	2100      	movs	r1, #0
 8005d60:	2004      	movs	r0, #4
 8005d62:	e035      	b.n	8005dd0 <GPIO_DeInit+0x9c>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8005d64:	4b1e      	ldr	r3, [pc, #120]	; (8005de0 <GPIO_DeInit+0xac>)
 8005d66:	4298      	cmp	r0, r3
 8005d68:	d023      	beq.n	8005db2 <GPIO_DeInit+0x7e>
 8005d6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d6e:	4298      	cmp	r0, r3
 8005d70:	d026      	beq.n	8005dc0 <GPIO_DeInit+0x8c>
 8005d72:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005d76:	4298      	cmp	r0, r3
 8005d78:	d12e      	bne.n	8005dd8 <GPIO_DeInit+0xa4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	2040      	movs	r0, #64	; 0x40
 8005d7e:	f000 fc37 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8005d82:	2100      	movs	r1, #0
 8005d84:	2040      	movs	r0, #64	; 0x40
 8005d86:	e023      	b.n	8005dd0 <GPIO_DeInit+0x9c>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8005d88:	2101      	movs	r1, #1
 8005d8a:	2008      	movs	r0, #8
 8005d8c:	f000 fc30 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8005d90:	2100      	movs	r1, #0
 8005d92:	2008      	movs	r0, #8
 8005d94:	e01c      	b.n	8005dd0 <GPIO_DeInit+0x9c>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8005d96:	2101      	movs	r1, #1
 8005d98:	2010      	movs	r0, #16
 8005d9a:	f000 fc29 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8005d9e:	2100      	movs	r1, #0
 8005da0:	2010      	movs	r0, #16
 8005da2:	e015      	b.n	8005dd0 <GPIO_DeInit+0x9c>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8005da4:	2101      	movs	r1, #1
 8005da6:	2020      	movs	r0, #32
 8005da8:	f000 fc22 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8005dac:	2100      	movs	r1, #0
 8005dae:	2020      	movs	r0, #32
 8005db0:	e00e      	b.n	8005dd0 <GPIO_DeInit+0x9c>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8005db2:	2101      	movs	r1, #1
 8005db4:	2080      	movs	r0, #128	; 0x80
 8005db6:	f000 fc1b 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8005dba:	2100      	movs	r1, #0
 8005dbc:	2080      	movs	r0, #128	; 0x80
 8005dbe:	e007      	b.n	8005dd0 <GPIO_DeInit+0x9c>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005dc6:	f000 fc13 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8005dca:	2100      	movs	r1, #0
 8005dcc:	f44f 7080 	mov.w	r0, #256	; 0x100
      break;                       

    default:
      break;
  }
}
 8005dd0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8005dd4:	f000 bc0c 	b.w	80065f0 <RCC_APB2PeriphResetCmd>
 8005dd8:	bd08      	pop	{r3, pc}
 8005dda:	bf00      	nop
 8005ddc:	40011400 	andmi	r1, r1, r0, lsl #8
 8005de0:	40011c00 	andmi	r1, r1, r0, lsl #24

08005de4 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8005de4:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8005de6:	2101      	movs	r1, #1
 8005de8:	4608      	mov	r0, r1
 8005dea:	f000 fc01 	bl	80065f0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8005dee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8005df2:	2100      	movs	r1, #0
 8005df4:	2001      	movs	r0, #1
 8005df6:	f000 bbfb 	b.w	80065f0 <RCC_APB2PeriphResetCmd>

08005dfa <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8005dfa:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8005dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8005e00:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8005e02:	bf48      	it	mi
 8005e04:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8005e06:	880e      	ldrh	r6, [r1, #0]
 8005e08:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8005e0c:	bf48      	it	mi
 8005e0e:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8005e10:	f016 0fff 	tst.w	r6, #255	; 0xff
 8005e14:	d01e      	beq.n	8005e54 <GPIO_Init+0x5a>
  {
    tmpreg = GPIOx->CRL;
 8005e16:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005e18:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8005e1a:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005e1e:	f04f 0c0f 	mov.w	ip, #15
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 8005e22:	fa0e f704 	lsl.w	r7, lr, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

      if (currentpin == pos)
 8005e26:	ea37 0506 	bics.w	r5, r7, r6
 8005e2a:	d10f      	bne.n	8005e4c <GPIO_Init+0x52>
      {
        pos = pinpos << 2;
 8005e2c:	00a5      	lsls	r5, r4, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005e2e:	fa0c f805 	lsl.w	r8, ip, r5
 8005e32:	ea21 0108 	bic.w	r1, r1, r8

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005e36:	fa03 f505 	lsl.w	r5, r3, r5

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005e3a:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005e3c:	ea41 0105 	orr.w	r1, r1, r5

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005e40:	d101      	bne.n	8005e46 <GPIO_Init+0x4c>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8005e42:	6147      	str	r7, [r0, #20]
 8005e44:	e002      	b.n	8005e4c <GPIO_Init+0x52>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005e46:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8005e48:	bf08      	it	eq
 8005e4a:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005e4c:	3401      	adds	r4, #1
 8005e4e:	2c08      	cmp	r4, #8
 8005e50:	d1e7      	bne.n	8005e22 <GPIO_Init+0x28>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8005e52:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8005e54:	2eff      	cmp	r6, #255	; 0xff
 8005e56:	d920      	bls.n	8005e9a <GPIO_Init+0xa0>
  {
    tmpreg = GPIOx->CRH;
 8005e58:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005e5a:	2400      	movs	r4, #0
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8005e5c:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005e60:	f04f 0c0f 	mov.w	ip, #15
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8005e64:	f104 0508 	add.w	r5, r4, #8
 8005e68:	fa0e f505 	lsl.w	r5, lr, r5
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
 8005e6c:	ea35 0706 	bics.w	r7, r5, r6
 8005e70:	d10f      	bne.n	8005e92 <GPIO_Init+0x98>
      {
        pos = pinpos << 2;
 8005e72:	00a7      	lsls	r7, r4, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005e74:	fa0c f807 	lsl.w	r8, ip, r7
 8005e78:	ea21 0108 	bic.w	r1, r1, r8

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005e7c:	fa03 f707 	lsl.w	r7, r3, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005e80:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005e82:	ea41 0107 	orr.w	r1, r1, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005e86:	d101      	bne.n	8005e8c <GPIO_Init+0x92>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8005e88:	6145      	str	r5, [r0, #20]
 8005e8a:	e002      	b.n	8005e92 <GPIO_Init+0x98>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005e8c:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8005e8e:	bf08      	it	eq
 8005e90:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005e92:	3401      	adds	r4, #1
 8005e94:	2c08      	cmp	r4, #8
 8005e96:	d1e5      	bne.n	8005e64 <GPIO_Init+0x6a>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8005e98:	6041      	str	r1, [r0, #4]
 8005e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005e9e <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8005e9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ea2:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	70c3      	strb	r3, [r0, #3]
 8005eac:	4770      	bx	lr

08005eae <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8005eae:	6883      	ldr	r3, [r0, #8]
  }
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
 8005eb0:	4219      	tst	r1, r3
}
 8005eb2:	bf14      	ite	ne
 8005eb4:	2001      	movne	r0, #1
 8005eb6:	2000      	moveq	r0, #0
 8005eb8:	4770      	bx	lr

08005eba <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8005eba:	6880      	ldr	r0, [r0, #8]
}
 8005ebc:	b280      	uxth	r0, r0
 8005ebe:	4770      	bx	lr

08005ec0 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8005ec0:	68c3      	ldr	r3, [r0, #12]
  }
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
 8005ec2:	4219      	tst	r1, r3
}
 8005ec4:	bf14      	ite	ne
 8005ec6:	2001      	movne	r0, #1
 8005ec8:	2000      	moveq	r0, #0
 8005eca:	4770      	bx	lr

08005ecc <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8005ecc:	68c0      	ldr	r0, [r0, #12]
}
 8005ece:	b280      	uxth	r0, r0
 8005ed0:	4770      	bx	lr

08005ed2 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8005ed2:	6101      	str	r1, [r0, #16]
 8005ed4:	4770      	bx	lr

08005ed6 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8005ed6:	6141      	str	r1, [r0, #20]
 8005ed8:	4770      	bx	lr

08005eda <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8005eda:	b10a      	cbz	r2, 8005ee0 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005edc:	6101      	str	r1, [r0, #16]
 8005ede:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8005ee0:	6141      	str	r1, [r0, #20]
 8005ee2:	4770      	bx	lr

08005ee4 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8005ee4:	60c1      	str	r1, [r0, #12]
 8005ee6:	4770      	bx	lr

08005ee8 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8005ee8:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8005eec:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8005eee:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8005ef0:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8005ef2:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8005ef4:	6983      	ldr	r3, [r0, #24]
 8005ef6:	4770      	bx	lr

08005ef8 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8005ef8:	4a05      	ldr	r2, [pc, #20]	; (8005f10 <GPIO_EventOutputConfig+0x18>)
 8005efa:	6813      	ldr	r3, [r2, #0]
 8005efc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f00:	041b      	lsls	r3, r3, #16
 8005f02:	0c1b      	lsrs	r3, r3, #16
 8005f04:	4319      	orrs	r1, r3
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8005f06:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8005f0a:	6010      	str	r0, [r2, #0]
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	40010000 	andmi	r0, r1, r0

08005f14 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8005f14:	4b01      	ldr	r3, [pc, #4]	; (8005f1c <GPIO_EventOutputCmd+0x8>)
 8005f16:	6018      	str	r0, [r3, #0]
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	4220001c 	eormi	r0, r0, #28

08005f20 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8005f20:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005f22:	4a13      	ldr	r2, [pc, #76]	; (8005f70 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005f24:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8005f28:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005f2c:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8005f2e:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005f30:	d106      	bne.n	8005f40 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005f32:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8005f34:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005f38:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8005f3c:	6055      	str	r5, [r2, #4]
 8005f3e:	e00e      	b.n	8005f5e <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8005f40:	02c2      	lsls	r2, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005f42:	bf55      	itete	pl
 8005f44:	0d42      	lsrpl	r2, r0, #21
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8005f46:	2203      	movmi	r2, #3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005f48:	0112      	lslpl	r2, r2, #4
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8005f4a:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
 8005f4e:	bf4c      	ite	mi
 8005f50:	40aa      	lslmi	r2, r5
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005f52:	fa04 f202 	lslpl.w	r2, r4, r2
 8005f56:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005f5a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8005f5e:	b121      	cbz	r1, 8005f6a <GPIO_PinRemapConfig+0x4a>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005f60:	0d40      	lsrs	r0, r0, #21
 8005f62:	0100      	lsls	r0, r0, #4
 8005f64:	fa04 f000 	lsl.w	r0, r4, r0
 8005f68:	4303      	orrs	r3, r0
  }

  AFIO->MAPR = tmpreg;
 8005f6a:	4a01      	ldr	r2, [pc, #4]	; (8005f70 <GPIO_PinRemapConfig+0x50>)
 8005f6c:	6053      	str	r3, [r2, #4]
 8005f6e:	bd30      	pop	{r4, r5, pc}
 8005f70:	40010000 	andmi	r0, r1, r0

08005f74 <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8005f74:	f001 0303 	and.w	r3, r1, #3
 8005f78:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8005f7c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8005f80:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8005f84:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8005f86:	009b      	lsls	r3, r3, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8005f88:	688c      	ldr	r4, [r1, #8]
 8005f8a:	220f      	movs	r2, #15
 8005f8c:	409a      	lsls	r2, r3
 8005f8e:	ea24 0202 	bic.w	r2, r4, r2
 8005f92:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8005f94:	688a      	ldr	r2, [r1, #8]
 8005f96:	4098      	lsls	r0, r3
 8005f98:	4310      	orrs	r0, r2
 8005f9a:	6088      	str	r0, [r1, #8]
 8005f9c:	bd10      	pop	{r4, pc}
 8005f9e:	bf00      	nop

08005fa0 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8005fa2:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8005fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8005faa:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8005fae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8005fb2:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8005fb6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8005fba:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8005fc2:	3201      	adds	r2, #1
 8005fc4:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8005fc6:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8005fca:	d1f8      	bne.n	8005fbe <NVIC_DeInit+0x1e>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	e000e100 	and	lr, r0, r0, lsl #2

08005fd4 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8005fd4:	4b09      	ldr	r3, [pc, #36]	; (8005ffc <NVIC_SCBDeInit+0x28>)
 8005fd6:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8005fda:	4909      	ldr	r1, [pc, #36]	; (8006000 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8005fdc:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8005fde:	2200      	movs	r2, #0
 8005fe0:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8005fe2:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8005fe4:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8005fe6:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8005fe8:	619a      	str	r2, [r3, #24]
 8005fea:	61da      	str	r2, [r3, #28]
 8005fec:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8005fee:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8005ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff4:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8005ff6:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8005ff8:	631a      	str	r2, [r3, #48]	; 0x30
 8005ffa:	4770      	bx	lr
 8005ffc:	e000ed00 	and	lr, r0, r0, lsl #26
 8006000:	05fa0000 	ldrbeq	r0, [sl, #0]!

08006004 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8006004:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8006008:	4b02      	ldr	r3, [pc, #8]	; (8006014 <NVIC_PriorityGroupConfig+0x10>)
 800600a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800600e:	60d8      	str	r0, [r3, #12]
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	e000ed00 	and	lr, r0, r0, lsl #26

08006018 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8006018:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800601a:	b530      	push	{r4, r5, lr}
 800601c:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800601e:	b36a      	cbz	r2, 800607c <NVIC_Init+0x64>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006020:	4a1c      	ldr	r2, [pc, #112]	; (8006094 <NVIC_Init+0x7c>)
 8006022:	68d1      	ldr	r1, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006024:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006026:	43c9      	mvns	r1, r1
 8006028:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 800602c:	f1c1 0404 	rsb	r4, r1, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006030:	fa02 f404 	lsl.w	r4, r2, r4
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8006034:	220f      	movs	r2, #15
 8006036:	40ca      	lsrs	r2, r1
 8006038:	7881      	ldrb	r1, [r0, #2]
 800603a:	400a      	ands	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800603c:	f003 0103 	and.w	r1, r3, #3
 8006040:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8006044:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8006048:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800604c:	4322      	orrs	r2, r4

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800604e:	00cd      	lsls	r5, r1, #3
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8006050:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8006054:	0112      	lsls	r2, r2, #4
 8006056:	40aa      	lsls	r2, r5
 8006058:	21ff      	movs	r1, #255	; 0xff
 800605a:	40a9      	lsls	r1, r5
 800605c:	4062      	eors	r2, r4
 800605e:	400a      	ands	r2, r1
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8006060:	4062      	eors	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8006062:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006066:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8006068:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800606a:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800606c:	f003 031f 	and.w	r3, r3, #31
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006074:	4a08      	ldr	r2, [pc, #32]	; (8006098 <NVIC_Init+0x80>)
 8006076:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800607a:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800607c:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800607e:	2101      	movs	r1, #1
 8006080:	f003 031f 	and.w	r3, r3, #31
 8006084:	fa01 f303 	lsl.w	r3, r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006088:	4903      	ldr	r1, [pc, #12]	; (8006098 <NVIC_Init+0x80>)
 800608a:	3220      	adds	r2, #32
 800608c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006090:	bd30      	pop	{r4, r5, pc}
 8006092:	bf00      	nop
 8006094:	e000ed00 	and	lr, r0, r0, lsl #26
 8006098:	e000e100 	and	lr, r0, r0, lsl #2

0800609c <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 800609c:	2300      	movs	r3, #0
 800609e:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80060a0:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80060a2:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80060a4:	70c3      	strb	r3, [r0, #3]
 80060a6:	4770      	bx	lr

080060a8 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 80060a8:	f001 bb95 	b.w	80077d6 <__SETPRIMASK>

080060ac <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 80060ac:	f001 bb95 	b.w	80077da <__RESETPRIMASK>

080060b0 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 80060b0:	f001 bb95 	b.w	80077de <__SETFAULTMASK>

080060b4 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 80060b4:	f001 bb95 	b.w	80077e2 <__RESETFAULTMASK>

080060b8 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 80060b8:	0100      	lsls	r0, r0, #4
 80060ba:	f001 bb94 	b.w	80077e6 <__BASEPRICONFIG>

080060be <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 80060be:	f001 bb95 	b.w	80077ec <__GetBASEPRI>

080060c2 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80060c2:	4b02      	ldr	r3, [pc, #8]	; (80060cc <NVIC_GetCurrentPendingIRQChannel+0xa>)
 80060c4:	6858      	ldr	r0, [r3, #4]
}
 80060c6:	f3c0 3009 	ubfx	r0, r0, #12, #10
 80060ca:	4770      	bx	lr
 80060cc:	e000ed00 	and	lr, r0, r0, lsl #26

080060d0 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80060d0:	f000 021f 	and.w	r2, r0, #31
 80060d4:	2301      	movs	r3, #1
 80060d6:	4093      	lsls	r3, r2

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 80060d8:	0940      	lsrs	r0, r0, #5
 80060da:	4a04      	ldr	r2, [pc, #16]	; (80060ec <NVIC_GetIRQChannelPendingBitStatus+0x1c>)
 80060dc:	3040      	adds	r0, #64	; 0x40
 80060de:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
  }
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
 80060e2:	4393      	bics	r3, r2
}
 80060e4:	bf0c      	ite	eq
 80060e6:	2001      	moveq	r0, #1
 80060e8:	2000      	movne	r0, #0
 80060ea:	4770      	bx	lr
 80060ec:	e000e100 	and	lr, r0, r0, lsl #2

080060f0 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 80060f0:	4b01      	ldr	r3, [pc, #4]	; (80060f8 <NVIC_SetIRQChannelPendingBit+0x8>)
 80060f2:	6018      	str	r0, [r3, #0]
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	e000ef00 	and	lr, r0, r0, lsl #30

080060fc <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 80060fc:	0943      	lsrs	r3, r0, #5
 80060fe:	2201      	movs	r2, #1
 8006100:	f000 001f 	and.w	r0, r0, #31
 8006104:	fa02 f000 	lsl.w	r0, r2, r0
 8006108:	4a02      	ldr	r2, [pc, #8]	; (8006114 <NVIC_ClearIRQChannelPendingBit+0x18>)
 800610a:	3360      	adds	r3, #96	; 0x60
 800610c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	e000e100 	and	lr, r0, r0, lsl #2

08006118 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8006118:	4b02      	ldr	r3, [pc, #8]	; (8006124 <NVIC_GetCurrentActiveHandler+0xc>)
 800611a:	6858      	ldr	r0, [r3, #4]
}
 800611c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	e000ed00 	and	lr, r0, r0, lsl #26

08006128 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8006128:	f000 021f 	and.w	r2, r0, #31
 800612c:	2301      	movs	r3, #1
 800612e:	4093      	lsls	r3, r2

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8006130:	0940      	lsrs	r0, r0, #5
 8006132:	4a04      	ldr	r2, [pc, #16]	; (8006144 <NVIC_GetIRQChannelActiveBitStatus+0x1c>)
 8006134:	3080      	adds	r0, #128	; 0x80
 8006136:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
  }
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
 800613a:	4393      	bics	r3, r2
}
 800613c:	bf0c      	ite	eq
 800613e:	2001      	moveq	r0, #1
 8006140:	2000      	movne	r0, #0
 8006142:	4770      	bx	lr
 8006144:	e000e100 	and	lr, r0, r0, lsl #2

08006148 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8006148:	4b01      	ldr	r3, [pc, #4]	; (8006150 <NVIC_GetCPUID+0x8>)
 800614a:	6818      	ldr	r0, [r3, #0]
}
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	e000ed00 	and	lr, r0, r0, lsl #26

08006154 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8006154:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8006158:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800615c:	4b01      	ldr	r3, [pc, #4]	; (8006164 <NVIC_SetVectorTable+0x10>)
 800615e:	4308      	orrs	r0, r1
 8006160:	6098      	str	r0, [r3, #8]
 8006162:	4770      	bx	lr
 8006164:	e000ed00 	and	lr, r0, r0, lsl #26

08006168 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8006168:	4a01      	ldr	r2, [pc, #4]	; (8006170 <NVIC_GenerateSystemReset+0x8>)
 800616a:	4b02      	ldr	r3, [pc, #8]	; (8006174 <NVIC_GenerateSystemReset+0xc>)
 800616c:	60da      	str	r2, [r3, #12]
 800616e:	4770      	bx	lr
 8006170:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8006174:	e000ed00 	and	lr, r0, r0, lsl #26

08006178 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8006178:	4a01      	ldr	r2, [pc, #4]	; (8006180 <NVIC_GenerateCoreReset+0x8>)
 800617a:	4b02      	ldr	r3, [pc, #8]	; (8006184 <NVIC_GenerateCoreReset+0xc>)
 800617c:	60da      	str	r2, [r3, #12]
 800617e:	4770      	bx	lr
 8006180:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8006184:	e000ed00 	and	lr, r0, r0, lsl #26

08006188 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8006188:	4b04      	ldr	r3, [pc, #16]	; (800619c <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 800618a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800618c:	b109      	cbz	r1, 8006192 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 800618e:	4310      	orrs	r0, r2
 8006190:	e001      	b.n	8006196 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8006192:	ea22 0000 	bic.w	r0, r2, r0
 8006196:	6118      	str	r0, [r3, #16]
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	e000ed00 	and	lr, r0, r0, lsl #26

080061a0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80061a0:	2301      	movs	r3, #1
 80061a2:	f000 001f 	and.w	r0, r0, #31
 80061a6:	fa03 f000 	lsl.w	r0, r3, r0
 80061aa:	4b04      	ldr	r3, [pc, #16]	; (80061bc <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
  {
    SCB->SHCSR |= tmpreg;
 80061ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);

  if (NewState != DISABLE)
 80061ae:	b109      	cbz	r1, 80061b4 <NVIC_SystemHandlerConfig+0x14>
  {
    SCB->SHCSR |= tmpreg;
 80061b0:	4310      	orrs	r0, r2
 80061b2:	e001      	b.n	80061b8 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 80061b4:	ea22 0000 	bic.w	r0, r2, r0
 80061b8:	6258      	str	r0, [r3, #36]	; 0x24
 80061ba:	4770      	bx	lr
 80061bc:	e000ed00 	and	lr, r0, r0, lsl #26

080061c0 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80061c0:	4b12      	ldr	r3, [pc, #72]	; (800620c <NVIC_SystemHandlerPriorityConfig+0x4c>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 80061c2:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	43db      	mvns	r3, r3
 80061c8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 80061cc:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 80061d0:	40a1      	lsls	r1, r4
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 80061d2:	24ff      	movs	r4, #255	; 0xff
 80061d4:	fa24 f303 	lsr.w	r3, r4, r3
 80061d8:	401a      	ands	r2, r3
 80061da:	ea41 0302 	orr.w	r3, r1, r2

  tmppriority = tmppriority << 0x04;
 80061de:	011a      	lsls	r2, r3, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 80061e0:	f3c0 2301 	ubfx	r3, r0, #8, #2
 80061e4:	f3c0 1081 	ubfx	r0, r0, #6, #2
 80061e8:	0080      	lsls	r0, r0, #2
 80061ea:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80061ee:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 80061f2:	6981      	ldr	r1, [r0, #24]

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 80061f4:	00db      	lsls	r3, r3, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 80061f6:	409c      	lsls	r4, r3
 80061f8:	ea21 0404 	bic.w	r4, r1, r4
 80061fc:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 80061fe:	6981      	ldr	r1, [r0, #24]
 8006200:	fa02 f303 	lsl.w	r3, r2, r3
 8006204:	430b      	orrs	r3, r1
 8006206:	6183      	str	r3, [r0, #24]
 8006208:	bd10      	pop	{r4, pc}
 800620a:	bf00      	nop
 800620c:	e000ed00 	and	lr, r0, r0, lsl #26

08006210 <NVIC_GetSystemHandlerPendingBitStatus>:
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8006210:	2301      	movs	r3, #1

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 8006212:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8006216:	fa03 f000 	lsl.w	r0, r3, r0

  tmp = SCB->SHCSR & tmppos;
 800621a:	4b04      	ldr	r3, [pc, #16]	; (800622c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 800621c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800621e:	ea30 0303 	bics.w	r3, r0, r3
}
 8006222:	bf0c      	ite	eq
 8006224:	2001      	moveq	r0, #1
 8006226:	2000      	movne	r0, #0
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	e000ed00 	and	lr, r0, r0, lsl #26

08006230 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8006230:	4904      	ldr	r1, [pc, #16]	; (8006244 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8006232:	f000 001f 	and.w	r0, r0, #31
 8006236:	684b      	ldr	r3, [r1, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	fa02 f000 	lsl.w	r0, r2, r0
 800623e:	4303      	orrs	r3, r0
 8006240:	604b      	str	r3, [r1, #4]
 8006242:	4770      	bx	lr
 8006244:	e000ed00 	and	lr, r0, r0, lsl #26

08006248 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8006248:	4905      	ldr	r1, [pc, #20]	; (8006260 <NVIC_ClearSystemHandlerPendingBit+0x18>)
 800624a:	f000 001f 	and.w	r0, r0, #31
 800624e:	684b      	ldr	r3, [r1, #4]
 8006250:	3801      	subs	r0, #1
 8006252:	2201      	movs	r2, #1
 8006254:	fa02 f000 	lsl.w	r0, r2, r0
 8006258:	4303      	orrs	r3, r0
 800625a:	604b      	str	r3, [r1, #4]
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	e000ed00 	and	lr, r0, r0, lsl #26

08006264 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8006264:	2301      	movs	r3, #1
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 8006266:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 800626a:	fa03 f000 	lsl.w	r0, r3, r0

  tmp = SCB->SHCSR & tmppos;
 800626e:	4b04      	ldr	r3, [pc, #16]	; (8006280 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8006272:	ea30 0303 	bics.w	r3, r0, r3
}
 8006276:	bf0c      	ite	eq
 8006278:	2001      	moveq	r0, #1
 800627a:	2000      	movne	r0, #0
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	e000ed00 	and	lr, r0, r0, lsl #26

08006284 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8006284:	f3c0 4281 	ubfx	r2, r0, #18, #2
 8006288:	4b09      	ldr	r3, [pc, #36]	; (80062b0 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 800628a:	b90a      	cbnz	r2, 8006290 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 800628c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800628e:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8006290:	2a01      	cmp	r2, #1
 8006292:	d10b      	bne.n	80062ac <NVIC_GetFaultHandlerSources+0x28>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8006294:	f3c0 5201 	ubfx	r2, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8006298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800629a:	00d0      	lsls	r0, r2, #3
 800629c:	fa23 f000 	lsr.w	r0, r3, r0
    if (tmppos != 0x02)
 80062a0:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 80062a2:	bf14      	ite	ne
 80062a4:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 80062a8:	b2c0      	uxtbeq	r0, r0
 80062aa:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 80062ac:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 80062ae:	4770      	bx	lr
 80062b0:	e000ed00 	and	lr, r0, r0, lsl #26

080062b4 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 80062b4:	4b03      	ldr	r3, [pc, #12]	; (80062c4 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 80062b6:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 80062ba:	bf0c      	ite	eq
 80062bc:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 80062be:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	e000ed00 	and	lr, r0, r0, lsl #26

080062c8 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 80062c8:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80062ca:	2101      	movs	r1, #1
 80062cc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80062d0:	f000 f99a 	bl	8006608 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 80062d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80062d8:	2100      	movs	r1, #0
 80062da:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80062de:	f000 b993 	b.w	8006608 <RCC_APB1PeriphResetCmd>

080062e2 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 80062e2:	4b01      	ldr	r3, [pc, #4]	; (80062e8 <PWR_BackupAccessCmd+0x6>)
 80062e4:	6018      	str	r0, [r3, #0]
 80062e6:	4770      	bx	lr
 80062e8:	420e0020 	andmi	r0, lr, #32

080062ec <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 80062ec:	4b01      	ldr	r3, [pc, #4]	; (80062f4 <PWR_PVDCmd+0x8>)
 80062ee:	6018      	str	r0, [r3, #0]
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	420e0010 	andmi	r0, lr, #16

080062f8 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 80062f8:	4a03      	ldr	r2, [pc, #12]	; (8006308 <PWR_PVDLevelConfig+0x10>)
 80062fa:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 80062fc:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8006300:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8006302:	6010      	str	r0, [r2, #0]
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40007000 	andmi	r7, r0, r0

0800630c <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 800630c:	4b01      	ldr	r3, [pc, #4]	; (8006314 <PWR_WakeUpPinCmd+0x8>)
 800630e:	6018      	str	r0, [r3, #0]
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08006318 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8006318:	4a08      	ldr	r2, [pc, #32]	; (800633c <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800631a:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800631c:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 800631e:	f023 0303 	bic.w	r3, r3, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8006322:	ea40 0003 	orr.w	r0, r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8006326:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8006328:	4a05      	ldr	r2, [pc, #20]	; (8006340 <PWR_EnterSTOPMode+0x28>)
 800632a:	6813      	ldr	r3, [r2, #0]
 800632c:	f043 0304 	orr.w	r3, r3, #4
 8006330:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8006332:	d101      	bne.n	8006338 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8006334:	f001 ba2a 	b.w	800778c <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8006338:	f001 ba2a 	b.w	8007790 <__WFE>
 800633c:	40007000 	andmi	r7, r0, r0
 8006340:	e000ed10 	and	lr, r0, r0, lsl sp

08006344 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8006344:	4b07      	ldr	r3, [pc, #28]	; (8006364 <PWR_EnterSTANDBYMode+0x20>)
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	f042 0204 	orr.w	r2, r2, #4
 800634c:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	f042 0202 	orr.w	r2, r2, #2
 8006354:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8006356:	4a04      	ldr	r2, [pc, #16]	; (8006368 <PWR_EnterSTANDBYMode+0x24>)
 8006358:	6813      	ldr	r3, [r2, #0]
 800635a:	f043 0304 	orr.w	r3, r3, #4
 800635e:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8006360:	f001 ba14 	b.w	800778c <__WFI>
 8006364:	40007000 	andmi	r7, r0, r0
 8006368:	e000ed10 	and	lr, r0, r0, lsl sp

0800636c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 800636c:	4b03      	ldr	r3, [pc, #12]	; (800637c <PWR_GetFlagStatus+0x10>)
 800636e:	685b      	ldr	r3, [r3, #4]
  {
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
 8006370:	4203      	tst	r3, r0
}
 8006372:	bf14      	ite	ne
 8006374:	2001      	movne	r0, #1
 8006376:	2000      	moveq	r0, #0
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	40007000 	andmi	r7, r0, r0

08006380 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8006380:	4a02      	ldr	r2, [pc, #8]	; (800638c <PWR_ClearFlag+0xc>)
 8006382:	6813      	ldr	r3, [r2, #0]
 8006384:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8006388:	6010      	str	r0, [r2, #0]
 800638a:	4770      	bx	lr
 800638c:	40007000 	andmi	r7, r0, r0

08006390 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8006390:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <RCC_DeInit+0x34>)
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800639a:	6859      	ldr	r1, [r3, #4]
 800639c:	4a0a      	ldr	r2, [pc, #40]	; (80063c8 <RCC_DeInit+0x38>)
 800639e:	400a      	ands	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80063a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063ac:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80063b4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80063bc:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80063be:	2200      	movs	r2, #0
 80063c0:	609a      	str	r2, [r3, #8]
 80063c2:	4770      	bx	lr
 80063c4:	40021000 	andmi	r1, r2, r0
 80063c8:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080063cc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80063cc:	4b0c      	ldr	r3, [pc, #48]	; (8006400 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80063ce:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063d8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80063e0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80063e2:	d003      	beq.n	80063ec <RCC_HSEConfig+0x20>
 80063e4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80063e8:	d004      	beq.n	80063f4 <RCC_HSEConfig+0x28>
 80063ea:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80063f2:	e002      	b.n	80063fa <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop
 8006400:	40021000 	andmi	r1, r2, r0

08006404 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8006404:	4a03      	ldr	r2, [pc, #12]	; (8006414 <RCC_AdjustHSICalibrationValue+0x10>)
 8006406:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8006408:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 800640c:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8006410:	6010      	str	r0, [r2, #0]
 8006412:	4770      	bx	lr
 8006414:	40021000 	andmi	r1, r2, r0

08006418 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8006418:	4b01      	ldr	r3, [pc, #4]	; (8006420 <RCC_HSICmd+0x8>)
 800641a:	6018      	str	r0, [r3, #0]
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	42420000 	submi	r0, r2, #0

08006424 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8006424:	4a03      	ldr	r2, [pc, #12]	; (8006434 <RCC_PLLConfig+0x10>)
 8006426:	6853      	ldr	r3, [r2, #4]
 8006428:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800642c:	4319      	orrs	r1, r3

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800642e:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006430:	6050      	str	r0, [r2, #4]
 8006432:	4770      	bx	lr
 8006434:	40021000 	andmi	r1, r2, r0

08006438 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8006438:	4b01      	ldr	r3, [pc, #4]	; (8006440 <RCC_PLLCmd+0x8>)
 800643a:	6018      	str	r0, [r3, #0]
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	42420060 	submi	r0, r2, #96	; 0x60

08006444 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8006444:	4a03      	ldr	r2, [pc, #12]	; (8006454 <RCC_SYSCLKConfig+0x10>)
 8006446:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8006448:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800644c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800644e:	6050      	str	r0, [r2, #4]
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40021000 	andmi	r1, r2, r0

08006458 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8006458:	4b02      	ldr	r3, [pc, #8]	; (8006464 <RCC_GetSYSCLKSource+0xc>)
 800645a:	6858      	ldr	r0, [r3, #4]
}
 800645c:	f000 000c 	and.w	r0, r0, #12
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	40021000 	andmi	r1, r2, r0

08006468 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8006468:	4a03      	ldr	r2, [pc, #12]	; (8006478 <RCC_HCLKConfig+0x10>)
 800646a:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800646c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8006470:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006472:	6050      	str	r0, [r2, #4]
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	40021000 	andmi	r1, r2, r0

0800647c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800647c:	4a03      	ldr	r2, [pc, #12]	; (800648c <RCC_PCLK1Config+0x10>)
 800647e:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8006480:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8006484:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006486:	6050      	str	r0, [r2, #4]
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40021000 	andmi	r1, r2, r0

08006490 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8006490:	4a03      	ldr	r2, [pc, #12]	; (80064a0 <RCC_PCLK2Config+0x10>)
 8006492:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8006494:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8006498:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800649c:	6050      	str	r0, [r2, #4]
 800649e:	4770      	bx	lr
 80064a0:	40021000 	andmi	r1, r2, r0

080064a4 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 80064a4:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80064a6:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80064a8:	b109      	cbz	r1, 80064ae <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80064aa:	4310      	orrs	r0, r2
 80064ac:	e001      	b.n	80064b2 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 80064ae:	ea22 0000 	bic.w	r0, r2, r0
 80064b2:	7018      	strb	r0, [r3, #0]
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40021009 	andmi	r1, r2, r9

080064bc <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80064bc:	4b01      	ldr	r3, [pc, #4]	; (80064c4 <RCC_USBCLKConfig+0x8>)
 80064be:	6018      	str	r0, [r3, #0]
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	424200d8 	submi	r0, r2, #216	; 0xd8

080064c8 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 80064c8:	4a03      	ldr	r2, [pc, #12]	; (80064d8 <RCC_ADCCLKConfig+0x10>)
 80064ca:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80064cc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80064d0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80064d2:	6050      	str	r0, [r2, #4]
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	40021000 	andmi	r1, r2, r0

080064dc <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80064dc:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <RCC_LSEConfig+0x1c>)
 80064de:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80064e0:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80064e2:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80064e4:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80064e6:	d002      	beq.n	80064ee <RCC_LSEConfig+0x12>
 80064e8:	2804      	cmp	r0, #4
 80064ea:	d002      	beq.n	80064f2 <RCC_LSEConfig+0x16>
 80064ec:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 80064ee:	7018      	strb	r0, [r3, #0]
      break;
 80064f0:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80064f2:	2205      	movs	r2, #5
 80064f4:	701a      	strb	r2, [r3, #0]
 80064f6:	4770      	bx	lr
 80064f8:	40021020 	andmi	r1, r2, r0, lsr #32

080064fc <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 80064fc:	4b01      	ldr	r3, [pc, #4]	; (8006504 <RCC_LSICmd+0x8>)
 80064fe:	6018      	str	r0, [r3, #0]
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08006508 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8006508:	4a02      	ldr	r2, [pc, #8]	; (8006514 <RCC_RTCCLKConfig+0xc>)
 800650a:	6a13      	ldr	r3, [r2, #32]
 800650c:	4318      	orrs	r0, r3
 800650e:	6210      	str	r0, [r2, #32]
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	40021000 	andmi	r1, r2, r0

08006518 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8006518:	4b01      	ldr	r3, [pc, #4]	; (8006520 <RCC_RTCCLKCmd+0x8>)
 800651a:	6018      	str	r0, [r3, #0]
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08006524 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8006524:	4a1c      	ldr	r2, [pc, #112]	; (8006598 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8006526:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8006528:	6853      	ldr	r3, [r2, #4]

  switch (tmp)
 800652a:	f003 030c 	and.w	r3, r3, #12
 800652e:	2b04      	cmp	r3, #4
 8006530:	d001      	beq.n	8006536 <RCC_GetClocksFreq+0x12>
 8006532:	2b08      	cmp	r3, #8
 8006534:	d001      	beq.n	800653a <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8006536:	4b19      	ldr	r3, [pc, #100]	; (800659c <RCC_GetClocksFreq+0x78>)
 8006538:	e00e      	b.n	8006558 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800653a:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800653c:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800653e:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8006542:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8006544:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8006548:	d502      	bpl.n	8006550 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800654a:	6851      	ldr	r1, [r2, #4]
 800654c:	0389      	lsls	r1, r1, #14
 800654e:	d501      	bpl.n	8006554 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8006550:	4913      	ldr	r1, [pc, #76]	; (80065a0 <RCC_GetClocksFreq+0x7c>)
 8006552:	e000      	b.n	8006556 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8006554:	4911      	ldr	r1, [pc, #68]	; (800659c <RCC_GetClocksFreq+0x78>)
 8006556:	434b      	muls	r3, r1
 8006558:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800655a:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800655c:	4911      	ldr	r1, [pc, #68]	; (80065a4 <RCC_GetClocksFreq+0x80>)
 800655e:	f3c3 1303 	ubfx	r3, r3, #4, #4

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006562:	5ccc      	ldrb	r4, [r1, r3]
 8006564:	6803      	ldr	r3, [r0, #0]
 8006566:	40e3      	lsrs	r3, r4
 8006568:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800656a:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];
 800656c:	f3c4 2402 	ubfx	r4, r4, #8, #3

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006570:	5d0c      	ldrb	r4, [r1, r4]
 8006572:	fa23 f404 	lsr.w	r4, r3, r4
 8006576:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8006578:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];
 800657a:	f3c4 24c2 	ubfx	r4, r4, #11, #3

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800657e:	5d0c      	ldrb	r4, [r1, r4]
 8006580:	40e3      	lsrs	r3, r4
 8006582:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8006584:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8006586:	f3c2 3281 	ubfx	r2, r2, #14, #2
 800658a:	440a      	add	r2, r1

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800658c:	7c12      	ldrb	r2, [r2, #16]
 800658e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006592:	6103      	str	r3, [r0, #16]
 8006594:	bd10      	pop	{r4, pc}
 8006596:	bf00      	nop
 8006598:	40021000 	andmi	r1, r2, r0
 800659c:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80065a0:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80065a4:	08007b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, sp, lr}

080065a8 <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 80065a8:	4b04      	ldr	r3, [pc, #16]	; (80065bc <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80065aa:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80065ac:	b109      	cbz	r1, 80065b2 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80065ae:	4310      	orrs	r0, r2
 80065b0:	e001      	b.n	80065b6 <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80065b2:	ea22 0000 	bic.w	r0, r2, r0
 80065b6:	6158      	str	r0, [r3, #20]
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	40021000 	andmi	r1, r2, r0

080065c0 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80065c0:	4b04      	ldr	r3, [pc, #16]	; (80065d4 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80065c2:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80065c4:	b109      	cbz	r1, 80065ca <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80065c6:	4310      	orrs	r0, r2
 80065c8:	e001      	b.n	80065ce <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80065ca:	ea22 0000 	bic.w	r0, r2, r0
 80065ce:	6198      	str	r0, [r3, #24]
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40021000 	andmi	r1, r2, r0

080065d8 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80065d8:	4b04      	ldr	r3, [pc, #16]	; (80065ec <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80065da:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80065dc:	b109      	cbz	r1, 80065e2 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80065de:	4310      	orrs	r0, r2
 80065e0:	e001      	b.n	80065e6 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80065e2:	ea22 0000 	bic.w	r0, r2, r0
 80065e6:	61d8      	str	r0, [r3, #28]
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	40021000 	andmi	r1, r2, r0

080065f0 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80065f0:	4b04      	ldr	r3, [pc, #16]	; (8006604 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80065f2:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80065f4:	b109      	cbz	r1, 80065fa <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80065f6:	4310      	orrs	r0, r2
 80065f8:	e001      	b.n	80065fe <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80065fa:	ea22 0000 	bic.w	r0, r2, r0
 80065fe:	60d8      	str	r0, [r3, #12]
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	40021000 	andmi	r1, r2, r0

08006608 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8006608:	4b04      	ldr	r3, [pc, #16]	; (800661c <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800660a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800660c:	b109      	cbz	r1, 8006612 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800660e:	4310      	orrs	r0, r2
 8006610:	e001      	b.n	8006616 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8006612:	ea22 0000 	bic.w	r0, r2, r0
 8006616:	6118      	str	r0, [r3, #16]
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	40021000 	andmi	r1, r2, r0

08006620 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8006620:	4b01      	ldr	r3, [pc, #4]	; (8006628 <RCC_BackupResetCmd+0x8>)
 8006622:	6018      	str	r0, [r3, #0]
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

0800662c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800662c:	4b01      	ldr	r3, [pc, #4]	; (8006634 <RCC_ClockSecuritySystemCmd+0x8>)
 800662e:	6018      	str	r0, [r3, #0]
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	4242004c 	submi	r0, r2, #76	; 0x4c

08006638 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8006638:	4b01      	ldr	r3, [pc, #4]	; (8006640 <RCC_MCOConfig+0x8>)
 800663a:	7018      	strb	r0, [r3, #0]
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	40021007 	andmi	r1, r2, r7

08006644 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8006644:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8006646:	2a01      	cmp	r2, #1
 8006648:	4b07      	ldr	r3, [pc, #28]	; (8006668 <RCC_GetFlagStatus+0x24>)
 800664a:	d101      	bne.n	8006650 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	e003      	b.n	8006658 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8006650:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8006652:	bf0c      	ite	eq
 8006654:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8006656:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  {
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
 8006658:	f000 001f 	and.w	r0, r0, #31
 800665c:	fa23 f000 	lsr.w	r0, r3, r0
}
 8006660:	f000 0001 	and.w	r0, r0, #1
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40021000 	andmi	r1, r2, r0

0800666c <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800666c:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 800666e:	2300      	movs	r3, #0
 8006670:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8006672:	2031      	movs	r0, #49	; 0x31
 8006674:	f7ff ffe6 	bl	8006644 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8006678:	9b01      	ldr	r3, [sp, #4]
 800667a:	3301      	adds	r3, #1
 800667c:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800667e:	b918      	cbnz	r0, 8006688 <RCC_WaitForHSEStartUp+0x1c>
 8006680:	9b01      	ldr	r3, [sp, #4]
 8006682:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006686:	d1f4      	bne.n	8006672 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8006688:	2031      	movs	r0, #49	; 0x31
 800668a:	f7ff ffdb 	bl	8006644 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 800668e:	3000      	adds	r0, #0
 8006690:	bf18      	it	ne
 8006692:	2001      	movne	r0, #1
 8006694:	b003      	add	sp, #12
 8006696:	f85d fb04 	ldr.w	pc, [sp], #4

0800669a <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 800669a:	4a03      	ldr	r2, [pc, #12]	; (80066a8 <RCC_ClearFlag+0xe>)
 800669c:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800669e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066a2:	6253      	str	r3, [r2, #36]	; 0x24
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	40021000 	andmi	r1, r2, r0

080066ac <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80066ac:	4b03      	ldr	r3, [pc, #12]	; (80066bc <RCC_GetITStatus+0x10>)
 80066ae:	689b      	ldr	r3, [r3, #8]
  {
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 80066b0:	4218      	tst	r0, r3
}
 80066b2:	bf14      	ite	ne
 80066b4:	2001      	movne	r0, #1
 80066b6:	2000      	moveq	r0, #0
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	40021000 	andmi	r1, r2, r0

080066c0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80066c0:	4b01      	ldr	r3, [pc, #4]	; (80066c8 <RCC_ClearITPendingBit+0x8>)
 80066c2:	7018      	strb	r0, [r3, #0]
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	4002100a 	andmi	r1, r2, sl

080066cc <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80066cc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 80066ce:	4b16      	ldr	r3, [pc, #88]	; (8006728 <SPI_I2S_DeInit+0x5c>)
 80066d0:	4298      	cmp	r0, r3
 80066d2:	d01c      	beq.n	800670e <SPI_I2S_DeInit+0x42>
 80066d4:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 80066d8:	4298      	cmp	r0, r3
 80066da:	d00c      	beq.n	80066f6 <SPI_I2S_DeInit+0x2a>
 80066dc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80066e0:	4298      	cmp	r0, r3
 80066e2:	d120      	bne.n	8006726 <SPI_I2S_DeInit+0x5a>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80066e4:	2101      	movs	r1, #1
 80066e6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80066ea:	f7ff ff8d 	bl	8006608 <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80066ee:	2100      	movs	r1, #0
 80066f0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80066f4:	e013      	b.n	800671e <SPI_I2S_DeInit+0x52>
  
  switch (*(u32*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80066f6:	2101      	movs	r1, #1
 80066f8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80066fc:	f7ff ff78 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      break;

    default:
      break;
  }
}
 8006700:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8006704:	2100      	movs	r1, #0
 8006706:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800670a:	f7ff bf71 	b.w	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800670e:	2101      	movs	r1, #1
 8006710:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006714:	f7ff ff78 	bl	8006608 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8006718:	2100      	movs	r1, #0
 800671a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      break;

    default:
      break;
  }
}
 800671e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8006722:	f7ff bf71 	b.w	8006608 <RCC_APB1PeriphResetCmd>
 8006726:	bd08      	pop	{r3, pc}
 8006728:	40003c00 	andmi	r3, r0, r0, lsl #24

0800672c <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800672c:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800672e:	880a      	ldrh	r2, [r1, #0]
*                    SPI peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8006730:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006732:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006736:	884b      	ldrh	r3, [r1, #2]
 8006738:	4313      	orrs	r3, r2
 800673a:	888a      	ldrh	r2, [r1, #4]
 800673c:	4313      	orrs	r3, r2
 800673e:	88ca      	ldrh	r2, [r1, #6]
 8006740:	4313      	orrs	r3, r2
 8006742:	890a      	ldrh	r2, [r1, #8]
 8006744:	4313      	orrs	r3, r2
 8006746:	894a      	ldrh	r2, [r1, #10]
 8006748:	4313      	orrs	r3, r2
 800674a:	898a      	ldrh	r2, [r1, #12]
 800674c:	4313      	orrs	r3, r2
 800674e:	89ca      	ldrh	r2, [r1, #14]
 8006750:	4313      	orrs	r3, r2
 8006752:	4323      	orrs	r3, r4
 8006754:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8006756:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006758:	8b83      	ldrh	r3, [r0, #28]
 800675a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800675e:	041b      	lsls	r3, r3, #16
 8006760:	0c1b      	lsrs	r3, r3, #16
 8006762:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006764:	8a0b      	ldrh	r3, [r1, #16]
 8006766:	8203      	strh	r3, [r0, #16]
 8006768:	bd10      	pop	{r4, pc}

0800676a <I2S_Init>:
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 800676a:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800676c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 800676e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006772:	f023 030f 	bic.w	r3, r3, #15
 8006776:	041b      	lsls	r3, r3, #16
 8006778:	0c1b      	lsrs	r3, r3, #16
 800677a:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 800677c:	2302      	movs	r3, #2
 800677e:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8006780:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8006782:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8006784:	2b02      	cmp	r3, #2
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8006786:	b087      	sub	sp, #28
 8006788:	4605      	mov	r5, r0
 800678a:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 800678c:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800678e:	d022      	beq.n	80067d6 <I2S_Init+0x6c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8006790:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8006792:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8006794:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 8006796:	bf14      	ite	ne
 8006798:	2702      	movne	r7, #2
 800679a:	2701      	moveq	r7, #1
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 800679c:	f7ff fec2 	bl	8006524 <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80067a0:	88e3      	ldrh	r3, [r4, #6]
 80067a2:	8921      	ldrh	r1, [r4, #8]
 80067a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067a8:	9b01      	ldr	r3, [sp, #4]
 80067aa:	f04f 020a 	mov.w	r2, #10
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80067ae:	fb02 f203 	mul.w	r2, r2, r3
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80067b2:	bf1a      	itte	ne
 80067b4:	017b      	lslne	r3, r7, #5
 80067b6:	434b      	mulne	r3, r1
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80067b8:	020b      	lsleq	r3, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80067ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80067be:	3305      	adds	r3, #5
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 80067c0:	220a      	movs	r2, #10
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80067c2:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 80067c4:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 80067c8:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 80067cc:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 80067ce:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 80067d2:	b292      	uxth	r2, r2
 80067d4:	e000      	b.n	80067d8 <I2S_Init+0x6e>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (u16)0;
 80067d6:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80067d8:	1e99      	subs	r1, r3, #2
 80067da:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 80067dc:	29fe      	cmp	r1, #254	; 0xfe
 80067de:	bf24      	itt	cs
 80067e0:	2200      	movcs	r2, #0
 80067e2:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 80067e4:	4313      	orrs	r3, r2
 80067e6:	88e2      	ldrh	r2, [r4, #6]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	842b      	strh	r3, [r5, #32]
 80067ee:	8823      	ldrh	r3, [r4, #0]
 80067f0:	88a2      	ldrh	r2, [r4, #4]
 80067f2:	431e      	orrs	r6, r3
 80067f4:	8863      	ldrh	r3, [r4, #2]
 80067f6:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 80067fa:	4333      	orrs	r3, r6
 80067fc:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 80067fe:	8962      	ldrh	r2, [r4, #10]
 8006800:	4313      	orrs	r3, r2
 8006802:	b29b      	uxth	r3, r3
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 8006804:	83ab      	strh	r3, [r5, #28]
}
 8006806:	b007      	add	sp, #28
 8006808:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800680a <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800680a:	2300      	movs	r3, #0
 800680c:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800680e:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8006810:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8006812:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8006814:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8006816:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8006818:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800681a:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800681c:	2307      	movs	r3, #7
 800681e:	8203      	strh	r3, [r0, #16]
 8006820:	4770      	bx	lr

08006822 <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006822:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8006824:	2202      	movs	r2, #2
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006826:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8006828:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 800682a:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 800682c:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 800682e:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8006830:	8143      	strh	r3, [r0, #10]
 8006832:	4770      	bx	lr

08006834 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006834:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006836:	b119      	cbz	r1, 8006840 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006838:	b29b      	uxth	r3, r3
 800683a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800683e:	e003      	b.n	8006848 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8006840:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006844:	041b      	lsls	r3, r3, #16
 8006846:	0c1b      	lsrs	r3, r3, #16
 8006848:	8003      	strh	r3, [r0, #0]
 800684a:	4770      	bx	lr

0800684c <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 800684c:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800684e:	b119      	cbz	r1, 8006858 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8006850:	b29b      	uxth	r3, r3
 8006852:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006856:	e003      	b.n	8006860 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8006858:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800685c:	041b      	lsls	r3, r3, #16
 800685e:	0c1b      	lsrs	r3, r3, #16
 8006860:	8383      	strh	r3, [r0, #28]
 8006862:	4770      	bx	lr

08006864 <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 8006864:	2301      	movs	r3, #1
 8006866:	0909      	lsrs	r1, r1, #4
 8006868:	fa03 f101 	lsl.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 800686c:	8883      	ldrh	r3, [r0, #4]
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 800686e:	b289      	uxth	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006870:	b29b      	uxth	r3, r3
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);

  if (NewState != DISABLE)
 8006872:	b10a      	cbz	r2, 8006878 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006874:	4319      	orrs	r1, r3
 8006876:	e001      	b.n	800687c <SPI_I2S_ITConfig+0x18>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 8006878:	ea23 0101 	bic.w	r1, r3, r1
 800687c:	8081      	strh	r1, [r0, #4]
 800687e:	4770      	bx	lr

08006880 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006880:	8883      	ldrh	r3, [r0, #4]
 8006882:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8006884:	b10a      	cbz	r2, 800688a <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006886:	4319      	orrs	r1, r3
 8006888:	e001      	b.n	800688e <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 800688a:	ea23 0101 	bic.w	r1, r3, r1
 800688e:	8081      	strh	r1, [r0, #4]
 8006890:	4770      	bx	lr

08006892 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8006892:	8181      	strh	r1, [r0, #12]
 8006894:	4770      	bx	lr

08006896 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8006896:	8980      	ldrh	r0, [r0, #12]
}
 8006898:	b280      	uxth	r0, r0
 800689a:	4770      	bx	lr

0800689c <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800689c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80068a0:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80068a2:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80068a4:	bf0b      	itete	eq
 80068a6:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80068aa:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80068ac:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80068ae:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80068b2:	bf08      	it	eq
 80068b4:	0c1b      	lsreq	r3, r3, #16
 80068b6:	8003      	strh	r3, [r0, #0]
 80068b8:	4770      	bx	lr

080068ba <SPI_SSOutputCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80068ba:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80068bc:	b119      	cbz	r1, 80068c6 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80068be:	b29b      	uxth	r3, r3
 80068c0:	f043 0304 	orr.w	r3, r3, #4
 80068c4:	e003      	b.n	80068ce <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 80068c6:	f023 0304 	bic.w	r3, r3, #4
 80068ca:	041b      	lsls	r3, r3, #16
 80068cc:	0c1b      	lsrs	r3, r3, #16
 80068ce:	8083      	strh	r3, [r0, #4]
 80068d0:	4770      	bx	lr

080068d2 <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 80068d2:	8803      	ldrh	r3, [r0, #0]
 80068d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068d8:	041b      	lsls	r3, r3, #16
 80068da:	0c1b      	lsrs	r3, r3, #16
 80068dc:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 80068de:	8803      	ldrh	r3, [r0, #0]
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	4319      	orrs	r1, r3
 80068e4:	8001      	strh	r1, [r0, #0]
 80068e6:	4770      	bx	lr

080068e8 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 80068e8:	8803      	ldrh	r3, [r0, #0]
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80068f0:	8003      	strh	r3, [r0, #0]
 80068f2:	4770      	bx	lr

080068f4 <SPI_CalculateCRC>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 80068f4:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80068f6:	b119      	cbz	r1, 8006900 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80068fe:	e003      	b.n	8006908 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8006900:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006904:	041b      	lsls	r3, r3, #16
 8006906:	0c1b      	lsrs	r3, r3, #16
 8006908:	8003      	strh	r3, [r0, #0]
 800690a:	4770      	bx	lr

0800690c <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 800690c:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 800690e:	bf14      	ite	ne
 8006910:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8006912:	8a80      	ldrheq	r0, [r0, #20]
 8006914:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 8006916:	4770      	bx	lr

08006918 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8006918:	8a00      	ldrh	r0, [r0, #16]
}
 800691a:	b280      	uxth	r0, r0
 800691c:	4770      	bx	lr

0800691e <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 800691e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 8006920:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006924:	bf15      	itete	ne
 8006926:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 800692a:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800692c:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 800692e:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006932:	bf18      	it	ne
 8006934:	0c1b      	lsrne	r3, r3, #16
 8006936:	8003      	strh	r3, [r0, #0]
 8006938:	4770      	bx	lr

0800693a <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 800693a:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800693c:	4219      	tst	r1, r3
}
 800693e:	bf14      	ite	ne
 8006940:	2001      	movne	r0, #1
 8006942:	2000      	moveq	r0, #0
 8006944:	4770      	bx	lr

08006946 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 8006946:	43c9      	mvns	r1, r1
 8006948:	b289      	uxth	r1, r1
 800694a:	8101      	strh	r1, [r0, #8]
 800694c:	4770      	bx	lr

0800694e <SPI_I2S_GetITStatus>:
*                       - I2S_IT_UDR: Underrun Error interrupt.
* Output         : None
* Return         : The new state of SPI_I2S_IT (SET or RESET).
*******************************************************************************/
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, u8 SPI_I2S_IT)
{
 800694e:	b510      	push	{r4, lr}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006950:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8006952:	8903      	ldrh	r3, [r0, #8]
 8006954:	2201      	movs	r2, #1
 8006956:	f001 000f 	and.w	r0, r1, #15
 800695a:	b29b      	uxth	r3, r3
 800695c:	fa02 f000 	lsl.w	r0, r2, r0
 8006960:	4018      	ands	r0, r3
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006962:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8006964:	d005      	beq.n	8006972 <SPI_I2S_GetITStatus+0x24>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8006966:	0909      	lsrs	r1, r1, #4
 8006968:	408a      	lsls	r2, r1
 800696a:	4214      	tst	r4, r2
 800696c:	bf14      	ite	ne
 800696e:	2001      	movne	r0, #1
 8006970:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8006972:	bd10      	pop	{r4, pc}

08006974 <SPI_I2S_ClearITPendingBit>:
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (u16)~itpos;
 8006974:	f001 010f 	and.w	r1, r1, #15
 8006978:	2301      	movs	r3, #1
 800697a:	fa03 f101 	lsl.w	r1, r3, r1
 800697e:	43c9      	mvns	r1, r1
 8006980:	b289      	uxth	r1, r1
 8006982:	8101      	strh	r1, [r0, #8]
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop

08006988 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 8006988:	4b04      	ldr	r3, [pc, #16]	; (800699c <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800698a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	bf0c      	ite	eq
 8006990:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8006994:	f022 0204 	bicne.w	r2, r2, #4
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	4770      	bx	lr
 800699c:	e000e010 	and	lr, r0, r0, lsl r0

080069a0 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80069a0:	4b01      	ldr	r3, [pc, #4]	; (80069a8 <SysTick_SetReload+0x8>)
 80069a2:	6058      	str	r0, [r3, #4]
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	e000e010 	and	lr, r0, r0, lsl r0

080069ac <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80069ac:	2801      	cmp	r0, #1
 80069ae:	4b08      	ldr	r3, [pc, #32]	; (80069d0 <SysTick_CounterCmd+0x24>)
 80069b0:	d103      	bne.n	80069ba <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	f042 0201 	orr.w	r2, r2, #1
 80069b8:	e004      	b.n	80069c4 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80069ba:	3002      	adds	r0, #2
 80069bc:	d104      	bne.n	80069c8 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	f022 0201 	bic.w	r2, r2, #1
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80069c8:	2200      	movs	r2, #0
 80069ca:	609a      	str	r2, [r3, #8]
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	e000e010 	and	lr, r0, r0, lsl r0

080069d4 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80069d4:	4b04      	ldr	r3, [pc, #16]	; (80069e8 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80069d6:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80069d8:	b110      	cbz	r0, 80069e0 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80069da:	f042 0202 	orr.w	r2, r2, #2
 80069de:	e001      	b.n	80069e4 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80069e0:	f022 0202 	bic.w	r2, r2, #2
 80069e4:	601a      	str	r2, [r3, #0]
 80069e6:	4770      	bx	lr
 80069e8:	e000e010 	and	lr, r0, r0, lsl r0

080069ec <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 80069ec:	4b01      	ldr	r3, [pc, #4]	; (80069f4 <SysTick_GetCounter+0x8>)
 80069ee:	6898      	ldr	r0, [r3, #8]
}
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	e000e010 	and	lr, r0, r0, lsl r0

080069f8 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80069f8:	08c3      	lsrs	r3, r0, #3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	4b04      	ldr	r3, [pc, #16]	; (8006a10 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 80069fe:	bf0c      	ite	eq
 8006a00:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8006a02:	68db      	ldrne	r3, [r3, #12]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8006a04:	fa23 f000 	lsr.w	r0, r3, r0
}
 8006a08:	f000 0001 	and.w	r0, r0, #1
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	e000e010 	and	lr, r0, r0, lsl r0

08006a14 <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 8006a14:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006a16:	8c04      	ldrh	r4, [r0, #32]
 8006a18:	f024 0401 	bic.w	r4, r4, #1
 8006a1c:	0424      	lsls	r4, r4, #16
 8006a1e:	0c24      	lsrs	r4, r4, #16
 8006a20:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8006a22:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a24:	8c05      	ldrh	r5, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 8006a26:	b2a4      	uxth	r4, r4
  tmpccer = TIMx->CCER;
 8006a28:	b2ad      	uxth	r5, r5
 8006a2a:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8006a2e:	4322      	orrs	r2, r4
 8006a30:	f025 0502 	bic.w	r5, r5, #2

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8006a34:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 8006a38:	f045 0501 	orr.w	r5, r5, #1
 8006a3c:	b29a      	uxth	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a3e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a40:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a42:	8401      	strh	r1, [r0, #32]
 8006a44:	bd30      	pop	{r4, r5, pc}

08006a46 <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 8006a46:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006a48:	8c04      	ldrh	r4, [r0, #32]
 8006a4a:	f024 0410 	bic.w	r4, r4, #16
 8006a4e:	0424      	lsls	r4, r4, #16
 8006a50:	0c24      	lsrs	r4, r4, #16
 8006a52:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8006a54:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a56:	8c04      	ldrh	r4, [r0, #32]
 8006a58:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 8006a5c:	b2a4      	uxth	r4, r4
 8006a5e:	052d      	lsls	r5, r5, #20
 8006a60:	0d2d      	lsrs	r5, r5, #20
 8006a62:	f024 0420 	bic.w	r4, r4, #32
 8006a66:	f044 0410 	orr.w	r4, r4, #16
 8006a6a:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8006a6e:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006a72:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8006a76:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006a78:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a7a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a7c:	8404      	strh	r4, [r0, #32]
 8006a7e:	bd30      	pop	{r4, r5, pc}

08006a80 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8006a80:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8006a82:	4b31      	ldr	r3, [pc, #196]	; (8006b48 <TIM_DeInit+0xc8>)
 8006a84:	4298      	cmp	r0, r3
 8006a86:	d03d      	beq.n	8006b04 <TIM_DeInit+0x84>
 8006a88:	d811      	bhi.n	8006aae <TIM_DeInit+0x2e>
 8006a8a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006a8e:	4298      	cmp	r0, r3
 8006a90:	d027      	beq.n	8006ae2 <TIM_DeInit+0x62>
 8006a92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a96:	4298      	cmp	r0, r3
 8006a98:	d02d      	beq.n	8006af6 <TIM_DeInit+0x76>
 8006a9a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006a9e:	d152      	bne.n	8006b46 <TIM_DeInit+0xc6>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006aa0:	2101      	movs	r1, #1
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	f7ff fdb0 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	2001      	movs	r0, #1
 8006aac:	e01f      	b.n	8006aee <TIM_DeInit+0x6e>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8006aae:	4b27      	ldr	r3, [pc, #156]	; (8006b4c <TIM_DeInit+0xcc>)
 8006ab0:	4298      	cmp	r0, r3
 8006ab2:	d035      	beq.n	8006b20 <TIM_DeInit+0xa0>
 8006ab4:	d804      	bhi.n	8006ac0 <TIM_DeInit+0x40>
 8006ab6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006aba:	4298      	cmp	r0, r3
 8006abc:	d029      	beq.n	8006b12 <TIM_DeInit+0x92>
 8006abe:	bd08      	pop	{r3, pc}
 8006ac0:	4b23      	ldr	r3, [pc, #140]	; (8006b50 <TIM_DeInit+0xd0>)
 8006ac2:	4298      	cmp	r0, r3
 8006ac4:	d004      	beq.n	8006ad0 <TIM_DeInit+0x50>
 8006ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aca:	4298      	cmp	r0, r3
 8006acc:	d02f      	beq.n	8006b2e <TIM_DeInit+0xae>
 8006ace:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ad6:	f7ff fd8b 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006ada:	2100      	movs	r1, #0
 8006adc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ae0:	e02d      	b.n	8006b3e <TIM_DeInit+0xbe>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	2002      	movs	r0, #2
 8006ae6:	f7ff fd8f 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006aea:	2100      	movs	r1, #0
 8006aec:	2002      	movs	r0, #2
      break; 
      
    default:
      break;
  }
}
 8006aee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006af2:	f7ff bd89 	b.w	8006608 <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006af6:	2101      	movs	r1, #1
 8006af8:	2004      	movs	r0, #4
 8006afa:	f7ff fd85 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8006afe:	2100      	movs	r1, #0
 8006b00:	2004      	movs	r0, #4
 8006b02:	e7f4      	b.n	8006aee <TIM_DeInit+0x6e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8006b04:	2101      	movs	r1, #1
 8006b06:	2008      	movs	r0, #8
 8006b08:	f7ff fd7e 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	2008      	movs	r0, #8
 8006b10:	e7ed      	b.n	8006aee <TIM_DeInit+0x6e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8006b12:	2101      	movs	r1, #1
 8006b14:	2010      	movs	r0, #16
 8006b16:	f7ff fd77 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	2010      	movs	r0, #16
 8006b1e:	e7e6      	b.n	8006aee <TIM_DeInit+0x6e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8006b20:	2101      	movs	r1, #1
 8006b22:	2020      	movs	r0, #32
 8006b24:	f7ff fd70 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006b28:	2100      	movs	r1, #0
 8006b2a:	2020      	movs	r0, #32
 8006b2c:	e7df      	b.n	8006aee <TIM_DeInit+0x6e>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8006b2e:	2101      	movs	r1, #1
 8006b30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006b34:	f7ff fd5c 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8006b38:	2100      	movs	r1, #0
 8006b3a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      break; 
      
    default:
      break;
  }
}
 8006b3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8006b42:	f7ff bd55 	b.w	80065f0 <RCC_APB2PeriphResetCmd>
 8006b46:	bd08      	pop	{r3, pc}
 8006b48:	40000c00 	andmi	r0, r0, r0, lsl #24
 8006b4c:	40001400 	andmi	r1, r0, r0, lsl #8
 8006b50:	40012c00 	andmi	r2, r1, r0, lsl #24

08006b54 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8006b54:	8803      	ldrh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006b56:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8006b58:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8006b5c:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006b5e:	8803      	ldrh	r3, [r0, #0]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	4313      	orrs	r3, r2
 8006b64:	884a      	ldrh	r2, [r1, #2]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8006b6c:	888b      	ldrh	r3, [r1, #4]
 8006b6e:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8006b70:	880b      	ldrh	r3, [r1, #0]
 8006b72:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8006b74:	2301      	movs	r3, #1
 8006b76:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8006b78:	4b04      	ldr	r3, [pc, #16]	; (8006b8c <TIM_TimeBaseInit+0x38>)
 8006b7a:	4298      	cmp	r0, r3
 8006b7c:	d003      	beq.n	8006b86 <TIM_TimeBaseInit+0x32>
 8006b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b82:	4298      	cmp	r0, r3
 8006b84:	d101      	bne.n	8006b8a <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8006b86:	7a0b      	ldrb	r3, [r1, #8]
 8006b88:	8603      	strh	r3, [r0, #48]	; 0x30
 8006b8a:	4770      	bx	lr
 8006b8c:	40012c00 	andmi	r2, r1, r0, lsl #24

08006b90 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006b90:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006b92:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006b94:	f023 0301 	bic.w	r3, r3, #1
 8006b98:	041b      	lsls	r3, r3, #16
 8006b9a:	0c1b      	lsrs	r3, r3, #16
 8006b9c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ba0:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ba2:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006ba4:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006ba6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006baa:	0412      	lsls	r2, r2, #16
 8006bac:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006bae:	f023 0502 	bic.w	r5, r3, #2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006bb2:	4316      	orrs	r6, r2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8006bb4:	890b      	ldrh	r3, [r1, #8]
 8006bb6:	884a      	ldrh	r2, [r1, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006bb8:	042d      	lsls	r5, r5, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8006bba:	4313      	orrs	r3, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006bbc:	88ca      	ldrh	r2, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006bbe:	0c2d      	lsrs	r5, r5, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006bc0:	8682      	strh	r2, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006bc2:	4a0f      	ldr	r2, [pc, #60]	; (8006c00 <TIM_OC1Init+0x70>)

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8006bc4:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006bc6:	4290      	cmp	r0, r2
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc8:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8006bca:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006bcc:	d003      	beq.n	8006bd6 <TIM_OC1Init+0x46>
 8006bce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bd2:	4290      	cmp	r0, r2
 8006bd4:	d10f      	bne.n	8006bf6 <TIM_OC1Init+0x66>
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006bd6:	f647 45ff 	movw	r5, #31999	; 0x7cff
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8006bda:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8006bdc:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8006be0:	4313      	orrs	r3, r2

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006be2:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8006be4:	f023 0304 	bic.w	r3, r3, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006be8:	4025      	ands	r5, r4

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006bea:	4313      	orrs	r3, r2

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8006bec:	898c      	ldrh	r4, [r1, #12]
 8006bee:	89ca      	ldrh	r2, [r1, #14]
 8006bf0:	4314      	orrs	r4, r2
 8006bf2:	432c      	orrs	r4, r5
 8006bf4:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf6:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bf8:	8306      	strh	r6, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bfa:	8403      	strh	r3, [r0, #32]
 8006bfc:	bd70      	pop	{r4, r5, r6, pc}
 8006bfe:	bf00      	nop
 8006c00:	40012c00 	andmi	r2, r1, r0, lsl #24

08006c04 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006c04:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006c06:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006c08:	f023 0310 	bic.w	r3, r3, #16
 8006c0c:	041b      	lsls	r3, r3, #16
 8006c0e:	0c1b      	lsrs	r3, r3, #16
 8006c10:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8006c12:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c14:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c16:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006c18:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006c1a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006c1e:	0412      	lsls	r2, r2, #16
 8006c20:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006c22:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006c26:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006c2a:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006c2c:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8006c2e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006c30:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8006c32:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006c36:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c38:	b2ad      	uxth	r5, r5

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006c3a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006c3e:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006c40:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006c42:	8702      	strh	r2, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006c44:	4a10      	ldr	r2, [pc, #64]	; (8006c88 <TIM_OC2Init+0x84>)
 8006c46:	4290      	cmp	r0, r2
 8006c48:	d003      	beq.n	8006c52 <TIM_OC2Init+0x4e>
 8006c4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c4e:	4290      	cmp	r0, r2
 8006c50:	d116      	bne.n	8006c80 <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8006c52:	f023 0380 	bic.w	r3, r3, #128	; 0x80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006c56:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8006c58:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006c5a:	ea43 1202 	orr.w	r2, r3, r2, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8006c5e:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8006c62:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006c64:	888a      	ldrh	r2, [r1, #4]
 8006c66:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006c6a:	f247 32ff 	movw	r2, #29695	; 0x73ff
 8006c6e:	402a      	ands	r2, r5

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006c70:	898d      	ldrh	r5, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006c72:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006c74:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006c78:	89cd      	ldrh	r5, [r1, #14]
 8006c7a:	ea42 0585 	orr.w	r5, r2, r5, lsl #2
 8006c7e:	b2ad      	uxth	r5, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c80:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c82:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c84:	8403      	strh	r3, [r0, #32]
 8006c86:	bd30      	pop	{r4, r5, pc}
 8006c88:	40012c00 	andmi	r2, r1, r0, lsl #24

08006c8c <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006c8c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006c8e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006c90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c94:	041b      	lsls	r3, r3, #16
 8006c96:	0c1b      	lsrs	r3, r3, #16
 8006c98:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c9a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c9c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9e:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006ca0:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006ca2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ca6:	0412      	lsls	r2, r2, #16
 8006ca8:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006caa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006cae:	4316      	orrs	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006cb0:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006cb2:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006cb4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006cb6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006cba:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cbc:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006cbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006cc2:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006cc4:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006cc6:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006cc8:	4a10      	ldr	r2, [pc, #64]	; (8006d0c <TIM_OC3Init+0x80>)
 8006cca:	4290      	cmp	r0, r2
 8006ccc:	d003      	beq.n	8006cd6 <TIM_OC3Init+0x4a>
 8006cce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cd2:	4290      	cmp	r0, r2
 8006cd4:	d116      	bne.n	8006d04 <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8006cd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006cda:	894a      	ldrh	r2, [r1, #10]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006cdc:	f644 75ff 	movw	r5, #20479	; 0x4fff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8006ce0:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006ce2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8006ce6:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006cea:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006cec:	898c      	ldrh	r4, [r1, #12]

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8006cee:	4013      	ands	r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006cf0:	ea45 1504 	orr.w	r5, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006cf4:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006cf6:	89cc      	ldrh	r4, [r1, #14]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006cf8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006cfc:	ea45 1404 	orr.w	r4, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006d00:	b29b      	uxth	r3, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006d02:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d04:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d06:	8386      	strh	r6, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d08:	8403      	strh	r3, [r0, #32]
 8006d0a:	bd70      	pop	{r4, r5, r6, pc}
 8006d0c:	40012c00 	andmi	r2, r1, r0, lsl #24

08006d10 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006d10:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006d12:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006d14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d18:	041b      	lsls	r3, r3, #16
 8006d1a:	0c1b      	lsrs	r3, r3, #16
 8006d1c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d22:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d24:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006d26:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006d2a:	0412      	lsls	r2, r2, #16
 8006d2c:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006d2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006d36:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006d38:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006d3a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006d3c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006d40:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d42:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006d44:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8006d48:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d4a:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8006d4c:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006d50:	4d08      	ldr	r5, [pc, #32]	; (8006d74 <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006d52:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8006d54:	42a8      	cmp	r0, r5
 8006d56:	d003      	beq.n	8006d60 <TIM_OC4Init+0x50>
 8006d58:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006d5c:	42a8      	cmp	r0, r5
 8006d5e:	d105      	bne.n	8006d6c <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006d60:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8006d62:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006d66:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 8006d6a:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d6c:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8006d6e:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d70:	8403      	strh	r3, [r0, #32]
 8006d72:	bd30      	pop	{r4, r5, pc}
 8006d74:	40012c00 	andmi	r2, r1, r0, lsl #24

08006d78 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8006d78:	880a      	ldrh	r2, [r1, #0]
 8006d7a:	884b      	ldrh	r3, [r1, #2]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	888a      	ldrh	r2, [r1, #4]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	88ca      	ldrh	r2, [r1, #6]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	890a      	ldrh	r2, [r1, #8]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	894a      	ldrh	r2, [r1, #10]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	898a      	ldrh	r2, [r1, #12]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8006d98:	4770      	bx	lr

08006d9a <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8006d9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d9e:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006da0:	2300      	movs	r3, #0
 8006da2:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8006da4:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8006da6:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8006da8:	7203      	strb	r3, [r0, #8]
 8006daa:	4770      	bx	lr

08006dac <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8006dac:	2300      	movs	r3, #0
 8006dae:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8006db0:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8006db2:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8006db4:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8006db6:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8006db8:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8006dba:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8006dbc:	81c3      	strh	r3, [r0, #14]
 8006dbe:	4770      	bx	lr

08006dc0 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006dc0:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8006dc2:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006dc4:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8006dc6:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8006dc8:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8006dca:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8006dcc:	8103      	strh	r3, [r0, #8]
 8006dce:	4770      	bx	lr

08006dd0 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8006dd4:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8006dd6:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8006dd8:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8006dda:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8006ddc:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8006dde:	8183      	strh	r3, [r0, #12]
 8006de0:	4770      	bx	lr

08006de2 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006de2:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006de4:	b119      	cbz	r1, 8006dee <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	f043 0301 	orr.w	r3, r3, #1
 8006dec:	e003      	b.n	8006df6 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8006dee:	f023 0301 	bic.w	r3, r3, #1
 8006df2:	059b      	lsls	r3, r3, #22
 8006df4:	0d9b      	lsrs	r3, r3, #22
 8006df6:	8003      	strh	r3, [r0, #0]
 8006df8:	4770      	bx	lr

08006dfa <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006dfa:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006dfe:	b129      	cbz	r1, 8006e0c <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006e00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	e001      	b.n	8006e10 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8006e0c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006e10:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8006e14:	4770      	bx	lr

08006e16 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8006e16:	8281      	strh	r1, [r0, #20]
 8006e18:	4770      	bx	lr

08006e1a <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8006e20:	4770      	bx	lr

08006e22 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8006e22:	8983      	ldrh	r3, [r0, #12]
 8006e24:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006e26:	b10a      	cbz	r2, 8006e2c <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8006e28:	4319      	orrs	r1, r3
 8006e2a:	e001      	b.n	8006e30 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8006e2c:	ea23 0101 	bic.w	r1, r3, r1
 8006e30:	8181      	strh	r1, [r0, #12]
 8006e32:	4770      	bx	lr

08006e34 <TIM_ITConfig>:
 8006e34:	f7ff bff5 	b.w	8006e22 <TIM_DMACmd>

08006e38 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8006e38:	8903      	ldrh	r3, [r0, #8]
 8006e3a:	f023 0307 	bic.w	r3, r3, #7
 8006e3e:	041b      	lsls	r3, r3, #16
 8006e40:	0c1b      	lsrs	r3, r3, #16
 8006e42:	8103      	strh	r3, [r0, #8]
 8006e44:	4770      	bx	lr

08006e46 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e46:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e4c:	041b      	lsls	r3, r3, #16
 8006e4e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006e50:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e52:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006e54:	8903      	ldrh	r3, [r0, #8]
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f043 0307 	orr.w	r3, r3, #7
 8006e5c:	8103      	strh	r3, [r0, #8]
 8006e5e:	4770      	bx	lr

08006e60 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006e64:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8006e66:	4611      	mov	r1, r2
 8006e68:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8006e6a:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006e6e:	d102      	bne.n	8006e76 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8006e70:	f7ff fde9 	bl	8006a46 <TI2_Config>
 8006e74:	e001      	b.n	8006e7a <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8006e76:	f7ff fdcd 	bl	8006a14 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e7a:	8921      	ldrh	r1, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006e7c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8006e80:	0409      	lsls	r1, r1, #16
 8006e82:	0c09      	lsrs	r1, r1, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006e84:	4329      	orrs	r1, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e86:	8121      	strh	r1, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006e88:	8923      	ldrh	r3, [r4, #8]
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	f043 0307 	orr.w	r3, r3, #7
 8006e90:	8123      	strh	r3, [r4, #8]
 8006e92:	bd38      	pop	{r3, r4, r5, pc}

08006e94 <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 8006e94:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8006e96:	8904      	ldrh	r4, [r0, #8]
 8006e98:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8006e9c:	b2e4      	uxtb	r4, r4
 8006e9e:	4323      	orrs	r3, r4
 8006ea0:	b29b      	uxth	r3, r3

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8006ea2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ea4:	8101      	strh	r1, [r0, #8]
 8006ea6:	bd10      	pop	{r4, pc}

08006ea8 <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8006ea8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8006eaa:	f7ff fff3 	bl	8006e94 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006eae:	8903      	ldrh	r3, [r0, #8]
 8006eb0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006eb4:	041b      	lsls	r3, r3, #16
 8006eb6:	0c1b      	lsrs	r3, r3, #16
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8006eb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ebc:	8103      	strh	r3, [r0, #8]
 8006ebe:	bd10      	pop	{r4, pc}

08006ec0 <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 8006ec0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8006ec2:	f7ff ffe7 	bl	8006e94 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006ec6:	8903      	ldrh	r3, [r0, #8]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ece:	8103      	strh	r3, [r0, #8]
 8006ed0:	bd10      	pop	{r4, pc}

08006ed2 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8006ed2:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8006ed4:	8282      	strh	r2, [r0, #20]
 8006ed6:	4770      	bx	lr

08006ed8 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8006ed8:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8006eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ede:	059b      	lsls	r3, r3, #22
 8006ee0:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8006ee2:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8006ee4:	8001      	strh	r1, [r0, #0]
 8006ee6:	4770      	bx	lr

08006ee8 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ee8:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eee:	041b      	lsls	r3, r3, #16
 8006ef0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006ef2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ef4:	8101      	strh	r1, [r0, #8]
 8006ef6:	4770      	bx	lr

08006ef8 <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8006ef8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006efa:	8906      	ldrh	r6, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006efc:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efe:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006f00:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f04:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006f06:	f024 0403 	bic.w	r4, r4, #3
 8006f0a:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006f0e:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006f12:	0424      	lsls	r4, r4, #16
 8006f14:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006f16:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006f18:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006f1a:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006f1c:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8006f20:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8006f24:	4331      	orrs	r1, r6

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006f26:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8006f2a:	b29d      	uxth	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f2c:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006f2e:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f30:	8405      	strh	r5, [r0, #32]
 8006f32:	bd70      	pop	{r4, r5, r6, pc}

08006f34 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8006f34:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8006f36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f3a:	041b      	lsls	r3, r3, #16
 8006f3c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8006f3e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006f40:	8301      	strh	r1, [r0, #24]
 8006f42:	4770      	bx	lr

08006f44 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8006f44:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8006f46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f4a:	041b      	lsls	r3, r3, #16
 8006f4c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8006f4e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f52:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006f54:	8301      	strh	r1, [r0, #24]
 8006f56:	4770      	bx	lr

08006f58 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8006f58:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8006f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f5e:	041b      	lsls	r3, r3, #16
 8006f60:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8006f62:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006f64:	8381      	strh	r1, [r0, #28]
 8006f66:	4770      	bx	lr

08006f68 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8006f68:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8006f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f6e:	041b      	lsls	r3, r3, #16
 8006f70:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8006f72:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f76:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006f78:	8381      	strh	r1, [r0, #28]
 8006f7a:	4770      	bx	lr

08006f7c <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006f7c:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006f7e:	b119      	cbz	r1, 8006f88 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f86:	e003      	b.n	8006f90 <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8006f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f8c:	059b      	lsls	r3, r3, #22
 8006f8e:	0d9b      	lsrs	r3, r3, #22
 8006f90:	8003      	strh	r3, [r0, #0]
 8006f92:	4770      	bx	lr

08006f94 <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006f94:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006f96:	b119      	cbz	r1, 8006fa0 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f043 0304 	orr.w	r3, r3, #4
 8006f9e:	e003      	b.n	8006fa8 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8006fa0:	f023 0304 	bic.w	r3, r3, #4
 8006fa4:	041b      	lsls	r3, r3, #16
 8006fa6:	0c1b      	lsrs	r3, r3, #16
 8006fa8:	8083      	strh	r3, [r0, #4]
 8006faa:	4770      	bx	lr

08006fac <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006fac:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006fae:	b119      	cbz	r1, 8006fb8 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	f043 0308 	orr.w	r3, r3, #8
 8006fb6:	e003      	b.n	8006fc0 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8006fb8:	f023 0308 	bic.w	r3, r3, #8
 8006fbc:	041b      	lsls	r3, r3, #16
 8006fbe:	0c1b      	lsrs	r3, r3, #16
 8006fc0:	8083      	strh	r3, [r0, #4]
 8006fc2:	4770      	bx	lr

08006fc4 <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006fc4:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006fc6:	b119      	cbz	r1, 8006fd0 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	f043 0301 	orr.w	r3, r3, #1
 8006fce:	e003      	b.n	8006fd8 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	041b      	lsls	r3, r3, #16
 8006fd6:	0c1b      	lsrs	r3, r3, #16
 8006fd8:	8083      	strh	r3, [r0, #4]
 8006fda:	4770      	bx	lr

08006fdc <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8006fdc:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8006fde:	f023 0308 	bic.w	r3, r3, #8
 8006fe2:	041b      	lsls	r3, r3, #16
 8006fe4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8006fe6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006fe8:	8301      	strh	r1, [r0, #24]
 8006fea:	4770      	bx	lr

08006fec <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8006fec:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8006fee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ff2:	041b      	lsls	r3, r3, #16
 8006ff4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8006ff6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ffa:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006ffc:	8301      	strh	r1, [r0, #24]
 8006ffe:	4770      	bx	lr

08007000 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007000:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8007002:	f023 0308 	bic.w	r3, r3, #8
 8007006:	041b      	lsls	r3, r3, #16
 8007008:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800700a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800700c:	8381      	strh	r1, [r0, #28]
 800700e:	4770      	bx	lr

08007010 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007010:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8007012:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007016:	041b      	lsls	r3, r3, #16
 8007018:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 800701a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800701e:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007020:	8381      	strh	r1, [r0, #28]
 8007022:	4770      	bx	lr

08007024 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007024:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8007026:	f023 0304 	bic.w	r3, r3, #4
 800702a:	041b      	lsls	r3, r3, #16
 800702c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 800702e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007030:	8301      	strh	r1, [r0, #24]
 8007032:	4770      	bx	lr

08007034 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007034:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8007036:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800703a:	041b      	lsls	r3, r3, #16
 800703c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 800703e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007042:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007044:	8301      	strh	r1, [r0, #24]
 8007046:	4770      	bx	lr

08007048 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007048:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 800704a:	f023 0304 	bic.w	r3, r3, #4
 800704e:	041b      	lsls	r3, r3, #16
 8007050:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8007052:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007054:	8381      	strh	r1, [r0, #28]
 8007056:	4770      	bx	lr

08007058 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007058:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 800705a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705e:	041b      	lsls	r3, r3, #16
 8007060:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8007062:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007066:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007068:	8381      	strh	r1, [r0, #28]
 800706a:	4770      	bx	lr

0800706c <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800706c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 800706e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007072:	041b      	lsls	r3, r3, #16
 8007074:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8007076:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007078:	8301      	strh	r1, [r0, #24]
 800707a:	4770      	bx	lr

0800707c <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800707c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 800707e:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8007082:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007086:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007088:	8301      	strh	r1, [r0, #24]
 800708a:	4770      	bx	lr

0800708c <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800708c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 800708e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007092:	041b      	lsls	r3, r3, #16
 8007094:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8007096:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007098:	8381      	strh	r1, [r0, #28]
 800709a:	4770      	bx	lr

0800709c <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800709c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800709e:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 80070a2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80070a6:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80070a8:	8381      	strh	r1, [r0, #28]
 80070aa:	4770      	bx	lr

080070ac <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80070ac:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 80070ae:	f023 0302 	bic.w	r3, r3, #2
 80070b2:	041b      	lsls	r3, r3, #16
 80070b4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 80070b6:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80070b8:	8401      	strh	r1, [r0, #32]
 80070ba:	4770      	bx	lr

080070bc <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80070bc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 80070be:	f023 0308 	bic.w	r3, r3, #8
 80070c2:	041b      	lsls	r3, r3, #16
 80070c4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 80070c6:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80070c8:	8401      	strh	r1, [r0, #32]
 80070ca:	4770      	bx	lr

080070cc <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80070cc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 80070ce:	f023 0320 	bic.w	r3, r3, #32
 80070d2:	041b      	lsls	r3, r3, #16
 80070d4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 80070d6:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 80070da:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80070dc:	8401      	strh	r1, [r0, #32]
 80070de:	4770      	bx	lr

080070e0 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80070e0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 80070e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070e6:	041b      	lsls	r3, r3, #16
 80070e8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 80070ea:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 80070ee:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80070f0:	8401      	strh	r1, [r0, #32]
 80070f2:	4770      	bx	lr

080070f4 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80070f4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 80070f6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070fa:	041b      	lsls	r3, r3, #16
 80070fc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 80070fe:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007102:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007104:	8401      	strh	r1, [r0, #32]
 8007106:	4770      	bx	lr

08007108 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8007108:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 800710a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800710e:	041b      	lsls	r3, r3, #16
 8007110:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8007112:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007116:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007118:	8401      	strh	r1, [r0, #32]
 800711a:	4770      	bx	lr

0800711c <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800711c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 800711e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007122:	041b      	lsls	r3, r3, #16
 8007124:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8007126:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 800712a:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800712c:	8401      	strh	r1, [r0, #32]
 800712e:	4770      	bx	lr

08007130 <TIM_CCxCmd>:
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8007130:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007132:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8007134:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007136:	b2a5      	uxth	r5, r4
 8007138:	2401      	movs	r4, #1
 800713a:	408c      	lsls	r4, r1
 800713c:	ea25 0404 	bic.w	r4, r5, r4
 8007140:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8007142:	8c03      	ldrh	r3, [r0, #32]
 8007144:	4313      	orrs	r3, r2
 8007146:	b29b      	uxth	r3, r3
 8007148:	8403      	strh	r3, [r0, #32]
 800714a:	bd30      	pop	{r4, r5, pc}

0800714c <TIM_CCxNCmd>:
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 800714c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 800714e:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8007150:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8007152:	b2a5      	uxth	r5, r4
 8007154:	2404      	movs	r4, #4
 8007156:	408c      	lsls	r4, r1
 8007158:	ea25 0404 	bic.w	r4, r5, r4
 800715c:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 800715e:	8c03      	ldrh	r3, [r0, #32]
 8007160:	4313      	orrs	r3, r2
 8007162:	b29b      	uxth	r3, r3
 8007164:	8403      	strh	r3, [r0, #32]
 8007166:	bd30      	pop	{r4, r5, pc}

08007168 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007168:	8c03      	ldrh	r3, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 800716a:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800716c:	b29c      	uxth	r4, r3
 800716e:	2301      	movs	r3, #1
 8007170:	408b      	lsls	r3, r1
 8007172:	ea24 0303 	bic.w	r3, r4, r3
 8007176:	8403      	strh	r3, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8007178:	f021 0308 	bic.w	r3, r1, #8
 800717c:	3018      	adds	r0, #24
 800717e:	b93b      	cbnz	r3, 8007190 <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8007180:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8007184:	0849      	lsrs	r1, r1, #1
 8007186:	5844      	ldr	r4, [r0, r1]
 8007188:	4023      	ands	r3, r4
 800718a:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 800718c:	5843      	ldr	r3, [r0, r1]
 800718e:	e00a      	b.n	80071a6 <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8007190:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8007194:	3904      	subs	r1, #4
 8007196:	f3c1 014e 	ubfx	r1, r1, #1, #15
 800719a:	5844      	ldr	r4, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 800719c:	0212      	lsls	r2, r2, #8

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800719e:	4023      	ands	r3, r4
 80071a0:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 80071a2:	5843      	ldr	r3, [r0, r1]
 80071a4:	b292      	uxth	r2, r2
 80071a6:	431a      	orrs	r2, r3
 80071a8:	5042      	str	r2, [r0, r1]
 80071aa:	bd10      	pop	{r4, pc}

080071ac <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 80071ac:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80071ae:	b119      	cbz	r1, 80071b8 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	f043 0302 	orr.w	r3, r3, #2
 80071b6:	e003      	b.n	80071c0 <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 80071b8:	f023 0302 	bic.w	r3, r3, #2
 80071bc:	059b      	lsls	r3, r3, #22
 80071be:	0d9b      	lsrs	r3, r3, #22
 80071c0:	8003      	strh	r3, [r0, #0]
 80071c2:	4770      	bx	lr

080071c4 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 80071c4:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80071c6:	b119      	cbz	r1, 80071d0 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	f043 0304 	orr.w	r3, r3, #4
 80071ce:	e003      	b.n	80071d8 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 80071d0:	f023 0304 	bic.w	r3, r3, #4
 80071d4:	059b      	lsls	r3, r3, #22
 80071d6:	0d9b      	lsrs	r3, r3, #22
 80071d8:	8003      	strh	r3, [r0, #0]
 80071da:	4770      	bx	lr

080071dc <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80071dc:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80071de:	b119      	cbz	r1, 80071e8 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071e6:	e003      	b.n	80071f0 <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 80071e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071ec:	041b      	lsls	r3, r3, #16
 80071ee:	0c1b      	lsrs	r3, r3, #16
 80071f0:	8083      	strh	r3, [r0, #4]
 80071f2:	4770      	bx	lr

080071f4 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 80071f4:	8803      	ldrh	r3, [r0, #0]
 80071f6:	f023 0308 	bic.w	r3, r3, #8
 80071fa:	059b      	lsls	r3, r3, #22
 80071fc:	0d9b      	lsrs	r3, r3, #22
 80071fe:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8007200:	8803      	ldrh	r3, [r0, #0]
 8007202:	b29b      	uxth	r3, r3
 8007204:	4319      	orrs	r1, r3
 8007206:	8001      	strh	r1, [r0, #0]
 8007208:	4770      	bx	lr

0800720a <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 800720a:	8883      	ldrh	r3, [r0, #4]
 800720c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007210:	041b      	lsls	r3, r3, #16
 8007212:	0c1b      	lsrs	r3, r3, #16
 8007214:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8007216:	8883      	ldrh	r3, [r0, #4]
 8007218:	b29b      	uxth	r3, r3
 800721a:	4319      	orrs	r1, r3
 800721c:	8081      	strh	r1, [r0, #4]
 800721e:	4770      	bx	lr

08007220 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8007220:	8903      	ldrh	r3, [r0, #8]
 8007222:	f023 0307 	bic.w	r3, r3, #7
 8007226:	041b      	lsls	r3, r3, #16
 8007228:	0c1b      	lsrs	r3, r3, #16
 800722a:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 800722c:	8903      	ldrh	r3, [r0, #8]
 800722e:	b29b      	uxth	r3, r3
 8007230:	4319      	orrs	r1, r3
 8007232:	8101      	strh	r1, [r0, #8]
 8007234:	4770      	bx	lr

08007236 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8007236:	8903      	ldrh	r3, [r0, #8]
 8007238:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800723c:	041b      	lsls	r3, r3, #16
 800723e:	0c1b      	lsrs	r3, r3, #16
 8007240:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8007242:	8903      	ldrh	r3, [r0, #8]
 8007244:	b29b      	uxth	r3, r3
 8007246:	4319      	orrs	r1, r3
 8007248:	8101      	strh	r1, [r0, #8]
 800724a:	4770      	bx	lr

0800724c <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 800724c:	8481      	strh	r1, [r0, #36]	; 0x24
 800724e:	4770      	bx	lr

08007250 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8007250:	8581      	strh	r1, [r0, #44]	; 0x2c
 8007252:	4770      	bx	lr

08007254 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8007254:	8681      	strh	r1, [r0, #52]	; 0x34
 8007256:	4770      	bx	lr

08007258 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8007258:	8701      	strh	r1, [r0, #56]	; 0x38
 800725a:	4770      	bx	lr

0800725c <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800725c:	8781      	strh	r1, [r0, #60]	; 0x3c
 800725e:	4770      	bx	lr

08007260 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8007260:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8007264:	4770      	bx	lr

08007266 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007266:	8b03      	ldrh	r3, [r0, #24]
 8007268:	f023 030c 	bic.w	r3, r3, #12
 800726c:	041b      	lsls	r3, r3, #16
 800726e:	0c1b      	lsrs	r3, r3, #16
 8007270:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8007272:	8b03      	ldrh	r3, [r0, #24]
 8007274:	b29b      	uxth	r3, r3
 8007276:	4319      	orrs	r1, r3
 8007278:	8301      	strh	r1, [r0, #24]
 800727a:	4770      	bx	lr

0800727c <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800727c:	8b03      	ldrh	r3, [r0, #24]
 800727e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007282:	041b      	lsls	r3, r3, #16
 8007284:	0c1b      	lsrs	r3, r3, #16
 8007286:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8007288:	8b03      	ldrh	r3, [r0, #24]
 800728a:	b29b      	uxth	r3, r3
 800728c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007290:	b289      	uxth	r1, r1
 8007292:	8301      	strh	r1, [r0, #24]
 8007294:	4770      	bx	lr

08007296 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007298:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800729a:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800729c:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800729e:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80072a0:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 80072a4:	bf0c      	ite	eq
 80072a6:	2602      	moveq	r6, #2
 80072a8:	2600      	movne	r6, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80072aa:	2a01      	cmp	r2, #1
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80072ac:	bf0c      	ite	eq
 80072ae:	2702      	moveq	r7, #2
 80072b0:	2701      	movne	r7, #1
 80072b2:	8923      	ldrh	r3, [r4, #8]
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80072b4:	f1be 0f00 	cmp.w	lr, #0
 80072b8:	d10e      	bne.n	80072d8 <TIM_PWMIConfig+0x42>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80072ba:	f7ff fbab 	bl	8006a14 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072be:	88e1      	ldrh	r1, [r4, #6]
 80072c0:	f7ff ffd1 	bl	8007266 <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80072c4:	4631      	mov	r1, r6
 80072c6:	8923      	ldrh	r3, [r4, #8]
 80072c8:	463a      	mov	r2, r7
 80072ca:	f7ff fbbc 	bl	8006a46 <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072ce:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80072d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072d4:	f7ff bfd2 	b.w	800727c <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80072d8:	f7ff fbb5 	bl	8006a46 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072dc:	88e1      	ldrh	r1, [r4, #6]
 80072de:	f7ff ffcd 	bl	800727c <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80072e2:	4631      	mov	r1, r6
 80072e4:	8923      	ldrh	r3, [r4, #8]
 80072e6:	463a      	mov	r2, r7
 80072e8:	f7ff fb94 	bl	8006a14 <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072ec:	88e1      	ldrh	r1, [r4, #6]
  }
}
 80072ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80072f2:	f7ff bfb8 	b.w	8007266 <TIM_SetIC1Prescaler>

080072f6 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80072f6:	8b83      	ldrh	r3, [r0, #28]
 80072f8:	f023 030c 	bic.w	r3, r3, #12
 80072fc:	041b      	lsls	r3, r3, #16
 80072fe:	0c1b      	lsrs	r3, r3, #16
 8007300:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8007302:	8b83      	ldrh	r3, [r0, #28]
 8007304:	b29b      	uxth	r3, r3
 8007306:	4319      	orrs	r1, r3
 8007308:	8381      	strh	r1, [r0, #28]
 800730a:	4770      	bx	lr

0800730c <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800730c:	8b83      	ldrh	r3, [r0, #28]
 800730e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007312:	041b      	lsls	r3, r3, #16
 8007314:	0c1b      	lsrs	r3, r3, #16
 8007316:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8007318:	8b83      	ldrh	r3, [r0, #28]
 800731a:	b29b      	uxth	r3, r3
 800731c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007320:	b289      	uxth	r1, r1
 8007322:	8381      	strh	r1, [r0, #28]
 8007324:	4770      	bx	lr

08007326 <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007328:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800732a:	460d      	mov	r5, r1
 800732c:	890b      	ldrh	r3, [r1, #8]
 800732e:	888a      	ldrh	r2, [r1, #4]
 8007330:	8849      	ldrh	r1, [r1, #2]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007332:	b936      	cbnz	r6, 8007342 <TIM_ICInit+0x1c>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007334:	f7ff fb6e 	bl	8006a14 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007338:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800733a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800733e:	f7ff bf92 	b.w	8007266 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8007342:	2e04      	cmp	r6, #4
 8007344:	d106      	bne.n	8007354 <TIM_ICInit+0x2e>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007346:	f7ff fb7e 	bl	8006a46 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800734a:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800734c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007350:	f7ff bf94 	b.w	800727c <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8007354:	2e08      	cmp	r6, #8
 8007356:	f8b5 e006 	ldrh.w	lr, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800735a:	8c05      	ldrh	r5, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800735c:	d11c      	bne.n	8007398 <TIM_ICInit+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800735e:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8007362:	042d      	lsls	r5, r5, #16
 8007364:	0c2d      	lsrs	r5, r5, #16
 8007366:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8007368:	8b87      	ldrh	r7, [r0, #28]
  tmpccer = TIMx->CCER;
 800736a:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 800736c:	b2bf      	uxth	r7, r7
 800736e:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
 8007372:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  tmpccer = TIMx->CCER;
 8007376:	b2b6      	uxth	r6, r6
 8007378:	b29b      	uxth	r3, r3
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800737a:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800737c:	f426 7200 	bic.w	r2, r6, #512	; 0x200
 8007380:	ea42 2601 	orr.w	r6, r2, r1, lsl #8
 8007384:	b2b6      	uxth	r6, r6
 8007386:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800738a:	8383      	strh	r3, [r0, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800738c:	4671      	mov	r1, lr
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 800738e:	8406      	strh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8007390:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007394:	f7ff bfaf 	b.w	80072f6 <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8007398:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800739c:	042d      	lsls	r5, r5, #16
 800739e:	0c2d      	lsrs	r5, r5, #16
 80073a0:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 80073a2:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 80073a4:	8c07      	ldrh	r7, [r0, #32]
 80073a6:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 80073aa:	052d      	lsls	r5, r5, #20
 80073ac:	b2bf      	uxth	r7, r7
 80073ae:	0d2d      	lsrs	r5, r5, #20
 80073b0:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80073b4:	f427 5200 	bic.w	r2, r7, #8192	; 0x2000
 80073b8:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80073bc:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80073c0:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80073c2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80073c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80073c8:	8383      	strh	r3, [r0, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80073ca:	4671      	mov	r1, lr
  }
}
 80073cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
 80073d0:	8402      	strh	r2, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80073d2:	f7ff bf9b 	b.w	800730c <TIM_SetIC4Prescaler>

080073d6 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 80073d6:	8803      	ldrh	r3, [r0, #0]
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80073dc:	8803      	ldrh	r3, [r0, #0]
 80073de:	b29b      	uxth	r3, r3
 80073e0:	4319      	orrs	r1, r3
 80073e2:	8001      	strh	r1, [r0, #0]
 80073e4:	4770      	bx	lr

080073e6 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80073e6:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 80073e8:	b280      	uxth	r0, r0
 80073ea:	4770      	bx	lr

080073ec <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80073ec:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 80073ee:	b280      	uxth	r0, r0
 80073f0:	4770      	bx	lr

080073f2 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80073f2:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 80073f4:	b280      	uxth	r0, r0
 80073f6:	4770      	bx	lr

080073f8 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80073f8:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 80073fc:	b280      	uxth	r0, r0
 80073fe:	4770      	bx	lr

08007400 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8007400:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8007402:	b280      	uxth	r0, r0
 8007404:	4770      	bx	lr

08007406 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8007406:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8007408:	b280      	uxth	r0, r0
 800740a:	4770      	bx	lr

0800740c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 800740c:	8a03      	ldrh	r3, [r0, #16]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800740e:	4219      	tst	r1, r3
}
 8007410:	bf14      	ite	ne
 8007412:	2001      	movne	r0, #1
 8007414:	2000      	moveq	r0, #0
 8007416:	4770      	bx	lr

08007418 <TIM_ClearFlag>:
 8007418:	43c9      	mvns	r1, r1
 800741a:	b289      	uxth	r1, r1
 800741c:	8201      	strh	r1, [r0, #16]
 800741e:	4770      	bx	lr

08007420 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8007420:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8007422:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8007424:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8007428:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 800742a:	d003      	beq.n	8007434 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 800742c:	4211      	tst	r1, r2
 800742e:	bf14      	ite	ne
 8007430:	2001      	movne	r0, #1
 8007432:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8007434:	4770      	bx	lr

08007436 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8007436:	43c9      	mvns	r1, r1
 8007438:	b289      	uxth	r1, r1
 800743a:	8201      	strh	r1, [r0, #16]
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop

08007440 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8007440:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8007442:	4b24      	ldr	r3, [pc, #144]	; (80074d4 <USART_DeInit+0x94>)
 8007444:	4298      	cmp	r0, r3
 8007446:	d02e      	beq.n	80074a6 <USART_DeInit+0x66>
 8007448:	d808      	bhi.n	800745c <USART_DeInit+0x1c>
 800744a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800744e:	4298      	cmp	r0, r3
 8007450:	d017      	beq.n	8007482 <USART_DeInit+0x42>
 8007452:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007456:	4298      	cmp	r0, r3
 8007458:	d01c      	beq.n	8007494 <USART_DeInit+0x54>
 800745a:	bd08      	pop	{r3, pc}
 800745c:	4b1e      	ldr	r3, [pc, #120]	; (80074d8 <USART_DeInit+0x98>)
 800745e:	4298      	cmp	r0, r3
 8007460:	d02a      	beq.n	80074b8 <USART_DeInit+0x78>
 8007462:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8007466:	4298      	cmp	r0, r3
 8007468:	d132      	bne.n	80074d0 <USART_DeInit+0x90>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800746a:	2101      	movs	r1, #1
 800746c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007470:	f7ff f8be 	bl	80065f0 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8007474:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8007478:	2100      	movs	r1, #0
 800747a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800747e:	f7ff b8b7 	b.w	80065f0 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8007482:	2101      	movs	r1, #1
 8007484:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007488:	f7ff f8be 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800748c:	2100      	movs	r1, #0
 800748e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007492:	e019      	b.n	80074c8 <USART_DeInit+0x88>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8007494:	2101      	movs	r1, #1
 8007496:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800749a:	f7ff f8b5 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800749e:	2100      	movs	r1, #0
 80074a0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80074a4:	e010      	b.n	80074c8 <USART_DeInit+0x88>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80074a6:	2101      	movs	r1, #1
 80074a8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80074ac:	f7ff f8ac 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80074b0:	2100      	movs	r1, #0
 80074b2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80074b6:	e007      	b.n	80074c8 <USART_DeInit+0x88>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80074b8:	2101      	movs	r1, #1
 80074ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80074be:	f7ff f8a3 	bl	8006608 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80074c2:	2100      	movs	r1, #0
 80074c4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
      break;            

    default:
      break;
  }
}
 80074c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80074cc:	f7ff b89c 	b.w	8006608 <RCC_APB1PeriphResetCmd>
 80074d0:	bd08      	pop	{r3, pc}
 80074d2:	bf00      	nop
 80074d4:	40004c00 	andmi	r4, r0, r0, lsl #24
 80074d8:	40005000 	andmi	r5, r0, r0

080074dc <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80074dc:	b530      	push	{r4, r5, lr}
 80074de:	460d      	mov	r5, r1
 80074e0:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80074e2:	8a03      	ldrh	r3, [r0, #16]
 80074e4:	88ca      	ldrh	r2, [r1, #6]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80074ec:	4313      	orrs	r3, r2
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80074ee:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80074f0:	8982      	ldrh	r2, [r0, #12]
 80074f2:	8889      	ldrh	r1, [r1, #4]
 80074f4:	892b      	ldrh	r3, [r5, #8]
 80074f6:	b292      	uxth	r2, r2
 80074f8:	430b      	orrs	r3, r1
 80074fa:	8969      	ldrh	r1, [r5, #10]
 80074fc:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8007500:	430b      	orrs	r3, r1
 8007502:	f022 020c 	bic.w	r2, r2, #12
 8007506:	4313      	orrs	r3, r2
 8007508:	b29b      	uxth	r3, r3
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800750a:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800750c:	8a83      	ldrh	r3, [r0, #20]
 800750e:	89aa      	ldrh	r2, [r5, #12]
 8007510:	b29b      	uxth	r3, r3
 8007512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007516:	b087      	sub	sp, #28
 8007518:	4313      	orrs	r3, r2
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800751a:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800751c:	a801      	add	r0, sp, #4
 800751e:	f7ff f801 	bl	8006524 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8007522:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8007524:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8007526:	490e      	ldr	r1, [pc, #56]	; (8007560 <USART_Init+0x84>)
 8007528:	428c      	cmp	r4, r1
 800752a:	bf18      	it	ne
 800752c:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800752e:	2319      	movs	r3, #25
 8007530:	4353      	muls	r3, r2
 8007532:	682a      	ldr	r2, [r5, #0]
 8007534:	0092      	lsls	r2, r2, #2
 8007536:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 800753a:	2364      	movs	r3, #100	; 0x64
 800753c:	fbb2 f0f3 	udiv	r0, r2, r3
 8007540:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8007542:	0901      	lsrs	r1, r0, #4
 8007544:	fb03 2211 	mls	r2, r3, r1, r2
 8007548:	0112      	lsls	r2, r2, #4
 800754a:	3232      	adds	r2, #50	; 0x32
 800754c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007550:	f003 030f 	and.w	r3, r3, #15

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8007554:	4303      	orrs	r3, r0
 8007556:	b29b      	uxth	r3, r3
 8007558:	8123      	strh	r3, [r4, #8]
}
 800755a:	b007      	add	sp, #28
 800755c:	bd30      	pop	{r4, r5, pc}
 800755e:	bf00      	nop
 8007560:	40013800 	andmi	r3, r1, r0, lsl #16

08007564 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8007564:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8007568:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800756a:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800756c:	2300      	movs	r3, #0
 800756e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8007570:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8007572:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007574:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8007576:	8183      	strh	r3, [r0, #12]
 8007578:	4770      	bx	lr

0800757a <USART_ClockInit>:
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800757a:	884b      	ldrh	r3, [r1, #2]
 800757c:	b510      	push	{r4, lr}
 800757e:	880c      	ldrh	r4, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007580:	8a02      	ldrh	r2, [r0, #16]
 8007582:	4323      	orrs	r3, r4
 8007584:	888c      	ldrh	r4, [r1, #4]
 8007586:	88c9      	ldrh	r1, [r1, #6]
 8007588:	b292      	uxth	r2, r2
 800758a:	4323      	orrs	r3, r4
 800758c:	430b      	orrs	r3, r1
 800758e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8007592:	4313      	orrs	r3, r2
 8007594:	b29b      	uxth	r3, r3
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8007596:	8203      	strh	r3, [r0, #16]
 8007598:	bd10      	pop	{r4, pc}

0800759a <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800759a:	2300      	movs	r3, #0
 800759c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800759e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80075a0:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80075a2:	80c3      	strh	r3, [r0, #6]
 80075a4:	4770      	bx	lr

080075a6 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80075a6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80075a8:	b119      	cbz	r1, 80075b2 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80075b0:	e003      	b.n	80075ba <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80075b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075b6:	041b      	lsls	r3, r3, #16
 80075b8:	0c1b      	lsrs	r3, r3, #16
 80075ba:	8183      	strh	r3, [r0, #12]
 80075bc:	4770      	bx	lr

080075be <USART_ITConfig>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80075be:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80075c0:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80075c2:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80075c6:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80075c8:	f001 011f 	and.w	r1, r1, #31
 80075cc:	fa03 f101 	lsl.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80075d0:	d101      	bne.n	80075d6 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80075d2:	300c      	adds	r0, #12
 80075d4:	e003      	b.n	80075de <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80075d6:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 80075d8:	bf0c      	ite	eq
 80075da:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80075dc:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 80075de:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80075e0:	b10a      	cbz	r2, 80075e6 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 80075e2:	4319      	orrs	r1, r3
 80075e4:	e001      	b.n	80075ea <USART_ITConfig+0x2c>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80075e6:	ea23 0101 	bic.w	r1, r3, r1
 80075ea:	6001      	str	r1, [r0, #0]
 80075ec:	bd10      	pop	{r4, pc}

080075ee <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80075ee:	8a83      	ldrh	r3, [r0, #20]
 80075f0:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 80075f2:	b10a      	cbz	r2, 80075f8 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80075f4:	4319      	orrs	r1, r3
 80075f6:	e001      	b.n	80075fc <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 80075f8:	ea23 0101 	bic.w	r1, r3, r1
 80075fc:	8281      	strh	r1, [r0, #20]
 80075fe:	4770      	bx	lr

08007600 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8007600:	8a03      	ldrh	r3, [r0, #16]
 8007602:	f023 030f 	bic.w	r3, r3, #15
 8007606:	041b      	lsls	r3, r3, #16
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800760c:	8a03      	ldrh	r3, [r0, #16]
 800760e:	b29b      	uxth	r3, r3
 8007610:	4319      	orrs	r1, r3
 8007612:	8201      	strh	r1, [r0, #16]
 8007614:	4770      	bx	lr

08007616 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8007616:	8983      	ldrh	r3, [r0, #12]
 8007618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800761c:	041b      	lsls	r3, r3, #16
 800761e:	0c1b      	lsrs	r3, r3, #16
 8007620:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8007622:	8983      	ldrh	r3, [r0, #12]
 8007624:	b29b      	uxth	r3, r3
 8007626:	4319      	orrs	r1, r3
 8007628:	8181      	strh	r1, [r0, #12]
 800762a:	4770      	bx	lr

0800762c <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800762c:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 800762e:	b119      	cbz	r1, 8007638 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8007630:	b29b      	uxth	r3, r3
 8007632:	f043 0302 	orr.w	r3, r3, #2
 8007636:	e003      	b.n	8007640 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8007638:	f023 0302 	bic.w	r3, r3, #2
 800763c:	041b      	lsls	r3, r3, #16
 800763e:	0c1b      	lsrs	r3, r3, #16
 8007640:	8183      	strh	r3, [r0, #12]
 8007642:	4770      	bx	lr

08007644 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8007644:	8a03      	ldrh	r3, [r0, #16]
 8007646:	f023 0320 	bic.w	r3, r3, #32
 800764a:	041b      	lsls	r3, r3, #16
 800764c:	0c1b      	lsrs	r3, r3, #16
 800764e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8007650:	8a03      	ldrh	r3, [r0, #16]
 8007652:	b29b      	uxth	r3, r3
 8007654:	4319      	orrs	r1, r3
 8007656:	8201      	strh	r1, [r0, #16]
 8007658:	4770      	bx	lr

0800765a <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800765a:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800765c:	b119      	cbz	r1, 8007666 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800765e:	b29b      	uxth	r3, r3
 8007660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007664:	e003      	b.n	800766e <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8007666:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800766a:	041b      	lsls	r3, r3, #16
 800766c:	0c1b      	lsrs	r3, r3, #16
 800766e:	8203      	strh	r3, [r0, #16]
 8007670:	4770      	bx	lr

08007672 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8007672:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8007676:	8081      	strh	r1, [r0, #4]
 8007678:	4770      	bx	lr

0800767a <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800767a:	8880      	ldrh	r0, [r0, #4]
}
 800767c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8007680:	4770      	bx	lr

08007682 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8007682:	8983      	ldrh	r3, [r0, #12]
 8007684:	b29b      	uxth	r3, r3
 8007686:	f043 0301 	orr.w	r3, r3, #1
 800768a:	8183      	strh	r3, [r0, #12]
 800768c:	4770      	bx	lr

0800768e <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800768e:	8b03      	ldrh	r3, [r0, #24]
 8007690:	b2db      	uxtb	r3, r3
 8007692:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8007694:	8b03      	ldrh	r3, [r0, #24]
 8007696:	b29b      	uxth	r3, r3
 8007698:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800769c:	8301      	strh	r1, [r0, #24]
 800769e:	4770      	bx	lr

080076a0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80076a0:	8b03      	ldrh	r3, [r0, #24]
 80076a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80076a6:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80076a8:	8b03      	ldrh	r3, [r0, #24]
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	4319      	orrs	r1, r3
 80076ae:	8301      	strh	r1, [r0, #24]
 80076b0:	4770      	bx	lr

080076b2 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80076b2:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80076b4:	b119      	cbz	r1, 80076be <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	f043 0320 	orr.w	r3, r3, #32
 80076bc:	e003      	b.n	80076c6 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80076be:	f023 0320 	bic.w	r3, r3, #32
 80076c2:	041b      	lsls	r3, r3, #16
 80076c4:	0c1b      	lsrs	r3, r3, #16
 80076c6:	8283      	strh	r3, [r0, #20]
 80076c8:	4770      	bx	lr

080076ca <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80076ca:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80076cc:	b119      	cbz	r1, 80076d6 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	f043 0310 	orr.w	r3, r3, #16
 80076d4:	e003      	b.n	80076de <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80076d6:	f023 0310 	bic.w	r3, r3, #16
 80076da:	041b      	lsls	r3, r3, #16
 80076dc:	0c1b      	lsrs	r3, r3, #16
 80076de:	8283      	strh	r3, [r0, #20]
 80076e0:	4770      	bx	lr

080076e2 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80076e2:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80076e4:	b119      	cbz	r1, 80076ee <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	f043 0308 	orr.w	r3, r3, #8
 80076ec:	e003      	b.n	80076f6 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80076ee:	f023 0308 	bic.w	r3, r3, #8
 80076f2:	041b      	lsls	r3, r3, #16
 80076f4:	0c1b      	lsrs	r3, r3, #16
 80076f6:	8283      	strh	r3, [r0, #20]
 80076f8:	4770      	bx	lr

080076fa <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80076fa:	8a83      	ldrh	r3, [r0, #20]
 80076fc:	f023 0304 	bic.w	r3, r3, #4
 8007700:	041b      	lsls	r3, r3, #16
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8007706:	8a83      	ldrh	r3, [r0, #20]
 8007708:	b29b      	uxth	r3, r3
 800770a:	4319      	orrs	r1, r3
 800770c:	8281      	strh	r1, [r0, #20]
 800770e:	4770      	bx	lr

08007710 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8007710:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8007712:	b119      	cbz	r1, 800771c <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8007714:	b29b      	uxth	r3, r3
 8007716:	f043 0302 	orr.w	r3, r3, #2
 800771a:	e003      	b.n	8007724 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800771c:	f023 0302 	bic.w	r3, r3, #2
 8007720:	041b      	lsls	r3, r3, #16
 8007722:	0c1b      	lsrs	r3, r3, #16
 8007724:	8283      	strh	r3, [r0, #20]
 8007726:	4770      	bx	lr

08007728 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8007728:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800772a:	4219      	tst	r1, r3
}
 800772c:	bf14      	ite	ne
 800772e:	2001      	movne	r0, #1
 8007730:	2000      	moveq	r0, #0
 8007732:	4770      	bx	lr

08007734 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8007734:	43c9      	mvns	r1, r1
 8007736:	b289      	uxth	r1, r1
 8007738:	8001      	strh	r1, [r0, #0]
 800773a:	4770      	bx	lr

0800773c <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800773c:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 800773e:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8007740:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8007744:	f001 021f 	and.w	r2, r1, #31

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007748:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800774a:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800774e:	d101      	bne.n	8007754 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8007750:	8983      	ldrh	r3, [r0, #12]
 8007752:	e003      	b.n	800775c <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007754:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8007756:	bf0c      	ite	eq
 8007758:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800775a:	8a83      	ldrhne	r3, [r0, #20]
 800775c:	b29b      	uxth	r3, r3
 800775e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8007760:	8802      	ldrh	r2, [r0, #0]
 8007762:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8007764:	b143      	cbz	r3, 8007778 <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8007766:	2301      	movs	r3, #1
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8007768:	0a09      	lsrs	r1, r1, #8

  bitpos = (u32)0x01 << bitpos;
 800776a:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
  {
    bitstatus = SET;
 800776e:	420a      	tst	r2, r1
 8007770:	bf14      	ite	ne
 8007772:	4618      	movne	r0, r3
 8007774:	2000      	moveq	r0, #0
 8007776:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8007778:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800777a:	bd10      	pop	{r4, pc}

0800777c <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 800777c:	0a09      	lsrs	r1, r1, #8
 800777e:	2301      	movs	r3, #1
 8007780:	fa03 f101 	lsl.w	r1, r3, r1
 8007784:	43c9      	mvns	r1, r1
 8007786:	b289      	uxth	r1, r1
 8007788:	8001      	strh	r1, [r0, #0]
 800778a:	4770      	bx	lr

0800778c <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 800778c:	bf30      	wfi
    BX r14
 800778e:	4770      	bx	lr

08007790 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8007790:	bf20      	wfe
    BX r14
 8007792:	4770      	bx	lr

08007794 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8007794:	bf40      	sev
    BX r14
 8007796:	4770      	bx	lr

08007798 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8007798:	f3bf 8f6f 	isb	sy
    BX r14
 800779c:	4770      	bx	lr

0800779e <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 800779e:	f3bf 8f4f 	dsb	sy
    BX r14
 80077a2:	4770      	bx	lr

080077a4 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 80077a4:	f3bf 8f5f 	dmb	sy
    BX r14
 80077a8:	4770      	bx	lr

080077aa <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 80077aa:	df01      	svc	1
    BX r14
 80077ac:	4770      	bx	lr

080077ae <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 80077ae:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 80077b2:	4770      	bx	lr

080077b4 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 80077b4:	f380 8814 	msr	CONTROL, r0
  ISB
 80077b8:	f3bf 8f6f 	isb	sy
  BX r14
 80077bc:	4770      	bx	lr

080077be <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 80077be:	f3ef 8009 	mrs	r0, PSP
  BX r14
 80077c2:	4770      	bx	lr

080077c4 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 80077c4:	f380 8809 	msr	PSP, r0
    BX r14
 80077c8:	4770      	bx	lr

080077ca <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 80077ca:	f3ef 8008 	mrs	r0, MSP
  BX r14
 80077ce:	4770      	bx	lr

080077d0 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 80077d0:	f380 8808 	msr	MSP, r0
    BX r14
 80077d4:	4770      	bx	lr

080077d6 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 80077d6:	b672      	cpsid	i
  BX r14
 80077d8:	4770      	bx	lr

080077da <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 80077da:	b662      	cpsie	i
  BX r14
 80077dc:	4770      	bx	lr

080077de <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 80077de:	b671      	cpsid	f
  BX r14
 80077e0:	4770      	bx	lr

080077e2 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 80077e2:	b661      	cpsie	f
  BX r14
 80077e4:	4770      	bx	lr

080077e6 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 80077e6:	f380 8811 	msr	BASEPRI, r0
  BX r14
 80077ea:	4770      	bx	lr

080077ec <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 80077ec:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 80077f0:	4770      	bx	lr

080077f2 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 80077f2:	ba40      	rev16	r0, r0
  BX r14
 80077f4:	4770      	bx	lr

080077f6 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 80077f6:	ba00      	rev	r0, r0
  BX r14
 80077f8:	4770      	bx	lr
	...

080077fc <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80077fc:	4668      	mov	r0, sp
 80077fe:	f020 0107 	bic.w	r1, r0, #7
 8007802:	468d      	mov	sp, r1
 8007804:	b501      	push	{r0, lr}
 8007806:	4a0c      	ldr	r2, [pc, #48]	; (8007838 <Reset_Handler+0x3c>)
 8007808:	4b0c      	ldr	r3, [pc, #48]	; (800783c <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800780a:	490d      	ldr	r1, [pc, #52]	; (8007840 <Reset_Handler+0x44>)
 800780c:	428b      	cmp	r3, r1
 800780e:	d204      	bcs.n	800781a <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8007810:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007814:	f843 0b04 	str.w	r0, [r3], #4
 8007818:	e7f8      	b.n	800780c <Reset_Handler+0x10>
 800781a:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800781c:	4a0a      	ldr	r2, [pc, #40]	; (8007848 <Reset_Handler+0x4c>)
    {
        *(pulDest++) = 0;
 800781e:	2100      	movs	r1, #0
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8007820:	4293      	cmp	r3, r2
 8007822:	d202      	bcs.n	800782a <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8007824:	f843 1b04 	str.w	r1, [r3], #4
 8007828:	e7fa      	b.n	8007820 <Reset_Handler+0x24>
    }

    //
    // Call the application's entry point.
    //
    main();
 800782a:	f000 f80f 	bl	800784c <main>
}
 800782e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8007832:	4685      	mov	sp, r0
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	08007b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, sp, lr}
 800783c:	20000000 	andcs	r0, r0, r0
 8007840:	200002f4 	strdcs	r0, [r0], -r4
 8007844:	200002f4 	strdcs	r0, [r0], -r4
 8007848:	20001410 	andcs	r1, r0, r0, lsl r4

0800784c <main>:
* Return         : None
*******************************************************************************/


int main(void)
{
 800784c:	b510      	push	{r4, lr}

	byte bCount;
	long lTemp;

	System_Configuration();
 800784e:	f7fc ffe8 	bl	8004822 <System_Configuration>

	dxl_set_power(OFF);
 8007852:	2000      	movs	r0, #0
 8007854:	f7fd f88a 	bl	800496c <dxl_set_power>
	//dxl_set_power(ON);
	Zigbee_SetState(ON);
 8007858:	2001      	movs	r0, #1
 800785a:	f7fb fe9b 	bl	8003594 <Zigbee_SetState>

	//LED_SetState(LED_POWER, ON);
	//	LED_RGB_SetState(LED_R|LED_G|LED_B);
	//LED_RGB_SetState(OFF);

	BufferClear(USART_DXL);
 800785e:	2000      	movs	r0, #0
 8007860:	f7fd f95c 	bl	8004b1c <BufferClear>
	BufferClear(USART_PC);
 8007864:	2002      	movs	r0, #2
 8007866:	f7fd f959 	bl	8004b1c <BufferClear>
	BufferClear(USART_ZIGBEE);
 800786a:	2001      	movs	r0, #1
 800786c:	f7fd f956 	bl	8004b1c <BufferClear>

	setBuzzerOff();
 8007870:	f7fd fb48 	bl	8004f04 <setBuzzerOff>
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 8007874:	4810      	ldr	r0, [pc, #64]	; (80078b8 <main+0x6c>)
 8007876:	4a11      	ldr	r2, [pc, #68]	; (80078bc <main+0x70>)

	BufferClear(USART_DXL);
	BufferClear(USART_PC);
	BufferClear(USART_ZIGBEE);

	setBuzzerOff();
 8007878:	2300      	movs	r3, #0
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 800787a:	5c19      	ldrb	r1, [r3, r0]
 800787c:	54d1      	strb	r1, [r2, r3]
 800787e:	3301      	adds	r3, #1
		EEPROM_Write( P_OPERATING_MODE, 0);
	}
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
 8007880:	2b18      	cmp	r3, #24
 8007882:	d1fa      	bne.n	800787a <main+0x2e>
	USART_Configuration(USART_DXL,lTemp);
	USART_Configuration(USART_PC,lTemp);
*/


    gbLEDBlinkCounter = 8;
 8007884:	4b0e      	ldr	r3, [pc, #56]	; (80078c0 <main+0x74>)
 8007886:	2208      	movs	r2, #8
 8007888:	701a      	strb	r2, [r3, #0]
 800788a:	2403      	movs	r4, #3




	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 800788c:	2101      	movs	r1, #1
 800788e:	2007      	movs	r0, #7
 8007890:	f7fc fc10 	bl	80040b4 <LED_SetState>
		mDelay(50);
 8007894:	2032      	movs	r0, #50	; 0x32
 8007896:	f7fd f836 	bl	8004906 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 800789a:	2100      	movs	r1, #0
 800789c:	2007      	movs	r0, #7
 800789e:	f7fc fc09 	bl	80040b4 <LED_SetState>
 80078a2:	3c01      	subs	r4, #1
		mDelay(50);
 80078a4:	2032      	movs	r0, #50	; 0x32
 80078a6:	f7fd f82e 	bl	8004906 <mDelay>





	for (bCount = 0; bCount < 3; bCount++) {
 80078aa:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80078ae:	d1ed      	bne.n	800788c <main+0x40>

	  }

*/

	Process();
 80078b0:	f7fc f862 	bl	8003978 <Process>
 80078b4:	e7fe      	b.n	80078b4 <main+0x68>
 80078b6:	bf00      	nop
 80078b8:	2000010e 	andcs	r0, r0, lr, lsl #2
 80078bc:	20000417 	andcs	r0, r0, r7, lsl r4
 80078c0:	20000888 	andcs	r0, r0, r8, lsl #17

080078c4 <DoremiTable>:
 80078c4:	21882383 	orrcs	r2, r8, r3, lsl #7
 80078c8:	1ddd1fa3 	ldclne	15, cr1, [sp, #652]	; 0x28c
 80078cc:	1a9b1c34 	bne	66ce9a4 <__ram_size__+0x66be9a4>
 80078d0:	17b3191c 			; <UNDEFINED> instruction: 0x17b3191c
 80078d4:	151e165f 	ldrne	r1, [lr, #-1631]	; 0xfffff9a1
 80078d8:	12d013ee 	sbcsne	r1, r0, #-1207959549	; 0xb8000003
 80078dc:	10c411c1 	sbcne	r1, r4, r1, asr #3
 80078e0:	0eee0fd1 	mcreq	15, 7, r0, cr14, cr1, {6}
 80078e4:	0d4d0e1a 	stcleq	14, cr0, [sp, #-104]	; 0xffffff98
 80078e8:	0bd90c8e 	bleq	764ab28 <__ram_size__+0x763ab28>
 80078ec:	0a8f0b2f 	beq	63ca5b0 <__ram_size__+0x63ba5b0>
 80078f0:	096809f7 	stmdbeq	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp}^
 80078f4:	086108e0 	stmdaeq	r1!, {r5, r6, r7, fp}^
 80078f8:	077707e9 	ldrbeq	r0, [r7, -r9, ror #15]!
 80078fc:	06a6070c 	strteq	r0, [r6], ip, lsl #14
 8007900:	05ed0647 	strbeq	r0, [sp, #1607]!	; 0x647
 8007904:	05470597 	strbeq	r0, [r7, #-1431]	; 0xfffffa69
 8007908:	04b404fb 	ldrteq	r0, [r4], #1275	; 0x4fb
 800790c:	04300470 	ldrteq	r0, [r0], #-1136	; 0xfffffb90
 8007910:	03bb03f4 			; <UNDEFINED> instruction: 0x03bb03f4
 8007914:	03520386 	cmpeq	r2, #402653186	; 0x18000002
 8007918:	02f60323 	rscseq	r0, r6, #-1946157056	; 0x8c000000
 800791c:	02a302cc 	adceq	r0, r3, #204, 4	; 0xc000000c
 8007920:	025a027e 	subseq	r0, sl, #-536870905	; 0xe0000007
 8007924:	02180238 	andseq	r0, r8, #56, 4	; 0x80000003
 8007928:	01de01fa 	ldrsheq	r0, [lr, #26]

0800792c <SoundTable>:
 800792c:	02ee0000 	rsceq	r0, lr, #0
 8007930:	0fd110c4 	svceq	0x00d110c4
 8007934:	0e1a0eee 	cdpeq	14, 1, cr0, cr10, cr14, {7}
 8007938:	0c8e0d4d 	stceq	13, cr0, [lr], {77}	; 0x4d
 800793c:	0b2f0bd9 	bleq	8bca8a8 <_sidata+0xbc2d38>
 8007940:	09f70a8f 	ldmibeq	r7!, {r0, r1, r2, r3, r7, r9, fp}^
 8007944:	08e00968 	stmiaeq	r0!, {r3, r5, r6, r8, fp}^
 8007948:	07e90861 	strbeq	r0, [r9, r1, ror #16]!
 800794c:	070c0777 	smlsdxeq	ip, r7, r7, r0
 8007950:	064706a6 	strbeq	r0, [r7], -r6, lsr #13
 8007954:	059705ed 	ldreq	r0, [r7, #1517]	; 0x5ed
 8007958:	04fb0547 	ldrbteq	r0, [fp], #1351	; 0x547
 800795c:	047004b4 	ldrbteq	r0, [r0], #-1204	; 0xfffffb4c
 8007960:	30d40384 	sbcscc	r0, r4, r4, lsl #7
 8007964:	0007186a 	andeq	r1, r7, sl, ror #16

08007966 <Sound31>:
 8007966:	00810007 	addeq	r0, r1, r7
 800796a:	00800114 	addeq	r0, r0, r4, lsl r1
 800796e:	01130081 	tsteq	r3, r1, lsl #1
 8007972:	00810080 	addeq	r0, r1, r0, lsl #1
 8007976:	00800112 	addeq	r0, r0, r2, lsl r1
 800797a:	01110081 	tsteq	r1, r1, lsl #1
 800797e:	00810080 	addeq	r0, r1, r0, lsl #1
 8007982:	00800110 	addeq	r0, r0, r0, lsl r1
	...

08007988 <Sound30>:
 8007988:	009a0008 	addseq	r0, sl, r8
 800798c:	00e80081 	rsceq	r0, r8, r1, lsl #1
 8007990:	02210322 	eoreq	r0, r1, #-2013265920	; 0x88000000
 8007994:	00000100 	andeq	r0, r0, r0, lsl #2

08007998 <Sound25>:
 8007998:	01150010 	tsteq	r5, r0, lsl r0
 800799c:	02720272 	rsbseq	r0, r2, #536870919	; 0x20000007
 80079a0:	01000272 	tsteq	r0, r2, ror r2
	...

080079a6 <Sound24>:
 80079a6:	01990004 	orrseq	r0, r9, r4
 80079aa:	01990080 	orrseq	r0, r9, r0, lsl #1
 80079ae:	01990080 	orrseq	r0, r9, r0, lsl #1
 80079b2:	01990080 	orrseq	r0, r9, r0, lsl #1
 80079b6:	00000080 	andeq	r0, r0, r0, lsl #1

080079ba <Sound23>:
 80079ba:	00810008 	addeq	r0, r1, r8
 80079be:	04210468 	strteq	r0, [r1], #-1128	; 0xfffffb98
 80079c2:	00000100 	andeq	r0, r0, r0, lsl #2

080079c6 <Sound22>:
 80079c6:	009a0001 	addseq	r0, sl, r1
 80079ca:	042a046a 	strteq	r0, [sl], #-1130	; 0xfffffb96
 80079ce:	04340474 	ldrteq	r0, [r4], #-1140	; 0xfffffb8c
 80079d2:	043e047e 	ldrteq	r0, [lr], #-1150	; 0xfffffb82
 80079d6:	04480488 	strbeq	r0, [r8], #-1160	; 0xfffffb78
 80079da:	04520492 	ldrbeq	r0, [r2], #-1170	; 0xfffffb6e
 80079de:	045c049c 	ldrbeq	r0, [ip], #-1180	; 0xfffffb64
 80079e2:	046604a6 	strbteq	r0, [r6], #-1190	; 0xfffffb5a
 80079e6:	047004b0 	ldrbteq	r0, [r0], #-1200	; 0xfffffb50
 80079ea:	00000100 	andeq	r0, r0, r0, lsl #2

080079ee <Sound21>:
 80079ee:	00810004 	addeq	r0, r1, r4
 80079f2:	04340474 	ldrteq	r0, [r4], #-1140	; 0xfffffb8c
 80079f6:	04480488 	strbeq	r0, [r8], #-1160	; 0xfffffb78
 80079fa:	00000100 	andeq	r0, r0, r0, lsl #2

080079fe <Sound20>:
 80079fe:	009c0010 	addseq	r0, ip, r0, lsl r0
 8007a02:	01000452 	tsteq	r0, r2, asr r4
	...

08007a08 <Sound15>:
 8007a08:	04000009 	streq	r0, [r0], #-9
 8007a0c:	0080020e 	addeq	r0, r0, lr, lsl #4
 8007a10:	01820182 	orreq	r0, r2, r2, lsl #3
 8007a14:	04000182 	streq	r0, [r0], #-386	; 0xfffffe7e
	...

08007a1a <Sound13>:
 8007a1a:	00940008 	addseq	r0, r4, r8
 8007a1e:	021700a5 	andseq	r0, r7, #165	; 0xa5
 8007a22:	00a50214 	adceq	r0, r5, r4, lsl r2
 8007a26:	02140217 	andseq	r0, r4, #1879048193	; 0x70000001
 8007a2a:	00000100 	andeq	r0, r0, r0, lsl #2

08007a2e <Sound12>:
 8007a2e:	009a0010 	addseq	r0, sl, r0, lsl r0
 8007a32:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 8007a36:	00aa0080 	adceq	r0, sl, r0, lsl #1
 8007a3a:	010000ea 	smlatteq	r0, sl, r0, r0
	...

08007a40 <Sound11>:
 8007a40:	009a0010 	addseq	r0, sl, r0, lsl r0
 8007a44:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 8007a48:	00000100 	andeq	r0, r0, r0, lsl #2

08007a4c <Sound10>:
 8007a4c:	011a0010 	tsteq	sl, r0, lsl r0
 8007a50:	0100016a 	tsteq	r0, sl, ror #2
	...

08007a56 <Sound8>:
 8007a56:	00810010 	addeq	r0, r1, r0, lsl r0
 8007a5a:	009a00e1 	addseq	r0, sl, r1, ror #1
 8007a5e:	00a100e1 	adceq	r0, r1, r1, ror #1
 8007a62:	00000100 	andeq	r0, r0, r0, lsl #2

08007a66 <Sound7>:
 8007a66:	009a0014 	addseq	r0, sl, r4, lsl r0
 8007a6a:	04210461 	strteq	r0, [r1], #-1121	; 0xfffffb9f
 8007a6e:	00000100 	andeq	r0, r0, r0, lsl #2

08007a72 <Sound6>:
 8007a72:	00900014 	addseq	r0, r0, r4, lsl r0
 8007a76:	041e046c 	ldreq	r0, [lr], #-1132	; 0xfffffb94
	...

08007a7c <Sound5>:
 8007a7c:	01170010 	tsteq	r7, r0, lsl r0
 8007a80:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8007a84:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8007a88:	00000100 	andeq	r0, r0, r0, lsl #2

08007a8c <Sound4>:
 8007a8c:	01170014 	tsteq	r7, r4, lsl r0
 8007a90:	026100b0 	rsbeq	r0, r1, #176	; 0xb0
 8007a94:	00000100 	andeq	r0, r0, r0, lsl #2

08007a98 <Sound3>:
 8007a98:	01090020 	tsteq	r9, r0, lsr #32
 8007a9c:	021e0421 	andseq	r0, lr, #553648128	; 0x21000000
 8007aa0:	00000100 	andeq	r0, r0, r0, lsl #2

08007aa4 <Sound2>:
 8007aa4:	00970010 	addseq	r0, r7, r0, lsl r0
 8007aa8:	00f200b2 	ldrhteq	r0, [r2], #2
 8007aac:	00b20080 	adcseq	r0, r2, r0, lsl #1
 8007ab0:	010000f2 	strdeq	r0, [r0, -r2]
	...

08007ab6 <Sound1>:
 8007ab6:	01080014 	tsteq	r8, r4, lsl r0
 8007aba:	04620124 	strbteq	r0, [r2], #-292	; 0xfffffedc
 8007abe:	021e041e 	andseq	r0, lr, #503316480	; 0x1e000000
 8007ac2:	00000100 	andeq	r0, r0, r0, lsl #2

08007ac6 <Sound0>:
 8007ac6:	00900014 	addseq	r0, r0, r4, lsl r0
 8007aca:	011e01a8 	tsteq	lr, r8, lsr #3
 8007ace:	00ac01e8 	adceq	r0, ip, r8, ror #3
 8007ad2:	010000ec 	smlatteq	r0, ip, r0, r0
	...

08007ad8 <Music7>:
 8007ad8:	01100017 	tsteq	r0, r7, lsl r0
 8007adc:	00900080 	addseq	r0, r0, r0, lsl #1
 8007ae0:	01100090 			; <UNDEFINED> instruction: 0x01100090
 8007ae4:	00970110 	addseq	r0, r7, r0, lsl r1
 8007ae8:	00970094 	umullseq	r0, r7, r4, r0
 8007aec:	04100094 	ldreq	r0, [r0], #-148	; 0xffffff6c
 8007af0:	00000100 	andeq	r0, r0, r0, lsl #2

08007af4 <Music6>:
 8007af4:	0108000f 	tsteq	r8, pc
 8007af8:	0111010d 	tsteq	r1, sp, lsl #2
 8007afc:	00800194 	umulleq	r0, r0, r4, r1	; <UNPREDICTABLE>
 8007b00:	04140111 	ldreq	r0, [r4], #-273	; 0xfffffeef
 8007b04:	0100011e 	tsteq	r0, lr, lsl r1
 8007b08:	01000114 	tsteq	r0, r4, lsl r1
 8007b0c:	00940094 	umullseq	r0, r4, r4, r0
 8007b10:	01000114 	tsteq	r0, r4, lsl r1
 8007b14:	04190114 	ldreq	r0, [r9], #-276	; 0xfffffeec
 8007b18:	00000200 	andeq	r0, r0, r0, lsl #4

08007b1c <Music1>:
 8007b1c:	01100008 	tsteq	r0, r8
 8007b20:	010d010f 	tsteq	sp, pc, lsl #2
 8007b24:	0109010b 	tsteq	r9, fp, lsl #2
 8007b28:	01060108 	tsteq	r6, r8, lsl #2
 8007b2c:	00000404 	andeq	r0, r0, r4, lsl #8

08007b30 <Music0>:
 8007b30:	01080008 	tsteq	r8, r8
 8007b34:	010c010a 	tsteq	ip, sl, lsl #2
 8007b38:	010f010d 	tsteq	pc, sp, lsl #2
 8007b3c:	01130111 	tsteq	r3, r1, lsl r1
 8007b40:	00000114 	andeq	r0, r0, r4, lsl r1

08007b44 <APBAHBPrescTable>:
 8007b44:	00000000 	andeq	r0, r0, r0
 8007b48:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 8007b4c:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 8007b50:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08007b54 <ADCPrescTable>:
 8007b54:	08060402 	stmdaeq	r6, {r1, sl}

Disassembly of section .init:

08007b58 <_init>:
 8007b58:	e1a0c00d 	mov	ip, sp
 8007b5c:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
 8007b60:	e24cb004 	sub	fp, ip, #4

Disassembly of section .fini:

08007b64 <_fini>:
 8007b64:	e1a0c00d 	mov	ip, sp
 8007b68:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
 8007b6c:	e24cb004 	sub	fp, ip, #4

Disassembly of section .data:

20000000 <_sdata>:
20000000:	01010002 	tsteq	r1, r2
20000004:	00020101 	andeq	r0, r2, r1, lsl #2
20000008:	01010002 	tsteq	r1, r2
2000000c:	00020101 	andeq	r0, r2, r1, lsl #2
20000010:	01010101 	tsteq	r1, r1, lsl #2
20000014:	00020002 	andeq	r0, r2, r2
20000018:	00020101 	andeq	r0, r2, r1, lsl #2
2000001c:	01010002 	tsteq	r1, r2
20000020:	01010101 	tsteq	r1, r1, lsl #2
20000024:	00020101 	andeq	r0, r2, r1, lsl #2
20000028:	00020002 	andeq	r0, r2, r2
2000002c:	00020002 	andeq	r0, r2, r2
20000030:	02010002 	andeq	r0, r1, #2
20000034:	02000200 	andeq	r0, r0, #0, 4
20000038:	02000200 	andeq	r0, r0, #0, 4
2000003c:	02000200 	andeq	r0, r0, #0, 4
20000040:	02000200 	andeq	r0, r0, #0, 4
20000044:	02000200 	andeq	r0, r0, #0, 4
20000048:	02000200 	andeq	r0, r0, #0, 4
2000004c:	02000200 	andeq	r0, r0, #0, 4
20000050:	02010100 	andeq	r0, r1, #0, 2
20000054:	01000200 	mrseq	r0, R8_usr
20000058:	00010002 	andeq	r0, r1, r2

2000005a <gbpParameterRange>:
2000005a:	00010001 	andeq	r0, r1, r1
2000005e:	fd000001 	stc2	0, cr0, [r0, #-4]
20000062:	fe00fe01 	cdp2	14, 0, cr15, cr0, cr1, {0}
20000066:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006a:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006e:	96000001 	strls	r0, [r0], -r1
20000072:	fa32fa32 	blx	20cbe942 <__ram_end__+0xcae942>
20000076:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000007a:	7f000200 	svcvc	0x00000200
2000007e:	ff007f00 			; <UNDEFINED> instruction: 0xff007f00
20000082:	00010001 	andeq	r0, r1, r1
20000086:	00010001 	andeq	r0, r1, r1
2000008a:	07000100 	streq	r0, [r0, -r0, lsl #2]
2000008e:	7f00ff00 	svcvc	0x0000ff00
20000092:	7f00ff00 	svcvc	0x0000ff00
20000096:	00010001 	andeq	r0, r1, r1
2000009a:	00010001 	andeq	r0, r1, r1
2000009e:	00010001 	andeq	r0, r1, r1
200000a2:	00010001 	andeq	r0, r1, r1
200000a6:	00010001 	andeq	r0, r1, r1
200000aa:	00010001 	andeq	r0, r1, r1
200000ae:	00010001 	andeq	r0, r1, r1
200000b2:	00010001 	andeq	r0, r1, r1
200000b6:	00010001 	andeq	r0, r1, r1
200000ba:	00010001 	andeq	r0, r1, r1
200000be:	00010001 	andeq	r0, r1, r1
200000c2:	00010001 	andeq	r0, r1, r1
200000c6:	00010001 	andeq	r0, r1, r1
200000ca:	00010001 	andeq	r0, r1, r1
200000ce:	00010001 	andeq	r0, r1, r1
200000d2:	00010001 	andeq	r0, r1, r1
200000d6:	00010001 	andeq	r0, r1, r1
200000da:	00010001 	andeq	r0, r1, r1
200000de:	00010001 	andeq	r0, r1, r1
200000e2:	00010001 	andeq	r0, r1, r1
200000e6:	00010001 	andeq	r0, r1, r1
200000ea:	00010001 	andeq	r0, r1, r1
200000ee:	00010001 	andeq	r0, r1, r1
200000f2:	00010001 	andeq	r0, r1, r1
200000f6:	00010001 	andeq	r0, r1, r1
200000fa:	ff000001 			; <UNDEFINED> instruction: 0xff000001
200000fe:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
20000102:	0001ff00 	andeq	pc, r1, r0, lsl #30
20000106:	00010001 	andeq	r0, r1, r1
2000010a:	00010001 	andeq	r0, r1, r1

2000010e <ROM_INITIAL_DATA>:
2000010e:	c8137300 	ldmdagt	r3, {r8, r9, ip, sp, lr}
20000112:	00000001 	andeq	r0, r0, r1
20000116:	500003ff 	strdpl	r0, [r0], -pc	; <UNPREDICTABLE>
2000011a:	03ffbe3c 	mvnseq	fp, #60, 28	; 0x3c0
2000011e:	00242402 	eoreq	r2, r4, r2, lsl #8
20000122:	00000000 	andeq	r0, r0, r0
	...

20000128 <CCR4_Val>:
20000128:	0000000c 	andeq	r0, r0, ip

2000012c <Baudrate_DXL>:
2000012c:	000f4240 	andeq	r4, pc, r0, asr #4

20000130 <Baudrate_ZIGBEE>:
20000130:	0000e100 	andeq	lr, r0, r0, lsl #2

20000134 <Baudrate_PC>:
20000134:	000f4240 	andeq	r4, pc, r0, asr #4

20000138 <CCR3_Val>:
20000138:	030a3070 	movweq	r3, #41072	; 0xa070

2000013a <CCR2_Val>:
2000013a:	0064030a 	rsbeq	r0, r4, sl, lsl #6

2000013c <CCR1_Val>:
2000013c:	01000064 	tsteq	r0, r4, rrx

2000013e <gbVoltageTable>:
2000013e:	03020100 	movweq	r0, #8448	; 0x2100
20000142:	07060504 	streq	r0, [r6, -r4, lsl #10]
20000146:	0b0a0908 	bleq	2028256e <__ram_end__+0x27256e>
2000014a:	0f0e0d0c 	svceq	0x000e0d0c
2000014e:	13121110 	tstne	r2, #16, 2
20000152:	17161514 			; <UNDEFINED> instruction: 0x17161514
20000156:	1b1a1918 	blne	206865be <__ram_end__+0x6765be>
2000015a:	1f1e1d1c 	svcne	0x001e1d1c
2000015e:	23222120 			; <UNDEFINED> instruction: 0x23222120
20000162:	27262524 	strcs	r2, [r6, -r4, lsr #10]!
20000166:	2a2a2928 	bcs	20a8a60e <__ram_end__+0xa7a60e>
2000016a:	2e2d2c2b 	cdpcs	12, 2, cr2, cr13, cr11, {1}
2000016e:	3231302f 	eorscc	r3, r1, #47	; 0x2f
20000172:	36353433 			; <UNDEFINED> instruction: 0x36353433
20000176:	3a393837 	bcc	20e4e25a <__ram_end__+0xe3e25a>
2000017a:	3e3d3c3b 	mrccc	12, 1, r3, cr13, cr11, {1}
2000017e:	4241403f 	submi	r4, r1, #63	; 0x3f
20000182:	46454443 	strbmi	r4, [r5], -r3, asr #8
20000186:	4a494847 	bmi	212522aa <__ram_end__+0x12422aa>
2000018a:	4e4d4c4b 	cdpmi	12, 4, cr4, cr13, cr11, {2}
2000018e:	5251504f 	subspl	r5, r1, #79	; 0x4f
20000192:	56555453 			; <UNDEFINED> instruction: 0x56555453
20000196:	5a595857 	bpl	216562fa <__ram_end__+0x16462fa>
2000019a:	5e5d5c5b 	mrcpl	12, 2, r5, cr13, cr11, {2}
2000019e:	6261605f 	rsbvs	r6, r1, #95	; 0x5f
200001a2:	66656463 	strbtvs	r6, [r5], -r3, ror #8
200001a6:	6a696867 	bvs	21a5a34a <__ram_end__+0x1a4a34a>
200001aa:	6e6d6c6b 	cdpvs	12, 6, cr6, cr13, cr11, {3}
200001ae:	7271706f 	rsbsvc	r7, r1, #111	; 0x6f
200001b2:	76757473 			; <UNDEFINED> instruction: 0x76757473
200001b6:	7a797877 	bvc	21e5e39a <__ram_end__+0x1e4e39a>
200001ba:	7e7d7c7b 	mrcvc	12, 3, r7, cr13, cr11, {3}
200001be:	81807f7f 	orrhi	r7, r0, pc, ror pc
200001c2:	85848382 	strhi	r8, [r4, #898]	; 0x382
200001c6:	89888786 	stmibhi	r8, {r1, r2, r7, r8, r9, sl, pc}
200001ca:	8d8c8b8a 	vstrhi	d8, [ip, #552]	; 0x228
200001ce:	91908f8e 	orrsls	r8, r0, lr, lsl #31
200001d2:	95949392 	ldrls	r9, [r4, #914]	; 0x392
200001d6:	99989796 	ldmibls	r8, {r1, r2, r4, r7, r8, r9, sl, ip, pc}
200001da:	9d9c9b9a 	vldrls	d9, [ip, #616]	; 0x268
200001de:	a1a09f9e 	strexdge	r9, lr, [r0]
200001e2:	a5a4a3a2 	strge	sl, [r4, #930]!	; 0x3a2
200001e6:	a9a8a7a6 	stmibge	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, pc}
200001ea:	adacabaa 	stcge	11, cr10, [ip, #680]!	; 0x2a8
200001ee:	b1b0afae 	lsrslt	sl, lr, #31
200001f2:	b5b4b3b2 	ldrlt	fp, [r4, #946]!	; 0x3b2
200001f6:	b9b8b7b6 	ldmiblt	r8!, {r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
200001fa:	bdbcbbba 	ldclt	11, cr11, [ip, #744]!	; 0x2e8
200001fe:	c1c0bfbe 	strhgt	fp, [r0, #254]	; 0xfe
20000202:	c5c4c3c2 	strbgt	ip, [r4, #962]	; 0x3c2
20000206:	c9c8c7c6 	stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^
2000020a:	cdcccbca 	vstrgt	d28, [ip, #808]	; 0x328
2000020e:	d1d0cfce 	bicsle	ip, r0, lr, asr #31
20000212:	d4d3d3d2 	ldrble	sp, [r3], #978	; 0x3d2
20000216:	d8d7d6d5 	ldmle	r7, {r0, r2, r4, r6, r7, r9, sl, ip, lr, pc}^
2000021a:	dcdbdad9 	vldmiale	fp, {s27-s243}
2000021e:	e0dfdedd 	ldrsb	sp, [pc], #237	; <UNPREDICTABLE>
20000222:	e4e3e2e1 	strbt	lr, [r3], #737	; 0x2e1
20000226:	e8e7e6e5 	stmia	r7!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
2000022a:	ecebeae9 	vstmia	fp!, {s29-s261}
2000022e:	f0efeeed 			; <UNDEFINED> instruction: 0xf0efeeed
20000232:	f4f3f2f1 			; <UNDEFINED> instruction: 0xf4f3f2f1
20000236:	f8f7f6f5 			; <UNDEFINED> instruction: 0xf8f7f6f5
2000023a:	fcfbfaf9 	ldc2l	10, cr15, [fp], #996	; 0x3e4
	...

20000240 <ADC_Channel>:
20000240:	0000000a 	andeq	r0, r0, sl
20000244:	0000000b 	andeq	r0, r0, fp
20000248:	0000000c 	andeq	r0, r0, ip
2000024c:	0000000d 	andeq	r0, r0, sp
20000250:	00000000 	andeq	r0, r0, r0
20000254:	00000001 	andeq	r0, r0, r1
20000258:	00000002 	andeq	r0, r0, r2
2000025c:	00000003 	andeq	r0, r0, r3
20000260:	00000004 	andeq	r0, r0, r4
20000264:	00000005 	andeq	r0, r0, r5
20000268:	00000006 	andeq	r0, r0, r6
2000026c:	00000007 	andeq	r0, r0, r7
20000270:	0000000e 	andeq	r0, r0, lr
20000274:	0000000f 	andeq	r0, r0, pc
20000278:	00000008 	andeq	r0, r0, r8
2000027c:	00000009 	andeq	r0, r0, r9

20000280 <MusicTable>:
20000280:	08007b30 	stmdaeq	r0, {r4, r5, r8, r9, fp, ip, sp, lr}
20000284:	08007b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip, sp, lr}
20000288:	08007af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip, sp, lr}
2000028c:	08007ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip, sp, lr}
20000290:	08007ac6 	stmdaeq	r0, {r1, r2, r6, r7, r9, fp, ip, sp, lr}
20000294:	08007ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip, sp, lr}
20000298:	08007aa4 	stmdaeq	r0, {r2, r5, r7, r9, fp, ip, sp, lr}
2000029c:	08007a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip, sp, lr}
200002a0:	08007a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp, lr}
200002a4:	08007a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp, lr}
200002a8:	08007a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, sp, lr}
200002ac:	08007a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, ip, sp, lr}
200002b0:	08007a56 	stmdaeq	r0, {r1, r2, r4, r6, r9, fp, ip, sp, lr}
200002b4:	08007a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, sp, lr}
200002b8:	08007a40 	stmdaeq	r0, {r6, r9, fp, ip, sp, lr}
200002bc:	08007a2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, fp, ip, sp, lr}
200002c0:	08007a1a 	stmdaeq	r0, {r1, r3, r4, r9, fp, ip, sp, lr}
200002c4:	08007a08 	stmdaeq	r0, {r3, r9, fp, ip, sp, lr}
200002c8:	080079fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}
200002cc:	080079ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr}
200002d0:	080079c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip, sp, lr}
200002d4:	080079ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, fp, ip, sp, lr}
200002d8:	080079a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip, sp, lr}
200002dc:	08007998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip, sp, lr}
200002e0:	08007988 	stmdaeq	r0, {r3, r7, r8, fp, ip, sp, lr}
200002e4:	08007966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, ip, sp, lr}

200002e8 <Music_TempoContainer>:
200002e8:	ffe80001 			; <UNDEFINED> instruction: 0xffe80001

200002ea <SPI_TxBuffer>:
200002ea:	eaffffe8 	b	20000292 <MusicTable+0x12>
200002ee:	ffecffff 			; <UNDEFINED> instruction: 0xffecffff
200002f2:	Address 0x200002f2 is out of bounds.


Disassembly of section .bss:

200002f4 <_sbss>:
200002f4:	00000000 	andeq	r0, r0, r0

200002f8 <gwCounter1>:
200002f8:	00000000 	andeq	r0, r0, r0

200002fc <b1Sec.6355>:
200002fc:	00000000 	andeq	r0, r0, r0

20000300 <Counter>:
	...

20000302 <bLowBatteryCount.6080>:
	...

20000303 <bLED_Counter>:
	...

20000304 <wLED_Timer>:
	...

20000306 <bLedBlinkFlag>:
	...

20000308 <gbRcvFlag>:
	...

2000030a <gwRcvData>:
	...

2000030c <gbRcvPacketNum>:
	...

2000030d <gbRcvPacket>:
2000030d:	00000000 	andeq	r0, r0, r0
20000311:	00000000 	andeq	r0, r0, r0

20000314 <gwMyZigbeeID>:
	...

20000316 <gbStartAddress>:
	...

20000317 <gbpParameter>:
	...

20000417 <gbpControlTable>:
	...

20000472 <gbParameterLength>:
	...

20000473 <gbInstruction>:
	...

20000474 <gbRxID>:
	...

20000475 <gbInterruptCheckError>:
	...

20000476 <gbTxD1BufferWritePointer>:
	...

20000477 <gbpTxD1Buffer>:
	...

20000577 <gbTxD1Transmitting>:
	...

20000578 <gbTxD1BufferReadPointer>:
	...

20000579 <gbDxlPwr>:
	...

2000057a <gbLEDHeadR>:
	...

2000057b <gbLEDHeadG>:
	...

2000057c <gbLEDHeadB>:
	...

2000057d <gbLEDEyeR>:
	...

2000057e <gbLEDEyeG>:
	...

2000057f <gbLEDEyeB>:
	...

20000580 <gbMiliSec>:
	...

20000581 <gbRxBufferReadPointer>:
	...

20000582 <gbRxBufferWritePointer>:
	...

20000583 <gbpRxInterruptBuffer>:
	...

20000683 <gbRxD0BufferReadPointer>:
	...

20000684 <gbRxD0BufferWritePointer>:
	...

20000685 <gbpRxD0Buffer>:
	...

20000785 <gbTxD0BufferWritePointer>:
	...

20000786 <gbpTxD0Buffer>:
	...

20000886 <gbTxD0BufferReadPointer>:
	...

20000887 <gbLEDPwm>:
	...

20000888 <gbLEDBlinkCounter>:
	...

20000889 <gbpRegParameter>:
	...

20000989 <gbRegParameterLength>:
	...

2000098a <gbRegAddress>:
	...

2000098b <gbTxD0Transmitting>:
	...

2000098c <gbRxD1BufferReadPointer>:
	...

2000098d <gbRxD1BufferWritePointer>:
	...

2000098e <gbpRxD1Buffer>:
	...

20000a8e <gbTxBufferReadPointer>:
	...

20000a8f <gbTxBufferWritePointer>:
	...

20000a90 <gbpTxInterruptBuffer>:
	...

20000b90 <gwTimingDelay>:
20000b90:	00000000 	andeq	r0, r0, r0

20000b94 <tmp.6059>:
20000b94:	00000000 	andeq	r0, r0, r0

20000b98 <tmpdly>:
20000b98:	00000000 	andeq	r0, r0, r0

20000b9c <ADC_Value>:
	...

20000bbc <ADC_Channel_Index>:
	...

20000bbe <gwUSART_ZIGBEE_WritePtr>:
	...

20000bc0 <gwUSART_ZIGBEE_ReadPtr>:
	...

20000bc2 <gwpUSART_ZIGBEE_Buffer>:
	...

200013c2 <gbBuzzerPlayLength>:
	...

200013c3 <gbBuzzerData>:
	...

200013c4 <Music_Play>:
	...

200013c6 <Doremi_Play>:
	...

200013c8 <Doremi_Index>:
	...

200013ca <Doremi_TimCount>:
	...

200013cc <Music_MusicIndex>:
	...

200013ce <Music_ReadIndex>:
	...

200013d0 <Music_TempoCnt>:
	...

200013d2 <Music_CurrentPacket>:
	...

200013d4 <Music_CurrentLen>:
	...

200013d6 <Music_CurrentSound>:
	...

200013d8 <Music_WaveFlag>:
	...

200013da <Music_WaveStep>:
	...

200013dc <Music_StartDelayFlag>:
	...

200013de <Music_WaveBuffer>:
	...

200013e0 <SPI_RxBufferPointer>:
	...

200013e1 <SPI_RxBuffer>:
	...

200013f4 <Gyro_X_raw>:
	...

200013f6 <Gyro_Y_raw>:
	...

200013f8 <Gyro_Z_raw>:
	...

200013fa <ACC_X_raw>:
	...

200013fc <ACC_Y_raw>:
	...

200013fe <ACC_Z_raw>:
	...

20001400 <Gyro_X>:
	...

20001402 <Gyro_Y>:
	...

20001404 <Gyro_Z>:
	...

20001406 <ACC_X>:
	...

20001408 <ACC_Y>:
	...

2000140a <ACC_Z>:
	...

2000140c <GYRO_ACC_ENABLE>:
	...

2000140d <SPI_TxBufferPointer>:
2000140d:	Address 0x2000140d is out of bounds.


Disassembly of section ._usrstack:

20001410 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__ram_size__+0x10c0d24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	342e3520 	strtcc	r3, [lr], #-1312	; 0xfffffae0
  30:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  34:	30363130 	eorscc	r3, r6, r0, lsr r1
  38:	20393036 	eorscs	r3, r9, r6, lsr r0
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__ram_end__+0xdffef2fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40
  58:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  5c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  60:	6f697369 	svcvs	0x00697369
  64:	3332206e 	teqcc	r2, #110	; 0x6e
  68:	35313737 	ldrcc	r3, [r1, #-1847]!	; 0xfffff8c9
  6c:	Address 0x0000006c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  14:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	06440002 	strbeq	r0, [r4], -r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0800784c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp, lr}
  34:	00000078 	andeq	r0, r0, r8, ror r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	08680002 	stmdaeq	r8!, {r1}^
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
  54:	000001f8 	strdeq	r0, [r0], -r8
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0e390002 	cdpeq	0, 3, cr0, cr9, cr2, {0}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
  74:	000001d8 	ldrdeq	r0, [r0], -r8
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	13c80002 	bicne	r0, r8, #2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	08003640 	stmdaeq	r0, {r6, r9, sl, ip, sp}
  94:	0000006a 	andeq	r0, r0, sl, rrx
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	15880002 	strne	r0, [r8, #2]
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
  b4:	000009d8 	ldrdeq	r0, [r0], -r8
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	20c20002 	sbccs	r0, r2, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08004084 	stmdaeq	r0, {r2, r7, lr}
  d4:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	223f0002 	eorscs	r0, pc, #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	080040b4 	stmdaeq	r0, {r2, r4, r5, r7, lr}
  f4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	266a0002 	strbtcs	r0, [sl], -r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08004260 	stmdaeq	r0, {r5, r6, r9, lr}
 114:	00000648 	andeq	r0, r0, r8, asr #12
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	3ec80002 	cdpcc	0, 12, cr0, cr8, cr2, {0}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	080048a8 	stmdaeq	r0, {r3, r5, r7, fp, lr}
 134:	000001c8 	andeq	r0, r0, r8, asr #3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	44e50002 	strbtmi	r0, [r5], #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08004a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, lr}
 154:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	48110002 	ldmdami	r1, {r1}
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08004b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, lr}
 174:	00000324 	andeq	r0, r0, r4, lsr #6
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	4ff10002 	svcmi	0x00f10002
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
 194:	000001d8 	ldrdeq	r0, [r0], -r8
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	59c50002 	stmibpl	r5, {r1}^
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08005018 	stmdaeq	r0, {r3, r4, ip, lr}
 1b4:	000004a8 	andeq	r0, r0, r8, lsr #9
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	66450002 	strbvs	r0, [r5], -r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
 1d4:	00000338 	andeq	r0, r0, r8, lsr r3
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	71980002 	orrsvc	r0, r8, r2
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	080057f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
 1f4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	78a60002 	stmiavc	r6!, {r1}
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	080058b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, ip, lr}
 214:	0000047c 	andeq	r0, r0, ip, ror r4
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	81690002 	cmnhi	r9, r2
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	08005d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, lr}
 234:	0000026a 	andeq	r0, r0, sl, ror #4
	...
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
 244:	88b20002 	ldmhi	r2!, {r1}
 248:	00040000 	andeq	r0, r4, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
 254:	00000328 	andeq	r0, r0, r8, lsr #6
	...
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
 264:	922a0002 	eorls	r0, sl, #2
 268:	00040000 	andeq	r0, r4, r0
 26c:	00000000 	andeq	r0, r0, r0
 270:	080062c8 	stmdaeq	r0, {r3, r6, r7, r9, sp, lr}
 274:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
 284:	94f50002 	ldrbtls	r0, [r5], #2
 288:	00040000 	andeq	r0, r4, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	08006390 	stmdaeq	r0, {r4, r7, r8, r9, sp, lr}
 294:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2a4:	9d720002 	ldclls	0, cr0, [r2, #-8]!
 2a8:	00040000 	andeq	r0, r4, r0
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
 2b4:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
	...
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c4:	a6b10002 	ldrtge	r0, [r1], r2
 2c8:	00040000 	andeq	r0, r4, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	08006988 	stmdaeq	r0, {r3, r7, r8, fp, sp, lr}
 2d4:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	a8c40002 	stmiage	r4, {r1}^
 2e8:	00040000 	andeq	r0, r4, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	08006a14 	stmdaeq	r0, {r2, r4, r9, fp, sp, lr}
 2f4:	00000a2a 	andeq	r0, r0, sl, lsr #20
	...
 300:	0000001c 	andeq	r0, r0, ip, lsl r0
 304:	c7450002 	strbgt	r0, [r5, -r2]
 308:	00040000 	andeq	r0, r4, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	08007440 	stmdaeq	r0, {r6, sl, ip, sp, lr}
 314:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	d1530002 	cmple	r3, r2
 328:	00040000 	andeq	r0, r4, r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	0800778c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp, lr}
 334:	0000006e 	andeq	r0, r0, lr, rrx
	...
 340:	0000001c 	andeq	r0, r0, ip, lsl r0
 344:	d1c10002 	bicle	r0, r1, r2
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	080077fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}
 354:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000640 	andeq	r0, r0, r0, asr #12
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000359 	andeq	r0, r0, r9, asr r3
      10:	0000cd0c 	andeq	ip, r0, ip, lsl #26
      14:	0001cf00 	andeq	ip, r1, r0, lsl #30
      18:	00313400 	eorseq	r3, r1, r0, lsl #8
      1c:	00013c08 	andeq	r3, r1, r8, lsl #24
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	0000023c 	andeq	r0, r0, ip, lsr r2
      2c:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
      30:	02000000 	andeq	r0, r0, #0
      34:	01540601 	cmpeq	r4, r1, lsl #12
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	000001f2 	strdeq	r0, [r0], -r2
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	02290702 	eoreq	r0, r9, #524288	; 0x80000
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
      6c:	04000001 	streq	r0, [r0], #-1
      70:	00000017 	andeq	r0, r0, r7, lsl r0
      74:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
      78:	45050000 	strmi	r0, [r5, #-0]
      7c:	04000000 	streq	r0, [r0], #-0
      80:	0000019e 	muleq	r0, lr, r1
      84:	008a3002 	addeq	r3, sl, r2
      88:	57050000 	strpl	r0, [r5, -r0]
      8c:	03000000 	movweq	r0, #0
      90:	00387576 	eorseq	r7, r8, r6, ror r5
      94:	009a3102 	addseq	r3, sl, r2, lsl #2
      98:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      9c:	06000000 	streq	r0, [r0], -r0
      a0:	00006801 	andeq	r6, r0, r1, lsl #16
      a4:	b8390200 	ldmdalt	r9!, {r9}
      a8:	07000000 	streq	r0, [r0, -r0]
      ac:	00000804 	andeq	r0, r0, r4, lsl #16
      b0:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
      b4:	00010054 	andeq	r0, r1, r4, asr r0
      b8:	11070402 	tstne	r7, r2, lsl #8
      bc:	09000003 	stmdbeq	r0, {r0, r1}
      c0:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
      c4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      c8:	3152430a 	cmpcc	r2, sl, lsl #6
      cc:	020d0300 	andeq	r0, sp, #0, 6
      d0:	0000007f 	andeq	r0, r0, pc, ror r0
      d4:	026b0b00 	rsbeq	r0, fp, #0, 22
      d8:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
      dc:	00004c02 	andeq	r4, r0, r2, lsl #24
      e0:	430a0200 	movwmi	r0, #41472	; 0xa200
      e4:	03003252 	movweq	r3, #594	; 0x252
      e8:	007f020f 	rsbseq	r0, pc, pc, lsl #4
      ec:	0b040000 	bleq	1000f4 <__ram_size__+0xf00f4>
      f0:	00000275 	andeq	r0, r0, r5, ror r2
      f4:	4c021003 	stcmi	0, cr1, [r2], {3}
      f8:	06000000 	streq	r0, [r0], -r0
      fc:	00014d0b 	andeq	r4, r1, fp, lsl #26
     100:	02110300 	andseq	r0, r1, #0, 6
     104:	0000007f 	andeq	r0, r0, pc, ror r0
     108:	00a10b08 	adceq	r0, r1, r8, lsl #22
     10c:	12030000 	andne	r0, r3, #0
     110:	00004c02 	andeq	r4, r0, r2, lsl #24
     114:	170b0a00 	strne	r0, [fp, -r0, lsl #20]
     118:	03000002 	movweq	r0, #2
     11c:	007f0213 	rsbseq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
     120:	0b0c0000 	bleq	300128 <__ram_size__+0x2f0128>
     124:	0000027f 	andeq	r0, r0, pc, ror r2
     128:	4c021403 	cfstrsmi	mvf1, [r2], {3}
     12c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     130:	0052530a 	subseq	r5, r2, sl, lsl #6
     134:	7f021503 	svcvc	0x00021503
     138:	10000000 	andne	r0, r0, r0
     13c:	0002890b 	andeq	r8, r2, fp, lsl #18
     140:	02160300 	andseq	r0, r6, #0, 6
     144:	0000004c 	andeq	r0, r0, ip, asr #32
     148:	47450a12 	smlaldmi	r0, r5, r2, sl
     14c:	17030052 	smlsdne	r3, r2, r0, r0
     150:	00007f02 	andeq	r7, r0, r2, lsl #30
     154:	930b1400 	movwls	r1, #46080	; 0xb400
     158:	03000002 	movweq	r0, #2
     15c:	004c0218 	subeq	r0, ip, r8, lsl r2
     160:	0b160000 	bleq	580168 <__ram_size__+0x570168>
     164:	00000030 	andeq	r0, r0, r0, lsr r0
     168:	7f021903 	svcvc	0x00021903
     16c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     170:	00029d0b 	andeq	r9, r2, fp, lsl #26
     174:	021a0300 	andseq	r0, sl, #0, 6
     178:	0000004c 	andeq	r0, r0, ip, asr #32
     17c:	00360b1a 	eorseq	r0, r6, sl, lsl fp
     180:	1b030000 	blne	c0188 <__ram_size__+0xb0188>
     184:	00007f02 	andeq	r7, r0, r2, lsl #30
     188:	c70b1c00 	strgt	r1, [fp, -r0, lsl #24]
     18c:	03000002 	movweq	r0, #2
     190:	004c021c 	subeq	r0, ip, ip, lsl r2
     194:	0b1e0000 	bleq	78019c <__ram_size__+0x77019c>
     198:	00000012 	andeq	r0, r0, r2, lsl r0
     19c:	7f021d03 	svcvc	0x00021d03
     1a0:	20000000 	andcs	r0, r0, r0
     1a4:	0002b30b 	andeq	fp, r2, fp, lsl #6
     1a8:	021e0300 	andseq	r0, lr, #0, 6
     1ac:	0000004c 	andeq	r0, r0, ip, asr #32
     1b0:	4e430a22 	vmlami.f32	s1, s6, s5
     1b4:	1f030054 	svcne	0x00030054
     1b8:	00007f02 	andeq	r7, r0, r2, lsl #30
     1bc:	bd0b2400 	cfstrslt	mvf2, [fp, #-0]
     1c0:	03000002 	movweq	r0, #2
     1c4:	004c0220 	subeq	r0, ip, r0, lsr #4
     1c8:	0a260000 	beq	9801d0 <__ram_size__+0x9701d0>
     1cc:	00435350 	subeq	r5, r3, r0, asr r3
     1d0:	7f022103 	svcvc	0x00022103
     1d4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     1d8:	0001600b 	andeq	r6, r1, fp
     1dc:	02220300 	eoreq	r0, r2, #0, 6
     1e0:	0000004c 	andeq	r0, r0, ip, asr #32
     1e4:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     1e8:	23030052 	movwcs	r0, #12370	; 0x3052
     1ec:	00007f02 	andeq	r7, r0, r2, lsl #30
     1f0:	6b0b2c00 	blvs	2cb1f8 <__ram_size__+0x2bb1f8>
     1f4:	03000001 	movweq	r0, #1
     1f8:	004c0224 	subeq	r0, ip, r4, lsr #4
     1fc:	0a2e0000 	beq	b80204 <__ram_size__+0xb70204>
     200:	00524352 	subseq	r4, r2, r2, asr r3
     204:	7f022503 	svcvc	0x00022503
     208:	30000000 	andcc	r0, r0, r0
     20c:	0001760b 	andeq	r7, r1, fp, lsl #12
     210:	02260300 	eoreq	r0, r6, #0, 6
     214:	0000004c 	andeq	r0, r0, ip, asr #32
     218:	00ea0b32 	rsceq	r0, sl, r2, lsr fp
     21c:	27030000 	strcs	r0, [r3, -r0]
     220:	00007f02 	andeq	r7, r0, r2, lsl #30
     224:	810b3400 	tsthi	fp, r0, lsl #8
     228:	03000001 	movweq	r0, #1
     22c:	004c0228 	subeq	r0, ip, r8, lsr #4
     230:	0b360000 	bleq	d80238 <__ram_size__+0xd70238>
     234:	000000ef 	andeq	r0, r0, pc, ror #1
     238:	7f022903 	svcvc	0x00022903
     23c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     240:	0001190b 	andeq	r1, r1, fp, lsl #18
     244:	022a0300 	eoreq	r0, sl, #0, 6
     248:	0000004c 	andeq	r0, r0, ip, asr #32
     24c:	00f40b3a 	rscseq	r0, r4, sl, lsr fp
     250:	2b030000 	blcs	c0258 <__ram_size__+0xb0258>
     254:	00007f02 	andeq	r7, r0, r2, lsl #30
     258:	240b3c00 	strcs	r3, [fp], #-3072	; 0xfffff400
     25c:	03000001 	movweq	r0, #1
     260:	004c022c 	subeq	r0, ip, ip, lsr #4
     264:	0b3e0000 	bleq	f8026c <__ram_size__+0xf7026c>
     268:	000000f9 	strdeq	r0, [r0], -r9
     26c:	7f022d03 	svcvc	0x00022d03
     270:	40000000 	andmi	r0, r0, r0
     274:	0001a30b 	andeq	sl, r1, fp, lsl #6
     278:	022e0300 	eoreq	r0, lr, #0, 6
     27c:	0000004c 	andeq	r0, r0, ip, asr #32
     280:	02590b42 	subseq	r0, r9, #67584	; 0x10800
     284:	2f030000 	svccs	0x00030000
     288:	00007f02 	andeq	r7, r0, r2, lsl #30
     28c:	ae0b4400 	cfcpysge	mvf4, mvf11
     290:	03000001 	movweq	r0, #1
     294:	004c0230 	subeq	r0, ip, r0, lsr r2
     298:	0a460000 	beq	11802a0 <__ram_size__+0x11702a0>
     29c:	00524344 	subseq	r4, r2, r4, asr #6
     2a0:	7f023103 	svcvc	0x00023103
     2a4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     2a8:	0001b90b 	andeq	fp, r1, fp, lsl #18
     2ac:	02320300 	eorseq	r0, r2, #0, 6
     2b0:	0000004c 	andeq	r0, r0, ip, asr #32
     2b4:	02660b4a 	rsbeq	r0, r6, #75776	; 0x12800
     2b8:	33030000 	movwcc	r0, #12288	; 0x3000
     2bc:	00007f02 	andeq	r7, r0, r2, lsl #30
     2c0:	c40b4c00 	strgt	r4, [fp], #-3072	; 0xfffff400
     2c4:	03000001 	movweq	r0, #1
     2c8:	004c0234 	subeq	r0, ip, r4, lsr r2
     2cc:	004e0000 	subeq	r0, lr, r0
     2d0:	0001410c 	andeq	r4, r1, ip, lsl #2
     2d4:	02350300 	eorseq	r0, r5, #0, 6
     2d8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     2dc:	00680106 	rsbeq	r0, r8, r6, lsl #2
     2e0:	17040000 	strne	r0, [r4, -r0]
     2e4:	000002f4 	strdeq	r0, [r0], -r4
     2e8:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
     2ec:	4f080000 	svcmi	0x00080000
     2f0:	0001004e 	andeq	r0, r1, lr, asr #32
     2f4:	0002040d 	andeq	r0, r2, sp, lsl #8
     2f8:	36440100 	strbcc	r0, [r4], -r0, lsl #2
     2fc:	02080031 	andeq	r0, r8, #49	; 0x31
     300:	01000000 	mrseq	r0, (UNDEF: 0)
     304:	03cd0d9c 	biceq	r0, sp, #156, 26	; 0x2700
     308:	53010000 	movwpl	r0, #4096	; 0x1000
     30c:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
     310:	00000002 	andeq	r0, r0, r2
     314:	bb0d9c01 	bllt	367320 <__ram_size__+0x357320>
     318:	01000000 	mrseq	r0, (UNDEF: 0)
     31c:	00313a62 	eorseq	r3, r1, r2, ror #20
     320:	00000208 	andeq	r0, r0, r8, lsl #4
     324:	0d9c0100 	ldfeqs	f0, [ip]
     328:	0000001c 	andeq	r0, r0, ip, lsl r0
     32c:	313c7101 	teqcc	ip, r1, lsl #2
     330:	00020800 	andeq	r0, r2, r0, lsl #16
     334:	9c010000 	stcls	0, cr0, [r1], {-0}
     338:	00033a0e 	andeq	r3, r3, lr, lsl #20
     33c:	44a10100 	strtmi	r0, [r1], #256	; 0x100
     340:	04080031 	streq	r0, [r8], #-49	; 0xffffffcf
     344:	01000000 	mrseq	r0, (UNDEF: 0)
     348:	0003579c 	muleq	r3, ip, r7
     34c:	31480f00 	cmpcc	r8, r0, lsl #30
     350:	058d0800 	streq	r0, [sp, #2048]	; 0x800
     354:	10000000 	andne	r0, r0, r0
     358:	0000018c 	andeq	r0, r0, ip, lsl #3
     35c:	6c017501 	cfstr32vs	mvfx7, [r1], {1}
     360:	04080031 	streq	r0, [r8], #-49	; 0xffffffcf
     364:	01000000 	mrseq	r0, (UNDEF: 0)
     368:	0003779c 	muleq	r3, ip, r7
     36c:	31700f00 	cmncc	r0, r0, lsl #30
     370:	05980800 	ldreq	r0, [r8, #2048]	; 0x800
     374:	10000000 	andne	r0, r0, r0
     378:	0000004c 	andeq	r0, r0, ip, asr #32
     37c:	8201e801 	andhi	lr, r1, #65536	; 0x10000
     380:	aa080031 	bge	20044c <__ram_size__+0x1f044c>
     384:	01000000 	mrseq	r0, (UNDEF: 0)
     388:	0004af9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
     38c:	030b1100 	movweq	r1, #45312	; 0xb100
     390:	ea010000 	b	40398 <__ram_size__+0x30398>
     394:	0004af01 	andeq	sl, r4, r1, lsl #30
     398:	fc030500 	stc2	5, cr0, [r3], {-0}
     39c:	12200002 	eorne	r0, r0, #2
     3a0:	080031c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp}
     3a4:	00000004 	andeq	r0, r0, r4
     3a8:	000003c8 	andeq	r0, r0, r8, asr #7
     3ac:	00031a13 	andeq	r1, r3, r3, lsl sl
     3b0:	01f60100 	mvnseq	r0, r0, lsl #2
     3b4:	000004af 	andeq	r0, r0, pc, lsr #9
     3b8:	000003be 			; <UNDEFINED> instruction: 0x000003be
     3bc:	c8150014 	ldmdagt	r5, {r2, r4}
     3c0:	a3080031 	movwge	r0, #32817	; 0x8031
     3c4:	00000005 	andeq	r0, r0, r5
     3c8:	0031d812 	eorseq	sp, r1, r2, lsl r8
     3cc:	00001208 	andeq	r1, r0, r8, lsl #4
     3d0:	00040300 	andeq	r0, r4, r0, lsl #6
     3d4:	00831300 	addeq	r1, r3, r0, lsl #6
     3d8:	02010000 	andeq	r0, r1, #0
     3dc:	0004af02 	andeq	sl, r4, r2, lsl #30
     3e0:	0003e700 	andeq	lr, r3, r0, lsl #14
     3e4:	15001400 	strne	r1, [r0, #-1024]	; 0xfffffc00
     3e8:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
     3ec:	000005af 	andeq	r0, r0, pc, lsr #11
     3f0:	0031e015 	eorseq	lr, r1, r5, lsl r0
     3f4:	0005ba08 	andeq	fp, r5, r8, lsl #20
     3f8:	31e41500 	mvncc	r1, r0, lsl #10
     3fc:	05c50800 	strbeq	r0, [r5, #2048]	; 0x800
     400:	16000000 	strne	r0, [r0], -r0
     404:	0800318e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, sp}
     408:	000005d1 	ldrdeq	r0, [r0], -r1
     40c:	0000041d 	andeq	r0, r0, sp, lsl r4
     410:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
     414:	17244a40 	strne	r4, [r4, -r0, asr #20]!
     418:	40015101 	andmi	r5, r1, r1, lsl #2
     41c:	319c1600 	orrscc	r1, ip, r0, lsl #12
     420:	05dd0800 	ldrbeq	r0, [sp, #2048]	; 0x800
     424:	04370000 	ldrteq	r0, [r7], #-0
     428:	01170000 	tsteq	r7, r0
     42c:	4a400350 	bmi	1001174 <__ram_size__+0xff1174>
     430:	51011724 	tstpl	r1, r4, lsr #14
     434:	15004001 	strne	r4, [r0, #-1]
     438:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     43c:	00000598 	muleq	r0, r8, r5
     440:	0031a816 	eorseq	sl, r1, r6, lsl r8
     444:	0005e908 	andeq	lr, r5, r8, lsl #18
     448:	00045500 	andeq	r5, r4, r0, lsl #10
     44c:	50011700 	andpl	r1, r1, r0, lsl #14
     450:	244a4003 	strbcs	r4, [sl], #-3
     454:	31be1600 			; <UNDEFINED> instruction: 0x31be1600
     458:	05f50800 	ldrbeq	r0, [r5, #2048]!	; 0x800
     45c:	046a0000 	strbteq	r0, [sl], #-0
     460:	01170000 	tsteq	r7, r0
     464:	4a400350 	bmi	10011ac <__ram_size__+0xff11ac>
     468:	d2150024 	andsle	r0, r5, #36	; 0x24
     46c:	01080031 	tsteq	r8, r1, lsr r0
     470:	16000006 	strne	r0, [r0], -r6
     474:	080031fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, ip, sp}
     478:	0000060c 	andeq	r0, r0, ip, lsl #12
     47c:	0000048c 	andeq	r0, r0, ip, lsl #9
     480:	01500117 	cmpeq	r0, r7, lsl r1
     484:	51011740 	tstpl	r1, r0, asr #14
     488:	00007502 	andeq	r7, r0, r2, lsl #10
     48c:	00320216 	eorseq	r0, r2, r6, lsl r2
     490:	00060c08 	andeq	r0, r6, r8, lsl #24
     494:	0004a500 	andeq	sl, r4, r0, lsl #10
     498:	50011700 	andpl	r1, r1, r0, lsl #14
     49c:	01173801 	tsteq	r7, r1, lsl #16
     4a0:	00750251 	rsbseq	r0, r5, r1, asr r2
     4a4:	320e1500 	andcc	r1, lr, #0, 10
     4a8:	06170800 	ldreq	r0, [r7], -r0, lsl #16
     4ac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     4b0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     4b4:	00100074 	andseq	r0, r0, r4, ror r0
     4b8:	01000000 	mrseq	r0, (UNDEF: 0)
     4bc:	323c028d 	eorscc	r0, ip, #-805306360	; 0xd0000008
     4c0:	00040800 	andeq	r0, r4, r0, lsl #16
     4c4:	9c010000 	stcls	0, cr0, [r1], {-0}
     4c8:	000004d6 	ldrdeq	r0, [r0], -r6
     4cc:	0032400f 	eorseq	r4, r2, pc
     4d0:	00062208 	andeq	r2, r6, r8, lsl #4
     4d4:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
     4d8:	01000003 	tsteq	r0, r3
     4dc:	324202a4 	subcc	r0, r2, #164, 4	; 0x4000000a
     4e0:	00040800 	andeq	r0, r4, r0, lsl #16
     4e4:	9c010000 	stcls	0, cr0, [r1], {-0}
     4e8:	000004f6 	strdeq	r0, [r0], -r6
     4ec:	0032460f 	eorseq	r4, r2, pc, lsl #12
     4f0:	00062d08 	andeq	r2, r6, r8, lsl #26
     4f4:	72100000 	andsvc	r0, r0, #0
     4f8:	01000000 	mrseq	r0, (UNDEF: 0)
     4fc:	3260034a 	rsbcc	r0, r0, #671088641	; 0x28000001
     500:	00040800 	andeq	r0, r4, r0, lsl #16
     504:	9c010000 	stcls	0, cr0, [r1], {-0}
     508:	00000516 	andeq	r0, r0, r6, lsl r5
     50c:	0032640f 	eorseq	r6, r2, pc, lsl #8
     510:	00063808 	andeq	r3, r6, r8, lsl #16
     514:	de190000 	cdple	0, 1, cr0, cr9, cr0, {0}
     518:	01000002 	tsteq	r0, r2
     51c:	1a01038e 	bne	4135c <__ram_size__+0x3135c>
     520:	00000516 	andeq	r0, r0, r6, lsl r5
     524:	0800326e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, ip, sp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	391b9c01 	ldmdbcc	fp, {r0, sl, fp, ip, pc}
     530:	39000005 	stmdbcc	r0, {r0, r2}
     534:	1c000005 	stcne	0, cr0, [r0], {5}
     538:	005e0500 	subseq	r0, lr, r0, lsl #10
     53c:	ab1d0000 	blge	740544 <__ram_size__+0x730544>
     540:	05000000 	streq	r0, [r0, #-0]
     544:	054a0112 	strbeq	r0, [sl, #-274]	; 0xfffffeee
     548:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     54c:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     550:	00000098 	muleq	r0, r8, r0
     554:	007f2601 	rsbseq	r2, pc, r1, lsl #12
     558:	5e1f0000 	cdppl	0, 1, cr0, cr15, cr0, {0}
     55c:	01000002 	tsteq	r0, r2
     560:	00006f29 	andeq	r6, r0, r9, lsr #30
     564:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
     568:	1f200002 	svcne	0x00200002
     56c:	000005cf 	andeq	r0, r0, pc, asr #11
     570:	008f2a01 	addeq	r2, pc, r1, lsl #20
     574:	03050000 	movweq	r0, #20480	; 0x5000
     578:	20000300 	andcs	r0, r0, r0, lsl #6
     57c:	0000fe1f 	andeq	pc, r0, pc, lsl lr	; <UNPREDICTABLE>
     580:	7f2b0100 	svcvc	0x002b0100
     584:	05000000 	streq	r0, [r0, #-0]
     588:	0002f803 	andeq	pc, r2, r3, lsl #16
     58c:	02a72020 	adceq	r2, r7, #32
     590:	02a70000 	adceq	r0, r7, #0
     594:	27060000 	strcs	r0, [r6, -r0]
     598:	00060b20 	andeq	r0, r6, r0, lsr #22
     59c:	00060b00 	andeq	r0, r6, r0, lsl #22
     5a0:	211b0700 	tstcs	fp, r0, lsl #14
     5a4:	0000031a 	andeq	r0, r0, sl, lsl r3
     5a8:	0000031a 	andeq	r0, r0, sl, lsl r3
     5ac:	2001f601 	andcs	pc, r1, r1, lsl #12
     5b0:	0000021c 	andeq	r0, r0, ip, lsl r2
     5b4:	0000021c 	andeq	r0, r0, ip, lsl r2
     5b8:	45202007 	strmi	r2, [r0, #-7]!
     5bc:	45000002 	strmi	r0, [r0, #-2]
     5c0:	08000002 	stmdaeq	r0, {r1}
     5c4:	00832114 	addeq	r2, r3, r4, lsl r1
     5c8:	00830000 	addeq	r0, r3, r0
     5cc:	02010000 	andeq	r0, r1, #0
     5d0:	01092102 	tsteq	r9, r2, lsl #2
     5d4:	01090000 	mrseq	r0, (UNDEF: 9)
     5d8:	fd090000 	stc2	0, cr0, [r9, #-0]
     5dc:	005c2102 	subseq	r2, ip, r2, lsl #2
     5e0:	005c0000 	subseq	r0, ip, r0
     5e4:	fe090000 	cdp2	0, 0, cr0, cr9, cr0, {0}
     5e8:	003c2102 	eorseq	r2, ip, r2, lsl #2
     5ec:	003c0000 	eorseq	r0, ip, r0
     5f0:	f8090000 			; <UNDEFINED> instruction: 0xf8090000
     5f4:	03492102 	movteq	r2, #37122	; 0x9102
     5f8:	03490000 	movteq	r0, #36864	; 0x9000
     5fc:	ef090000 	svc	0x00090000
     600:	02f92002 	rscseq	r2, r9, #2
     604:	02f90000 	rscseq	r0, r9, #0
     608:	18070000 	stmdane	r7, {}	; <UNPREDICTABLE>
     60c:	0002d120 	andeq	sp, r2, r0, lsr #2
     610:	0002d100 	andeq	sp, r2, r0, lsl #2
     614:	20220a00 	eorcs	r0, r2, r0, lsl #20
     618:	0000012f 	andeq	r0, r0, pc, lsr #2
     61c:	0000012f 	andeq	r0, r0, pc, lsr #2
     620:	2e202107 	sufcss	f2, f0, f7
     624:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
     628:	07000005 	streq	r0, [r0, -r5]
     62c:	05002014 	streq	r2, [r0, #-20]	; 0xffffffec
     630:	05000000 	streq	r0, [r0, #-0]
     634:	16070000 	strne	r0, [r7], -r0
     638:	0004aa20 	andeq	sl, r4, r0, lsr #20
     63c:	0004aa00 	andeq	sl, r4, r0, lsl #20
     640:	00150700 	andseq	r0, r5, r0, lsl #14
     644:	00000220 	andeq	r0, r0, r0, lsr #4
     648:	01db0004 	bicseq	r0, fp, r4
     64c:	01040000 	mrseq	r0, (UNDEF: 4)
     650:	00000359 	andeq	r0, r0, r9, asr r3
     654:	0004640c 	andeq	r6, r4, ip, lsl #8
     658:	0001cf00 	andeq	ip, r1, r0, lsl #30
	...
     664:	00014600 	andeq	r4, r1, r0, lsl #12
     668:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     66c:	0000023c 	andeq	r0, r0, ip, lsr r2
     670:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
     674:	02000000 	andeq	r0, r0, #0
     678:	01540601 	cmpeq	r4, r1, lsl #12
     67c:	04020000 	streq	r0, [r2], #-0
     680:	0001f207 	andeq	pc, r1, r7, lsl #4
     684:	07020200 	streq	r0, [r2, -r0, lsl #4]
     688:	00000229 	andeq	r0, r0, r9, lsr #4
     68c:	00387503 	eorseq	r7, r8, r3, lsl #10
     690:	00522908 	subseq	r2, r2, r8, lsl #18
     694:	01020000 	mrseq	r0, (UNDEF: 2)
     698:	00015208 	andeq	r5, r1, r8, lsl #4
     69c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     6a0:	00000311 	andeq	r0, r0, r1, lsl r3
     6a4:	00520104 	subseq	r0, r2, r4, lsl #2
     6a8:	17090000 	strne	r0, [r9, -r0]
     6ac:	00000078 	andeq	r0, r0, r8, ror r0
     6b0:	46464f05 	strbmi	r4, [r6], -r5, lsl #30
     6b4:	4f050000 	svcmi	0x00050000
     6b8:	0001004e 	andeq	r0, r1, lr, asr #32
     6bc:	00041706 	andeq	r1, r4, r6, lsl #14
     6c0:	7e2b0100 	sufvce	f0, f3, f0
     6c4:	4c000001 	stcmi	0, cr0, [r0], {1}
     6c8:	78080078 	stmdavc	r8, {r3, r4, r5, r6}
     6cc:	01000000 	mrseq	r0, (UNDEF: 0)
     6d0:	00017e9c 	muleq	r1, ip, lr
     6d4:	04030700 	streq	r0, [r3], #-1792	; 0xfffff900
     6d8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     6dc:	00000048 	andeq	r0, r0, r8, asr #32
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	0003e708 	andeq	lr, r3, r8, lsl #14
     6e8:	252f0100 	strcs	r0, [pc, #-256]!	; 5f0 <_Minimum_Stack_Size+0x4f0>
     6ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     6f0:	08007852 	stmdaeq	r0, {r1, r4, r6, fp, ip, sp, lr}
     6f4:	000001c9 	andeq	r0, r0, r9, asr #3
     6f8:	0078580a 	rsbseq	r5, r8, sl, lsl #16
     6fc:	0001d508 	andeq	sp, r1, r8, lsl #10
     700:	0000c700 	andeq	ip, r0, r0, lsl #14
     704:	50010b00 	andpl	r0, r1, r0, lsl #22
     708:	0a003001 	beq	c714 <_Minimum_Stack_Size+0xc614>
     70c:	0800785e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip, sp, lr}
     710:	000001e0 	andeq	r0, r0, r0, ror #3
     714:	000000da 	ldrdeq	r0, [r0], -sl
     718:	0150010b 	cmpeq	r0, fp, lsl #2
     71c:	640a0031 	strvs	r0, [sl], #-49	; 0xffffffcf
     720:	eb080078 	bl	200908 <__ram_size__+0x1f0908>
     724:	ed000001 	stc	0, cr0, [r0, #-4]
     728:	0b000000 	bleq	730 <_Minimum_Stack_Size+0x630>
     72c:	30015001 	andcc	r5, r1, r1
     730:	786a0a00 	stmdavc	sl!, {r9, fp}^
     734:	01eb0800 	mvneq	r0, r0, lsl #16
     738:	01000000 	mrseq	r0, (UNDEF: 0)
     73c:	010b0000 	mrseq	r0, (UNDEF: 11)
     740:	00320150 	eorseq	r0, r2, r0, asr r1
     744:	0078700a 	rsbseq	r7, r8, sl
     748:	0001eb08 	andeq	lr, r1, r8, lsl #22
     74c:	00011300 	andeq	r1, r1, r0, lsl #6
     750:	50010b00 	andpl	r0, r1, r0, lsl #22
     754:	09003101 	stmdbeq	r0, {r0, r8, ip, sp}
     758:	08007874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp, lr}
     75c:	000001f6 	strdeq	r0, [r0], -r6
     760:	0078940a 	rsbseq	r9, r8, sl, lsl #8
     764:	00020108 	andeq	r0, r2, r8, lsl #2
     768:	00013400 	andeq	r3, r1, r0, lsl #8
     76c:	50010b00 	andpl	r0, r1, r0, lsl #22
     770:	010b3701 	tsteq	fp, r1, lsl #14
     774:	00310151 	eorseq	r0, r1, r1, asr r1
     778:	00789a0a 	rsbseq	r9, r8, sl, lsl #20
     77c:	00020c08 	andeq	r0, r2, r8, lsl #24
     780:	00014800 	andeq	r4, r1, r0, lsl #16
     784:	50010b00 	andpl	r0, r1, r0, lsl #22
     788:	00320802 	eorseq	r0, r2, r2, lsl #16
     78c:	0078a20a 	rsbseq	sl, r8, sl, lsl #4
     790:	00020108 	andeq	r0, r2, r8, lsl #2
     794:	00016000 	andeq	r6, r1, r0
     798:	50010b00 	andpl	r0, r1, r0, lsl #22
     79c:	010b3701 	tsteq	fp, r1, lsl #14
     7a0:	00300151 	eorseq	r0, r0, r1, asr r1
     7a4:	0078aa0a 	rsbseq	sl, r8, sl, lsl #20
     7a8:	00020c08 	andeq	r0, r2, r8, lsl #24
     7ac:	00017400 	andeq	r7, r1, r0, lsl #8
     7b0:	50010b00 	andpl	r0, r1, r0, lsl #22
     7b4:	00320802 	eorseq	r0, r2, r2, lsl #16
     7b8:	0078b409 	rsbseq	fp, r8, r9, lsl #8
     7bc:	00021708 	andeq	r1, r2, r8, lsl #14
     7c0:	040c0000 	streq	r0, [ip], #-0
     7c4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     7c8:	00480d00 	subeq	r0, r8, r0, lsl #26
     7cc:	01900000 	orrseq	r0, r0, r0
     7d0:	000e0000 	andeq	r0, lr, r0
     7d4:	00041c0f 	andeq	r1, r4, pc, lsl #24
     7d8:	01110200 	tsteq	r1, r0, lsl #4
     7dc:	00000185 	andeq	r0, r0, r5, lsl #3
     7e0:	0001a70d 	andeq	sl, r1, sp, lsl #14
     7e4:	0001a700 	andeq	sl, r1, r0, lsl #14
     7e8:	10000e00 	andne	r0, r0, r0, lsl #28
     7ec:	00000048 	andeq	r0, r0, r8, asr #32
     7f0:	0000ab0f 	andeq	sl, r0, pc, lsl #22
     7f4:	01120200 	tsteq	r2, r0, lsl #4
     7f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     7fc:	00019c10 	andeq	r9, r1, r0, lsl ip
     800:	04520f00 	ldrbeq	r0, [r2], #-3840	; 0xfffff100
     804:	13020000 	movwne	r0, #8192	; 0x2000
     808:	00004801 	andeq	r4, r0, r1, lsl #16
     80c:	043d1100 	ldrteq	r1, [sp], #-256	; 0xffffff00
     810:	043d0000 	ldrteq	r0, [sp], #-0
     814:	2d030000 	stccs	0, cr0, [r3, #-0]
     818:	03f51201 	mvnseq	r1, #268435456	; 0x10000000
     81c:	03f50000 	mvnseq	r0, #0
     820:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
     824:	00042d12 	andeq	r2, r4, r2, lsl sp
     828:	00042d00 	andeq	r2, r4, r0, lsl #26
     82c:	12280400 	eorne	r0, r8, #0, 8
     830:	00000479 	andeq	r0, r0, r9, ror r4
     834:	00000479 	andeq	r0, r0, r9, ror r4
     838:	0a121c05 	beq	487854 <__ram_size__+0x477854>
     83c:	0a000004 	beq	854 <_Minimum_Stack_Size+0x754>
     840:	06000004 	streq	r0, [r0], -r4
     844:	02d11221 	sbcseq	r1, r1, #268435458	; 0x10000002
     848:	02d10000 	sbcseq	r0, r1, #0
     84c:	22070000 	andcs	r0, r7, #0
     850:	0003e012 	andeq	lr, r3, r2, lsl r0
     854:	0003e000 	andeq	lr, r3, r0
     858:	11240400 			; <UNDEFINED> instruction: 0x11240400
     85c:	000003ed 	andeq	r0, r0, sp, ror #7
     860:	000003ed 	andeq	r0, r0, sp, ror #7
     864:	00011c02 	andeq	r1, r1, r2, lsl #24
     868:	000005cd 	andeq	r0, r0, sp, asr #11
     86c:	02d10004 	sbcseq	r0, r1, #4
     870:	01040000 	mrseq	r0, (UNDEF: 4)
     874:	00000359 	andeq	r0, r0, r9, asr r3
     878:	0004e50c 	andeq	lr, r4, ip, lsl #10
     87c:	0001cf00 	andeq	ip, r1, r0, lsl #30
     880:	00327000 	eorseq	r7, r2, r0
     884:	0001f808 	andeq	pc, r1, r8, lsl #16
     888:	00026500 	andeq	r6, r2, r0, lsl #10
     88c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     890:	0000023c 	andeq	r0, r0, ip, lsr r2
     894:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
     898:	02000000 	andeq	r0, r0, #0
     89c:	01540601 	cmpeq	r4, r1, lsl #12
     8a0:	75030000 	strvc	r0, [r3, #-0]
     8a4:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     8a8:	00004527 	andeq	r4, r0, r7, lsr #10
     8ac:	07040200 	streq	r0, [r4, -r0, lsl #4]
     8b0:	000001f2 	strdeq	r0, [r0], -r2
     8b4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     8b8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
     8bc:	02000000 	andeq	r0, r0, #0
     8c0:	02290702 	eoreq	r0, r9, #524288	; 0x80000
     8c4:	75030000 	strvc	r0, [r3, #-0]
     8c8:	29020038 	stmdbcs	r2, {r3, r4, r5}
     8cc:	00000068 	andeq	r0, r0, r8, rrx
     8d0:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
     8d4:	04000001 	streq	r0, [r0], #-1
     8d8:	00000017 	andeq	r0, r0, r7, lsl r0
     8dc:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
     8e0:	45050000 	strmi	r0, [r5, #-0]
     8e4:	04000000 	streq	r0, [r0], #-0
     8e8:	0000019e 	muleq	r0, lr, r1
     8ec:	008a3002 	addeq	r3, sl, r2
     8f0:	57050000 	strpl	r0, [r5, -r0]
     8f4:	03000000 	movweq	r0, #0
     8f8:	00387576 	eorseq	r7, r8, r6, ror r5
     8fc:	009a3102 	addseq	r3, sl, r2, lsl #2
     900:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
     904:	06000000 	streq	r0, [r0], -r0
     908:	00006801 	andeq	r6, r0, r1, lsl #16
     90c:	b8390200 	ldmdalt	r9!, {r9}
     910:	07000000 	streq	r0, [r0, -r0]
     914:	00000804 	andeq	r0, r0, r4, lsl #16
     918:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
     91c:	00010054 	andeq	r0, r1, r4, asr r0
     920:	11070402 	tstne	r7, r2, lsl #8
     924:	09000003 	stmdbeq	r0, {r0, r1}
     928:	014e031c 	cmpeq	lr, ip, lsl r3
     92c:	00000124 	andeq	r0, r0, r4, lsr #2
     930:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
     934:	01500300 	cmpeq	r0, r0, lsl #6
     938:	0000006f 	andeq	r0, r0, pc, rrx
     93c:	52430a00 	subpl	r0, r3, #0, 20
     940:	51030048 	tstpl	r3, r8, asr #32
     944:	00006f01 	andeq	r6, r0, r1, lsl #30
     948:	490a0400 	stmdbmi	sl, {sl}
     94c:	03005244 	movweq	r5, #580	; 0x244
     950:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
     954:	0a080000 	beq	20095c <__ram_size__+0x1f095c>
     958:	0052444f 	subseq	r4, r2, pc, asr #8
     95c:	6f015303 	svcvs	0x00015303
     960:	0c000000 	stceq	0, cr0, [r0], {-0}
     964:	0004f90b 	andeq	pc, r4, fp, lsl #18
     968:	01540300 	cmpeq	r4, r0, lsl #6
     96c:	0000006f 	andeq	r0, r0, pc, rrx
     970:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
     974:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
     978:	00006f01 	andeq	r6, r0, r1, lsl #30
     97c:	040b1400 	streq	r1, [fp], #-1024	; 0xfffffc00
     980:	03000006 	movweq	r0, #6
     984:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
     988:	00180000 	andseq	r0, r8, r0
     98c:	0004850c 	andeq	r8, r4, ip, lsl #10
     990:	01570300 	cmpeq	r7, r0, lsl #6
     994:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     998:	00012f0d 	andeq	r2, r1, sp, lsl #30
     99c:	70360100 	eorsvc	r0, r6, r0, lsl #2
     9a0:	50080032 	andpl	r0, r8, r2, lsr r0
     9a4:	01000000 	mrseq	r0, (UNDEF: 0)
     9a8:	0001fb9c 	muleq	r1, ip, fp
     9ac:	055f0e00 	ldrbeq	r0, [pc, #-3584]	; fffffbb4 <__ram_end__+0xdffefbb4>
     9b0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
     9b4:	0000005e 	andeq	r0, r0, lr, asr r0
     9b8:	03020305 	movweq	r0, #8965	; 0x2305
     9bc:	100f2000 	andne	r2, pc, r0
     9c0:	f1000000 	cps	#0
     9c4:	10000001 	andne	r0, r0, r1
     9c8:	000005d7 	ldrdeq	r0, [r0], -r7
     9cc:	01fb4501 	mvnseq	r4, r1, lsl #10
     9d0:	01700000 	cmneq	r0, r0
     9d4:	00110000 	andseq	r0, r1, r0
     9d8:	0005f610 	andeq	pc, r5, r0, lsl r6	; <UNPREDICTABLE>
     9dc:	fb460100 	blx	1180de6 <__ram_size__+0x1170de6>
     9e0:	81000001 	tsthi	r0, r1
     9e4:	11000001 	tstne	r0, r1
     9e8:	00280f00 	eoreq	r0, r8, r0, lsl #30
     9ec:	01cd0000 	biceq	r0, sp, r0
     9f0:	8f100000 	svchi	0x00100000
     9f4:	01000005 	tsteq	r0, r5
     9f8:	0001fb49 	andeq	pc, r1, r9, asr #22
     9fc:	00019b00 	andeq	r9, r1, r0, lsl #22
     a00:	12001100 	andne	r1, r0, #0, 2
     a04:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     a08:	00000010 	andeq	r0, r0, r0, lsl r0
     a0c:	000001c3 	andeq	r0, r0, r3, asr #3
     a10:	00057a10 	andeq	r7, r5, r0, lsl sl
     a14:	fb4c0100 	blx	1300e1e <__ram_size__+0x12f0e1e>
     a18:	b9000001 	stmdblt	r0, {r0}
     a1c:	11000001 	tstne	r0, r1
     a20:	32b41300 	adcscc	r1, r4, #0, 6
     a24:	05360800 	ldreq	r0, [r6, #-2048]!	; 0xfffff800
     a28:	14000000 	strne	r0, [r0], #-0
     a2c:	080032aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, ip, sp}
     a30:	00000541 	andeq	r0, r0, r1, asr #10
     a34:	32a01500 	adccc	r1, r0, #0, 10
     a38:	054c0800 	strbeq	r0, [ip, #-2048]	; 0xfffff800
     a3c:	01e10000 	mvneq	r0, r0
     a40:	01160000 	tsteq	r6, r0
     a44:	ff080250 			; <UNDEFINED> instruction: 0xff080250
     a48:	32a61700 	adccc	r1, r6, #0, 14
     a4c:	05570800 	ldrbeq	r0, [r7, #-2048]	; 0xfffff800
     a50:	01160000 	tsteq	r6, r0
     a54:	00460150 	subeq	r0, r6, r0, asr r1
     a58:	32761400 	rsbscc	r1, r6, #0, 8
     a5c:	05620800 	strbeq	r0, [r2, #-2048]!	; 0xfffff800
     a60:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     a64:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     a68:	1a190074 	bne	640c40 <__ram_size__+0x630c40>
     a6c:	01000003 	tsteq	r0, r3
     a70:	0032c052 	eorseq	ip, r2, r2, asr r0
     a74:	00001008 	andeq	r1, r0, r8
     a78:	0d9c0100 	ldfeqs	f0, [ip]
     a7c:	0000021c 	andeq	r0, r0, ip, lsl r2
     a80:	32d05701 	sbcscc	r5, r0, #262144	; 0x40000
     a84:	00040800 	andeq	r0, r4, r0, lsl #16
     a88:	9c010000 	stcls	0, cr0, [r1], {-0}
     a8c:	00000243 	andeq	r0, r0, r3, asr #4
     a90:	00054b10 	andeq	r4, r5, r0, lsl fp
     a94:	fb590100 	blx	1640e9e <__ram_size__+0x1630e9e>
     a98:	39000001 	stmdbcc	r0, {r0}
     a9c:	11000002 	tstne	r0, r2
     aa0:	32d41300 	sbcscc	r1, r4, #0, 6
     aa4:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
     aa8:	0d000000 	stceq	0, cr0, [r0, #-0]
     aac:	0000052e 	andeq	r0, r0, lr, lsr #10
     ab0:	32d45c01 	sbcscc	r5, r4, #256	; 0x100
     ab4:	00040800 	andeq	r0, r4, r0, lsl #16
     ab8:	9c010000 	stcls	0, cr0, [r1], {-0}
     abc:	00000262 	andeq	r0, r0, r2, ror #4
     ac0:	0032d813 	eorseq	sp, r2, r3, lsl r8
     ac4:	00057808 	andeq	r7, r5, r8, lsl #16
     ac8:	aa0d0000 	bge	340ad0 <__ram_size__+0x330ad0>
     acc:	01000004 	tsteq	r0, r4
     ad0:	0032d861 	eorseq	sp, r2, r1, ror #16
     ad4:	00000408 	andeq	r0, r0, r8, lsl #8
     ad8:	819c0100 	orrshi	r0, ip, r0, lsl #2
     adc:	13000002 	movwne	r0, #2
     ae0:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
     ae4:	00000583 	andeq	r0, r0, r3, lsl #11
     ae8:	05000d00 	streq	r0, [r0, #-3328]	; 0xfffff300
     aec:	66010000 	strvs	r0, [r1], -r0
     af0:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
     af4:	00000004 	andeq	r0, r0, r4
     af8:	02a09c01 	adceq	r9, r0, #256	; 0x100
     afc:	e0130000 	ands	r0, r3, r0
     b00:	8e080032 	mcrhi	0, 0, r0, cr8, cr2, {1}
     b04:	00000005 	andeq	r0, r0, r5
     b08:	0002f90d 	andeq	pc, r2, sp, lsl #18
     b0c:	e06c0100 	rsb	r0, ip, r0, lsl #2
     b10:	7c080032 	stcvc	0, cr0, [r8], {50}	; 0x32
     b14:	01000001 	tsteq	r0, r1
     b18:	00042d9c 	muleq	r4, ip, sp
     b1c:	05a80e00 	streq	r0, [r8, #3584]!	; 0xe00
     b20:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     b24:	0000008f 	andeq	r0, r0, pc, lsl #1
     b28:	156f9102 	strbne	r9, [pc, #-258]!	; a2e <_Minimum_Stack_Size+0x92e>
     b2c:	08003302 	stmdaeq	r0, {r1, r8, r9, ip, sp}
     b30:	00000599 	muleq	r0, r9, r5
     b34:	000002e1 	andeq	r0, r0, r1, ror #5
     b38:	05500116 	ldrbeq	r0, [r0, #-278]	; 0xfffffeea
     b3c:	0108000c 	tsteq	r8, ip
     b40:	51011640 	tstpl	r1, r0, asr #12
     b44:	20000a03 	andcs	r0, r0, r3, lsl #20
     b48:	336e1500 	cmncc	lr, #0, 10
     b4c:	05a40800 	streq	r0, [r4, #2048]!	; 0x800
     b50:	02fe0000 	rscseq	r0, lr, #0
     b54:	01160000 	tsteq	r6, r0
     b58:	000c0550 	andeq	r0, ip, r0, asr r5
     b5c:	16400110 			; <UNDEFINED> instruction: 0x16400110
     b60:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     b64:	78150080 	ldmdavc	r5, {r7}
     b68:	a4080033 	strge	r0, [r8], #-51	; 0xffffffcd
     b6c:	1c000005 	stcne	0, cr0, [r0], {5}
     b70:	16000003 	strne	r0, [r0], -r3
     b74:	0c055001 	stceq	0, cr5, [r5], {1}
     b78:	40011000 	andmi	r1, r1, r0
     b7c:	03510116 	cmpeq	r1, #-2147483643	; 0x80000005
     b80:	0001000a 	andeq	r0, r1, sl
     b84:	00337e14 	eorseq	r7, r3, r4, lsl lr
     b88:	0005a408 	andeq	sl, r5, r8, lsl #8
     b8c:	33881500 	orrcc	r1, r8, #0, 10
     b90:	05af0800 	streq	r0, [pc, #2048]!	; 1398 <_Minimum_Stack_Size+0x1298>
     b94:	03430000 	movteq	r0, #12288	; 0x3000
     b98:	01160000 	tsteq	r6, r0
     b9c:	000c0550 	andeq	r0, ip, r0, asr r5
     ba0:	16400110 			; <UNDEFINED> instruction: 0x16400110
     ba4:	0a035101 	beq	d4fb0 <__ram_size__+0xc4fb0>
     ba8:	14000100 	strne	r0, [r0], #-256	; 0xffffff00
     bac:	08003392 	stmdaeq	r0, {r1, r4, r7, r8, r9, ip, sp}
     bb0:	000005a4 	andeq	r0, r0, r4, lsr #11
     bb4:	0033b015 	eorseq	fp, r3, r5, lsl r0
     bb8:	0005a408 	andeq	sl, r5, r8, lsl #8
     bbc:	00036900 	andeq	r6, r3, r0, lsl #18
     bc0:	50011600 	andpl	r1, r1, r0, lsl #12
     bc4:	10000c05 	andne	r0, r0, r5, lsl #24
     bc8:	01164001 	tsteq	r6, r1
     bcc:	80080251 	andhi	r0, r8, r1, asr r2
     bd0:	33b61400 			; <UNDEFINED> instruction: 0x33b61400
     bd4:	05af0800 	streq	r0, [pc, #2048]!	; 13dc <_Minimum_Stack_Size+0x12dc>
     bd8:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
     bdc:	a4080033 	strge	r0, [r8], #-51	; 0xffffffcd
     be0:	90000005 	andls	r0, r0, r5
     be4:	16000003 	strne	r0, [r0], -r3
     be8:	0c055001 	stceq	0, cr5, [r5], {1}
     bec:	40011000 	andmi	r1, r1, r0
     bf0:	03510116 	cmpeq	r1, #-2147483643	; 0x80000005
     bf4:	0001000a 	andeq	r0, r1, sl
     bf8:	0033ce14 	eorseq	ip, r3, r4, lsl lr
     bfc:	0005af08 	andeq	sl, r5, r8, lsl #30
     c00:	33e01500 	mvncc	r1, #0, 10
     c04:	05af0800 	streq	r0, [pc, #2048]!	; 140c <_Minimum_Stack_Size+0x130c>
     c08:	03b70000 			; <UNDEFINED> instruction: 0x03b70000
     c0c:	01160000 	tsteq	r6, r0
     c10:	000c0550 	andeq	r0, ip, r0, asr r5
     c14:	16400110 			; <UNDEFINED> instruction: 0x16400110
     c18:	0a035101 	beq	d5024 <__ram_size__+0xc5024>
     c1c:	15000200 	strne	r0, [r0, #-512]	; 0xfffffe00
     c20:	080033f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip, sp}
     c24:	000005a4 	andeq	r0, r0, r4, lsr #11
     c28:	000003d5 	ldrdeq	r0, [r0], -r5
     c2c:	05500116 	ldrbeq	r0, [r0, #-278]	; 0xfffffeea
     c30:	0108000c 	tsteq	r8, ip
     c34:	51011640 	tstpl	r1, r0, asr #12
     c38:	01000a03 	tsteq	r0, r3, lsl #20
     c3c:	33fa1400 	mvnscc	r1, #0, 8
     c40:	05af0800 	streq	r0, [pc, #2048]!	; 1448 <_Minimum_Stack_Size+0x1348>
     c44:	0e150000 	cdpeq	0, 1, cr0, cr5, cr0, {0}
     c48:	a4080034 	strge	r0, [r8], #-52	; 0xffffffcc
     c4c:	fc000005 	stc2	0, cr0, [r0], {5}
     c50:	16000003 	strne	r0, [r0], -r3
     c54:	0c055001 	stceq	0, cr5, [r5], {1}
     c58:	40010800 	andmi	r0, r1, r0, lsl #16
     c5c:	03510116 	cmpeq	r1, #-2147483643	; 0x80000005
     c60:	0008000a 	andeq	r0, r8, sl
     c64:	00341414 	eorseq	r1, r4, r4, lsl r4
     c68:	0005af08 	andeq	sl, r5, r8, lsl #30
     c6c:	34281500 	strtcc	r1, [r8], #-1280	; 0xfffffb00
     c70:	05a40800 	streq	r0, [r4, #2048]!	; 0x800
     c74:	04230000 	strteq	r0, [r3], #-0
     c78:	01160000 	tsteq	r6, r0
     c7c:	000c0550 	andeq	r0, ip, r0, asr r5
     c80:	16400108 	strbne	r0, [r0], -r8, lsl #2
     c84:	0a035101 	beq	d5090 <__ram_size__+0xc5090>
     c88:	14001000 	strne	r1, [r0], #-0
     c8c:	0800342e 	stmdaeq	r0, {r1, r2, r3, r5, sl, ip, sp}
     c90:	000005af 	andeq	r0, r0, pc, lsr #11
     c94:	02a90d00 	adceq	r0, r9, #0, 26
     c98:	d2010000 	andle	r0, r1, #0
     c9c:	0800345c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip, sp}
     ca0:	00000004 	andeq	r0, r0, r4
     ca4:	044c9c01 	strbeq	r9, [ip], #-3073	; 0xfffff3ff
     ca8:	60130000 	andsvs	r0, r3, r0
     cac:	ba080034 	blt	200d84 <__ram_size__+0x1f0d84>
     cb0:	00000005 	andeq	r0, r0, r5
     cb4:	00060b0d 	andeq	r0, r6, sp, lsl #22
     cb8:	60d70100 	sbcsvs	r0, r7, r0, lsl #2
     cbc:	04080034 	streq	r0, [r8], #-52	; 0xffffffcc
     cc0:	01000000 	mrseq	r0, (UNDEF: 0)
     cc4:	00046b9c 	muleq	r4, ip, fp
     cc8:	34641300 	strbtcc	r1, [r4], #-768	; 0xfffffd00
     ccc:	05c50800 	strbeq	r0, [r5, #2048]	; 0x800
     cd0:	1a000000 	bne	cd8 <_Minimum_Stack_Size+0xbd8>
     cd4:	000004c6 	andeq	r0, r0, r6, asr #9
     cd8:	1b01e101 	blne	790e4 <__ram_size__+0x690e4>
     cdc:	0000046b 	andeq	r0, r0, fp, ror #8
     ce0:	08003466 	stmdaeq	r0, {r1, r2, r5, r6, sl, ip, sp}
     ce4:	00000002 	andeq	r0, r0, r2
     ce8:	c01c9c01 	andsgt	r9, ip, r1, lsl #24
     cec:	04000005 	streq	r0, [r0], #-5
     cf0:	048e0110 	streq	r0, [lr], #272	; 0x110
     cf4:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
     cf8:	1d000000 	stcne	0, cr0, [r0, #-0]
     cfc:	0000048e 	andeq	r0, r0, lr, lsl #9
     d00:	0000049e 	muleq	r0, lr, r4
     d04:	ab1c001e 	blge	700d84 <__ram_size__+0x6f0d84>
     d08:	04000000 	streq	r0, [r0], #-0
     d0c:	04aa0112 	strteq	r0, [sl], #274	; 0x112
     d10:	93050000 	movwls	r0, #20480	; 0x5000
     d14:	1c000004 	stcne	0, cr0, [r0], {4}
     d18:	000005eb 	andeq	r0, r0, fp, ror #11
     d1c:	8e011404 	cdphi	4, 0, cr1, cr1, cr4, {0}
     d20:	1c000004 	stcne	0, cr0, [r0], {4}
     d24:	00000492 	muleq	r0, r2, r4
     d28:	8e011504 	cfsh32hi	mvfx1, mvfx1, #4
     d2c:	1c000004 	stcne	0, cr0, [r0], {4}
     d30:	000005b5 			; <UNDEFINED> instruction: 0x000005b5
     d34:	8e011604 	cfmadd32hi	mvax0, mvfx1, mvfx1, mvfx4
     d38:	1c000004 	stcne	0, cr0, [r0], {4}
     d3c:	0000059e 	muleq	r0, lr, r5
     d40:	8e011704 	cdphi	7, 0, cr1, cr1, cr4, {0}
     d44:	1c000004 	stcne	0, cr0, [r0], {4}
     d48:	00000585 	andeq	r0, r0, r5, lsl #11
     d4c:	8e011804 	cdphi	8, 0, cr1, cr1, cr4, {0}
     d50:	1c000004 	stcne	0, cr0, [r0], {4}
     d54:	00000570 	andeq	r0, r0, r0, ror r5
     d58:	8e011904 	cdphi	9, 0, cr1, cr1, cr4, {0}
     d5c:	1c000004 	stcne	0, cr0, [r0], {4}
     d60:	00000523 	andeq	r0, r0, r3, lsr #10
     d64:	8e011a04 	vmlahi.f32	s2, s2, s8
     d68:	1f000004 	svcne	0x00000004
     d6c:	000005ca 	andeq	r0, r0, sl, asr #11
     d70:	008f2c01 	addeq	r2, pc, r1, lsl #24
     d74:	03050000 	movweq	r0, #20480	; 0x5000
     d78:	20000303 	andcs	r0, r0, r3, lsl #6
     d7c:	0004bb1f 	andeq	fp, r4, pc, lsl fp
     d80:	7f2d0100 	svcvc	0x002d0100
     d84:	05000000 	streq	r0, [r0, #-0]
     d88:	00030403 	andeq	r0, r3, r3, lsl #8
     d8c:	06131f20 	ldreq	r1, [r3], -r0, lsr #30
     d90:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     d94:	0000008f 	andeq	r0, r0, pc, lsl #1
     d98:	03060305 	movweq	r0, #25349	; 0x6305
     d9c:	7a202000 	bvc	808da4 <__ram_size__+0x7f8da4>
     da0:	7a000005 	bvc	dbc <_Minimum_Stack_Size+0xcbc>
     da4:	01000005 	tsteq	r0, r5
     da8:	058f204c 	streq	r2, [pc, #76]	; dfc <_Minimum_Stack_Size+0xcfc>
     dac:	058f0000 	streq	r0, [pc]	; db4 <_Minimum_Stack_Size+0xcb4>
     db0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
     db4:	0005d720 	andeq	sp, r5, r0, lsr #14
     db8:	0005d700 	andeq	sp, r5, r0, lsl #14
     dbc:	20450100 	subcs	r0, r5, r0, lsl #2
     dc0:	000005f6 	strdeq	r0, [r0], -r6
     dc4:	000005f6 	strdeq	r0, [r0], -r6
     dc8:	9d204601 	stcls	6, cr4, [r0, #-4]!
     dcc:	9d000004 	stcls	0, cr0, [r0, #-16]
     dd0:	05000004 	streq	r0, [r0, #-4]
     dd4:	054b202b 	strbeq	r2, [fp, #-43]	; 0xffffffd5
     dd8:	054b0000 	strbeq	r0, [fp, #-0]
     ddc:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
     de0:	00052c20 	andeq	r2, r5, r0, lsr #24
     de4:	00052c00 	andeq	r2, r5, r0, lsl #24
     de8:	201f0600 	andscs	r0, pc, r0, lsl #12
     dec:	000004a8 	andeq	r0, r0, r8, lsr #9
     df0:	000004a8 	andeq	r0, r0, r8, lsr #9
     df4:	fe202006 	cdp2	0, 2, cr2, cr0, cr6, {0}
     df8:	fe000004 	cdp2	0, 0, cr0, cr0, cr4, {0}
     dfc:	06000004 	streq	r0, [r0], -r4
     e00:	050d2021 	streq	r2, [sp, #-33]	; 0xffffffdf
     e04:	050d0000 	streq	r0, [sp, #-0]
     e08:	dd070000 	stcle	0, cr0, [r7, #-0]
     e0c:	0004d820 	andeq	sp, r4, r0, lsr #16
     e10:	0004d800 	andeq	sp, r4, r0, lsl #16
     e14:	20e10700 	rsccs	r0, r1, r0, lsl #14
     e18:	0000053c 	andeq	r0, r0, ip, lsr r5
     e1c:	0000053c 	andeq	r0, r0, ip, lsr r5
     e20:	a720e207 	strge	lr, [r0, -r7, lsl #4]!
     e24:	a7000002 	strge	r0, [r0, -r2]
     e28:	05000002 	streq	r0, [r0, #-2]
     e2c:	06092027 	streq	r2, [r9], -r7, lsr #32
     e30:	06090000 	streq	r0, [r9], -r0
     e34:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
     e38:	00058b00 	andeq	r8, r5, r0, lsl #22
     e3c:	81000400 	tsthi	r0, r0, lsl #8
     e40:	04000004 	streq	r0, [r0], #-4
     e44:	00035901 	andeq	r5, r3, r1, lsl #18
     e48:	07010c00 	streq	r0, [r1, -r0, lsl #24]
     e4c:	01cf0000 	biceq	r0, pc, r0
     e50:	34680000 	strbtcc	r0, [r8], #-0
     e54:	01d80800 	bicseq	r0, r8, r0, lsl #16
     e58:	03c10000 	biceq	r0, r1, #0
     e5c:	04020000 	streq	r0, [r2], #-0
     e60:	00023c05 	andeq	r3, r2, r5, lsl #24
     e64:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     e68:	0000008e 	andeq	r0, r0, lr, lsl #1
     e6c:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
     e70:	03000001 	movweq	r0, #1
     e74:	00323375 	eorseq	r3, r2, r5, ror r3
     e78:	00452702 	subeq	r2, r5, r2, lsl #14
     e7c:	04020000 	streq	r0, [r2], #-0
     e80:	0001f207 	andeq	pc, r1, r7, lsl #4
     e84:	31750300 	cmncc	r5, r0, lsl #6
     e88:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     e8c:	00000057 	andeq	r0, r0, r7, asr r0
     e90:	29070202 	stmdbcs	r7, {r1, r9}
     e94:	03000002 	movweq	r0, #2
     e98:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     e9c:	00006829 	andeq	r6, r0, r9, lsr #16
     ea0:	08010200 	stmdaeq	r1, {r9}
     ea4:	00000152 	andeq	r0, r0, r2, asr r1
     ea8:	00001704 	andeq	r1, r0, r4, lsl #14
     eac:	7a2f0200 	bvc	bc16b4 <__ram_size__+0xbb16b4>
     eb0:	05000000 	streq	r0, [r0, #-0]
     eb4:	00000045 	andeq	r0, r0, r5, asr #32
     eb8:	00680106 	rsbeq	r0, r8, r6, lsl #2
     ebc:	17030000 	strne	r0, [r3, -r0]
     ec0:	00000097 	muleq	r0, r7, r0
     ec4:	46464f07 	strbmi	r4, [r6], -r7, lsl #30
     ec8:	4f070000 	svcmi	0x00070000
     ecc:	0001004e 	andeq	r0, r1, lr, asr #32
     ed0:	00074904 	andeq	r4, r7, r4, lsl #18
     ed4:	7f170300 	svcvc	0x00170300
     ed8:	02000000 	andeq	r0, r0, #0
     edc:	03110704 	tsteq	r1, #4, 14	; 0x100000
     ee0:	1c080000 	stcne	0, cr0, [r8], {-0}
     ee4:	0e014e04 	cdpeq	14, 0, cr4, cr1, cr4, {0}
     ee8:	09000001 	stmdbeq	r0, {r0}
     eec:	004c5243 	subeq	r5, ip, r3, asr #4
     ef0:	6f015004 	svcvs	0x00015004
     ef4:	00000000 	andeq	r0, r0, r0
     ef8:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
     efc:	01510400 	cmpeq	r1, r0, lsl #8
     f00:	0000006f 	andeq	r0, r0, pc, rrx
     f04:	44490904 	strbmi	r0, [r9], #-2308	; 0xfffff6fc
     f08:	52040052 	andpl	r0, r4, #82	; 0x52
     f0c:	00006f01 	andeq	r6, r0, r1, lsl #30
     f10:	4f090800 	svcmi	0x00090800
     f14:	04005244 	streq	r5, [r0], #-580	; 0xfffffdbc
     f18:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
     f1c:	0a0c0000 	beq	300f24 <__ram_size__+0x2f0f24>
     f20:	000004f9 	strdeq	r0, [r0], -r9
     f24:	6f015404 	svcvs	0x00015404
     f28:	10000000 	andne	r0, r0, r0
     f2c:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
     f30:	01550400 	cmpeq	r5, r0, lsl #8
     f34:	0000006f 	andeq	r0, r0, pc, rrx
     f38:	06040a14 			; <UNDEFINED> instruction: 0x06040a14
     f3c:	56040000 	strpl	r0, [r4], -r0
     f40:	00006f01 	andeq	r6, r0, r1, lsl #30
     f44:	0b001800 	bleq	6f4c <_Minimum_Stack_Size+0x6e4c>
     f48:	00000485 	andeq	r0, r0, r5, lsl #9
     f4c:	a9015704 	stmdbge	r1, {r2, r8, r9, sl, ip, lr}
     f50:	0c000000 	stceq	0, cr0, [r0], {-0}
     f54:	0000042d 	andeq	r0, r0, sp, lsr #8
     f58:	32018501 	andcc	r8, r1, #4194304	; 0x400000
     f5c:	0d000001 	stceq	0, cr0, [r0, #-4]
     f60:	0000068d 	andeq	r0, r0, sp, lsl #13
     f64:	00978501 	addseq	r8, r7, r1, lsl #10
     f68:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     f6c:	0000063c 	andeq	r0, r0, ip, lsr r6
     f70:	01731001 	cmneq	r3, r1
     f74:	34680000 	strbtcc	r0, [r8], #-0
     f78:	00200800 	eoreq	r0, r0, r0, lsl #16
     f7c:	9c010000 	stcls	0, cr0, [r1], {-0}
     f80:	00000173 	andeq	r0, r0, r3, ror r1
     f84:	00072d0f 	andeq	r2, r7, pc, lsl #26
     f88:	73100100 	tstvc	r0, #0, 2
     f8c:	47000001 	strmi	r0, [r0, -r1]
     f90:	10000000 	andne	r0, r0, r0
     f94:	08003472 	stmdaeq	r0, {r1, r4, r5, r6, sl, ip, sp}
     f98:	00000515 	andeq	r0, r0, r5, lsl r5
     f9c:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
     fa0:	115001f3 	ldrshne	r0, [r0, #-19]	; 0xffffffed
     fa4:	0a035101 	beq	d53b0 <__ram_size__+0xc53b0>
     fa8:	0000e100 	andeq	lr, r0, r0, lsl #2
     fac:	69050412 	stmdbvs	r5, {r1, r4, sl}
     fb0:	1300746e 	movwne	r7, #1134	; 0x46e
     fb4:	00000693 	muleq	r0, r3, r6
     fb8:	34881b01 	strcc	r1, [r8], #2817	; 0xb01
     fbc:	00040800 	andeq	r0, r4, r0, lsl #16
     fc0:	9c010000 	stcls	0, cr0, [r1], {-0}
     fc4:	00000199 	muleq	r0, r9, r1
     fc8:	00348c14 	eorseq	r8, r4, r4, lsl ip
     fcc:	00052008 	andeq	r2, r5, r8
     fd0:	540e0000 	strpl	r0, [lr], #-0
     fd4:	01000007 	tsteq	r0, r7
     fd8:	00017320 	andeq	r7, r1, r0, lsr #6
     fdc:	00348c00 	eorseq	r8, r4, r0, lsl #24
     fe0:	00003c08 	andeq	r3, r0, r8, lsl #24
     fe4:	129c0100 	addsne	r0, ip, #0, 2
     fe8:	0f000002 	svceq	0x00000002
     fec:	00000688 	andeq	r0, r0, r8, lsl #13
     ff0:	01732001 	cmneq	r3, r1
     ff4:	00680000 	rsbeq	r0, r8, r0
     ff8:	6e150000 	cdpvs	0, 1, cr0, cr5, cr0, {0}
     ffc:	01000006 	tsteq	r0, r6
    1000:	00021222 	andeq	r1, r2, r2, lsr #4
    1004:	70910200 	addsvc	r0, r1, r0, lsl #4
    1008:	36317516 			; <UNDEFINED> instruction: 0x36317516
    100c:	57230100 	strpl	r0, [r3, -r0, lsl #2]!
    1010:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    1014:	17000000 	strne	r0, [r0, -r0]
    1018:	000006a1 	andeq	r0, r0, r1, lsr #13
    101c:	00682401 	rsbeq	r2, r8, r1, lsl #8
    1020:	00aa0000 	adceq	r0, sl, r0
    1024:	cd170000 	ldcgt	0, cr0, [r7, #-0]
    1028:	01000006 	tsteq	r0, r6
    102c:	00006825 	andeq	r6, r0, r5, lsr #16
    1030:	0000d700 	andeq	sp, r0, r0, lsl #14
    1034:	34bc1000 	ldrtcc	r1, [ip], #0
    1038:	052b0800 	streq	r0, [fp, #-2048]!	; 0xfffff800
    103c:	01110000 	tsteq	r1, r0
    1040:	007d0250 	rsbseq	r0, sp, r0, asr r2
    1044:	01510111 	cmpeq	r1, r1, lsl r1
    1048:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    104c:	00000068 	andeq	r0, r0, r8, rrx
    1050:	00000222 	andeq	r0, r0, r2, lsr #4
    1054:	0000a219 	andeq	sl, r0, r9, lsl r2
    1058:	0e000500 	cfsh32eq	mvfx0, mvfx0, #0
    105c:	0000062f 	andeq	r0, r0, pc, lsr #12
    1060:	01733401 	cmneq	r3, r1, lsl #8
    1064:	34c80000 	strbcc	r0, [r8], #0
    1068:	00bc0800 	adcseq	r0, ip, r0, lsl #16
    106c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1070:	0000027d 	andeq	r0, r0, sp, ror r2
    1074:	00074217 	andeq	r4, r7, r7, lsl r2
    1078:	73360100 	teqvc	r6, #0, 2
    107c:	0a000001 	beq	1088 <_Minimum_Stack_Size+0xf88>
    1080:	17000001 	strne	r0, [r0, -r1]
    1084:	00000678 	andeq	r0, r0, r8, ror r6
    1088:	00683701 	rsbeq	r3, r8, r1, lsl #14
    108c:	011d0000 	tsteq	sp, r0
    1090:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    1094:	73380100 	teqvc	r8, #0, 2
    1098:	67000001 	strvs	r0, [r0, -r1]
    109c:	16000001 	strne	r0, [r0], -r1
    10a0:	3801006a 	stmdacc	r1, {r1, r3, r5, r6}
    10a4:	00000173 	andeq	r0, r0, r3, ror r1
    10a8:	0000017a 	andeq	r0, r0, sl, ror r1
    10ac:	0034e41a 	eorseq	lr, r4, sl, lsl r4
    10b0:	00053608 	andeq	r3, r5, r8, lsl #12
    10b4:	811b0000 	tsthi	fp, r0
    10b8:	01000006 	tsteq	r0, r6
    10bc:	0001737f 	andeq	r7, r1, pc, ror r3
    10c0:	00358400 	eorseq	r8, r5, r0, lsl #8
    10c4:	00001008 	andeq	r1, r0, r8
    10c8:	1c9c0100 	ldfnes	f0, [ip], {0}
    10cc:	0000011a 	andeq	r0, r0, sl, lsl r1
    10d0:	08003594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip, sp}
    10d4:	00000018 	andeq	r0, r0, r8, lsl r0
    10d8:	02e39c01 	rsceq	r9, r3, #256	; 0x100
    10dc:	261d0000 	ldrcs	r0, [sp], -r0
    10e0:	98000001 	stmdals	r0, {r0}
    10e4:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    10e8:	00000040 	andeq	r0, r0, r0, asr #32
    10ec:	000002d9 	ldrdeq	r0, [r0], -r9
    10f0:	0001261d 	andeq	r2, r1, sp, lsl r6
    10f4:	0001b900 	andeq	fp, r1, r0, lsl #18
    10f8:	35a21f00 	strcc	r1, [r2, #3840]!	; 0xf00
    10fc:	05410800 	strbeq	r0, [r1, #-2048]	; 0xfffff800
    1100:	01110000 	tsteq	r1, r0
    1104:	000c0550 	andeq	r0, ip, r0, asr r5
    1108:	1140010c 	cmpne	r0, ip, lsl #2
    110c:	38015101 	stmdacc	r1, {r0, r8, ip, lr}
    1110:	a6140000 	ldrge	r0, [r4], -r0
    1114:	4c080035 	stcmi	0, cr0, [r8], {53}	; 0x35
    1118:	00000005 	andeq	r0, r0, r5
    111c:	0006e00e 	andeq	lr, r6, lr
    1120:	4c8d0100 	stfmis	f0, [sp], {0}
    1124:	ac000000 	stcge	0, cr0, [r0], {-0}
    1128:	94080035 	strls	r0, [r8], #-53	; 0xffffffcb
    112c:	01000000 	mrseq	r0, (UNDEF: 0)
    1130:	0004c09c 	muleq	r4, ip, r0
    1134:	06eb1700 	strbteq	r1, [fp], r0, lsl #14
    1138:	8f010000 	svchi	0x00010000
    113c:	0000005e 	andeq	r0, r0, lr, asr r0
    1140:	000001cd 	andeq	r0, r0, sp, asr #3
    1144:	0003e020 	andeq	lr, r3, r0, lsr #32
    1148:	73970100 	orrsvc	r0, r7, #0, 2
    114c:	1c000001 	stcne	0, cr0, [r0], {1}
    1150:	21000003 	tstcs	r0, r3
    1154:	35ba2200 	ldrcc	r2, [sl, #512]!	; 0x200
    1158:	00580800 	subseq	r0, r8, r0, lsl #16
    115c:	04410000 	strbeq	r0, [r1], #-0
    1160:	e0200000 	eor	r0, r0, r0
    1164:	01000003 	tsteq	r0, r3
    1168:	00017397 	muleq	r1, r7, r3
    116c:	00033a00 	andeq	r3, r3, r0, lsl #20
    1170:	23002100 	movwcs	r2, #256	; 0x100
    1174:	0000011a 	andeq	r0, r0, sl, lsl r1
    1178:	080035ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip, sp}
    117c:	00000008 	andeq	r0, r0, r8
    1180:	03829b01 	orreq	r9, r2, #1024	; 0x400
    1184:	261d0000 	ldrcs	r0, [sp], -r0
    1188:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
    118c:	24000001 	strcs	r0, [r0], #-1
    1190:	080035ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip, sp}
    1194:	00000008 	andeq	r0, r0, r8
    1198:	0001261d 	andeq	r2, r1, sp, lsl r6
    119c:	0001f900 	andeq	pc, r1, r0, lsl #18
    11a0:	35d21000 	ldrbcc	r1, [r2]
    11a4:	05410800 	strbeq	r0, [r1, #-2048]	; 0xfffff800
    11a8:	01110000 	tsteq	r1, r0
    11ac:	000c0550 	andeq	r0, ip, r0, asr r5
    11b0:	1140010c 	cmpne	r0, ip, lsl #2
    11b4:	38015101 	stmdacc	r1, {r0, r8, ip, lr}
    11b8:	1a000000 	bne	11c0 <_Minimum_Stack_Size+0x10c0>
    11bc:	080035be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip, sp}
    11c0:	0000011a 	andeq	r0, r0, sl, lsl r1
    11c4:	0035c425 	eorseq	ip, r5, r5, lsr #8
    11c8:	00055708 	andeq	r5, r5, r8, lsl #14
    11cc:	00039e00 	andeq	r9, r3, r0, lsl #28
    11d0:	50011100 	andpl	r1, r1, r0, lsl #2
    11d4:	25003201 	strcs	r3, [r0, #-513]	; 0xfffffdff
    11d8:	080035ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip, sp}
    11dc:	00000562 	andeq	r0, r0, r2, ror #10
    11e0:	000003b1 			; <UNDEFINED> instruction: 0x000003b1
    11e4:	01500111 	cmpeq	r0, r1, lsl r1
    11e8:	d8250031 	stmdale	r5!, {r0, r4, r5}
    11ec:	57080035 	smladxpl	r8, r5, r0, r0
    11f0:	c4000005 	strgt	r0, [r0], #-5
    11f4:	11000003 	tstne	r0, r3
    11f8:	3a015001 	bcc	55204 <__ram_size__+0x45204>
    11fc:	35e02500 	strbcc	r2, [r0, #1280]!	; 0x500
    1200:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    1204:	03dd0000 	bicseq	r0, sp, #0
    1208:	01110000 	tsteq	r1, r0
    120c:	11310150 	teqne	r1, r0, asr r1
    1210:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1214:	e8250021 	stmda	r5!, {r0, r5}
    1218:	6d080035 	stcvs	0, cr0, [r8, #-212]	; 0xffffff2c
    121c:	f6000005 			; <UNDEFINED> instruction: 0xf6000005
    1220:	11000003 	tstne	r0, r3
    1224:	31015001 	tstcc	r1, r1
    1228:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
    122c:	25002108 	strcs	r2, [r0, #-264]	; 0xfffffef8
    1230:	080035f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip, sp}
    1234:	00000557 	andeq	r0, r0, r7, asr r5
    1238:	0000040b 	andeq	r0, r0, fp, lsl #8
    123c:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
    1240:	0001310a 	andeq	r3, r1, sl, lsl #2
    1244:	0035f625 	eorseq	pc, r5, r5, lsr #12
    1248:	00057808 	andeq	r7, r5, r8, lsl #16
    124c:	00041e00 	andeq	r1, r4, r0, lsl #28
    1250:	50011100 	andpl	r1, r1, r0, lsl #2
    1254:	25003101 	strcs	r3, [r0, #-257]	; 0xfffffeff
    1258:	080035fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    125c:	00000578 	andeq	r0, r0, r8, ror r5
    1260:	00000431 	andeq	r0, r0, r1, lsr r4
    1264:	01500111 	cmpeq	r0, r1, lsl r1
    1268:	08100031 	ldmdaeq	r0, {r0, r4, r5}
    126c:	83080036 	movwhi	r0, #32822	; 0x8036
    1270:	11000005 	tstne	r0, r5
    1274:	31015001 	tstcc	r1, r1
    1278:	1a230000 	bne	8c1280 <__ram_size__+0x8b1280>
    127c:	2a000001 	bcs	1288 <_Minimum_Stack_Size+0x1188>
    1280:	08080036 	stmdaeq	r8, {r1, r2, r4, r5}
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	000489b6 			; <UNDEFINED> instruction: 0x000489b6
    128c:	01261d00 			; <UNDEFINED> instruction: 0x01261d00
    1290:	020d0000 	andeq	r0, sp, #0
    1294:	2a240000 	bcs	90129c <__ram_size__+0x8f129c>
    1298:	08080036 	stmdaeq	r8, {r1, r2, r4, r5}
    129c:	1d000000 	stcne	0, cr0, [r0, #-0]
    12a0:	00000126 	andeq	r0, r0, r6, lsr #2
    12a4:	0000020d 	andeq	r0, r0, sp, lsl #4
    12a8:	00363210 	eorseq	r3, r6, r0, lsl r2
    12ac:	00054108 	andeq	r4, r5, r8, lsl #2
    12b0:	50011100 	andpl	r1, r1, r0, lsl #2
    12b4:	0c000c05 	stceq	12, cr0, [r0], {5}
    12b8:	01114001 	tsteq	r1, r1
    12bc:	00380151 	eorseq	r0, r8, r1, asr r1
    12c0:	1e250000 	cdpne	0, 2, cr0, cr5, cr0, {0}
    12c4:	57080036 	smladxpl	r8, r6, r0, r0
    12c8:	9d000005 	stcls	0, cr0, [r0, #-20]	; 0xffffffec
    12cc:	11000004 	tstne	r0, r4
    12d0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    12d4:	24250032 	strtcs	r0, [r5], #-50	; 0xffffffce
    12d8:	1a080036 	bne	2013b8 <__ram_size__+0x1f13b8>
    12dc:	b0000001 	andlt	r0, r0, r1
    12e0:	11000004 	tstne	r0, r4
    12e4:	30015001 	andcc	r5, r1, r1
    12e8:	362a1000 	strtcc	r1, [sl], -r0
    12ec:	05570800 	ldrbeq	r0, [r7, #-2048]	; 0xfffff800
    12f0:	01110000 	tsteq	r1, r0
    12f4:	00320150 	eorseq	r0, r2, r0, asr r1
    12f8:	06532600 	ldrbeq	r2, [r3], -r0, lsl #12
    12fc:	0a010000 	beq	41304 <__ram_size__+0x31304>
    1300:	00000212 	andeq	r0, r0, r2, lsl r2
    1304:	030d0305 	movweq	r0, #54021	; 0xd305
    1308:	5f262000 	svcpl	0x00262000
    130c:	01000006 	tsteq	r0, r6
    1310:	0000680b 	andeq	r6, r0, fp, lsl #16
    1314:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    1318:	26200003 	strtcs	r0, [r0], -r3
    131c:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    1320:	00570c01 	subseq	r0, r7, r1, lsl #24
    1324:	03050000 	movweq	r0, #20480	; 0x5000
    1328:	2000030a 	andcs	r0, r0, sl, lsl #6
    132c:	00071826 	andeq	r1, r7, r6, lsr #16
    1330:	680d0100 	stmdavs	sp, {r8}
    1334:	05000000 	streq	r0, [r0, #-0]
    1338:	00030803 	andeq	r0, r3, r3, lsl #16
    133c:	06c02620 	strbeq	r2, [r0], r0, lsr #12
    1340:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    1344:	00000057 	andeq	r0, r0, r7, asr r0
    1348:	03140305 	tsteq	r4, #335544320	; 0x14000000
    134c:	a9272000 	stmdbge	r7!, {sp}
    1350:	a9000006 	stmdbge	r0, {r1, r2}
    1354:	05000006 	streq	r0, [r0, #-6]
    1358:	06212709 	strteq	r2, [r1], -r9, lsl #14
    135c:	06210000 	strteq	r0, [r1], -r0
    1360:	0a050000 	beq	141368 <__ram_size__+0x131368>
    1364:	00072227 	andeq	r2, r7, r7, lsr #4
    1368:	00072200 	andeq	r2, r7, r0, lsl #4
    136c:	270b0500 	strcs	r0, [fp, -r0, lsl #10]
    1370:	000006f6 	strdeq	r0, [r0], -r6
    1374:	000006f6 	strdeq	r0, [r0], -r6
    1378:	3c270c05 	stccc	12, cr0, [r7], #-20	; 0xffffffec
    137c:	3c000005 	stccc	0, cr0, [r0], {5}
    1380:	06000005 	streq	r0, [r0], -r5
    1384:	04d827e2 	ldrbeq	r2, [r8], #2018	; 0x7e2
    1388:	04d80000 	ldrbeq	r0, [r8], #0
    138c:	e1060000 	mrs	r0, (UNDEF: 6)
    1390:	0003e027 	andeq	lr, r3, r7, lsr #32
    1394:	0003e000 	andeq	lr, r3, r0
    1398:	27970100 	ldrcs	r0, [r7, r0, lsl #2]
    139c:	00000479 	andeq	r0, r0, r9, ror r4
    13a0:	00000479 	andeq	r0, r0, r9, ror r4
    13a4:	4b271c07 	blmi	9c83c8 <__ram_size__+0x9b83c8>
    13a8:	4b000006 	blmi	13c8 <_Minimum_Stack_Size+0x12c8>
    13ac:	07000006 	streq	r0, [r0, -r6]
    13b0:	0736271a 			; <UNDEFINED> instruction: 0x0736271a
    13b4:	07360000 	ldreq	r0, [r6, -r0]!
    13b8:	1d070000 	stcne	0, cr0, [r7, #-0]
    13bc:	0006d627 	andeq	sp, r6, r7, lsr #12
    13c0:	0006d600 	andeq	sp, r6, r0, lsl #12
    13c4:	001b0700 	andseq	r0, fp, r0, lsl #14
    13c8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    13cc:	06a80004 	strteq	r0, [r8], r4
    13d0:	01040000 	mrseq	r0, (UNDEF: 4)
    13d4:	00000359 	andeq	r0, r0, r9, asr r3
    13d8:	00078f0c 	andeq	r8, r7, ip, lsl #30
    13dc:	0001cf00 	andeq	ip, r1, r0, lsl #30
    13e0:	00364000 	eorseq	r4, r6, r0
    13e4:	00006a08 	andeq	r6, r0, r8, lsl #20
    13e8:	00052700 	andeq	r2, r5, r0, lsl #14
    13ec:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    13f0:	0000023c 	andeq	r0, r0, ip, lsr r2
    13f4:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    13f8:	02000000 	andeq	r0, r0, #0
    13fc:	01540601 	cmpeq	r4, r1, lsl #12
    1400:	04020000 	streq	r0, [r2], #-0
    1404:	0001f207 	andeq	pc, r1, r7, lsl #4
    1408:	07020200 	streq	r0, [r2, -r0, lsl #4]
    140c:	00000229 	andeq	r0, r0, r9, lsr #4
    1410:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    1414:	02000001 	andeq	r0, r0, #1
    1418:	03110704 	tsteq	r1, #4, 14	; 0x100000
    141c:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    1420:	01000006 	tsteq	r0, r6
    1424:	0000a408 	andeq	sl, r0, r8, lsl #8
    1428:	00364000 	eorseq	r4, r6, r0
    142c:	00001008 	andeq	r1, r0, r8
    1430:	a49c0100 	ldrge	r0, [ip], #256	; 0x100
    1434:	04000000 	streq	r0, [r0], #-0
    1438:	0000072d 	andeq	r0, r0, sp, lsr #14
    143c:	00a40801 	adceq	r0, r4, r1, lsl #16
    1440:	02210000 	eoreq	r0, r1, #0
    1444:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    1448:	01000007 	tsteq	r0, r7
    144c:	0000a408 	andeq	sl, r0, r8, lsl #8
    1450:	00024200 	andeq	r4, r2, r0, lsl #4
    1454:	364c0500 	strbcc	r0, [ip], -r0, lsl #10
    1458:	01920800 	orrseq	r0, r2, r0, lsl #16
    145c:	01060000 	mrseq	r0, (UNDEF: 6)
    1460:	06310150 			; <UNDEFINED> instruction: 0x06310150
    1464:	0a035101 	beq	d5870 <__ram_size__+0xc5870>
    1468:	0000e100 	andeq	lr, r0, r0, lsl #2
    146c:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
    1470:	0800746e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1474:	00000621 	andeq	r0, r0, r1, lsr #12
    1478:	36501a01 	ldrbcc	r1, [r0], -r1, lsl #20
    147c:	00020800 	andeq	r0, r2, r0, lsl #16
    1480:	9c010000 	stcls	0, cr0, [r1], {-0}
    1484:	00072203 	andeq	r2, r7, r3, lsl #4
    1488:	a4200100 	strtge	r0, [r0], #-256	; 0xffffff00
    148c:	52000000 	andpl	r0, r0, #0
    1490:	1e080036 	mcrne	0, 0, r0, cr8, cr6, {1}
    1494:	01000000 	mrseq	r0, (UNDEF: 0)
    1498:	0001109c 	muleq	r1, ip, r0
    149c:	07600400 	strbeq	r0, [r0, -r0, lsl #8]!
    14a0:	20010000 	andcs	r0, r1, r0
    14a4:	00000110 	andeq	r0, r0, r0, lsl r1
    14a8:	00000263 	andeq	r0, r0, r3, ror #4
    14ac:	00077104 	andeq	r7, r7, r4, lsl #2
    14b0:	a4200100 	strtge	r0, [r0], #-256	; 0xffffff00
    14b4:	81000000 	mrshi	r0, (UNDEF: 0)
    14b8:	09000002 	stmdbeq	r0, {r1}
    14bc:	22010069 	andcs	r0, r1, #105	; 0x69
    14c0:	000000a4 	andeq	r0, r0, r4, lsr #1
    14c4:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    14c8:	00366a05 	eorseq	r6, r6, r5, lsl #20
    14cc:	00019e08 	andeq	r9, r1, r8, lsl #28
    14d0:	50010600 	andpl	r0, r1, r0, lsl #12
    14d4:	00003101 	andeq	r3, r0, r1, lsl #2
    14d8:	0048040a 	subeq	r0, r8, sl, lsl #8
    14dc:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    14e0:	01000006 	tsteq	r0, r6
    14e4:	0000a430 	andeq	sl, r0, r0, lsr r4
    14e8:	00367000 	eorseq	r7, r6, r0
    14ec:	00003a08 	andeq	r3, r0, r8, lsl #20
    14f0:	929c0100 	addsls	r0, ip, #0, 2
    14f4:	04000001 	streq	r0, [r0], #-1
    14f8:	00000760 	andeq	r0, r0, r0, ror #14
    14fc:	01103001 	tsteq	r0, r1
    1500:	02e40000 	rsceq	r0, r4, #0
    1504:	71040000 	mrsvc	r0, (UNDEF: 4)
    1508:	01000007 	tsteq	r0, r7
    150c:	0000a430 	andeq	sl, r0, r0, lsr r4
    1510:	00030200 	andeq	r0, r3, r0, lsl #4
    1514:	6e630900 	cdpvs	9, 6, cr0, cr3, cr0, {0}
    1518:	33010074 	movwcc	r0, #4212	; 0x1074
    151c:	000000a4 	andeq	r0, r0, r4, lsr #1
    1520:	00000320 	andeq	r0, r0, r0, lsr #6
    1524:	00367c0b 	eorseq	r7, r6, fp, lsl #24
    1528:	0001a908 	andeq	sl, r1, r8, lsl #18
    152c:	00016f00 	andeq	r6, r1, r0, lsl #30
    1530:	50010600 	andpl	r0, r1, r0, lsl #12
    1534:	0b003101 	bleq	d940 <_Minimum_Stack_Size+0xd840>
    1538:	08003686 	stmdaeq	r0, {r1, r2, r7, r9, sl, ip, sp}
    153c:	000001a9 	andeq	r0, r0, r9, lsr #3
    1540:	00000182 	andeq	r0, r0, r2, lsl #3
    1544:	01500106 	cmpeq	r0, r6, lsl #2
    1548:	90050031 	andls	r0, r5, r1, lsr r0
    154c:	b4080036 	strlt	r0, [r8], #-54	; 0xffffffca
    1550:	06000001 	streq	r0, [r0], -r1
    1554:	31015001 	tstcc	r1, r1
    1558:	7b0c0000 	blvc	301560 <__ram_size__+0x2f1560>
    155c:	7b000007 	blvc	1580 <_Minimum_Stack_Size+0x1480>
    1560:	02000007 	andeq	r0, r0, #7
    1564:	4b0d0127 	blmi	341a08 <__ram_size__+0x331a08>
    1568:	4b000006 	blmi	1588 <_Minimum_Stack_Size+0x1488>
    156c:	03000006 	movweq	r0, #6
    1570:	07360d1a 			; <UNDEFINED> instruction: 0x07360d1a
    1574:	07360000 	ldreq	r0, [r6, -r0]!
    1578:	1d030000 	stcne	0, cr0, [r3, #-0]
    157c:	0006d60d 	andeq	sp, r6, sp, lsl #12
    1580:	0006d600 	andeq	sp, r6, r0, lsl #12
    1584:	001b0300 	andseq	r0, fp, r0, lsl #6
    1588:	00000b36 	andeq	r0, r0, r6, lsr fp
    158c:	07730004 	ldrbeq	r0, [r3, -r4]!
    1590:	01040000 	mrseq	r0, (UNDEF: 4)
    1594:	00000359 	andeq	r0, r0, r9, asr r3
    1598:	000b380c 	andeq	r3, fp, ip, lsl #16
    159c:	0001cf00 	andeq	ip, r1, r0, lsl #30
    15a0:	0036ac00 	eorseq	sl, r6, r0, lsl #24
    15a4:	0009d808 	andeq	sp, r9, r8, lsl #16
    15a8:	0005bc00 	andeq	fp, r5, r0, lsl #24
    15ac:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    15b0:	0000023c 	andeq	r0, r0, ip, lsr r2
    15b4:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    15b8:	02000000 	andeq	r0, r0, #0
    15bc:	01540601 	cmpeq	r4, r1, lsl #12
    15c0:	75030000 	strvc	r0, [r3, #-0]
    15c4:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    15c8:	00004527 	andeq	r4, r0, r7, lsr #10
    15cc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    15d0:	000001f2 	strdeq	r0, [r0], -r2
    15d4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    15d8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    15dc:	02000000 	andeq	r0, r0, #0
    15e0:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    15e4:	75030000 	strvc	r0, [r3, #-0]
    15e8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    15ec:	00000068 	andeq	r0, r0, r8, rrx
    15f0:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    15f4:	04000001 	streq	r0, [r0], #-1
    15f8:	00000017 	andeq	r0, r0, r7, lsl r0
    15fc:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1600:	45050000 	strmi	r0, [r5, #-0]
    1604:	04000000 	streq	r0, [r0], #-0
    1608:	0000019e 	muleq	r0, lr, r1
    160c:	008a3002 	addeq	r3, sl, r2
    1610:	57050000 	strpl	r0, [r5, -r0]
    1614:	06000000 	streq	r0, [r0], -r0
    1618:	00006801 	andeq	r6, r0, r1, lsl #16
    161c:	a83b0200 	ldmdage	fp!, {r9}
    1620:	07000000 	streq	r0, [r0, -r0]
    1624:	00000977 	andeq	r0, r0, r7, ror r9
    1628:	1b7f0700 	blne	1fc3230 <__ram_size__+0x1fb3230>
    162c:	00010000 	andeq	r0, r1, r0
    1630:	00680106 	rsbeq	r0, r8, r6, lsl #2
    1634:	17030000 	strne	r0, [r3, -r0]
    1638:	000000c0 	andeq	r0, r0, r0, asr #1
    163c:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
    1640:	4f080000 	svcmi	0x00080000
    1644:	0001004e 	andeq	r0, r1, lr, asr #32
    1648:	11070402 	tstne	r7, r2, lsl #8
    164c:	09000003 	stmdbeq	r0, {r0, r1}
    1650:	014e041c 	cmpeq	lr, ip, lsl r4
    1654:	0000012c 	andeq	r0, r0, ip, lsr #2
    1658:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    165c:	01500400 	cmpeq	r0, r0, lsl #8
    1660:	0000006f 	andeq	r0, r0, pc, rrx
    1664:	52430a00 	subpl	r0, r3, #0, 20
    1668:	51040048 	tstpl	r4, r8, asr #32
    166c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1670:	490a0400 	stmdbmi	sl, {sl}
    1674:	04005244 	streq	r5, [r0], #-580	; 0xfffffdbc
    1678:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    167c:	0a080000 	beq	201684 <__ram_size__+0x1f1684>
    1680:	0052444f 	subseq	r4, r2, pc, asr #8
    1684:	6f015304 	svcvs	0x00015304
    1688:	0c000000 	stceq	0, cr0, [r0], {-0}
    168c:	0004f90b 	andeq	pc, r4, fp, lsl #18
    1690:	01540400 	cmpeq	r4, r0, lsl #8
    1694:	0000006f 	andeq	r0, r0, pc, rrx
    1698:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    169c:	55040052 	strpl	r0, [r4, #-82]	; 0xffffffae
    16a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    16a4:	040b1400 	streq	r1, [fp], #-1024	; 0xfffffc00
    16a8:	04000006 	streq	r0, [r0], #-6
    16ac:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    16b0:	00180000 	andseq	r0, r8, r0
    16b4:	0004850c 	andeq	r8, r4, ip, lsl #10
    16b8:	01570400 	cmpeq	r7, r0, lsl #8
    16bc:	000000c7 	andeq	r0, r0, r7, asr #1
    16c0:	38041c09 	stmdacc	r4, {r0, r3, sl, fp, ip}
    16c4:	0001f602 	andeq	pc, r1, r2, lsl #12
    16c8:	52530a00 	subspl	r0, r3, #0, 20
    16cc:	023a0400 	eorseq	r0, sl, #0, 8
    16d0:	0000007f 	andeq	r0, r0, pc, ror r0
    16d4:	026b0b00 	rsbeq	r0, fp, #0, 22
    16d8:	3b040000 	blcc	1016e0 <__ram_size__+0xf16e0>
    16dc:	00004c02 	andeq	r4, r0, r2, lsl #24
    16e0:	440a0200 	strmi	r0, [sl], #-512	; 0xfffffe00
    16e4:	3c040052 	stccc	0, cr0, [r4], {82}	; 0x52
    16e8:	00007f02 	andeq	r7, r0, r2, lsl #30
    16ec:	750b0400 	strvc	r0, [fp, #-1024]	; 0xfffffc00
    16f0:	04000002 	streq	r0, [r0], #-2
    16f4:	004c023d 	subeq	r0, ip, sp, lsr r2
    16f8:	0a060000 	beq	181700 <__ram_size__+0x171700>
    16fc:	00525242 	subseq	r5, r2, r2, asr #4
    1700:	7f023e04 	svcvc	0x00023e04
    1704:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1708:	0000a10b 	andeq	sl, r0, fp, lsl #2
    170c:	023f0400 	eorseq	r0, pc, #0, 8
    1710:	0000004c 	andeq	r0, r0, ip, asr #32
    1714:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    1718:	40040031 	andmi	r0, r4, r1, lsr r0
    171c:	00007f02 	andeq	r7, r0, r2, lsl #30
    1720:	7f0b0c00 	svcvc	0x000b0c00
    1724:	04000002 	streq	r0, [r0], #-2
    1728:	004c0241 	subeq	r0, ip, r1, asr #4
    172c:	0a0e0000 	beq	381734 <__ram_size__+0x371734>
    1730:	00325243 	eorseq	r5, r2, r3, asr #4
    1734:	7f024204 	svcvc	0x00024204
    1738:	10000000 	andne	r0, r0, r0
    173c:	0002890b 	andeq	r8, r2, fp, lsl #18
    1740:	02430400 	subeq	r0, r3, #0, 8
    1744:	0000004c 	andeq	r0, r0, ip, asr #32
    1748:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    174c:	44040033 	strmi	r0, [r4], #-51	; 0xffffffcd
    1750:	00007f02 	andeq	r7, r0, r2, lsl #30
    1754:	930b1400 	movwls	r1, #46080	; 0xb400
    1758:	04000002 	streq	r0, [r0], #-2
    175c:	004c0245 	subeq	r0, ip, r5, asr #4
    1760:	0b160000 	bleq	581768 <__ram_size__+0x571768>
    1764:	000008a0 	andeq	r0, r0, r0, lsr #17
    1768:	7f024604 	svcvc	0x00024604
    176c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1770:	00029d0b 	andeq	r9, r2, fp, lsl #26
    1774:	02470400 	subeq	r0, r7, #0, 8
    1778:	0000004c 	andeq	r0, r0, ip, asr #32
    177c:	430c001a 	movwmi	r0, #49178	; 0xc01a
    1780:	04000009 	streq	r0, [r0], #-9
    1784:	01380248 	teqeq	r8, r8, asr #4
    1788:	01060000 	mrseq	r0, (UNDEF: 6)
    178c:	00000068 	andeq	r0, r0, r8, rrx
    1790:	021b4705 	andseq	r4, fp, #1310720	; 0x140000
    1794:	00070000 	andeq	r0, r7, r0
    1798:	00000008 	andeq	r0, r0, r8
    179c:	000acc07 	andeq	ip, sl, r7, lsl #24
    17a0:	0d000100 	stfeqs	f0, [r0, #-0]
    17a4:	000009a7 	andeq	r0, r0, r7, lsr #19
    17a8:	ac033d01 	stcge	13, cr3, [r3], {1}
    17ac:	68080036 	stmdavs	r8, {r1, r2, r4, r5}
    17b0:	01000000 	mrseq	r0, (UNDEF: 0)
    17b4:	0002649c 	muleq	r2, ip, r4
    17b8:	04030e00 	streq	r0, [r3], #-3584	; 0xfffff200
    17bc:	3f010000 	svccc	0x00010000
    17c0:	00005e03 	andeq	r5, r0, r3, lsl #28
    17c4:	00036200 	andeq	r6, r3, r0, lsl #4
    17c8:	09c10e00 	stmibeq	r1, {r9, sl, fp}^
    17cc:	3f010000 	svccc	0x00010000
    17d0:	00005e03 	andeq	r5, r0, r3, lsl #28
    17d4:	00039700 	andeq	r9, r3, r0, lsl #14
    17d8:	36de0f00 	ldrbcc	r0, [lr], r0, lsl #30
    17dc:	0a500800 	beq	14037e4 <__ram_size__+0x13f37e4>
    17e0:	fe0f0000 	cdp2	0, 0, cr0, cr15, cr0, {0}
    17e4:	50080036 	andpl	r0, r8, r6, lsr r0
    17e8:	0000000a 	andeq	r0, r0, sl
    17ec:	000aee10 	andeq	lr, sl, r0, lsl lr
    17f0:	035c0100 	cmpeq	ip, #0, 2
    17f4:	0000005e 	andeq	r0, r0, lr, asr r0
    17f8:	08003714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip, sp}
    17fc:	00000068 	andeq	r0, r0, r8, rrx
    1800:	029f9c01 	addseq	r9, pc, #256	; 0x100
    1804:	030e0000 	movweq	r0, #57344	; 0xe000
    1808:	01000004 	tsteq	r0, r4
    180c:	005e035e 	subseq	r0, lr, lr, asr r3
    1810:	03e90000 	mvneq	r0, #0
    1814:	c10e0000 	mrsgt	r0, (UNDEF: 14)
    1818:	01000009 	tsteq	r0, r9
    181c:	005e035e 	subseq	r0, lr, lr, asr r3
    1820:	03fd0000 	mvnseq	r0, #0
    1824:	0d000000 	stceq	0, cr0, [r0, #-0]
    1828:	000008d3 	ldrdeq	r0, [r0], -r3
    182c:	7c037201 	sfmvc	f7, 4, [r3], {1}
    1830:	f8080037 			; <UNDEFINED> instruction: 0xf8080037
    1834:	01000000 	mrseq	r0, (UNDEF: 0)
    1838:	00030d9c 	muleq	r3, ip, sp
    183c:	085c1100 	ldmdaeq	ip, {r8, ip}^
    1840:	72010000 	andvc	r0, r1, #0
    1844:	00005e03 	andeq	r5, r0, r3, lsl #28
    1848:	00041000 	andeq	r1, r4, r0
    184c:	0a2f0e00 	beq	bc5054 <__ram_size__+0xbb5054>
    1850:	74010000 	strvc	r0, [r1], #-0
    1854:	00005e03 	andeq	r5, r0, r3, lsl #28
    1858:	00042e00 	andeq	r2, r4, r0, lsl #28
    185c:	38541200 	ldmdacc	r4, {r9, ip}^
    1860:	0a5b0800 	beq	16c3868 <__ram_size__+0x16b3868>
    1864:	02ec0000 	rsceq	r0, ip, #0
    1868:	01130000 	tsteq	r3, r0
    186c:	000c0550 	andeq	r0, ip, r0, asr r5
    1870:	00400048 	subeq	r0, r0, r8, asr #32
    1874:	00386014 	eorseq	r6, r8, r4, lsl r0
    1878:	000a6608 	andeq	r6, sl, r8, lsl #12
    187c:	50011300 	andpl	r1, r1, r0, lsl #6
    1880:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1884:	01134000 	tsteq	r3, r0
    1888:	260a0351 			; <UNDEFINED> instruction: 0x260a0351
    188c:	52011306 	andpl	r1, r1, #402653184	; 0x18000000
    1890:	00007602 	andeq	r7, r0, r2, lsl #12
    1894:	09140d00 	ldmdbeq	r4, {r8, sl, fp}
    1898:	92010000 	andls	r0, r1, #0
    189c:	00387403 	eorseq	r7, r8, r3, lsl #8
    18a0:	00010408 	andeq	r0, r1, r8, lsl #8
    18a4:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
    18a8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    18ac:	00000403 	andeq	r0, r0, r3, lsl #8
    18b0:	5e039401 	cdppl	4, 0, cr9, cr3, cr1, {0}
    18b4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    18b8:	15000004 	strne	r0, [r0, #-4]
    18bc:	00000928 	andeq	r0, r0, r8, lsr #18
    18c0:	5e039401 	cdppl	4, 0, cr9, cr3, cr1, {0}
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	00086316 	andeq	r6, r8, r6, lsl r3
    18cc:	03950100 	orrseq	r0, r5, #0, 2
    18d0:	0000004c 	andeq	r0, r0, ip, asr #32
    18d4:	0003e70e 	andeq	lr, r3, lr, lsl #14
    18d8:	03960100 	orrseq	r0, r6, #0, 2
    18dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    18e0:	0000049b 	muleq	r0, fp, r4
    18e4:	0038ae12 	eorseq	sl, r8, r2, lsl lr
    18e8:	000a7108 	andeq	r7, sl, r8, lsl #2
    18ec:	00037500 	andeq	r7, r3, r0, lsl #10
    18f0:	50011300 	andpl	r1, r1, r0, lsl #6
    18f4:	01133001 	tsteq	r3, r1
    18f8:	00750251 	rsbseq	r0, r5, r1, asr r2
    18fc:	38b61200 	ldmcc	r6!, {r9, ip}
    1900:	0a710800 	beq	1c43908 <__ram_size__+0x1c33908>
    1904:	038e0000 	orreq	r0, lr, #0
    1908:	01130000 	tsteq	r3, r0
    190c:	13320150 	teqne	r2, #80, 2
    1910:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    1914:	f00f0000 			; <UNDEFINED> instruction: 0xf00f0000
    1918:	7d080038 	stcvc	0, cr0, [r8, #-224]	; 0xffffff20
    191c:	0f00000a 	svceq	0x0000000a
    1920:	080038fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip, sp}
    1924:	00000a88 	andeq	r0, r0, r8, lsl #21
    1928:	00390e12 	eorseq	r0, r9, r2, lsl lr
    192c:	000a9308 	andeq	r9, sl, r8, lsl #6
    1930:	0003b300 	andeq	fp, r3, r0, lsl #6
    1934:	51011300 	mrspl	r1, SP_irq
    1938:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    193c:	0800391c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, sp}
    1940:	00000a93 	muleq	r0, r3, sl
    1944:	000003c6 	andeq	r0, r0, r6, asr #7
    1948:	01510113 	cmpeq	r1, r3, lsl r1
    194c:	440f0030 	strmi	r0, [pc], #-48	; 1954 <_Minimum_Stack_Size+0x1854>
    1950:	9e080039 	mcrls	0, 0, r0, cr8, cr9, {1}
    1954:	0f00000a 	svceq	0x0000000a
    1958:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    195c:	00000aa9 	andeq	r0, r0, r9, lsr #21
    1960:	00395a0f 	eorseq	r5, r9, pc, lsl #20
    1964:	000ab408 	andeq	fp, sl, r8, lsl #8
    1968:	395e0f00 	ldmdbcc	lr, {r8, r9, sl, fp}^
    196c:	0abf0800 	beq	fefc3974 <__ram_end__+0xdefb3974>
    1970:	6a0f0000 	bvs	3c1978 <__ram_size__+0x3b1978>
    1974:	ca080039 	bgt	201a60 <__ram_size__+0x1f1a60>
    1978:	0000000a 	andeq	r0, r0, sl
    197c:	0003ed17 	andeq	lr, r3, r7, lsl sp
    1980:	015c0100 	cmpeq	ip, r0, lsl #2
    1984:	08003978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip, sp}
    1988:	0000070c 	andeq	r0, r0, ip, lsl #14
    198c:	06ba9c01 	ldrteq	r9, [sl], r1, lsl #24
    1990:	030e0000 	movweq	r0, #57344	; 0xe000
    1994:	01000004 	tsteq	r0, r4
    1998:	005e015e 	subseq	r0, lr, lr, asr r1
    199c:	04be0000 	ldrteq	r0, [lr], #0
    19a0:	e50e0000 	str	r0, [lr, #-0]
    19a4:	0100000b 	tsteq	r0, fp
    19a8:	005e015e 	subseq	r0, lr, lr, asr r1
    19ac:	05c50000 	strbeq	r0, [r5]
    19b0:	390e0000 	stmdbcc	lr, {}	; <UNPREDICTABLE>
    19b4:	0100000a 	tsteq	r0, sl
    19b8:	005e015e 	subseq	r0, lr, lr, asr r1
    19bc:	061c0000 	ldreq	r0, [ip], -r0
    19c0:	f30e0000 	vhadd.u8	d0, d14, d0
    19c4:	01000009 	tsteq	r0, r9
    19c8:	005e015e 	subseq	r0, lr, lr, asr r1
    19cc:	062f0000 	strteq	r0, [pc], -r0
    19d0:	2f0e0000 	svccs	0x000e0000
    19d4:	0100000a 	tsteq	r0, sl
    19d8:	005e015e 	subseq	r0, lr, lr, asr r1
    19dc:	06860000 	streq	r0, [r6], r0
    19e0:	b90e0000 	stmdblt	lr, {}	; <UNPREDICTABLE>
    19e4:	01000009 	tsteq	r0, r9
    19e8:	005e015e 	subseq	r0, lr, lr, asr r1
    19ec:	06ed0000 	strbteq	r0, [sp], r0
    19f0:	e60e0000 	str	r0, [lr], -r0
    19f4:	0100000a 	tsteq	r0, sl
    19f8:	005e015e 	subseq	r0, lr, lr, asr r1
    19fc:	07000000 	streq	r0, [r0, -r0]
    1a00:	63160000 	tstvs	r6, #0
    1a04:	01000008 	tsteq	r0, r8
    1a08:	004c015f 	subeq	r0, ip, pc, asr r1
    1a0c:	5a160000 	bpl	581a14 <__ram_size__+0x571a14>
    1a10:	0100000a 	tsteq	r0, sl
    1a14:	005e0160 	subseq	r0, lr, r0, ror #2
    1a18:	ed180000 	ldc	0, cr0, [r8, #-0]
    1a1c:	0100000b 	tsteq	r0, fp
    1a20:	d4180181 	ldrle	r0, [r8], #-385	; 0xfffffe7f
    1a24:	0100000a 	tsteq	r0, sl
    1a28:	58190182 	ldmdapl	r9, {r1, r7, r8}
    1a2c:	03000000 	movweq	r0, #0
    1a30:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    1a34:	00000ac2 	andeq	r0, r0, r2, asr #21
    1a38:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1a3c:	20000000 	andcs	r0, r0, r0
    1a40:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    1a44:	00000bc0 	andeq	r0, r0, r0, asr #23
    1a48:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1a4c:	33000000 	movwcc	r0, #0
    1a50:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    1a54:	00000a45 	andeq	r0, r0, r5, asr #20
    1a58:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1a5c:	46000000 	strmi	r0, [r0], -r0
    1a60:	16000007 	strne	r0, [r0], -r7
    1a64:	00000996 	muleq	r0, r6, r9
    1a68:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1a6c:	16000000 	strne	r0, [r0], -r0
    1a70:	0000087b 	andeq	r0, r0, fp, ror r8
    1a74:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1a78:	14000000 	strne	r0, [r0], #-0
    1a7c:	08003c86 	stmdaeq	r0, {r1, r2, r7, sl, fp, ip, sp}
    1a80:	00000ad5 	ldrdeq	r0, [r0], -r5
    1a84:	01500113 	cmpeq	r0, r3, lsl r1
    1a88:	1a000032 	bne	1b58 <_Minimum_Stack_Size+0x1a58>
    1a8c:	08003cae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, fp, ip, sp}
    1a90:	00000054 	andeq	r0, r0, r4, asr r0
    1a94:	00000531 	andeq	r0, r0, r1, lsr r5
    1a98:	00096c0e 	andeq	r6, r9, lr, lsl #24
    1a9c:	02480100 	subeq	r0, r8, #0, 2
    1aa0:	0000005e 	andeq	r0, r0, lr, asr r0
    1aa4:	00000759 	andeq	r0, r0, r9, asr r7
    1aa8:	000b0a0e 	andeq	r0, fp, lr, lsl #20
    1aac:	02480100 	subeq	r0, r8, #0, 2
    1ab0:	0000005e 	andeq	r0, r0, lr, asr r0
    1ab4:	00000784 	andeq	r0, r0, r4, lsl #15
    1ab8:	00881900 	addeq	r1, r8, r0, lsl #18
    1abc:	056d0000 	strbeq	r0, [sp, #-0]!
    1ac0:	380e0000 	stmdacc	lr, {}	; <UNPREDICTABLE>
    1ac4:	01000009 	tsteq	r0, r9
    1ac8:	005e0283 	subseq	r0, lr, r3, lsl #5
    1acc:	07a20000 	streq	r0, [r2, r0]!
    1ad0:	e00e0000 	and	r0, lr, r0
    1ad4:	01000008 	tsteq	r0, r8
    1ad8:	004c0284 	subeq	r0, ip, r4, lsl #5
    1adc:	07d80000 	ldrbeq	r0, [r8, r0]
    1ae0:	760f0000 	strvc	r0, [pc], -r0
    1ae4:	e008003e 	and	r0, r8, lr, lsr r0
    1ae8:	0f00000a 	svceq	0x0000000a
    1aec:	08003e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip, sp}
    1af0:	00000aeb 	andeq	r0, r0, fp, ror #21
    1af4:	39bc0f00 	ldmibcc	ip!, {r8, r9, sl, fp}
    1af8:	0af60800 	beq	ffd83b00 <__ram_end__+0xdfd73b00>
    1afc:	12120000 	andsne	r0, r2, #0
    1b00:	d508003b 	strle	r0, [r8, #-59]	; 0xffffffc5
    1b04:	8900000a 	stmdbhi	r0, {r1, r3}
    1b08:	13000005 	movwne	r0, #5
    1b0c:	32015001 	andcc	r5, r1, #1
    1b10:	3d0e0f00 	stccc	15, cr0, [lr, #-0]
    1b14:	02640800 	rsbeq	r0, r4, #0, 16
    1b18:	14120000 	ldrne	r0, [r2], #-0
    1b1c:	9f08003d 	svcls	0x0008003d
    1b20:	a6000002 	strge	r0, [r0], -r2
    1b24:	13000005 	movwne	r0, #5
    1b28:	75025001 	strvc	r5, [r2, #-1]
    1b2c:	1e0f0000 	cdpne	0, 0, cr0, cr15, cr0, {0}
    1b30:	1b08003d 	blne	201c2c <__ram_size__+0x1f1c2c>
    1b34:	0f000002 	svceq	0x00000002
    1b38:	08003d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip, sp}
    1b3c:	0000030d 	andeq	r0, r0, sp, lsl #6
    1b40:	003fa412 	eorseq	sl, pc, r2, lsl r4	; <UNPREDICTABLE>
    1b44:	000a5b08 	andeq	r5, sl, r8, lsl #22
    1b48:	0005cf00 	andeq	ip, r5, r0, lsl #30
    1b4c:	50011300 	andpl	r1, r1, r0, lsl #6
    1b50:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1b54:	12004000 	andne	r4, r0, #0
    1b58:	08003fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip, sp}
    1b5c:	00000a66 	andeq	r0, r0, r6, ror #20
    1b60:	000005f3 	strdeq	r0, [r0], -r3
    1b64:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    1b68:	0048000c 	subeq	r0, r8, ip
    1b6c:	51011340 	tstpl	r1, r0, asr #6
    1b70:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    1b74:	02520113 	subseq	r0, r2, #-1073741820	; 0xc0000004
    1b78:	12000075 	andne	r0, r0, #117	; 0x75
    1b7c:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    1b80:	00000b01 	andeq	r0, r0, r1, lsl #22
    1b84:	0000060f 	andeq	r0, r0, pc, lsl #12
    1b88:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    1b8c:	010c000c 	tsteq	ip, ip
    1b90:	51011340 	tstpl	r1, r0, asr #6
    1b94:	12004001 	andne	r4, r0, #1
    1b98:	08003fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp, ip, sp}
    1b9c:	00000b0c 	andeq	r0, r0, ip, lsl #22
    1ba0:	0000062c 	andeq	r0, r0, ip, lsr #12
    1ba4:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    1ba8:	010c000c 	tsteq	ip, ip
    1bac:	51011340 	tstpl	r1, r0, asr #6
    1bb0:	00200802 	eoreq	r0, r0, r2, lsl #16
    1bb4:	003fca12 	eorseq	ip, pc, r2, lsl sl	; <UNPREDICTABLE>
    1bb8:	000b1708 	andeq	r1, fp, r8, lsl #14
    1bbc:	00064800 	andeq	r4, r6, r0, lsl #16
    1bc0:	50011300 	andpl	r1, r1, r0, lsl #6
    1bc4:	0c000c05 	stceq	12, cr0, [r0], {5}
    1bc8:	01134001 	tsteq	r3, r1
    1bcc:	00400151 	subeq	r0, r0, r1, asr r1
    1bd0:	003fe412 	eorseq	lr, pc, r2, lsl r4	; <UNPREDICTABLE>
    1bd4:	000a5b08 	andeq	r5, sl, r8, lsl #22
    1bd8:	00065f00 	andeq	r5, r6, r0, lsl #30
    1bdc:	50011300 	andpl	r1, r1, r0, lsl #6
    1be0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1be4:	12004001 	andne	r4, r0, #1
    1be8:	08003ff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1bec:	00000a66 	andeq	r0, r0, r6, ror #20
    1bf0:	00000682 	andeq	r0, r0, r2, lsl #13
    1bf4:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    1bf8:	0138000c 	teqeq	r8, ip
    1bfc:	51011340 	tstpl	r1, r0, asr #6
    1c00:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    1c04:	01520113 	cmpeq	r2, r3, lsl r1
    1c08:	3a0f0031 	bcc	3c1cd4 <__ram_size__+0x3b1cd4>
    1c0c:	50080040 	andpl	r0, r8, r0, asr #32
    1c10:	0f00000a 	svceq	0x0000000a
    1c14:	08004050 	stmdaeq	r0, {r4, r6, lr}
    1c18:	00000b22 	andeq	r0, r0, r2, lsr #22
    1c1c:	00406012 	subeq	r6, r0, r2, lsl r0
    1c20:	00029f08 	andeq	r9, r2, r8, lsl #30
    1c24:	0006a700 	andeq	sl, r6, r0, lsl #14
    1c28:	50011300 	andpl	r1, r1, r0, lsl #6
    1c2c:	0f003001 	svceq	0x00003001
    1c30:	08004064 	stmdaeq	r0, {r2, r5, r6, lr}
    1c34:	00000b2d 	andeq	r0, r0, sp, lsr #22
    1c38:	00406c0f 	subeq	r6, r0, pc, lsl #24
    1c3c:	00029f08 	andeq	r9, r2, r8, lsl #30
    1c40:	ca1b0000 	bgt	6c1c48 <__ram_size__+0x6b1c48>
    1c44:	ca000006 	bgt	1c64 <_Minimum_Stack_Size+0x1b64>
    1c48:	1c000006 	stcne	0, cr0, [r0], {6}
    1c4c:	000000c0 	andeq	r0, r0, r0, asr #1
    1c50:	5e0500ff 	mcrpl	0, 0, r0, cr5, cr15, {7}
    1c54:	1d000000 	stcne	0, cr0, [r0, #-0]
    1c58:	00000a05 	andeq	r0, r0, r5, lsl #20
    1c5c:	e1012001 	tst	r1, r1
    1c60:	05000006 	streq	r0, [r0, #-6]
    1c64:	00058303 	andeq	r8, r5, r3, lsl #6
    1c68:	06ba0520 	ldrteq	r0, [sl], r0, lsr #10
    1c6c:	eb1d0000 	bl	741c74 <__ram_size__+0x731c74>
    1c70:	01000007 	tsteq	r0, r7
    1c74:	06f80121 	ldrbteq	r0, [r8], r1, lsr #2
    1c78:	03050000 	movweq	r0, #20480	; 0x5000
    1c7c:	20000a90 	mulcs	r0, r0, sl
    1c80:	0006ba05 	andeq	fp, r6, r5, lsl #20
    1c84:	097f1d00 	ldmdbeq	pc!, {r8, sl, fp, ip}^	; <UNPREDICTABLE>
    1c88:	22010000 	andcs	r0, r1, #0
    1c8c:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1c90:	82030500 	andhi	r0, r3, #0, 10
    1c94:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    1c98:	00000b92 	muleq	r0, r2, fp
    1c9c:	ca012301 	bgt	4a8a8 <__ram_size__+0x3a8a8>
    1ca0:	05000006 	streq	r0, [r0, #-6]
    1ca4:	00058103 	andeq	r8, r5, r3, lsl #2
    1ca8:	08891d20 	stmeq	r9, {r5, r8, sl, fp, ip}
    1cac:	24010000 	strcs	r0, [r1], #-0
    1cb0:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1cb4:	8f030500 	svchi	0x00030500
    1cb8:	1d20000a 	stcne	0, cr0, [r0, #-40]!	; 0xffffffd8
    1cbc:	00000a60 	andeq	r0, r0, r0, ror #20
    1cc0:	ca012501 	bgt	4b0cc <__ram_size__+0x3b0cc>
    1cc4:	05000006 	streq	r0, [r0, #-6]
    1cc8:	000a8e03 	andeq	r8, sl, r3, lsl #28
    1ccc:	0b2a1d20 	bleq	a89154 <__ram_size__+0xa79154>
    1cd0:	27010000 	strcs	r0, [r1, -r0]
    1cd4:	00075701 	andeq	r5, r7, r1, lsl #14
    1cd8:	85030500 	strhi	r0, [r3, #-1280]	; 0xfffffb00
    1cdc:	05200006 	streq	r0, [r0, #-6]!
    1ce0:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    1ce4:	0009061d 	andeq	r0, r9, sp, lsl r6
    1ce8:	01280100 			; <UNDEFINED> instruction: 0x01280100
    1cec:	0000076e 	andeq	r0, r0, lr, ror #14
    1cf0:	07860305 	streq	r0, [r6, r5, lsl #6]
    1cf4:	ba052000 	blt	149cfc <__ram_size__+0x139cfc>
    1cf8:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    1cfc:	0000081c 	andeq	r0, r0, ip, lsl r8
    1d00:	ca012901 	bgt	4c10c <__ram_size__+0x3c10c>
    1d04:	05000006 	streq	r0, [r0, #-6]
    1d08:	00068403 	andeq	r8, r6, r3, lsl #8
    1d0c:	0ba81d20 	bleq	fea09194 <__ram_end__+0xde9f9194>
    1d10:	2a010000 	bcs	41d18 <__ram_size__+0x31d18>
    1d14:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1d18:	83030500 	movwhi	r0, #13568	; 0x3500
    1d1c:	1d200006 	stcne	0, cr0, [r0, #-24]!	; 0xffffffe8
    1d20:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    1d24:	ca012b01 	bgt	4c930 <__ram_size__+0x3c930>
    1d28:	05000006 	streq	r0, [r0, #-6]
    1d2c:	00078503 	andeq	r8, r7, r3, lsl #10
    1d30:	08ac1d20 	stmiaeq	ip!, {r5, r8, sl, fp, ip}
    1d34:	2c010000 	stccs	0, cr0, [r1], {-0}
    1d38:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1d3c:	86030500 	strhi	r0, [r3], -r0, lsl #10
    1d40:	1d200008 	stcne	0, cr0, [r0, #-32]!	; 0xffffffe0
    1d44:	0000095e 	andeq	r0, r0, lr, asr r9
    1d48:	cd012e01 	stcgt	14, cr2, [r1, #-4]
    1d4c:	05000007 	streq	r0, [r0, #-7]
    1d50:	00098e03 	andeq	r8, r9, r3, lsl #28
    1d54:	06ba0520 	ldrteq	r0, [sl], r0, lsr #10
    1d58:	531d0000 	tstpl	sp, #0
    1d5c:	0100000b 	tsteq	r0, fp
    1d60:	07e4012f 	strbeq	r0, [r4, pc, lsr #2]!
    1d64:	03050000 	movweq	r0, #20480	; 0x5000
    1d68:	20000477 	andcs	r0, r0, r7, ror r4
    1d6c:	0006ba05 	andeq	fp, r6, r5, lsl #20
    1d70:	0bcc1d00 	bleq	ff309178 <__ram_end__+0xdf2f9178>
    1d74:	30010000 	andcc	r0, r1, r0
    1d78:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1d7c:	8d030500 	cfstr32hi	mvfx0, [r3, #-0]
    1d80:	1d200009 	stcne	0, cr0, [r0, #-36]!	; 0xffffffdc
    1d84:	00000aaa 	andeq	r0, r0, sl, lsr #21
    1d88:	ca013101 	bgt	4e194 <__ram_size__+0x3e194>
    1d8c:	05000006 	streq	r0, [r0, #-6]
    1d90:	00098c03 	andeq	r8, r9, r3, lsl #24
    1d94:	0b791d20 	bleq	1e4921c <__ram_size__+0x1e3921c>
    1d98:	32010000 	andcc	r0, r1, #0
    1d9c:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1da0:	76030500 	strvc	r0, [r3], -r0, lsl #10
    1da4:	1d200004 	stcne	0, cr0, [r0, #-16]!
    1da8:	000007d3 	ldrdeq	r0, [r0], -r3
    1dac:	ca013301 	bgt	4e9b8 <__ram_size__+0x3e9b8>
    1db0:	05000006 	streq	r0, [r0, #-6]
    1db4:	00057803 	andeq	r7, r5, r3, lsl #16
    1db8:	09ca1d20 	stmibeq	sl, {r5, r8, sl, fp, ip}^
    1dbc:	35010000 	strcc	r0, [r1, #-0]
    1dc0:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1dc4:	8b030500 	blhi	c31cc <__ram_size__+0xb31cc>
    1dc8:	1d200009 	stcne	0, cr0, [r0, #-36]!	; 0xffffffdc
    1dcc:	000007a7 	andeq	r0, r0, r7, lsr #15
    1dd0:	ca013601 	bgt	4f5dc <__ram_size__+0x3f5dc>
    1dd4:	05000006 	streq	r0, [r0, #-6]
    1dd8:	00057703 	andeq	r7, r5, r3, lsl #14
    1ddc:	05c01d20 	strbeq	r1, [r0, #3360]	; 0xd20
    1de0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    1de4:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1de8:	80030500 	andhi	r0, r3, r0, lsl #10
    1dec:	1b200005 	blne	801e08 <__ram_size__+0x7f1e08>
    1df0:	0000005e 	andeq	r0, r0, lr, asr r0
    1df4:	00000877 	andeq	r0, r0, r7, ror r8
    1df8:	0000c01c 	andeq	ip, r0, ip, lsl r0
    1dfc:	1e001700 	cdpne	7, 0, cr1, cr0, cr0, {0}
    1e00:	0000041c 	andeq	r0, r0, ip, lsl r4
    1e04:	0867f801 	stmdaeq	r7!, {r0, fp, ip, sp, lr, pc}^
    1e08:	03050000 	movweq	r0, #20480	; 0x5000
    1e0c:	2000010e 	andcs	r0, r0, lr, lsl #2
    1e10:	0006ca1b 	andeq	ip, r6, fp, lsl sl
    1e14:	00089800 	andeq	r9, r8, r0, lsl #16
    1e18:	00c01c00 	sbceq	r1, r0, r0, lsl #24
    1e1c:	005a0000 	subseq	r0, sl, r0
    1e20:	0000ab1d 	andeq	sl, r0, sp, lsl fp
    1e24:	01490100 	mrseq	r0, (UNDEF: 89)
    1e28:	000008aa 	andeq	r0, r0, sl, lsr #17
    1e2c:	04170305 	ldreq	r0, [r7], #-773	; 0xfffffcfb
    1e30:	88052000 	stmdahi	r5, {sp}
    1e34:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    1e38:	00000452 	andeq	r0, r0, r2, asr r4
    1e3c:	5e014b01 	vmlapl.f64	d4, d1, d1
    1e40:	05000000 	streq	r0, [r0, #-0]
    1e44:	00088803 	andeq	r8, r8, r3, lsl #16
    1e48:	05eb1d20 	strbeq	r1, [fp, #3360]!	; 0xd20
    1e4c:	4c010000 	stcmi	0, cr0, [r1], {-0}
    1e50:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1e54:	7a030500 	bvc	c325c <__ram_size__+0xb325c>
    1e58:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    1e5c:	00000492 	muleq	r0, r2, r4
    1e60:	ca014d01 	bgt	5526c <__ram_size__+0x4526c>
    1e64:	05000006 	streq	r0, [r0, #-6]
    1e68:	00057b03 	andeq	r7, r5, r3, lsl #22
    1e6c:	05b51d20 	ldreq	r1, [r5, #3360]!	; 0xd20
    1e70:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    1e74:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1e78:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
    1e7c:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    1e80:	0000059e 	muleq	r0, lr, r5
    1e84:	ca014f01 	bgt	55a90 <__ram_size__+0x45a90>
    1e88:	05000006 	streq	r0, [r0, #-6]
    1e8c:	00057d03 	andeq	r7, r5, r3, lsl #26
    1e90:	05851d20 	streq	r1, [r5, #3360]	; 0xd20
    1e94:	50010000 	andpl	r0, r1, r0
    1e98:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1e9c:	7e030500 	cfsh32vc	mvfx0, mvfx3, #0
    1ea0:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    1ea4:	00000570 	andeq	r0, r0, r0, ror r5
    1ea8:	ca015101 	bgt	562b4 <__ram_size__+0x462b4>
    1eac:	05000006 	streq	r0, [r0, #-6]
    1eb0:	00057f03 	andeq	r7, r5, r3, lsl #30
    1eb4:	05231d20 	streq	r1, [r3, #-3360]!	; 0xfffff2e0
    1eb8:	52010000 	andpl	r0, r1, #0
    1ebc:	0006ca01 	andeq	ip, r6, r1, lsl #20
    1ec0:	87030500 	strhi	r0, [r3, -r0, lsl #10]
    1ec4:	1b200008 	blne	801eec <__ram_size__+0x7f1eec>
    1ec8:	0000005e 	andeq	r0, r0, lr, asr r0
    1ecc:	00000955 	andeq	r0, r0, r5, asr r9
    1ed0:	0000c01c 	andeq	ip, r0, ip, lsl r0
    1ed4:	c01c5900 	andsgt	r5, ip, r0, lsl #18
    1ed8:	01000000 	mrseq	r0, (UNDEF: 0)
    1edc:	080a1e00 	stmdaeq	sl, {r9, sl, fp, ip}
    1ee0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1ee4:	0000093f 	andeq	r0, r0, pc, lsr r9
    1ee8:	005a0305 	subseq	r0, sl, r5, lsl #6
    1eec:	5e1b2000 	cdppl	0, 1, cr2, cr11, cr0, {0}
    1ef0:	76000000 	strvc	r0, [r0], -r0
    1ef4:	1c000009 	stcne	0, cr0, [r0], {9}
    1ef8:	000000c0 	andeq	r0, r0, r0, asr #1
    1efc:	eb1e0059 	bl	782068 <__ram_size__+0x772068>
    1f00:	01000008 	tsteq	r0, r8
    1f04:	0009668f 	andeq	r6, r9, pc, lsl #13
    1f08:	00030500 	andeq	r0, r3, r0, lsl #10
    1f0c:	1d200000 	stcne	0, cr0, [r0, #-0]
    1f10:	000009fe 	strdeq	r0, [r0], -lr
    1f14:	5e013b01 	vmlapl.f64	d3, d1, d1
    1f18:	05000000 	streq	r0, [r0, #-0]
    1f1c:	00047403 	andeq	r7, r4, r3, lsl #8
    1f20:	08691d20 	stmdaeq	r9!, {r5, r8, sl, fp, ip}^
    1f24:	3d010000 	stccc	0, cr0, [r1, #-0]
    1f28:	00005e01 	andeq	r5, r0, r1, lsl #28
    1f2c:	72030500 	andvc	r0, r3, #0, 10
    1f30:	1d200004 	stcne	0, cr0, [r0, #-16]!
    1f34:	00000835 	andeq	r0, r0, r5, lsr r8
    1f38:	5e013f01 	cdppl	15, 0, cr3, cr1, cr1, {0}
    1f3c:	05000000 	streq	r0, [r0, #-0]
    1f40:	00047303 	andeq	r7, r4, r3, lsl #6
    1f44:	09511d20 	ldmdbeq	r1, {r5, r8, sl, fp, ip}^
    1f48:	41010000 	mrsmi	r0, (UNDEF: 1)
    1f4c:	0009cf01 	andeq	ip, r9, r1, lsl #30
    1f50:	17030500 	strne	r0, [r3, -r0, lsl #10]
    1f54:	05200003 	streq	r0, [r0, #-3]!
    1f58:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    1f5c:	0008c41d 	andeq	ip, r8, sp, lsl r4
    1f60:	01430100 	mrseq	r0, (UNDEF: 83)
    1f64:	0000005e 	andeq	r0, r0, lr, asr r0
    1f68:	03160305 	tsteq	r6, #335544320	; 0x14000000
    1f6c:	dd1d2000 	ldcle	0, cr2, [sp, #-0]
    1f70:	01000009 	tsteq	r0, r9
    1f74:	005e0145 	subseq	r0, lr, r5, asr #2
    1f78:	03050000 	movweq	r0, #20480	; 0x5000
    1f7c:	20000475 	andcs	r0, r0, r5, ror r4
    1f80:	000a8d1d 	andeq	r8, sl, sp, lsl sp
    1f84:	01460100 	mrseq	r0, (UNDEF: 86)
    1f88:	0000005e 	andeq	r0, r0, lr, asr r0
    1f8c:	098a0305 	stmibeq	sl, {r0, r2, r8, r9}
    1f90:	1a1d2000 	bne	749f98 <__ram_size__+0x739f98>
    1f94:	0100000a 	tsteq	r0, sl
    1f98:	005e0146 	subseq	r0, lr, r6, asr #2
    1f9c:	03050000 	movweq	r0, #20480	; 0x5000
    1fa0:	20000989 	andcs	r0, r0, r9, lsl #19
    1fa4:	00005e1b 	andeq	r5, r0, fp, lsl lr
    1fa8:	000a2c00 	andeq	r2, sl, r0, lsl #24
    1fac:	00c01c00 	sbceq	r1, r0, r0, lsl #24
    1fb0:	00ff0000 	rscseq	r0, pc, r0
    1fb4:	000a9a1d 	andeq	r9, sl, sp, lsl sl
    1fb8:	01470100 	mrseq	r0, (UNDEF: 87)
    1fbc:	00000a1c 	andeq	r0, r0, ip, lsl sl
    1fc0:	08890305 	stmeq	r9, {r0, r2, r8, r9}
    1fc4:	121d2000 	andsne	r2, sp, #0
    1fc8:	0100000b 	tsteq	r0, fp
    1fcc:	005e0159 	subseq	r0, lr, r9, asr r1
    1fd0:	03050000 	movweq	r0, #20480	; 0x5000
    1fd4:	20000579 	andcs	r0, r0, r9, ror r5
    1fd8:	000b611f 	andeq	r6, fp, pc, lsl r1
    1fdc:	000b6100 	andeq	r6, fp, r0, lsl #2
    1fe0:	1f710600 	svcne	0x00710600
    1fe4:	000008f7 	strdeq	r0, [r0], -r7
    1fe8:	000008f7 	strdeq	r0, [r0], -r7
    1fec:	1b1fec07 	blne	7fd010 <__ram_size__+0x7ed010>
    1ff0:	1b00000b 	blne	2024 <_Minimum_Stack_Size+0x1f24>
    1ff4:	0700000b 	streq	r0, [r0, -fp]
    1ff8:	077b20e5 	ldrbeq	r2, [fp, -r5, ror #1]!
    1ffc:	077b0000 	ldrbeq	r0, [fp, -r0]!
    2000:	27080000 	strcs	r0, [r8, -r0]
    2004:	07541f01 	ldrbeq	r1, [r4, -r1, lsl #30]
    2008:	07540000 	ldrbeq	r0, [r4, -r0]
    200c:	0f090000 	svceq	0x00090000
    2010:	0003f51f 	andeq	pc, r3, pc, lsl r5	; <UNPREDICTABLE>
    2014:	0003f500 	andeq	pc, r3, r0, lsl #10
    2018:	1f290a00 	svcne	0x00290a00
    201c:	000002d1 	ldrdeq	r0, [r0], -r1
    2020:	000002d1 	ldrdeq	r0, [r0], -r1
    2024:	d71f220b 	ldrle	r2, [pc, -fp, lsl #4]
    2028:	d7000005 	strle	r0, [r0, -r5]
    202c:	0c000005 	stceq	0, cr0, [r0], {5}
    2030:	058f1f1b 	streq	r1, [pc, #3867]	; 2f53 <_Minimum_Stack_Size+0x2e53>
    2034:	058f0000 	streq	r0, [pc]	; 203c <_Minimum_Stack_Size+0x1f3c>
    2038:	1f0c0000 	svcne	0x000c0000
    203c:	0005f61f 	andeq	pc, r5, pc, lsl r6	; <UNPREDICTABLE>
    2040:	0005f600 	andeq	pc, r5, r0, lsl #12
    2044:	1f1d0c00 	svcne	0x001d0c00
    2048:	0000057a 	andeq	r0, r0, sl, ror r5
    204c:	0000057a 	andeq	r0, r0, sl, ror r5
    2050:	0a1f200c 	beq	7ca088 <__ram_size__+0x7ba088>
    2054:	0a000004 	beq	206c <_Minimum_Stack_Size+0x1f6c>
    2058:	0c000004 	stceq	0, cr0, [r0], {4}
    205c:	08a51f21 	stmiaeq	r5!, {r0, r5, r8, r9, sl, fp, ip}
    2060:	08a50000 	stmiaeq	r5!, {}	; <UNPREDICTABLE>
    2064:	250a0000 	strcs	r0, [sl, #-0]
    2068:	00062f1f 	andeq	r2, r6, pc, lsl pc
    206c:	00062f00 	andeq	r2, r6, r0, lsl #30
    2070:	1f100900 	svcne	0x00100900
    2074:	00000681 	andeq	r0, r0, r1, lsl #13
    2078:	00000681 	andeq	r0, r0, r1, lsl #13
    207c:	e01f1109 	ands	r1, pc, r9, lsl #2
    2080:	e0000006 	and	r0, r0, r6
    2084:	09000006 	stmdbeq	r0, {r1, r2}
    2088:	0a761f12 	beq	1d89cd8 <__ram_size__+0x1d79cd8>
    208c:	0a760000 	beq	1d82094 <__ram_size__+0x1d72094>
    2090:	df050000 	svcle	0x00050000
    2094:	00053c1f 	andeq	r3, r5, pc, lsl ip
    2098:	00053c00 	andeq	r3, r5, r0, lsl #24
    209c:	1fe20500 	svcne	0x00e20500
    20a0:	000004d8 	ldrdeq	r0, [r0], -r8
    20a4:	000004d8 	ldrdeq	r0, [r0], -r8
    20a8:	e01fe105 	ands	lr, pc, r5, lsl #2
    20ac:	e0000003 	and	r0, r0, r3
    20b0:	0a000003 	beq	20c4 <_Minimum_Stack_Size+0x1fc4>
    20b4:	08432024 	stmdaeq	r3, {r2, r5, sp}^
    20b8:	08430000 	stmdaeq	r3, {}^	; <UNPREDICTABLE>
    20bc:	100d0000 	andne	r0, sp, r0
    20c0:	01790001 	cmneq	r9, r1
    20c4:	00040000 	andeq	r0, r4, r0
    20c8:	0000093d 	andeq	r0, r0, sp, lsr r9
    20cc:	03590104 	cmpeq	r9, #4, 2
    20d0:	040c0000 	streq	r0, [ip], #-0
    20d4:	cf00000c 	svcgt	0x0000000c
    20d8:	84000001 	strhi	r0, [r0], #-1
    20dc:	30080040 	andcc	r0, r8, r0, asr #32
    20e0:	95000000 	strls	r0, [r0, #-0]
    20e4:	02000009 	andeq	r0, r0, #9
    20e8:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    20ec:	02020000 	andeq	r0, r2, #0
    20f0:	00008e05 	andeq	r8, r0, r5, lsl #28
    20f4:	06010200 	streq	r0, [r1], -r0, lsl #4
    20f8:	00000154 	andeq	r0, r0, r4, asr r1
    20fc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2100:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    2104:	02000000 	andeq	r0, r0, #0
    2108:	01f20704 	mvnseq	r0, r4, lsl #14
    210c:	75030000 	strvc	r0, [r3, #-0]
    2110:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2114:	00005728 	andeq	r5, r0, r8, lsr #14
    2118:	07020200 	streq	r0, [r2, -r0, lsl #4]
    211c:	00000229 	andeq	r0, r0, r9, lsr #4
    2120:	00387503 	eorseq	r7, r8, r3, lsl #10
    2124:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2128:	01020000 	mrseq	r0, (UNDEF: 2)
    212c:	00015208 	andeq	r5, r1, r8, lsl #4
    2130:	00170400 	andseq	r0, r7, r0, lsl #8
    2134:	2f020000 	svccs	0x00020000
    2138:	0000007a 	andeq	r0, r0, sl, ror r0
    213c:	00004505 	andeq	r4, r0, r5, lsl #10
    2140:	68010600 	stmdavs	r1, {r9, sl}
    2144:	02000000 	andeq	r0, r0, #0
    2148:	00009839 	andeq	r9, r0, r9, lsr r8
    214c:	08040700 	stmdaeq	r4, {r8, r9, sl}
    2150:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2154:	00544553 	subseq	r4, r4, r3, asr r5
    2158:	04020001 	streq	r0, [r2], #-1
    215c:	00031107 	andeq	r1, r3, r7, lsl #2
    2160:	031c0900 	tsteq	ip, #0, 18
    2164:	0104014e 	tsteq	r4, lr, asr #2
    2168:	430a0000 	movwmi	r0, #40960	; 0xa000
    216c:	03004c52 	movweq	r4, #3154	; 0xc52
    2170:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2174:	0a000000 	beq	217c <_Minimum_Stack_Size+0x207c>
    2178:	00485243 	subeq	r5, r8, r3, asr #4
    217c:	6f015103 	svcvs	0x00015103
    2180:	04000000 	streq	r0, [r0], #-0
    2184:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    2188:	01520300 	cmpeq	r2, r0, lsl #6
    218c:	0000006f 	andeq	r0, r0, pc, rrx
    2190:	444f0a08 	strbmi	r0, [pc], #-2568	; 2198 <_Minimum_Stack_Size+0x2098>
    2194:	53030052 	movwpl	r0, #12370	; 0x3052
    2198:	00006f01 	andeq	r6, r0, r1, lsl #30
    219c:	f90b0c00 			; <UNDEFINED> instruction: 0xf90b0c00
    21a0:	03000004 	movweq	r0, #4
    21a4:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    21a8:	0a100000 	beq	4021b0 <__ram_size__+0x3f21b0>
    21ac:	00525242 	subseq	r5, r2, r2, asr #4
    21b0:	6f015503 	svcvs	0x00015503
    21b4:	14000000 	strne	r0, [r0], #-0
    21b8:	0006040b 	andeq	r0, r6, fp, lsl #8
    21bc:	01560300 	cmpeq	r6, r0, lsl #6
    21c0:	0000006f 	andeq	r0, r0, pc, rrx
    21c4:	850c0018 	strhi	r0, [ip, #-24]	; 0xffffffe8
    21c8:	03000004 	movweq	r0, #4
    21cc:	009f0157 	addseq	r0, pc, r7, asr r1	; <UNPREDICTABLE>
    21d0:	830d0000 	movwhi	r0, #53248	; 0xd000
    21d4:	01000000 	mrseq	r0, (UNDEF: 0)
    21d8:	00005e21 	andeq	r5, r0, r1, lsr #28
    21dc:	00408400 	subeq	r8, r0, r0, lsl #8
    21e0:	00003008 	andeq	r3, r0, r8
    21e4:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    21e8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    21ec:	00000bfd 	strdeq	r0, [r0], -sp
    21f0:	005e2301 	subseq	r2, lr, r1, lsl #6
    21f4:	080b0000 	stmdaeq	fp, {}	; <UNPREDICTABLE>
    21f8:	900f0000 	andls	r0, pc, r0
    21fc:	71080040 	tstvc	r8, r0, asr #32
    2200:	56000001 	strpl	r0, [r0], -r1
    2204:	10000001 	andne	r0, r0, r1
    2208:	0c055001 	stceq	0, cr5, [r5], {1}
    220c:	40010800 	andmi	r0, r1, r0, lsl #16
    2210:	03510110 	cmpeq	r1, #16, 2
    2214:	0040000a 	subeq	r0, r0, sl
    2218:	0040a211 	subeq	sl, r0, r1, lsl r2
    221c:	00017108 	andeq	r7, r1, r8, lsl #2
    2220:	50011000 	andpl	r1, r1, r0
    2224:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    2228:	01104001 	tsteq	r0, r1
    222c:	000b0351 	andeq	r0, fp, r1, asr r3
    2230:	12000080 	andne	r0, r0, #128	; 0x80
    2234:	0000050d 	andeq	r0, r0, sp, lsl #10
    2238:	0000050d 	andeq	r0, r0, sp, lsl #10
    223c:	2700dd04 	strcs	sp, [r0, -r4, lsl #26]
    2240:	04000004 	streq	r0, [r0], #-4
    2244:	000a3600 	andeq	r3, sl, r0, lsl #12
    2248:	59010400 	stmdbpl	r1, {sl}
    224c:	0c000003 	stceq	0, cr0, [r0], {3}
    2250:	00000c52 	andeq	r0, r0, r2, asr ip
    2254:	000001cf 	andeq	r0, r0, pc, asr #3
    2258:	080040b4 	stmdaeq	r0, {r2, r4, r5, r7, lr}
    225c:	000001ac 	andeq	r0, r0, ip, lsr #3
    2260:	00000a2e 	andeq	r0, r0, lr, lsr #20
    2264:	3c050402 	cfstrscc	mvf0, [r5], {2}
    2268:	02000002 	andeq	r0, r0, #2
    226c:	008e0502 	addeq	r0, lr, r2, lsl #10
    2270:	01020000 	mrseq	r0, (UNDEF: 2)
    2274:	00015406 	andeq	r5, r1, r6, lsl #8
    2278:	33750300 	cmncc	r5, #0, 6
    227c:	27020032 	smladxcs	r2, r2, r0, r0
    2280:	00000045 	andeq	r0, r0, r5, asr #32
    2284:	f2070402 	vshl.s8	d0, d2, d7
    2288:	03000001 	movweq	r0, #1
    228c:	00363175 	eorseq	r3, r6, r5, ror r1
    2290:	00572802 	subseq	r2, r7, r2, lsl #16
    2294:	02020000 	andeq	r0, r2, #0
    2298:	00022907 	andeq	r2, r2, r7, lsl #18
    229c:	38750300 	ldmdacc	r5!, {r8, r9}^
    22a0:	68290200 	stmdavs	r9!, {r9}
    22a4:	02000000 	andeq	r0, r0, #0
    22a8:	01520801 	cmpeq	r2, r1, lsl #16
    22ac:	17040000 	strne	r0, [r4, -r0]
    22b0:	02000000 	andeq	r0, r0, #0
    22b4:	00007a2f 	andeq	r7, r0, pc, lsr #20
    22b8:	00450500 	subeq	r0, r5, r0, lsl #10
    22bc:	01060000 	mrseq	r0, (UNDEF: 6)
    22c0:	00000068 	andeq	r0, r0, r8, rrx
    22c4:	00983902 	addseq	r3, r8, r2, lsl #18
    22c8:	04070000 	streq	r0, [r7], #-0
    22cc:	00000008 	andeq	r0, r0, r8
    22d0:	54455308 	strbpl	r5, [r5], #-776	; 0xfffffcf8
    22d4:	02000100 	andeq	r0, r0, #0, 2
    22d8:	03110704 	tsteq	r1, #4, 14	; 0x100000
    22dc:	1c090000 	stcne	0, cr0, [r9], {-0}
    22e0:	04014e03 	streq	r4, [r1], #-3587	; 0xfffff1fd
    22e4:	0a000001 	beq	22f0 <_Minimum_Stack_Size+0x21f0>
    22e8:	004c5243 	subeq	r5, ip, r3, asr #4
    22ec:	6f015003 	svcvs	0x00015003
    22f0:	00000000 	andeq	r0, r0, r0
    22f4:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    22f8:	01510300 	cmpeq	r1, r0, lsl #6
    22fc:	0000006f 	andeq	r0, r0, pc, rrx
    2300:	44490a04 	strbmi	r0, [r9], #-2564	; 0xfffff5fc
    2304:	52030052 	andpl	r0, r3, #82	; 0x52
    2308:	00006f01 	andeq	r6, r0, r1, lsl #30
    230c:	4f0a0800 	svcmi	0x000a0800
    2310:	03005244 	movweq	r5, #580	; 0x244
    2314:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    2318:	0b0c0000 	bleq	302320 <__ram_size__+0x2f2320>
    231c:	000004f9 	strdeq	r0, [r0], -r9
    2320:	6f015403 	svcvs	0x00015403
    2324:	10000000 	andne	r0, r0, r0
    2328:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    232c:	01550300 	cmpeq	r5, r0, lsl #6
    2330:	0000006f 	andeq	r0, r0, pc, rrx
    2334:	06040b14 			; <UNDEFINED> instruction: 0x06040b14
    2338:	56030000 	strpl	r0, [r3], -r0
    233c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2340:	0c001800 	stceq	8, cr1, [r0], {-0}
    2344:	00000485 	andeq	r0, r0, r5, lsl #9
    2348:	9f015703 	svcls	0x00015703
    234c:	06000000 	streq	r0, [r0], -r0
    2350:	00006801 	andeq	r6, r0, r1, lsl #16
    2354:	28170400 	ldmdacs	r7, {sl}
    2358:	08000001 	stmdaeq	r0, {r0}
    235c:	0046464f 	subeq	r4, r6, pc, asr #12
    2360:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
    2364:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    2368:	00000749 	andeq	r0, r0, r9, asr #14
    236c:	01101704 	tsteq	r0, r4, lsl #14
    2370:	d10d0000 	mrsle	r0, (UNDEF: 13)
    2374:	01000002 	tsteq	r0, r2
    2378:	0040b417 	subeq	fp, r0, r7, lsl r4
    237c:	0000cc08 	andeq	ip, r0, r8, lsl #24
    2380:	c99c0100 	ldmibgt	ip, {r8}
    2384:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2388:	00000c1a 	andeq	r0, r0, sl, lsl ip
    238c:	005e1701 	subseq	r1, lr, r1, lsl #14
    2390:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    2394:	650e0000 	strvs	r0, [lr, #-0]
    2398:	0100000c 	tsteq	r0, ip
    239c:	00012817 	andeq	r2, r1, r7, lsl r8
    23a0:	00087a00 	andeq	r7, r8, r0, lsl #20
    23a4:	40e00f00 	rscmi	r0, r0, r0, lsl #30
    23a8:	04090800 	streq	r0, [r9], #-2048	; 0xfffff800
    23ac:	01840000 	orreq	r0, r4, r0
    23b0:	01100000 	tsteq	r0, r0
    23b4:	000c0550 	andeq	r0, ip, r0, asr r5
    23b8:	10400110 	subne	r0, r0, r0, lsl r1
    23bc:	0b035101 	bleq	d67c8 <__ram_size__+0xc67c8>
    23c0:	0f008000 	svceq	0x00008000
    23c4:	080040f0 	stmdaeq	r0, {r4, r5, r6, r7, lr}
    23c8:	00000409 	andeq	r0, r0, r9, lsl #8
    23cc:	000001a2 	andeq	r0, r0, r2, lsr #3
    23d0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    23d4:	010c000c 	tsteq	ip, ip
    23d8:	51011040 	tstpl	r1, r0, asr #32
    23dc:	10000a03 	andne	r0, r0, r3, lsl #20
    23e0:	40fa0f00 	rscsmi	r0, sl, r0, lsl #30
    23e4:	04090800 	streq	r0, [r9], #-2048	; 0xfffff800
    23e8:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000
    23ec:	01100000 	tsteq	r0, r0
    23f0:	000c0550 	andeq	r0, ip, r0, asr r5
    23f4:	10400110 	subne	r0, r0, r0, lsl r1
    23f8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    23fc:	060f0040 	streq	r0, [pc], -r0, asr #32
    2400:	09080041 	stmdbeq	r8, {r0, r6}
    2404:	dd000004 	stcle	0, cr0, [r0, #-16]
    2408:	10000001 	andne	r0, r0, r1
    240c:	0c055001 	stceq	0, cr5, [r5], {1}
    2410:	40011000 	andmi	r1, r1, r0
    2414:	03510110 	cmpeq	r1, #16, 2
    2418:	0020000a 	eoreq	r0, r0, sl
    241c:	0041120f 	subeq	r1, r1, pc, lsl #4
    2420:	00040908 	andeq	r0, r4, r8, lsl #18
    2424:	0001fb00 	andeq	pc, r1, r0, lsl #22
    2428:	50011000 	andpl	r1, r1, r0
    242c:	10000c05 	andne	r0, r0, r5, lsl #24
    2430:	01104001 	tsteq	r0, r1
    2434:	000a0351 	andeq	r0, sl, r1, asr r3
    2438:	22110040 	andscs	r0, r1, #64	; 0x40
    243c:	09080041 	stmdbeq	r8, {r0, r6}
    2440:	19000004 	stmdbne	r0, {r2}
    2444:	10000002 	andne	r0, r0, r2
    2448:	0c055001 	stceq	0, cr5, [r5], {1}
    244c:	40010800 	andmi	r0, r1, r0, lsl #16
    2450:	03510110 	cmpeq	r1, #16, 2
    2454:	0001000a 	andeq	r0, r1, sl
    2458:	00412e0f 	subeq	r2, r1, pc, lsl #28
    245c:	00041408 	andeq	r1, r4, r8, lsl #8
    2460:	00023700 	andeq	r3, r2, r0, lsl #14
    2464:	50011000 	andpl	r1, r1, r0
    2468:	10000c05 	andne	r0, r0, r5, lsl #24
    246c:	01104001 	tsteq	r0, r1
    2470:	000b0351 	andeq	r0, fp, r1, asr r3
    2474:	3e0f0080 	cdpcc	0, 0, cr0, cr15, cr0, {4}
    2478:	14080041 	strne	r0, [r8], #-65	; 0xffffffbf
    247c:	55000004 	strpl	r0, [r0, #-4]
    2480:	10000002 	andne	r0, r0, r2
    2484:	0c055001 	stceq	0, cr5, [r5], {1}
    2488:	40010c00 	andmi	r0, r1, r0, lsl #24
    248c:	03510110 	cmpeq	r1, #16, 2
    2490:	0010000a 	andseq	r0, r0, sl
    2494:	0041480f 	subeq	r4, r1, pc, lsl #16
    2498:	00041408 	andeq	r1, r4, r8, lsl #8
    249c:	00027200 	andeq	r7, r2, r0, lsl #4
    24a0:	50011000 	andpl	r1, r1, r0
    24a4:	10000c05 	andne	r0, r0, r5, lsl #24
    24a8:	01104001 	tsteq	r0, r1
    24ac:	40080251 	andmi	r0, r8, r1, asr r2
    24b0:	41540f00 	cmpmi	r4, r0, lsl #30
    24b4:	04140800 	ldreq	r0, [r4], #-2048	; 0xfffff800
    24b8:	02900000 	addseq	r0, r0, #0
    24bc:	01100000 	tsteq	r0, r0
    24c0:	000c0550 	andeq	r0, ip, r0, asr r5
    24c4:	10400110 	subne	r0, r0, r0, lsl r1
    24c8:	0a035101 	beq	d68d4 <__ram_size__+0xc68d4>
    24cc:	0f002000 	svceq	0x00002000
    24d0:	08004160 	stmdaeq	r0, {r5, r6, r8, lr}
    24d4:	00000414 	andeq	r0, r0, r4, lsl r4
    24d8:	000002ae 	andeq	r0, r0, lr, lsr #5
    24dc:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    24e0:	0110000c 	tsteq	r0, ip
    24e4:	51011040 	tstpl	r1, r0, asr #32
    24e8:	40000a03 	andmi	r0, r0, r3, lsl #20
    24ec:	41701200 	cmnmi	r0, r0, lsl #4
    24f0:	04140800 	ldreq	r0, [r4], #-2048	; 0xfffff800
    24f4:	01100000 	tsteq	r0, r0
    24f8:	000c0550 	andeq	r0, ip, r0, asr r5
    24fc:	10400108 	subne	r0, r0, r8, lsl #2
    2500:	0a035101 	beq	d690c <__ram_size__+0xc690c>
    2504:	00000100 	andeq	r0, r0, r0, lsl #2
    2508:	000c3413 	andeq	r3, ip, r3, lsl r4
    250c:	282f0100 	stmdacs	pc!, {r8}	; <UNPREDICTABLE>
    2510:	80000001 	andhi	r0, r0, r1
    2514:	60080041 	andvs	r0, r8, r1, asr #32
    2518:	01000000 	mrseq	r0, (UNDEF: 0)
    251c:	0002fb9c 	muleq	r2, ip, fp
    2520:	0c1a0e00 	ldceq	14, cr0, [sl], {-0}
    2524:	2f010000 	svccs	0x00010000
    2528:	0000005e 	andeq	r0, r0, lr, asr r0
    252c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    2530:	0041c414 	subeq	ip, r1, r4, lsl r4
    2534:	00041f08 	andeq	r1, r4, r8, lsl #30
    2538:	230d0000 	movwcs	r0, #53248	; 0xd000
    253c:	0100000c 	tsteq	r0, ip
    2540:	0041e05c 	subeq	lr, r1, ip, asr r0
    2544:	00004c08 	andeq	r4, r0, r8, lsl #24
    2548:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    254c:	15000003 	strne	r0, [r0, #-3]
    2550:	00424752 	subeq	r4, r2, r2, asr r7
    2554:	005e5c01 	subseq	r5, lr, r1, lsl #24
    2558:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    255c:	f20f0000 	vhadd.s8	d0, d15, d0
    2560:	09080041 	stmdbeq	r8, {r0, r6}
    2564:	3c000004 	stccc	0, cr0, [r0], {4}
    2568:	10000003 	andne	r0, r0, r3
    256c:	0c055001 	stceq	0, cr5, [r5], {1}
    2570:	40011000 	andmi	r1, r1, r0
    2574:	02510110 	subseq	r0, r1, #16, 2
    2578:	14008008 	strne	r8, [r0], #-8
    257c:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2580:	00000414 	andeq	r0, r0, r4, lsl r4
    2584:	0042060f 	subeq	r0, r2, pc, lsl #12
    2588:	00040908 	andeq	r0, r4, r8, lsl #18
    258c:	00036300 	andeq	r6, r3, r0, lsl #6
    2590:	50011000 	andpl	r1, r1, r0
    2594:	10000c05 	andne	r0, r0, r5, lsl #24
    2598:	01104001 	tsteq	r0, r1
    259c:	000a0351 	andeq	r0, sl, r1, asr r3
    25a0:	0c140001 	ldceq	0, cr0, [r4], {1}
    25a4:	14080042 	strne	r0, [r8], #-66	; 0xffffffbe
    25a8:	11000004 	tstne	r0, r4
    25ac:	0800421e 	stmdaeq	r0, {r1, r2, r3, r4, r9, lr}
    25b0:	00000409 	andeq	r0, r0, r9, lsl #8
    25b4:	0000038a 	andeq	r0, r0, sl, lsl #7
    25b8:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    25bc:	0110000c 	tsteq	r0, ip
    25c0:	51011040 	tstpl	r1, r0, asr #32
    25c4:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    25c8:	42261600 	eormi	r1, r6, #0, 12
    25cc:	04140800 	ldreq	r0, [r4], #-2048	; 0xfffff800
    25d0:	17000000 	strne	r0, [r0, -r0]
    25d4:	00000c41 	andeq	r0, r0, r1, asr #24
    25d8:	005e6a01 	subseq	r6, lr, r1, lsl #20
    25dc:	422c0000 	eormi	r0, ip, #0
    25e0:	00340800 	eorseq	r0, r4, r0, lsl #16
    25e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    25e8:	00000409 	andeq	r0, r0, r9, lsl #8
    25ec:	62677218 	rsbvs	r7, r7, #24, 4	; 0x80000001
    25f0:	5e6c0100 	powple	f0, f4, f0
    25f4:	41000000 	mrsmi	r0, (UNDEF: 0)
    25f8:	0f000009 	svceq	0x00000009
    25fc:	08004238 	stmdaeq	r0, {r3, r4, r5, r9, lr}
    2600:	0000041f 	andeq	r0, r0, pc, lsl r4
    2604:	000003d6 	ldrdeq	r0, [r0], -r6
    2608:	02500110 	subseq	r0, r0, #16, 2
    260c:	01100075 	tsteq	r0, r5, ror r0
    2610:	80080251 	andhi	r0, r8, r1, asr r2
    2614:	42440f00 	submi	r0, r4, #0, 30
    2618:	041f0800 	ldreq	r0, [pc], #-2048	; 2620 <_Minimum_Stack_Size+0x2520>
    261c:	03f10000 	mvnseq	r0, #0
    2620:	01100000 	tsteq	r0, r0
    2624:	00750250 	rsbseq	r0, r5, r0, asr r2
    2628:	03510110 	cmpeq	r1, #16, 2
    262c:	0001000a 	andeq	r0, r1, sl
    2630:	00425019 	subeq	r5, r2, r9, lsl r0
    2634:	00041f08 	andeq	r1, r4, r8, lsl #30
    2638:	50011000 	andpl	r1, r1, r0
    263c:	10007502 	andne	r7, r0, r2, lsl #10
    2640:	0a035101 	beq	d6a4c <__ram_size__+0xc6a4c>
    2644:	00000200 	andeq	r0, r0, r0, lsl #4
    2648:	00053c1a 	andeq	r3, r5, sl, lsl ip
    264c:	00053c00 	andeq	r3, r5, r0, lsl #24
    2650:	1ae20500 	bne	ff883a58 <__ram_end__+0xdf873a58>
    2654:	000004d8 	ldrdeq	r0, [r0], -r8
    2658:	000004d8 	ldrdeq	r0, [r0], -r8
    265c:	761ae105 	ldrvc	lr, [sl], -r5, lsl #2
    2660:	7600000a 	strvc	r0, [r0], -sl
    2664:	0500000a 	streq	r0, [r0, #-10]
    2668:	185a00df 	ldmdane	sl, {r0, r1, r2, r3, r4, r6, r7}^
    266c:	00040000 	andeq	r0, r4, r0
    2670:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
    2674:	03590104 	cmpeq	r9, #4, 2
    2678:	c80c0000 	stmdagt	ip, {}	; <UNPREDICTABLE>
    267c:	cf00000e 	svcgt	0x0000000e
    2680:	60000001 	andvs	r0, r0, r1
    2684:	48080042 	stmdami	r8, {r1, r6}
    2688:	8c000006 	stchi	0, cr0, [r0], {6}
    268c:	0200000b 	andeq	r0, r0, #11
    2690:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    2694:	02020000 	andeq	r0, r2, #0
    2698:	00008e05 	andeq	r8, r0, r5, lsl #28
    269c:	06010200 	streq	r0, [r1], -r0, lsl #4
    26a0:	00000154 	andeq	r0, r0, r4, asr r1
    26a4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    26a8:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    26ac:	02000000 	andeq	r0, r0, #0
    26b0:	01f20704 	mvnseq	r0, r4, lsl #14
    26b4:	75030000 	strvc	r0, [r3, #-0]
    26b8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    26bc:	00005728 	andeq	r5, r0, r8, lsr #14
    26c0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    26c4:	00000229 	andeq	r0, r0, r9, lsr #4
    26c8:	00387503 	eorseq	r7, r8, r3, lsl #10
    26cc:	00682902 	rsbeq	r2, r8, r2, lsl #18
    26d0:	01020000 	mrseq	r0, (UNDEF: 2)
    26d4:	00015208 	andeq	r5, r1, r8, lsl #4
    26d8:	00170400 	andseq	r0, r7, r0, lsl #8
    26dc:	2f020000 	svccs	0x00020000
    26e0:	0000007a 	andeq	r0, r0, sl, ror r0
    26e4:	00004505 	andeq	r4, r0, r5, lsl #10
    26e8:	019e0400 	orrseq	r0, lr, r0, lsl #8
    26ec:	30020000 	andcc	r0, r2, r0
    26f0:	0000008a 	andeq	r0, r0, sl, lsl #1
    26f4:	00005705 	andeq	r5, r0, r5, lsl #14
    26f8:	68010600 	stmdavs	r1, {r9, sl}
    26fc:	02000000 	andeq	r0, r0, #0
    2700:	0000a839 	andeq	sl, r0, r9, lsr r8
    2704:	08040700 	stmdaeq	r4, {r8, r9, sl}
    2708:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    270c:	00544553 	subseq	r4, r4, r3, asr r5
    2710:	01060001 	tsteq	r6, r1
    2714:	00000068 	andeq	r0, r0, r8, rrx
    2718:	00c13b02 	sbceq	r3, r1, r2, lsl #22
    271c:	77070000 	strvc	r0, [r7, -r0]
    2720:	00000009 	andeq	r0, r0, r9
    2724:	001b7f07 	andseq	r7, fp, r7, lsl #30
    2728:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    272c:	00000d3c 	andeq	r0, r0, ip, lsr sp
    2730:	00a83b02 	adceq	r3, r8, r2, lsl #22
    2734:	01060000 	mrseq	r0, (UNDEF: 6)
    2738:	00000068 	andeq	r0, r0, r8, rrx
    273c:	00e53e02 	rsceq	r3, r5, r2, lsl #28
    2740:	7f070000 	svcvc	0x00070000
    2744:	0000000c 	andeq	r0, r0, ip
    2748:	00107b07 	andseq	r7, r0, r7, lsl #22
    274c:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    2750:	00000d7f 	andeq	r0, r0, pc, ror sp
    2754:	00cc3e02 	sbceq	r3, ip, r2, lsl #28
    2758:	50090000 	andpl	r0, r9, r0
    275c:	01e72403 	mvneq	r2, r3, lsl #8
    2760:	530a0000 	movwpl	r0, #40960	; 0xa000
    2764:	26030052 			; <UNDEFINED> instruction: 0x26030052
    2768:	0000006f 	andeq	r0, r0, pc, rrx
    276c:	52430a00 	subpl	r0, r3, #0, 20
    2770:	27030031 	smladxcs	r3, r1, r0, r0
    2774:	0000006f 	andeq	r0, r0, pc, rrx
    2778:	52430a04 	subpl	r0, r3, #4, 20	; 0x4000
    277c:	28030032 	stmdacs	r3, {r1, r4, r5}
    2780:	0000006f 	andeq	r0, r0, pc, rrx
    2784:	12c50b08 	sbcne	r0, r5, #8, 22	; 0x2000
    2788:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    278c:	0000006f 	andeq	r0, r0, pc, rrx
    2790:	12cb0b0c 	sbcne	r0, fp, #12, 22	; 0x3000
    2794:	2a030000 	bcs	c279c <__ram_size__+0xb279c>
    2798:	0000006f 	andeq	r0, r0, pc, rrx
    279c:	15770b10 	ldrbne	r0, [r7, #-2832]!	; 0xfffff4f0
    27a0:	2b030000 	blcs	c27a8 <__ram_size__+0xb27a8>
    27a4:	0000006f 	andeq	r0, r0, pc, rrx
    27a8:	157d0b14 	ldrbne	r0, [sp, #-2836]!	; 0xfffff4ec
    27ac:	2c030000 	stccs	0, cr0, [r3], {-0}
    27b0:	0000006f 	andeq	r0, r0, pc, rrx
    27b4:	15830b18 	strne	r0, [r3, #2840]	; 0xb18
    27b8:	2d030000 	stccs	0, cr0, [r3, #-0]
    27bc:	0000006f 	andeq	r0, r0, pc, rrx
    27c0:	15890b1c 	strne	r0, [r9, #2844]	; 0xb1c
    27c4:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    27c8:	0000006f 	andeq	r0, r0, pc, rrx
    27cc:	54480a20 	strbpl	r0, [r8], #-2592	; 0xfffff5e0
    27d0:	2f030052 	svccs	0x00030052
    27d4:	0000006f 	andeq	r0, r0, pc, rrx
    27d8:	544c0a24 	strbpl	r0, [ip], #-2596	; 0xfffff5dc
    27dc:	30030052 	andcc	r0, r3, r2, asr r0
    27e0:	0000006f 	andeq	r0, r0, pc, rrx
    27e4:	0c960b28 	vldmiaeq	r6, {d0-d19}
    27e8:	31030000 	mrscc	r0, (UNDEF: 3)
    27ec:	0000006f 	andeq	r0, r0, pc, rrx
    27f0:	0c9b0b2c 	vldmiaeq	fp, {d0-d21}
    27f4:	32030000 	andcc	r0, r3, #0
    27f8:	0000006f 	andeq	r0, r0, pc, rrx
    27fc:	0ca00b30 	vstmiaeq	r0!, {d0-d23}
    2800:	33030000 	movwcc	r0, #12288	; 0x3000
    2804:	0000006f 	andeq	r0, r0, pc, rrx
    2808:	12210b34 	eorne	r0, r1, #52, 22	; 0xd000
    280c:	34030000 	strcc	r0, [r3], #-0
    2810:	0000006f 	andeq	r0, r0, pc, rrx
    2814:	13580b38 	cmpne	r8, #56, 22	; 0xe000
    2818:	35030000 	strcc	r0, [r3, #-0]
    281c:	0000006f 	andeq	r0, r0, pc, rrx
    2820:	135d0b3c 	cmpne	sp, #60, 22	; 0xf000
    2824:	36030000 	strcc	r0, [r3], -r0
    2828:	0000006f 	andeq	r0, r0, pc, rrx
    282c:	13620b40 	cmnne	r2, #64, 22	; 0x10000
    2830:	37030000 	strcc	r0, [r3, -r0]
    2834:	0000006f 	andeq	r0, r0, pc, rrx
    2838:	13670b44 	cmnne	r7, #68, 22	; 0x11000
    283c:	38030000 	stmdacc	r3, {}	; <UNPREDICTABLE>
    2840:	0000006f 	andeq	r0, r0, pc, rrx
    2844:	52440a48 	subpl	r0, r4, #72, 20	; 0x48000
    2848:	6f390300 	svcvs	0x00390300
    284c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2850:	11620400 	cmnne	r2, r0, lsl #8
    2854:	3a030000 	bcc	c285c <__ram_size__+0xb285c>
    2858:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    285c:	11070402 	tstne	r7, r2, lsl #8
    2860:	0c000003 	stceq	0, cr0, [r0], {3}
    2864:	014e031c 	cmpeq	lr, ip, lsl r3
    2868:	0000025e 	andeq	r0, r0, lr, asr r2
    286c:	4c52430d 	mrrcmi	3, 0, r4, r2, cr13
    2870:	01500300 	cmpeq	r0, r0, lsl #6
    2874:	0000006f 	andeq	r0, r0, pc, rrx
    2878:	52430d00 	subpl	r0, r3, #0, 26
    287c:	51030048 	tstpl	r3, r8, asr #32
    2880:	00006f01 	andeq	r6, r0, r1, lsl #30
    2884:	490d0400 	stmdbmi	sp, {sl}
    2888:	03005244 	movweq	r5, #580	; 0x244
    288c:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    2890:	0d080000 	stceq	0, cr0, [r8, #-0]
    2894:	0052444f 	subseq	r4, r2, pc, asr #8
    2898:	6f015303 	svcvs	0x00015303
    289c:	0c000000 	stceq	0, cr0, [r0], {-0}
    28a0:	0004f90e 	andeq	pc, r4, lr, lsl #18
    28a4:	01540300 	cmpeq	r4, r0, lsl #6
    28a8:	0000006f 	andeq	r0, r0, pc, rrx
    28ac:	52420d10 	subpl	r0, r2, #16, 26	; 0x400
    28b0:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
    28b4:	00006f01 	andeq	r6, r0, r1, lsl #30
    28b8:	040e1400 	streq	r1, [lr], #-1024	; 0xfffffc00
    28bc:	03000006 	movweq	r0, #6
    28c0:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    28c4:	00180000 	andseq	r0, r8, r0
    28c8:	0004850f 	andeq	r8, r4, pc, lsl #10
    28cc:	01570300 	cmpeq	r7, r0, lsl #6
    28d0:	000001f9 	strdeq	r0, [r0], -r9
    28d4:	eb03240c 	bl	cb90c <__ram_size__+0xbb90c>
    28d8:	00035c01 	andeq	r5, r3, r1, lsl #24
    28dc:	52430d00 	subpl	r0, r3, #0, 26
    28e0:	ed030031 	stc	0, cr0, [r3, #-196]	; 0xffffff3c
    28e4:	00007f01 	andeq	r7, r0, r1, lsl #30
    28e8:	6b0e0000 	blvs	3828f0 <__ram_size__+0x3728f0>
    28ec:	03000002 	movweq	r0, #2
    28f0:	004c01ee 	subeq	r0, ip, lr, ror #3
    28f4:	0d020000 	stceq	0, cr0, [r2, #-0]
    28f8:	00325243 	eorseq	r5, r2, r3, asr #4
    28fc:	7f01ef03 	svcvc	0x0001ef03
    2900:	04000000 	streq	r0, [r0], #-0
    2904:	0002750e 	andeq	r7, r2, lr, lsl #10
    2908:	01f00300 	mvnseq	r0, r0, lsl #6
    290c:	0000004c 	andeq	r0, r0, ip, asr #32
    2910:	52530d06 	subspl	r0, r3, #384	; 0x180
    2914:	01f10300 	mvnseq	r0, r0, lsl #6
    2918:	0000007f 	andeq	r0, r0, pc, ror r0
    291c:	00a10e08 	adceq	r0, r1, r8, lsl #28
    2920:	f2030000 	vhadd.s8	d0, d3, d0
    2924:	00004c01 	andeq	r4, r0, r1, lsl #24
    2928:	440d0a00 	strmi	r0, [sp], #-2560	; 0xfffff600
    292c:	f3030052 	vqadd.u8	q0, <illegal reg q1.5>, q1
    2930:	00007f01 	andeq	r7, r0, r1, lsl #30
    2934:	7f0e0c00 	svcvc	0x000e0c00
    2938:	03000002 	movweq	r0, #2
    293c:	004c01f4 	strdeq	r0, [ip], #-20	; 0xffffffec
    2940:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
    2944:	00001428 	andeq	r1, r0, r8, lsr #8
    2948:	7f01f503 	svcvc	0x0001f503
    294c:	10000000 	andne	r0, r0, r0
    2950:	0002890e 	andeq	r8, r2, lr, lsl #18
    2954:	01f60300 	mvnseq	r0, r0, lsl #6
    2958:	0000004c 	andeq	r0, r0, ip, asr #32
    295c:	0d8b0e12 	stceq	14, cr0, [fp, #72]	; 0x48
    2960:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    2964:	00007f01 	andeq	r7, r0, r1, lsl #30
    2968:	930e1400 	movwls	r1, #58368	; 0xe400
    296c:	03000002 	movweq	r0, #2
    2970:	004c01f8 	strdeq	r0, [ip], #-24	; 0xffffffe8
    2974:	0e160000 	cdpeq	0, 1, cr0, cr6, cr0, {0}
    2978:	00000ff7 	strdeq	r0, [r0], -r7
    297c:	7f01f903 	svcvc	0x0001f903
    2980:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2984:	00029d0e 	andeq	r9, r2, lr, lsl #26
    2988:	01fa0300 	mvnseq	r0, r0, lsl #6
    298c:	0000004c 	andeq	r0, r0, ip, asr #32
    2990:	14b50e1a 	ldrtne	r0, [r5], #3610	; 0xe1a
    2994:	fb030000 	blx	c299e <__ram_size__+0xb299e>
    2998:	00007f01 	andeq	r7, r0, r1, lsl #30
    299c:	c70e1c00 	strgt	r1, [lr, -r0, lsl #24]
    29a0:	03000002 	movweq	r0, #2
    29a4:	004c01fc 	strdeq	r0, [ip], #-28	; 0xffffffe4
    29a8:	0e1e0000 	cdpeq	0, 1, cr0, cr14, cr0, {0}
    29ac:	000012d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    29b0:	7f01fd03 	svcvc	0x0001fd03
    29b4:	20000000 	andcs	r0, r0, r0
    29b8:	0002b30e 	andeq	fp, r2, lr, lsl #6
    29bc:	01fe0300 	mvnseq	r0, r0, lsl #6
    29c0:	0000004c 	andeq	r0, r0, ip, asr #32
    29c4:	bd0f0022 	stclt	0, cr0, [pc, #-136]	; 2944 <_Minimum_Stack_Size+0x2844>
    29c8:	03000014 	movweq	r0, #20
    29cc:	026a01ff 	rsbeq	r0, sl, #-1073741761	; 0xc000003f
    29d0:	500c0000 	andpl	r0, ip, r0
    29d4:	79020b03 	stmdbvc	r2, {r0, r1, r8, r9, fp}
    29d8:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    29dc:	00315243 	eorseq	r5, r1, r3, asr #4
    29e0:	7f020d03 	svcvc	0x00020d03
    29e4:	00000000 	andeq	r0, r0, r0
    29e8:	00026b0e 	andeq	r6, r2, lr, lsl #22
    29ec:	020e0300 	andeq	r0, lr, #0, 6
    29f0:	0000004c 	andeq	r0, r0, ip, asr #32
    29f4:	52430d02 	subpl	r0, r3, #2, 26	; 0x80
    29f8:	0f030032 	svceq	0x00030032
    29fc:	00007f02 	andeq	r7, r0, r2, lsl #30
    2a00:	750e0400 	strvc	r0, [lr, #-1024]	; 0xfffffc00
    2a04:	03000002 	movweq	r0, #2
    2a08:	004c0210 	subeq	r0, ip, r0, lsl r2
    2a0c:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    2a10:	0000014d 	andeq	r0, r0, sp, asr #2
    2a14:	7f021103 	svcvc	0x00021103
    2a18:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2a1c:	0000a10e 	andeq	sl, r0, lr, lsl #2
    2a20:	02120300 	andseq	r0, r2, #0, 6
    2a24:	0000004c 	andeq	r0, r0, ip, asr #32
    2a28:	02170e0a 	andseq	r0, r7, #10, 28	; 0xa0
    2a2c:	13030000 	movwne	r0, #12288	; 0x3000
    2a30:	00007f02 	andeq	r7, r0, r2, lsl #30
    2a34:	7f0e0c00 	svcvc	0x000e0c00
    2a38:	03000002 	movweq	r0, #2
    2a3c:	004c0214 	subeq	r0, ip, r4, lsl r2
    2a40:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    2a44:	03005253 	movweq	r5, #595	; 0x253
    2a48:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    2a4c:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2a50:	00000289 	andeq	r0, r0, r9, lsl #5
    2a54:	4c021603 	stcmi	6, cr1, [r2], {3}
    2a58:	12000000 	andne	r0, r0, #0
    2a5c:	5247450d 	subpl	r4, r7, #54525952	; 0x3400000
    2a60:	02170300 	andseq	r0, r7, #0, 6
    2a64:	0000007f 	andeq	r0, r0, pc, ror r0
    2a68:	02930e14 	addseq	r0, r3, #20, 28	; 0x140
    2a6c:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    2a70:	00004c02 	andeq	r4, r0, r2, lsl #24
    2a74:	300e1600 	andcc	r1, lr, r0, lsl #12
    2a78:	03000000 	movweq	r0, #0
    2a7c:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    2a80:	0e180000 	cdpeq	0, 1, cr0, cr8, cr0, {0}
    2a84:	0000029d 	muleq	r0, sp, r2
    2a88:	4c021a03 	stcmi	10, cr1, [r2], {3}
    2a8c:	1a000000 	bne	2a94 <_Minimum_Stack_Size+0x2994>
    2a90:	0000360e 	andeq	r3, r0, lr, lsl #12
    2a94:	021b0300 	andseq	r0, fp, #0, 6
    2a98:	0000007f 	andeq	r0, r0, pc, ror r0
    2a9c:	02c70e1c 	sbceq	r0, r7, #28, 28	; 0x1c0
    2aa0:	1c030000 	stcne	0, cr0, [r3], {-0}
    2aa4:	00004c02 	andeq	r4, r0, r2, lsl #24
    2aa8:	120e1e00 	andne	r1, lr, #0, 28
    2aac:	03000000 	movweq	r0, #0
    2ab0:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    2ab4:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    2ab8:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    2abc:	4c021e03 	stcmi	14, cr1, [r2], {3}
    2ac0:	22000000 	andcs	r0, r0, #0
    2ac4:	544e430d 	strbpl	r4, [lr], #-781	; 0xfffffcf3
    2ac8:	021f0300 	andseq	r0, pc, #0, 6
    2acc:	0000007f 	andeq	r0, r0, pc, ror r0
    2ad0:	02bd0e24 	adcseq	r0, sp, #36, 28	; 0x240
    2ad4:	20030000 	andcs	r0, r3, r0
    2ad8:	00004c02 	andeq	r4, r0, r2, lsl #24
    2adc:	500d2600 	andpl	r2, sp, r0, lsl #12
    2ae0:	03004353 	movweq	r4, #851	; 0x353
    2ae4:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    2ae8:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    2aec:	00000160 	andeq	r0, r0, r0, ror #2
    2af0:	4c022203 	sfmmi	f2, 4, [r2], {3}
    2af4:	2a000000 	bcs	2afc <_Minimum_Stack_Size+0x29fc>
    2af8:	5252410d 	subspl	r4, r2, #1073741827	; 0x40000003
    2afc:	02230300 	eoreq	r0, r3, #0, 6
    2b00:	0000007f 	andeq	r0, r0, pc, ror r0
    2b04:	016b0e2c 	cmneq	fp, ip, lsr #28
    2b08:	24030000 	strcs	r0, [r3], #-0
    2b0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b10:	520d2e00 	andpl	r2, sp, #0, 28
    2b14:	03005243 	movweq	r5, #579	; 0x243
    2b18:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    2b1c:	0e300000 	cdpeq	0, 3, cr0, cr0, cr0, {0}
    2b20:	00000176 	andeq	r0, r0, r6, ror r1
    2b24:	4c022603 	stcmi	6, cr2, [r2], {3}
    2b28:	32000000 	andcc	r0, r0, #0
    2b2c:	0000ea0e 	andeq	lr, r0, lr, lsl #20
    2b30:	02270300 	eoreq	r0, r7, #0, 6
    2b34:	0000007f 	andeq	r0, r0, pc, ror r0
    2b38:	01810e34 	orreq	r0, r1, r4, lsr lr
    2b3c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    2b40:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b44:	ef0e3600 	svc	0x000e3600
    2b48:	03000000 	movweq	r0, #0
    2b4c:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    2b50:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
    2b54:	00000119 	andeq	r0, r0, r9, lsl r1
    2b58:	4c022a03 	stcmi	10, cr2, [r2], {3}
    2b5c:	3a000000 	bcc	2b64 <_Minimum_Stack_Size+0x2a64>
    2b60:	0000f40e 	andeq	pc, r0, lr, lsl #8
    2b64:	022b0300 	eoreq	r0, fp, #0, 6
    2b68:	0000007f 	andeq	r0, r0, pc, ror r0
    2b6c:	01240e3c 			; <UNDEFINED> instruction: 0x01240e3c
    2b70:	2c030000 	stccs	0, cr0, [r3], {-0}
    2b74:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b78:	f90e3e00 			; <UNDEFINED> instruction: 0xf90e3e00
    2b7c:	03000000 	movweq	r0, #0
    2b80:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    2b84:	0e400000 	cdpeq	0, 4, cr0, cr0, cr0, {0}
    2b88:	000001a3 	andeq	r0, r0, r3, lsr #3
    2b8c:	4c022e03 	stcmi	14, cr2, [r2], {3}
    2b90:	42000000 	andmi	r0, r0, #0
    2b94:	0002590e 	andeq	r5, r2, lr, lsl #18
    2b98:	022f0300 	eoreq	r0, pc, #0, 6
    2b9c:	0000007f 	andeq	r0, r0, pc, ror r0
    2ba0:	01ae0e44 			; <UNDEFINED> instruction: 0x01ae0e44
    2ba4:	30030000 	andcc	r0, r3, r0
    2ba8:	00004c02 	andeq	r4, r0, r2, lsl #24
    2bac:	440d4600 	strmi	r4, [sp], #-1536	; 0xfffffa00
    2bb0:	03005243 	movweq	r5, #579	; 0x243
    2bb4:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    2bb8:	0e480000 	cdpeq	0, 4, cr0, cr8, cr0, {0}
    2bbc:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    2bc0:	4c023203 	sfmmi	f3, 4, [r2], {3}
    2bc4:	4a000000 	bmi	2bcc <_Minimum_Stack_Size+0x2acc>
    2bc8:	0002660e 	andeq	r6, r2, lr, lsl #12
    2bcc:	02330300 	eorseq	r0, r3, #0, 6
    2bd0:	0000007f 	andeq	r0, r0, pc, ror r0
    2bd4:	01c40e4c 	biceq	r0, r4, ip, asr #28
    2bd8:	34030000 	strcc	r0, [r3], #-0
    2bdc:	00004c02 	andeq	r4, r0, r2, lsl #24
    2be0:	0f004e00 	svceq	0x00004e00
    2be4:	00000141 	andeq	r0, r0, r1, asr #2
    2be8:	68023503 	stmdavs	r2, {r0, r1, r8, sl, ip, sp}
    2bec:	0c000003 	stceq	0, cr0, [r0], {3}
    2bf0:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    2bf4:	00000643 	andeq	r0, r0, r3, asr #12
    2bf8:	0052530d 	subseq	r5, r2, sp, lsl #6
    2bfc:	7f023a03 	svcvc	0x00023a03
    2c00:	00000000 	andeq	r0, r0, r0
    2c04:	00026b0e 	andeq	r6, r2, lr, lsl #22
    2c08:	023b0300 	eorseq	r0, fp, #0, 6
    2c0c:	0000004c 	andeq	r0, r0, ip, asr #32
    2c10:	52440d02 	subpl	r0, r4, #2, 26	; 0x80
    2c14:	023c0300 	eorseq	r0, ip, #0, 6
    2c18:	0000007f 	andeq	r0, r0, pc, ror r0
    2c1c:	02750e04 	rsbseq	r0, r5, #4, 28	; 0x40
    2c20:	3d030000 	stccc	0, cr0, [r3, #-0]
    2c24:	00004c02 	andeq	r4, r0, r2, lsl #24
    2c28:	420d0600 	andmi	r0, sp, #0, 12
    2c2c:	03005252 	movweq	r5, #594	; 0x252
    2c30:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    2c34:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    2c38:	000000a1 	andeq	r0, r0, r1, lsr #1
    2c3c:	4c023f03 	stcmi	15, cr3, [r2], {3}
    2c40:	0a000000 	beq	2c48 <_Minimum_Stack_Size+0x2b48>
    2c44:	3152430d 	cmpcc	r2, sp, lsl #6
    2c48:	02400300 	subeq	r0, r0, #0, 6
    2c4c:	0000007f 	andeq	r0, r0, pc, ror r0
    2c50:	027f0e0c 	rsbseq	r0, pc, #12, 28	; 0xc0
    2c54:	41030000 	mrsmi	r0, (UNDEF: 3)
    2c58:	00004c02 	andeq	r4, r0, r2, lsl #24
    2c5c:	430d0e00 	movwmi	r0, #56832	; 0xde00
    2c60:	03003252 	movweq	r3, #594	; 0x252
    2c64:	007f0242 	rsbseq	r0, pc, r2, asr #4
    2c68:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2c6c:	00000289 	andeq	r0, r0, r9, lsl #5
    2c70:	4c024303 	stcmi	3, cr4, [r2], {3}
    2c74:	12000000 	andne	r0, r0, #0
    2c78:	3352430d 	cmpcc	r2, #872415232	; 0x34000000
    2c7c:	02440300 	subeq	r0, r4, #0, 6
    2c80:	0000007f 	andeq	r0, r0, pc, ror r0
    2c84:	02930e14 	addseq	r0, r3, #20, 28	; 0x140
    2c88:	45030000 	strmi	r0, [r3, #-0]
    2c8c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2c90:	a00e1600 	andge	r1, lr, r0, lsl #12
    2c94:	03000008 	movweq	r0, #8
    2c98:	007f0246 	rsbseq	r0, pc, r6, asr #4
    2c9c:	0e180000 	cdpeq	0, 1, cr0, cr8, cr0, {0}
    2ca0:	0000029d 	muleq	r0, sp, r2
    2ca4:	4c024703 	stcmi	7, cr4, [r2], {3}
    2ca8:	1a000000 	bne	2cb0 <_Minimum_Stack_Size+0x2bb0>
    2cac:	09430f00 	stmdbeq	r3, {r8, r9, sl, fp}^
    2cb0:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    2cb4:	00058502 	andeq	r8, r5, r2, lsl #10
    2cb8:	04140900 	ldreq	r0, [r4], #-2304	; 0xfffff700
    2cbc:	0006a01a 	andeq	sl, r6, sl, lsl r0
    2cc0:	12d70b00 	sbcsne	r0, r7, #0, 22
    2cc4:	1c040000 	stcne	0, cr0, [r4], {-0}
    2cc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ccc:	0f520b00 	svceq	0x00520b00
    2cd0:	1d040000 	stcne	0, cr0, [r4, #-0]
    2cd4:	000000c1 	andeq	r0, r0, r1, asr #1
    2cd8:	10830b04 	addne	r0, r3, r4, lsl #22
    2cdc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2ce0:	000000c1 	andeq	r0, r0, r1, asr #1
    2ce4:	15080b05 	strne	r0, [r8, #-2821]	; 0xfffff4fb
    2ce8:	1f040000 	svcne	0x00040000
    2cec:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cf0:	13870b08 	orrne	r0, r7, #8, 22	; 0x2000
    2cf4:	20040000 	andcs	r0, r4, r0
    2cf8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cfc:	10cc0b0c 	sbcne	r0, ip, ip, lsl #22
    2d00:	21040000 	mrscs	r0, (UNDEF: 4)
    2d04:	0000005e 	andeq	r0, r0, lr, asr r0
    2d08:	8d040010 	stchi	0, cr0, [r4, #-64]	; 0xffffffc0
    2d0c:	0400000e 	streq	r0, [r0], #-14
    2d10:	00064f22 	andeq	r4, r6, r2, lsr #30
    2d14:	68010600 	stmdavs	r1, {r9, sl}
    2d18:	05000000 	streq	r0, [r0, #-0]
    2d1c:	0006ca23 	andeq	ip, r6, r3, lsr #20
    2d20:	0f2c0700 	svceq	0x002c0700
    2d24:	07010000 	streq	r0, [r1, -r0]
    2d28:	00000e7d 	andeq	r0, r0, sp, ror lr
    2d2c:	14710702 	ldrbtne	r0, [r1], #-1794	; 0xfffff8fe
    2d30:	00030000 	andeq	r0, r3, r0
    2d34:	00132d04 	andseq	r2, r3, r4, lsl #26
    2d38:	ab270500 	blge	9c4140 <__ram_size__+0x9b4140>
    2d3c:	06000006 	streq	r0, [r0], -r6
    2d40:	00006801 	andeq	r6, r0, r1, lsl #16
    2d44:	122e0500 	eorne	r0, lr, #0, 10
    2d48:	07000007 	streq	r0, [r0, -r7]
    2d4c:	0000134a 	andeq	r1, r0, sl, asr #6
    2d50:	15be0700 	ldrne	r0, [lr, #1792]!	; 0x700
    2d54:	07040000 	streq	r0, [r4, -r0]
    2d58:	00000f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    2d5c:	0fa70728 	svceq	0x00a70728
    2d60:	07480000 	strbeq	r0, [r8, -r0]
    2d64:	00000fc6 	andeq	r0, r0, r6, asr #31
    2d68:	0c6e0714 	stcleq	7, cr0, [lr], #-80	; 0xffffffb0
    2d6c:	07100000 	ldreq	r0, [r0, -r0]
    2d70:	000012a1 	andeq	r1, r0, r1, lsr #5
    2d74:	136c071c 	cmnne	ip, #28, 14	; 0x700000
    2d78:	00180000 	andseq	r0, r8, r0
    2d7c:	0013b504 	andseq	fp, r3, r4, lsl #10
    2d80:	d5360500 	ldrle	r0, [r6, #-1280]!	; 0xfffffb00
    2d84:	09000006 	stmdbeq	r0, {r1, r2}
    2d88:	4a3e0504 	bmi	f841a0 <__ram_size__+0xf741a0>
    2d8c:	0b000007 	bleq	2db0 <_Minimum_Stack_Size+0x2cb0>
    2d90:	00000d19 	andeq	r0, r0, r9, lsl sp
    2d94:	004c4005 	subeq	r4, ip, r5
    2d98:	0b000000 	bleq	2da0 <_Minimum_Stack_Size+0x2ca0>
    2d9c:	0000137c 	andeq	r1, r0, ip, ror r3
    2da0:	06ca4105 	strbeq	r4, [sl], r5, lsl #2
    2da4:	0b020000 	bleq	82dac <__ram_size__+0x72dac>
    2da8:	00000d00 	andeq	r0, r0, r0, lsl #26
    2dac:	07124205 	ldreq	r4, [r2, -r5, lsl #4]
    2db0:	00030000 	andeq	r0, r3, r0
    2db4:	00143704 	andseq	r3, r4, r4, lsl #14
    2db8:	1d430500 	cfstr64ne	mvdx0, [r3, #-0]
    2dbc:	09000007 	stmdbeq	r0, {r0, r1, r2}
    2dc0:	8e1a0604 	cfmsub32hi	mvax0, mvfx0, mvfx10, mvfx4
    2dc4:	0b000007 	bleq	2de8 <_Minimum_Stack_Size+0x2ce8>
    2dc8:	0000124b 	andeq	r1, r0, fp, asr #4
    2dcc:	005e1c06 	subseq	r1, lr, r6, lsl #24
    2dd0:	0b000000 	bleq	2dd8 <_Minimum_Stack_Size+0x2cd8>
    2dd4:	0000158f 	andeq	r1, r0, pc, lsl #11
    2dd8:	005e1d06 	subseq	r1, lr, r6, lsl #26
    2ddc:	0b010000 	bleq	42de4 <__ram_size__+0x32de4>
    2de0:	000014c9 	andeq	r1, r0, r9, asr #9
    2de4:	005e1e06 	subseq	r1, lr, r6, lsl #28
    2de8:	0b020000 	bleq	82df0 <__ram_size__+0x72df0>
    2dec:	00000fd7 	ldrdeq	r0, [r0], -r7
    2df0:	00c11f06 	sbceq	r1, r1, r6, lsl #30
    2df4:	00030000 	andeq	r0, r3, r0
    2df8:	000f1304 	andeq	r1, pc, r4, lsl #6
    2dfc:	55200600 	strpl	r0, [r0, #-1536]!	; 0xfffffa00
    2e00:	09000007 	stmdbeq	r0, {r0, r1, r2}
    2e04:	0e1a0712 	mrceq	7, 0, r0, cr10, cr2, {0}
    2e08:	0b000008 	bleq	2e30 <_Minimum_Stack_Size+0x2d30>
    2e0c:	00000ee3 	andeq	r0, r0, r3, ror #29
    2e10:	004c1c07 	subeq	r1, ip, r7, lsl #24
    2e14:	0b000000 	bleq	2e1c <_Minimum_Stack_Size+0x2d1c>
    2e18:	000010f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    2e1c:	004c1d07 	subeq	r1, ip, r7, lsl #26
    2e20:	0b020000 	bleq	82e28 <__ram_size__+0x72e28>
    2e24:	000015b1 			; <UNDEFINED> instruction: 0x000015b1
    2e28:	004c1e07 	subeq	r1, ip, r7, lsl #28
    2e2c:	0b040000 	bleq	102e34 <__ram_size__+0xf2e34>
    2e30:	000015f7 	strdeq	r1, [r0], -r7
    2e34:	004c1f07 	subeq	r1, ip, r7, lsl #30
    2e38:	0b060000 	bleq	182e40 <__ram_size__+0x172e40>
    2e3c:	0000119a 	muleq	r0, sl, r1
    2e40:	004c2007 	subeq	r2, ip, r7
    2e44:	0b080000 	bleq	202e4c <__ram_size__+0x1f2e4c>
    2e48:	00000d22 	andeq	r0, r0, r2, lsr #26
    2e4c:	004c2107 	subeq	r2, ip, r7, lsl #2
    2e50:	0b0a0000 	bleq	282e58 <__ram_size__+0x272e58>
    2e54:	00001235 	andeq	r1, r0, r5, lsr r2
    2e58:	004c2207 	subeq	r2, ip, r7, lsl #4
    2e5c:	0b0c0000 	bleq	302e64 <__ram_size__+0x2f2e64>
    2e60:	00000df1 	strdeq	r0, [r0], -r1
    2e64:	004c2307 	subeq	r2, ip, r7, lsl #6
    2e68:	0b0e0000 	bleq	382e70 <__ram_size__+0x372e70>
    2e6c:	00000d92 	muleq	r0, r2, sp
    2e70:	004c2407 	subeq	r2, ip, r7, lsl #8
    2e74:	00100000 	andseq	r0, r0, r0
    2e78:	0013c604 	andseq	ip, r3, r4, lsl #12
    2e7c:	99250700 	stmdbls	r5!, {r8, r9, sl}
    2e80:	09000007 	stmdbeq	r0, {r0, r1, r2}
    2e84:	5e1b080a 	cdppl	8, 1, cr0, cr11, cr10, {0}
    2e88:	0b000008 	bleq	2eb0 <_Minimum_Stack_Size+0x2db0>
    2e8c:	00000ccf 	andeq	r0, r0, pc, asr #25
    2e90:	004c1d08 	subeq	r1, ip, r8, lsl #26
    2e94:	0b000000 	bleq	2e9c <_Minimum_Stack_Size+0x2d9c>
    2e98:	000010fa 	strdeq	r1, [r0], -sl
    2e9c:	004c1e08 	subeq	r1, ip, r8, lsl #28
    2ea0:	0b020000 	bleq	82ea8 <__ram_size__+0x72ea8>
    2ea4:	00000dd7 	ldrdeq	r0, [r0], -r7
    2ea8:	004c1f08 	subeq	r1, ip, r8, lsl #30
    2eac:	0b040000 	bleq	102eb4 <__ram_size__+0xf2eb4>
    2eb0:	00000eb6 			; <UNDEFINED> instruction: 0x00000eb6
    2eb4:	004c2008 	subeq	r2, ip, r8
    2eb8:	0b060000 	bleq	182ec0 <__ram_size__+0x172ec0>
    2ebc:	00001012 	andeq	r1, r0, r2, lsl r0
    2ec0:	005e2108 	subseq	r2, lr, r8, lsl #2
    2ec4:	00080000 	andeq	r0, r8, r0
    2ec8:	00152804 	andseq	r2, r5, r4, lsl #16
    2ecc:	19220800 	stmdbne	r2!, {fp}
    2ed0:	09000008 	stmdbeq	r0, {r3}
    2ed4:	d2250810 	eorle	r0, r5, #16, 16	; 0x100000
    2ed8:	0b000008 	bleq	2f00 <_Minimum_Stack_Size+0x2e00>
    2edc:	0000133f 	andeq	r1, r0, pc, lsr r3
    2ee0:	004c2708 	subeq	r2, ip, r8, lsl #14
    2ee4:	0b000000 	bleq	2eec <_Minimum_Stack_Size+0x2dec>
    2ee8:	00000ef1 	strdeq	r0, [r0], -r1
    2eec:	004c2808 	subeq	r2, ip, r8, lsl #16
    2ef0:	0b020000 	bleq	82ef8 <__ram_size__+0x72ef8>
    2ef4:	000013d6 	ldrdeq	r1, [r0], -r6
    2ef8:	004c2908 	subeq	r2, ip, r8, lsl #18
    2efc:	0b040000 	bleq	102f04 <__ram_size__+0xf2f04>
    2f00:	00000e9d 	muleq	r0, sp, lr
    2f04:	004c2a08 	subeq	r2, ip, r8, lsl #20
    2f08:	0b060000 	bleq	182f10 <__ram_size__+0x172f10>
    2f0c:	00000d0a 	andeq	r0, r0, sl, lsl #26
    2f10:	004c2b08 	subeq	r2, ip, r8, lsl #22
    2f14:	0b080000 	bleq	202f1c <__ram_size__+0x1f2f1c>
    2f18:	0000103a 	andeq	r1, r0, sl, lsr r0
    2f1c:	004c2c08 	subeq	r2, ip, r8, lsl #24
    2f20:	0b0a0000 	bleq	282f28 <__ram_size__+0x272f28>
    2f24:	00000e26 	andeq	r0, r0, r6, lsr #28
    2f28:	004c2d08 	subeq	r2, ip, r8, lsl #26
    2f2c:	0b0c0000 	bleq	302f34 <__ram_size__+0x2f2f34>
    2f30:	000011cb 	andeq	r1, r0, fp, asr #3
    2f34:	004c2e08 	subeq	r2, ip, r8, lsl #28
    2f38:	000e0000 	andeq	r0, lr, r0
    2f3c:	000cee04 	andeq	lr, ip, r4, lsl #28
    2f40:	692f0800 	stmdbvs	pc!, {fp}	; <UNPREDICTABLE>
    2f44:	09000008 	stmdbeq	r0, {r3}
    2f48:	2e1a0910 	mrccs	9, 0, r0, cr10, cr0, {0}
    2f4c:	0b000009 	bleq	2f78 <_Minimum_Stack_Size+0x2e78>
    2f50:	00000ea7 	andeq	r0, r0, r7, lsr #29
    2f54:	003a1c09 	eorseq	r1, sl, r9, lsl #24
    2f58:	0b000000 	bleq	2f60 <_Minimum_Stack_Size+0x2e60>
    2f5c:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    2f60:	004c1d09 	subeq	r1, ip, r9, lsl #26
    2f64:	0b040000 	bleq	102f6c <__ram_size__+0xf2f6c>
    2f68:	00000de2 	andeq	r0, r0, r2, ror #27
    2f6c:	004c1e09 	subeq	r1, ip, r9, lsl #28
    2f70:	0b060000 	bleq	182f78 <__ram_size__+0x172f78>
    2f74:	000014e4 	andeq	r1, r0, r4, ror #9
    2f78:	004c1f09 	subeq	r1, ip, r9, lsl #30
    2f7c:	0b080000 	bleq	202f84 <__ram_size__+0x1f2f84>
    2f80:	0000110a 	andeq	r1, r0, sl, lsl #2
    2f84:	004c2009 	subeq	r2, ip, r9
    2f88:	0b0a0000 	bleq	282f90 <__ram_size__+0x272f90>
    2f8c:	0000116e 	andeq	r1, r0, lr, ror #2
    2f90:	004c2109 	subeq	r2, ip, r9, lsl #2
    2f94:	000c0000 	andeq	r0, ip, r0
    2f98:	00102804 	andseq	r2, r0, r4, lsl #16
    2f9c:	dd220900 	stcle	9, cr0, [r2, #-0]
    2fa0:	10000008 	andne	r0, r0, r8
    2fa4:	00000f3d 	andeq	r0, r0, sp, lsr pc
    2fa8:	42606d01 	rsbmi	r6, r0, #1, 26	; 0x40
    2fac:	00840800 	addeq	r0, r4, r0, lsl #16
    2fb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fb4:	00000a25 	andeq	r0, r0, r5, lsr #20
    2fb8:	00141211 	andseq	r1, r4, r1, lsl r2
    2fbc:	5e700100 	rpwpls	f0, f0, f0
    2fc0:	02000008 	andeq	r0, r0, #8
    2fc4:	fe115491 	mrc2	4, 0, r5, cr1, cr1, {4}
    2fc8:	0100000f 	tsteq	r0, pc
    2fcc:	0008d273 	andeq	sp, r8, r3, ror r2
    2fd0:	60910200 	addsvs	r0, r1, r0, lsl #4
    2fd4:	00426c12 	subeq	r6, r2, r2, lsl ip
    2fd8:	0015b208 	andseq	fp, r5, r8, lsl #4
    2fdc:	00097e00 	andeq	r7, r9, r0, lsl #28
    2fe0:	50011300 	andpl	r1, r1, r0, lsl #6
    2fe4:	00549102 	subseq	r9, r4, r2, lsl #2
    2fe8:	00427212 	subeq	r7, r2, r2, lsl r2
    2fec:	0015be08 	andseq	fp, r5, r8, lsl #28
    2ff0:	00099200 	andeq	r9, r9, r0, lsl #4
    2ff4:	50011300 	andpl	r1, r1, r0, lsl #6
    2ff8:	00609102 	rsbeq	r9, r0, r2, lsl #2
    2ffc:	00427812 	subeq	r7, r2, r2, lsl r8
    3000:	0015ca08 	andseq	ip, r5, r8, lsl #20
    3004:	0009a600 	andeq	sl, r9, r0, lsl #12
    3008:	50011300 	andpl	r1, r1, r0, lsl #6
    300c:	00007402 	andeq	r7, r0, r2, lsl #8
    3010:	00429c12 	subeq	r9, r2, r2, lsl ip
    3014:	0015d608 	andseq	sp, r5, r8, lsl #12
    3018:	0009c000 	andeq	ip, r9, r0
    301c:	50011300 	andpl	r1, r1, r0, lsl #6
    3020:	13007402 	movwne	r7, #1026	; 0x402
    3024:	91025101 	tstls	r2, r1, lsl #2
    3028:	c4120054 	ldrgt	r0, [r2], #-84	; 0xffffffac
    302c:	e2080042 	and	r0, r8, #66	; 0x42
    3030:	da000015 	ble	308c <_Minimum_Stack_Size+0x2f8c>
    3034:	13000009 	movwne	r0, #9
    3038:	74025001 	strvc	r5, [r2], #-1
    303c:	51011300 	mrspl	r1, SP_irq
    3040:	00609102 	rsbeq	r9, r0, r2, lsl #2
    3044:	0042cc12 	subeq	ip, r2, r2, lsl ip
    3048:	0015ee08 	andseq	lr, r5, r8, lsl #28
    304c:	0009f400 	andeq	pc, r9, r0, lsl #8
    3050:	50011300 	andpl	r1, r1, r0, lsl #6
    3054:	13007402 	movwne	r7, #1026	; 0x402
    3058:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    305c:	d4120000 	ldrle	r0, [r2], #-0
    3060:	fa080042 	blx	203170 <__ram_size__+0x1f3170>
    3064:	0e000015 	mcreq	0, 0, r0, cr0, cr5, {0}
    3068:	1300000a 	movwne	r0, #10
    306c:	74025001 	strvc	r5, [r2], #-1
    3070:	51011300 	mrspl	r1, SP_irq
    3074:	00007602 	andeq	r7, r0, r2, lsl #12
    3078:	0042dc14 	subeq	sp, r2, r4, lsl ip
    307c:	00160608 	andseq	r0, r6, r8, lsl #12
    3080:	50011300 	andpl	r1, r1, r0, lsl #6
    3084:	13007402 	movwne	r7, #1026	; 0x402
    3088:	76025101 	strvc	r5, [r2], -r1, lsl #2
    308c:	10000000 	andne	r0, r0, r0
    3090:	000012b1 			; <UNDEFINED> instruction: 0x000012b1
    3094:	42e49101 	rscmi	r9, r4, #1073741824	; 0x40000000
    3098:	008c0800 	addeq	r0, ip, r0, lsl #16
    309c:	9c010000 	stcls	0, cr0, [r1], {-0}
    30a0:	00000b3b 	andeq	r0, r0, fp, lsr fp
    30a4:	00141211 	andseq	r1, r4, r1, lsl r2
    30a8:	5e930100 	fmlpls	f0, f3, f0
    30ac:	02000008 	andeq	r0, r0, #8
    30b0:	fe115c91 	mrc2	12, 0, r5, cr1, cr1, {4}
    30b4:	0100000f 	tsteq	r0, pc
    30b8:	0008d294 	muleq	r8, r4, r2
    30bc:	68910200 	ldmvs	r1, {r9}
    30c0:	0042ee12 	subeq	lr, r2, r2, lsl lr
    30c4:	0015b208 	andseq	fp, r5, r8, lsl #4
    30c8:	000a6a00 	andeq	r6, sl, r0, lsl #20
    30cc:	50011300 	andpl	r1, r1, r0, lsl #6
    30d0:	005c9102 	subseq	r9, ip, r2, lsl #2
    30d4:	0042f412 	subeq	pc, r2, r2, lsl r4	; <UNPREDICTABLE>
    30d8:	0015be08 	andseq	fp, r5, r8, lsl #28
    30dc:	000a7e00 	andeq	r7, sl, r0, lsl #28
    30e0:	50011300 	andpl	r1, r1, r0, lsl #6
    30e4:	00689102 	rsbeq	r9, r8, r2, lsl #2
    30e8:	0042fc12 	subeq	pc, r2, r2, lsl ip	; <UNPREDICTABLE>
    30ec:	0015ca08 	andseq	ip, r5, r8, lsl #20
    30f0:	000a9300 	andeq	r9, sl, r0, lsl #6
    30f4:	50011300 	andpl	r1, r1, r0, lsl #6
    30f8:	244a4003 	strbcs	r4, [sl], #-3
    30fc:	431c1200 	tstmi	ip, #0, 4
    3100:	15d60800 	ldrbne	r0, [r6, #2048]	; 0x800
    3104:	0aae0000 	beq	feb8310c <__ram_end__+0xdeb7310c>
    3108:	01130000 	tsteq	r3, r0
    310c:	4a400350 	bmi	1003e54 <__ram_size__+0xff3e54>
    3110:	51011324 	tstpl	r1, r4, lsr #6
    3114:	005c9102 	subseq	r9, ip, r2, lsl #2
    3118:	00432a12 	subeq	r2, r3, r2, lsl sl
    311c:	00161208 	andseq	r1, r6, r8, lsl #4
    3120:	000acf00 	andeq	ip, sl, r0, lsl #30
    3124:	50011300 	andpl	r1, r1, r0, lsl #6
    3128:	244a4003 	strbcs	r4, [sl], #-3
    312c:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    3130:	1302d20a 	movwne	sp, #8714	; 0x220a
    3134:	31015201 	tstcc	r1, r1, lsl #4
    3138:	43481200 	movtmi	r1, #33280	; 0x8200
    313c:	15e20800 	strbne	r0, [r2, #2048]!	; 0x800
    3140:	0aea0000 	beq	ffa83148 <__ram_end__+0xdfa73148>
    3144:	01130000 	tsteq	r3, r0
    3148:	4a400350 	bmi	1003e90 <__ram_size__+0xff3e90>
    314c:	51011324 	tstpl	r1, r4, lsr #6
    3150:	00689102 	rsbeq	r9, r8, r2, lsl #2
    3154:	00435212 	subeq	r5, r3, r2, lsl r2
    3158:	0015ee08 	andseq	lr, r5, r8, lsl #28
    315c:	000b0500 	andeq	r0, fp, r0, lsl #10
    3160:	50011300 	andpl	r1, r1, r0, lsl #6
    3164:	244a4003 	strbcs	r4, [sl], #-3
    3168:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    316c:	12000074 	andne	r0, r0, #116	; 0x74
    3170:	0800435e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, lr}
    3174:	0000161e 	andeq	r1, r0, lr, lsl r6
    3178:	00000b24 	andeq	r0, r0, r4, lsr #22
    317c:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    3180:	13244a40 			; <UNDEFINED> instruction: 0x13244a40
    3184:	40015101 	andmi	r5, r1, r1, lsl #2
    3188:	01520113 	cmpeq	r2, r3, lsl r1
    318c:	68140031 	ldmdavs	r4, {r0, r4, r5}
    3190:	fa080043 	blx	2032a4 <__ram_size__+0x1f32a4>
    3194:	13000015 	movwne	r0, #21
    3198:	40035001 	andmi	r5, r3, r1
    319c:	0113244a 	tsteq	r3, sl, asr #8
    31a0:	00310151 	eorseq	r0, r1, r1, asr r1
    31a4:	11a31000 			; <UNDEFINED> instruction: 0x11a31000
    31a8:	d2010000 	andle	r0, r1, #0
    31ac:	08004370 	stmdaeq	r0, {r4, r5, r6, r8, r9, lr}
    31b0:	00000014 	andeq	r0, r0, r4, lsl r0
    31b4:	0b759c01 	bleq	1d6a1c0 <__ram_size__+0x1d5a1c0>
    31b8:	7a120000 	bvc	4831c0 <__ram_size__+0x4731c0>
    31bc:	2a080043 	bcs	2032d0 <__ram_size__+0x1f32d0>
    31c0:	65000016 	strvs	r0, [r0, #-22]	; 0xffffffea
    31c4:	1300000b 	movwne	r0, #11
    31c8:	0a035001 	beq	d71d4 <__ram_size__+0xc71d4>
    31cc:	15002328 	strne	r2, [r0, #-808]	; 0xfffffcd8
    31d0:	08004384 	stmdaeq	r0, {r2, r7, r8, r9, lr}
    31d4:	00001635 	andeq	r1, r0, r5, lsr r6
    31d8:	01500113 	cmpeq	r0, r3, lsl r1
    31dc:	10000031 	andne	r0, r0, r1, lsr r0
    31e0:	000011b9 			; <UNDEFINED> instruction: 0x000011b9
    31e4:	4384e501 	orrmi	lr, r4, #4194304	; 0x400000
    31e8:	00840800 	addeq	r0, r4, r0, lsl #16
    31ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    31f0:	00000ccb 	andeq	r0, r0, fp, asr #25
    31f4:	00160016 	andseq	r0, r6, r6, lsl r0
    31f8:	e5e70100 	strb	r0, [r7, #256]!	; 0x100
    31fc:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    3200:	17000009 	strne	r0, [r0, -r9]
    3204:	0800438a 	stmdaeq	r0, {r1, r3, r7, r8, r9, lr}
    3208:	00001640 	andeq	r1, r0, r0, asr #12
    320c:	00439212 	subeq	r9, r3, r2, lsl r2
    3210:	00164b08 	andseq	r4, r6, r8, lsl #22
    3214:	000bb700 	andeq	fp, fp, r0, lsl #14
    3218:	50011300 	andpl	r1, r1, r0, lsl #6
    321c:	243c4003 	ldrtcs	r4, [ip], #-3
    3220:	43961700 	orrsmi	r1, r6, #0, 14
    3224:	16560800 	ldrbne	r0, [r6], -r0, lsl #16
    3228:	a6120000 	ldrge	r0, [r2], -r0
    322c:	61080043 	tstvs	r8, r3, asr #32
    3230:	da000016 	ble	3290 <_Minimum_Stack_Size+0x3190>
    3234:	1300000b 	movwne	r0, #11
    3238:	0a035001 	beq	d7244 <__ram_size__+0xc7244>
    323c:	01136e3d 	tsteq	r3, sp, lsr lr
    3240:	00310151 	eorseq	r0, r1, r1, asr r1
    3244:	0043ae12 	subeq	sl, r3, r2, lsl lr
    3248:	00166d08 	andseq	r6, r6, r8, lsl #26
    324c:	000bf600 	andeq	pc, fp, r0, lsl #12
    3250:	50011300 	andpl	r1, r1, r0, lsl #6
    3254:	400f0c05 	andmi	r0, pc, r5, lsl #24
    3258:	01131814 	tsteq	r3, r4, lsl r8
    325c:	00310151 	eorseq	r0, r1, r1, asr r1
    3260:	0043b818 	subeq	fp, r3, r8, lsl r8
    3264:	00167908 	andseq	r7, r6, r8, lsl #18
    3268:	000c0900 	andeq	r0, ip, r0, lsl #18
    326c:	50011300 	andpl	r1, r1, r0, lsl #6
    3270:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    3274:	080043be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, lr}
    3278:	00001684 	andeq	r1, r0, r4, lsl #13
    327c:	00000c1c 	andeq	r0, r0, ip, lsl ip
    3280:	01500113 	cmpeq	r0, r3, lsl r1
    3284:	c4120040 	ldrgt	r0, [r2], #-64	; 0xffffffc0
    3288:	8f080043 	svchi	0x00080043
    328c:	2f000016 	svccs	0x00000016
    3290:	1300000c 	movwne	r0, #12
    3294:	32015001 	andcc	r5, r1, #1
    3298:	43ca1200 	bicmi	r1, sl, #0, 4
    329c:	169a0800 	ldrne	r0, [sl], r0, lsl #16
    32a0:	0c420000 	mareq	acc0, r0, r2
    32a4:	01130000 	tsteq	r3, r0
    32a8:	00300150 	eorseq	r0, r0, r0, asr r1
    32ac:	0043d012 	subeq	sp, r3, r2, lsl r0
    32b0:	0016a608 	andseq	sl, r6, r8, lsl #12
    32b4:	000c5500 	andeq	r5, ip, r0, lsl #10
    32b8:	50011300 	andpl	r1, r1, r0, lsl #6
    32bc:	12003001 	andne	r3, r0, #1
    32c0:	080043d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, lr}
    32c4:	000016b2 			; <UNDEFINED> instruction: 0x000016b2
    32c8:	00000c6a 	andeq	r0, r0, sl, ror #24
    32cc:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    32d0:	0004000a 	andeq	r0, r4, sl
    32d4:	0043e412 	subeq	lr, r3, r2, lsl r4
    32d8:	0016be08 	andseq	fp, r6, r8, lsl #28
    32dc:	000c8600 	andeq	r8, ip, r0, lsl #12
    32e0:	50011300 	andpl	r1, r1, r0, lsl #6
    32e4:	243c4003 	ldrtcs	r4, [ip], #-3
    32e8:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    32ec:	0024404c 	eoreq	r4, r4, ip, asr #32
    32f0:	0043ea12 	subeq	lr, r3, r2, lsl sl
    32f4:	0016ca08 	andseq	ip, r6, r8, lsl #20
    32f8:	000c9a00 	andeq	r9, ip, r0, lsl #20
    32fc:	50011300 	andpl	r1, r1, r0, lsl #6
    3300:	00007402 	andeq	r7, r0, r2, lsl #8
    3304:	0043f012 	subeq	pc, r3, r2, lsl r0	; <UNPREDICTABLE>
    3308:	0016d608 	andseq	sp, r6, r8, lsl #12
    330c:	000cae00 	andeq	sl, ip, r0, lsl #28
    3310:	50011300 	andpl	r1, r1, r0, lsl #6
    3314:	00390802 	eorseq	r0, r9, r2, lsl #16
    3318:	0043fa12 	subeq	pc, r3, r2, lsl sl	; <UNPREDICTABLE>
    331c:	0016e208 	andseq	lr, r6, r8, lsl #4
    3320:	000cc100 	andeq	ip, ip, r0, lsl #2
    3324:	50011300 	andpl	r1, r1, r0, lsl #6
    3328:	17003201 	strne	r3, [r0, -r1, lsl #4]
    332c:	080043fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
    3330:	000016ee 	andeq	r1, r0, lr, ror #13
    3334:	077b1900 	ldrbeq	r1, [fp, -r0, lsl #18]!
    3338:	27010000 	strcs	r0, [r1, -r0]
    333c:	00440801 	subeq	r0, r4, r1, lsl #16
    3340:	0000b408 	andeq	fp, r0, r8, lsl #8
    3344:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    3348:	1a00000e 	bne	3388 <_Minimum_Stack_Size+0x3288>
    334c:	0000177d 	andeq	r1, r0, sp, ror r7
    3350:	5e012701 	cdppl	7, 0, cr2, cr1, cr1, {0}
    3354:	a7000000 	strge	r0, [r0, -r0]
    3358:	1a000009 	bne	3384 <_Minimum_Stack_Size+0x3284>
    335c:	00000768 	andeq	r0, r0, r8, ror #14
    3360:	3a012701 	bcc	4cf6c <__ram_size__+0x3cf6c>
    3364:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    3368:	1b000009 	blne	3394 <_Minimum_Stack_Size+0x3294>
    336c:	0000104a 	andeq	r1, r0, sl, asr #32
    3370:	2e012901 	cdpcs	9, 0, cr2, cr1, cr1, {0}
    3374:	02000009 	andeq	r0, r0, #9
    3378:	16126091 			; <UNDEFINED> instruction: 0x16126091
    337c:	fa080044 	blx	203494 <__ram_size__+0x1f3494>
    3380:	24000016 	strcs	r0, [r0], #-22	; 0xffffffea
    3384:	1300000d 	movwne	r0, #13
    3388:	7d025001 	stcvc	0, cr5, [r2, #-4]
    338c:	3c120000 	ldccc	0, cr0, [r2], {-0}
    3390:	05080044 	streq	r0, [r8, #-68]	; 0xffffffbc
    3394:	3b000017 	blcc	33f8 <_Minimum_Stack_Size+0x32f8>
    3398:	1300000d 	movwne	r0, #13
    339c:	0c055001 	stceq	0, cr5, [r5], {1}
    33a0:	40013800 	andmi	r3, r1, r0, lsl #16
    33a4:	44441200 	strbmi	r1, [r4], #-512	; 0xfffffe00
    33a8:	17100800 	ldrne	r0, [r0, -r0, lsl #16]
    33ac:	0d580000 	ldcleq	0, cr0, [r8, #-0]
    33b0:	01130000 	tsteq	r3, r0
    33b4:	000c0550 	andeq	r0, ip, r0, asr r5
    33b8:	13400138 	movtne	r0, #312	; 0x138
    33bc:	7d025101 	stfvcs	f5, [r2, #-4]
    33c0:	50120000 	andspl	r0, r2, r0
    33c4:	1b080044 	blne	2034dc <__ram_size__+0x1f34dc>
    33c8:	7b000017 	blvc	342c <_Minimum_Stack_Size+0x332c>
    33cc:	1300000d 	movwne	r0, #13
    33d0:	0c055001 	stceq	0, cr5, [r5], {1}
    33d4:	40013800 	andmi	r3, r1, r0, lsl #16
    33d8:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    33dc:	1305250a 	movwne	r2, #21770	; 0x550a
    33e0:	31015201 	tstcc	r1, r1, lsl #4
    33e4:	44641200 	strbtmi	r1, [r4], #-512	; 0xfffffe00
    33e8:	17050800 	strne	r0, [r5, -r0, lsl #16]
    33ec:	0d920000 	ldceq	0, cr0, [r2]
    33f0:	01130000 	tsteq	r3, r0
    33f4:	000c0550 	andeq	r0, ip, r0, asr r5
    33f8:	00400050 	subeq	r0, r0, r0, asr r0
    33fc:	00446c12 	subeq	r6, r4, r2, lsl ip
    3400:	00171008 	andseq	r1, r7, r8
    3404:	000daf00 	andeq	sl, sp, r0, lsl #30
    3408:	50011300 	andpl	r1, r1, r0, lsl #6
    340c:	50000c05 	andpl	r0, r0, r5, lsl #24
    3410:	01134000 	tsteq	r3, r0
    3414:	007d0251 	rsbseq	r0, sp, r1, asr r2
    3418:	44781200 	ldrbtmi	r1, [r8], #-512	; 0xfffffe00
    341c:	171b0800 	ldrne	r0, [fp, -r0, lsl #16]
    3420:	0dd30000 	ldcleq	0, cr0, [r3]
    3424:	01130000 	tsteq	r3, r0
    3428:	000c0550 	andeq	r0, ip, r0, asr r5
    342c:	13400050 	movtne	r0, #80	; 0x50
    3430:	0a035101 	beq	d783c <__ram_size__+0xc783c>
    3434:	01130525 	tsteq	r3, r5, lsr #10
    3438:	00740252 	rsbseq	r0, r4, r2, asr r2
    343c:	448c1200 	strmi	r1, [ip], #512	; 0x200
    3440:	17050800 	strne	r0, [r5, -r0, lsl #16]
    3444:	0dea0000 	stcleq	0, cr0, [sl]
    3448:	01130000 	tsteq	r3, r0
    344c:	000c0550 	andeq	r0, ip, r0, asr r5
    3450:	00400048 	subeq	r0, r0, r8, asr #32
    3454:	00449412 	subeq	r9, r4, r2, lsl r4
    3458:	00171008 	andseq	r1, r7, r8
    345c:	000e0700 	andeq	r0, lr, r0, lsl #14
    3460:	50011300 	andpl	r1, r1, r0, lsl #6
    3464:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    3468:	01134000 	tsteq	r3, r0
    346c:	007d0251 	rsbseq	r0, sp, r1, asr r2
    3470:	44a01200 	strtmi	r1, [r0], #512	; 0x200
    3474:	171b0800 	ldrne	r0, [fp, -r0, lsl #16]
    3478:	0e2a0000 	cdpeq	0, 2, cr0, cr10, cr0, {0}
    347c:	01130000 	tsteq	r3, r0
    3480:	000c0550 	andeq	r0, ip, r0, asr r5
    3484:	13400048 	movtne	r0, #72	; 0x48
    3488:	0a035101 	beq	d7894 <__ram_size__+0xc7894>
    348c:	01130525 	tsteq	r3, r5, lsr #10
    3490:	00310152 	eorseq	r0, r1, r2, asr r1
    3494:	0044a817 	subeq	sl, r4, r7, lsl r8
    3498:	00172608 	andseq	r2, r7, r8, lsl #12
    349c:	6d1c0000 	ldcvs	0, cr0, [ip, #-0]
    34a0:	0100000d 	tsteq	r0, sp
    34a4:	003a0166 	eorseq	r0, sl, r6, ror #2
    34a8:	44bc0000 	ldrtmi	r0, [ip], #0
    34ac:	00240800 	eoreq	r0, r4, r0, lsl #16
    34b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    34b4:	00000e5f 	andeq	r0, r0, pc, asr lr
    34b8:	00177d1a 	andseq	r7, r7, sl, lsl sp
    34bc:	01660100 	cmneq	r6, r0, lsl #2
    34c0:	0000005e 	andeq	r0, r0, lr, asr r0
    34c4:	000009f4 	strdeq	r0, [r0], -r4
    34c8:	11881900 	orrne	r1, r8, r0, lsl #18
    34cc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    34d0:	0044e001 	subeq	lr, r4, r1
    34d4:	0000d008 	andeq	sp, r0, r8
    34d8:	919c0100 	orrsls	r0, ip, r0, lsl #2
    34dc:	1b000010 	blne	3524 <_Minimum_Stack_Size+0x3424>
    34e0:	00000d2a 	andeq	r0, r0, sl, lsr #26
    34e4:	a0017c01 	andge	r7, r1, r1, lsl #24
    34e8:	02000006 	andeq	r0, r0, #6
    34ec:	ea125c91 	b	49a738 <__ram_size__+0x48a738>
    34f0:	31080044 	tstcc	r8, r4, asr #32
    34f4:	98000017 	stmdals	r0, {r0, r1, r2, r4}
    34f8:	1300000e 	movwne	r0, #14
    34fc:	91025001 	tstls	r2, r1
    3500:	0c12005c 	ldceq	0, cr0, [r2], {92}	; 0x5c
    3504:	3d080045 	stccc	0, cr0, [r8, #-276]	; 0xfffffeec
    3508:	b5000017 	strlt	r0, [r0, #-23]	; 0xffffffe9
    350c:	1300000e 	movwne	r0, #14
    3510:	0c055001 	stceq	0, cr5, [r5], {1}
    3514:	40012400 	andmi	r2, r1, r0, lsl #8
    3518:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    351c:	12005c91 	andne	r5, r0, #37120	; 0x9100
    3520:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
    3524:	0000173d 	andeq	r1, r0, sp, lsr r7
    3528:	00000ed2 	ldrdeq	r0, [r0], -r2
    352c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3530:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3534:	51011340 	tstpl	r1, r0, asr #6
    3538:	005c9102 	subseq	r9, ip, r2, lsl #2
    353c:	00452012 	subeq	r2, r5, r2, lsl r0
    3540:	00174908 	andseq	r4, r7, r8, lsl #18
    3544:	000ef900 	andeq	pc, lr, r0, lsl #18
    3548:	50011300 	andpl	r1, r1, r0, lsl #6
    354c:	24000c05 	strcs	r0, [r0], #-3077	; 0xfffff3fb
    3550:	01134001 	tsteq	r3, r1
    3554:	133a0151 	teqne	sl, #1073741844	; 0x40000014
    3558:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    355c:	53011300 	movwpl	r1, #4864	; 0x1300
    3560:	12003701 	andne	r3, r0, #262144	; 0x40000
    3564:	0800452c 	stmdaeq	r0, {r2, r3, r5, r8, sl, lr}
    3568:	00001755 	andeq	r1, r0, r5, asr r7
    356c:	00000f1d 	andeq	r0, r0, sp, lsl pc
    3570:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3574:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    3578:	51011340 	tstpl	r1, r0, asr #6
    357c:	02200a03 	eoreq	r0, r0, #12288	; 0x3000
    3580:	02520113 	subseq	r0, r2, #-1073741820	; 0xc0000004
    3584:	12000075 	andne	r0, r0, #117	; 0x75
    3588:	08004538 	stmdaeq	r0, {r3, r4, r5, r8, sl, lr}
    358c:	00001749 	andeq	r1, r0, r9, asr #14
    3590:	00000f44 	andeq	r0, r0, r4, asr #30
    3594:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3598:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    359c:	51011340 	tstpl	r1, r0, asr #6
    35a0:	01133401 	tsteq	r3, r1, lsl #8
    35a4:	00740252 	rsbseq	r0, r4, r2, asr r2
    35a8:	01530113 	cmpeq	r3, r3, lsl r1
    35ac:	44120037 	ldrmi	r0, [r2], #-55	; 0xffffffc9
    35b0:	55080045 	strpl	r0, [r8, #-69]	; 0xffffffbb
    35b4:	68000017 	stmdavs	r0, {r0, r1, r2, r4}
    35b8:	1300000f 	movwne	r0, #15
    35bc:	0c055001 	stceq	0, cr5, [r5], {1}
    35c0:	40012800 	andmi	r2, r1, r0, lsl #16
    35c4:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    35c8:	1302200a 	movwne	r2, #8202	; 0x200a
    35cc:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
    35d0:	4c120000 	ldcmi	0, cr0, [r2], {-0}
    35d4:	61080045 	tstvs	r8, r5, asr #32
    35d8:	85000017 	strhi	r0, [r0, #-23]	; 0xffffffe9
    35dc:	1300000f 	movwne	r0, #15
    35e0:	0c055001 	stceq	0, cr5, [r5], {1}
    35e4:	40012400 	andmi	r2, r1, r0, lsl #8
    35e8:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    35ec:	12000074 	andne	r0, r0, #116	; 0x74
    35f0:	08004554 	stmdaeq	r0, {r2, r4, r6, r8, sl, lr}
    35f4:	00001761 	andeq	r1, r0, r1, ror #14
    35f8:	00000fa2 	andeq	r0, r0, r2, lsr #31
    35fc:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3600:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3604:	51011340 	tstpl	r1, r0, asr #6
    3608:	00007402 	andeq	r7, r0, r2, lsl #8
    360c:	00455a12 	subeq	r5, r5, r2, lsl sl
    3610:	00176d08 	andseq	r6, r7, r8, lsl #26
    3614:	000fb900 	andeq	fp, pc, r0, lsl #18
    3618:	50011300 	andpl	r1, r1, r0, lsl #6
    361c:	24000c05 	strcs	r0, [r0], #-3077	; 0xfffff3fb
    3620:	12004001 	andne	r4, r0, #1
    3624:	08004560 	stmdaeq	r0, {r5, r6, r8, sl, lr}
    3628:	00001779 	andeq	r1, r0, r9, ror r7
    362c:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3630:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3634:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    3638:	6a120040 	bvs	483740 <__ram_size__+0x473740>
    363c:	6d080045 	stcvs	0, cr0, [r8, #-276]	; 0xfffffeec
    3640:	e7000017 	smlad	r0, r7, r0, r0
    3644:	1300000f 	movwne	r0, #15
    3648:	0c055001 	stceq	0, cr5, [r5], {1}
    364c:	40012800 	andmi	r2, r1, r0, lsl #16
    3650:	45701200 	ldrbmi	r1, [r0, #-512]!	; 0xfffffe00
    3654:	17790800 	ldrbne	r0, [r9, -r0, lsl #16]!
    3658:	0ffe0000 	svceq	0x00fe0000
    365c:	01130000 	tsteq	r3, r0
    3660:	000c0550 	andeq	r0, ip, r0, asr r5
    3664:	00400128 	subeq	r0, r0, r8, lsr #2
    3668:	00457a12 	subeq	r7, r5, r2, lsl sl
    366c:	00178508 	andseq	r8, r7, r8, lsl #10
    3670:	00101500 	andseq	r1, r0, r0, lsl #10
    3674:	50011300 	andpl	r1, r1, r0, lsl #6
    3678:	24000c05 	strcs	r0, [r0], #-3077	; 0xfffff3fb
    367c:	12004001 	andne	r4, r0, #1
    3680:	08004580 	stmdaeq	r0, {r7, r8, sl, lr}
    3684:	00001791 	muleq	r0, r1, r7
    3688:	0000102c 	andeq	r1, r0, ip, lsr #32
    368c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3690:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    3694:	8a120040 	bhi	48379c <__ram_size__+0x47379c>
    3698:	85080045 	strhi	r0, [r8, #-69]	; 0xffffffbb
    369c:	43000017 	movwmi	r0, #23
    36a0:	13000010 	movwne	r0, #16
    36a4:	0c055001 	stceq	0, cr5, [r5], {1}
    36a8:	40012800 	andmi	r2, r1, r0, lsl #16
    36ac:	45901200 	ldrmi	r1, [r0, #512]	; 0x200
    36b0:	17910800 	ldrne	r0, [r1, r0, lsl #16]
    36b4:	105a0000 	subsne	r0, sl, r0
    36b8:	01130000 	tsteq	r3, r0
    36bc:	000c0550 	andeq	r0, ip, r0, asr r5
    36c0:	00400128 	subeq	r0, r0, r8, lsr #2
    36c4:	00459c12 	subeq	r9, r5, r2, lsl ip
    36c8:	00179d08 	andseq	r9, r7, r8, lsl #26
    36cc:	00107700 	andseq	r7, r0, r0, lsl #14
    36d0:	50011300 	andpl	r1, r1, r0, lsl #6
    36d4:	24000c05 	strcs	r0, [r0], #-3077	; 0xfffff3fb
    36d8:	01134001 	tsteq	r3, r1
    36dc:	00740251 	rsbseq	r0, r4, r1, asr r2
    36e0:	45a41400 	strmi	r1, [r4, #1024]!	; 0x400
    36e4:	179d0800 	ldrne	r0, [sp, r0, lsl #16]
    36e8:	01130000 	tsteq	r3, r0
    36ec:	000c0550 	andeq	r0, ip, r0, asr r5
    36f0:	13400128 	movtne	r0, #296	; 0x128
    36f4:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    36f8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    36fc:	0000128f 	andeq	r1, r0, pc, lsl #5
    3700:	b001b601 	andlt	fp, r1, r1, lsl #12
    3704:	6c080045 	stcvs	0, cr0, [r8], {69}	; 0x45
    3708:	01000000 	mrseq	r0, (UNDEF: 0)
    370c:	00111d9c 	mulseq	r1, ip, sp
    3710:	0e621b00 	vmuleq.f64	d17, d2, d0
    3714:	bb010000 	bllt	4371c <__ram_size__+0x3371c>
    3718:	00080e01 	andeq	r0, r8, r1, lsl #28
    371c:	5c910200 	lfmpl	f0, 4, [r1], {0}
    3720:	0045c012 	subeq	ip, r5, r2, lsl r0
    3724:	0017a908 	andseq	sl, r7, r8, lsl #18
    3728:	0010d100 	andseq	sp, r0, r0, lsl #2
    372c:	50011300 	andpl	r1, r1, r0, lsl #6
    3730:	13007402 	movwne	r7, #1026	; 0x402
    3734:	0a035101 	beq	d7b40 <__ram_size__+0xc7b40>
    3738:	12000800 	andne	r0, r0, #0, 16
    373c:	080045ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, lr}
    3740:	000017a9 	andeq	r1, r0, r9, lsr #15
    3744:	000010ec 	andeq	r1, r0, ip, ror #1
    3748:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    374c:	01130074 	tsteq	r3, r4, ror r0
    3750:	000a0351 	andeq	r0, sl, r1, asr r3
    3754:	0c120004 	ldceq	0, cr0, [r2], {4}
    3758:	b4080046 	strlt	r0, [r8], #-70	; 0xffffffba
    375c:	06000017 			; <UNDEFINED> instruction: 0x06000017
    3760:	13000011 	movwne	r0, #17
    3764:	74025001 	strvc	r5, [r2], #-1
    3768:	51011300 	mrspl	r1, SP_irq
    376c:	005c9102 	subseq	r9, ip, r2, lsl #2
    3770:	00461414 	subeq	r1, r6, r4, lsl r4
    3774:	0017c008 	andseq	ip, r7, r8
    3778:	50011300 	andpl	r1, r1, r0, lsl #6
    377c:	13007402 	movwne	r7, #1026	; 0x402
    3780:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    3784:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3788:	000014a2 	andeq	r1, r0, r2, lsr #9
    378c:	1c01e401 	cfstrsne	mvf14, [r1], {1}
    3790:	84080046 	strhi	r0, [r8], #-70	; 0xffffffba
    3794:	01000001 	tsteq	r0, r1
    3798:	00133f9c 	mulseq	r3, ip, pc	; <UNPREDICTABLE>
    379c:	120e1b00 	andne	r1, lr, #0, 22
    37a0:	e7010000 	str	r0, [r1, -r0]
    37a4:	00074a01 	andeq	r4, r7, r1, lsl #20
    37a8:	5c910200 	lfmpl	f0, 4, [r1], {0}
    37ac:	00462812 	subeq	r2, r6, r2, lsl r8
    37b0:	0017cc08 	andseq	ip, r7, r8, lsl #24
    37b4:	00115600 	andseq	r5, r1, r0, lsl #12
    37b8:	50011300 	andpl	r1, r1, r0, lsl #6
    37bc:	005c9102 	subseq	r9, ip, r2, lsl #2
    37c0:	00464612 	subeq	r4, r6, r2, lsl r6
    37c4:	0017d708 	andseq	sp, r7, r8, lsl #14
    37c8:	00117000 	andseq	r7, r1, r0
    37cc:	50011300 	andpl	r1, r1, r0, lsl #6
    37d0:	13007502 	movwne	r7, #1282	; 0x502
    37d4:	91025101 	tstls	r2, r1, lsl #2
    37d8:	5e12005c 	mrcpl	0, 0, r0, cr2, cr12, {2}
    37dc:	d7080046 	strle	r0, [r8, -r6, asr #32]
    37e0:	8a000017 	bhi	3844 <_Minimum_Stack_Size+0x3744>
    37e4:	13000011 	movwne	r0, #17
    37e8:	75025001 	strvc	r5, [r2, #-1]
    37ec:	51011300 	mrspl	r1, SP_irq
    37f0:	005c9102 	subseq	r9, ip, r2, lsl #2
    37f4:	00467612 	subeq	r7, r6, r2, lsl r6
    37f8:	0017d708 	andseq	sp, r7, r8, lsl #14
    37fc:	0011aa00 	andseq	sl, r1, r0, lsl #20
    3800:	50011300 	andpl	r1, r1, r0, lsl #6
    3804:	13007502 	movwne	r7, #1282	; 0x502
    3808:	91085101 	tstls	r8, r1, lsl #2
    380c:	22007600 	andcs	r7, r0, #0, 12
    3810:	001c2808 	andseq	r2, ip, r8, lsl #16
    3814:	00468e12 	subeq	r8, r6, r2, lsl lr
    3818:	0017d708 	andseq	sp, r7, r8, lsl #14
    381c:	0011ca00 	andseq	ip, r1, r0, lsl #20
    3820:	50011300 	andpl	r1, r1, r0, lsl #6
    3824:	13007502 	movwne	r7, #1282	; 0x502
    3828:	91085101 	tstls	r8, r1, lsl #2
    382c:	22007600 	andcs	r7, r0, #0, 12
    3830:	001c2808 	andseq	r2, ip, r8, lsl #16
    3834:	0046a812 	subeq	sl, r6, r2, lsl r8
    3838:	0017d708 	andseq	sp, r7, r8, lsl #14
    383c:	0011ea00 	andseq	lr, r1, r0, lsl #20
    3840:	50011300 	andpl	r1, r1, r0, lsl #6
    3844:	13007502 	movwne	r7, #1282	; 0x502
    3848:	91085101 	tstls	r8, r1, lsl #2
    384c:	22007600 	andcs	r7, r0, #0, 12
    3850:	001c2808 	andseq	r2, ip, r8, lsl #16
    3854:	0046c012 	subeq	ip, r6, r2, lsl r0
    3858:	0017d708 	andseq	sp, r7, r8, lsl #14
    385c:	00120a00 	andseq	r0, r2, r0, lsl #20
    3860:	50011300 	andpl	r1, r1, r0, lsl #6
    3864:	13007502 	movwne	r7, #1282	; 0x502
    3868:	91085101 	tstls	r8, r1, lsl #2
    386c:	22007600 	andcs	r7, r0, #0, 12
    3870:	001c2808 	andseq	r2, ip, r8, lsl #16
    3874:	0046de12 	subeq	sp, r6, r2, lsl lr
    3878:	0017d708 	andseq	sp, r7, r8, lsl #14
    387c:	00122a00 	andseq	r2, r2, r0, lsl #20
    3880:	50011300 	andpl	r1, r1, r0, lsl #6
    3884:	13007502 	movwne	r7, #1282	; 0x502
    3888:	91085101 	tstls	r8, r1, lsl #2
    388c:	22007600 	andcs	r7, r0, #0, 12
    3890:	001c2808 	andseq	r2, ip, r8, lsl #16
    3894:	0046f412 	subeq	pc, r6, r2, lsl r4	; <UNPREDICTABLE>
    3898:	0017d708 	andseq	sp, r7, r8, lsl #14
    389c:	00124a00 	andseq	r4, r2, r0, lsl #20
    38a0:	50011300 	andpl	r1, r1, r0, lsl #6
    38a4:	13007502 	movwne	r7, #1282	; 0x502
    38a8:	91085101 	tstls	r8, r1, lsl #2
    38ac:	22007600 	andcs	r7, r0, #0, 12
    38b0:	001c2808 	andseq	r2, ip, r8, lsl #16
    38b4:	00470e12 	subeq	r0, r7, r2, lsl lr
    38b8:	0017d708 	andseq	sp, r7, r8, lsl #14
    38bc:	00126a00 	andseq	r6, r2, r0, lsl #20
    38c0:	50011300 	andpl	r1, r1, r0, lsl #6
    38c4:	13007502 	movwne	r7, #1282	; 0x502
    38c8:	91085101 	tstls	r8, r1, lsl #2
    38cc:	22007600 	andcs	r7, r0, #0, 12
    38d0:	001c2808 	andseq	r2, ip, r8, lsl #16
    38d4:	00472012 	subeq	r2, r7, r2, lsl r0
    38d8:	0017d708 	andseq	sp, r7, r8, lsl #14
    38dc:	00128a00 	andseq	r8, r2, r0, lsl #20
    38e0:	50011300 	andpl	r1, r1, r0, lsl #6
    38e4:	13007502 	movwne	r7, #1282	; 0x502
    38e8:	91085101 	tstls	r8, r1, lsl #2
    38ec:	22007600 	andcs	r7, r0, #0, 12
    38f0:	001c2808 	andseq	r2, ip, r8, lsl #16
    38f4:	00473e12 	subeq	r3, r7, r2, lsl lr
    38f8:	0017d708 	andseq	sp, r7, r8, lsl #14
    38fc:	0012aa00 	andseq	sl, r2, r0, lsl #20
    3900:	50011300 	andpl	r1, r1, r0, lsl #6
    3904:	13007502 	movwne	r7, #1282	; 0x502
    3908:	91085101 	tstls	r8, r1, lsl #2
    390c:	22007600 	andcs	r7, r0, #0, 12
    3910:	001c2808 	andseq	r2, ip, r8, lsl #16
    3914:	00475812 	subeq	r5, r7, r2, lsl r8
    3918:	0017d708 	andseq	sp, r7, r8, lsl #14
    391c:	0012ca00 	andseq	ip, r2, r0, lsl #20
    3920:	50011300 	andpl	r1, r1, r0, lsl #6
    3924:	13007502 	movwne	r7, #1282	; 0x502
    3928:	91085101 	tstls	r8, r1, lsl #2
    392c:	22007600 	andcs	r7, r0, #0, 12
    3930:	001c2808 	andseq	r2, ip, r8, lsl #16
    3934:	00476c12 	subeq	r6, r7, r2, lsl ip
    3938:	0017d708 	andseq	sp, r7, r8, lsl #14
    393c:	0012ea00 	andseq	lr, r2, r0, lsl #20
    3940:	50011300 	andpl	r1, r1, r0, lsl #6
    3944:	13007502 	movwne	r7, #1282	; 0x502
    3948:	91085101 	tstls	r8, r1, lsl #2
    394c:	22007600 	andcs	r7, r0, #0, 12
    3950:	001c2808 	andseq	r2, ip, r8, lsl #16
    3954:	00477e12 	subeq	r7, r7, r2, lsl lr
    3958:	0017d708 	andseq	sp, r7, r8, lsl #14
    395c:	00130d00 	andseq	r0, r3, r0, lsl #26
    3960:	50011300 	andpl	r1, r1, r0, lsl #6
    3964:	14000c05 	strne	r0, [r0], #-3077	; 0xfffff3fb
    3968:	01134001 	tsteq	r3, r1
    396c:	00910851 	addseq	r0, r1, r1, asr r8
    3970:	08220076 	stmdaeq	r2!, {r1, r2, r4, r5, r6}
    3974:	12001c28 	andne	r1, r0, #40, 24	; 0x2800
    3978:	08004786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, lr}
    397c:	000017e2 	andeq	r1, r0, r2, ror #15
    3980:	00001326 	andeq	r1, r0, r6, lsr #6
    3984:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3988:	01130076 	tsteq	r3, r6, ror r0
    398c:	00310151 	eorseq	r0, r1, r1, asr r1
    3990:	00478e14 	subeq	r8, r7, r4, lsl lr
    3994:	0017e208 	andseq	lr, r7, r8, lsl #4
    3998:	50011300 	andpl	r1, r1, r0, lsl #6
    399c:	04000c05 	streq	r0, [r0], #-3077	; 0xfffff3fb
    39a0:	01130030 	tsteq	r3, r0, lsr r0
    39a4:	00310151 	eorseq	r0, r1, r1, asr r1
    39a8:	148f1900 	strne	r1, [pc], #2304	; 39b0 <_Minimum_Stack_Size+0x38b0>
    39ac:	51010000 	mrspl	r0, (UNDEF: 1)
    39b0:	0047a002 	subeq	sl, r7, r2
    39b4:	00008208 	andeq	r8, r0, r8, lsl #4
    39b8:	e29c0100 	adds	r0, ip, #0, 2
    39bc:	1b000013 	blne	3a10 <_Minimum_Stack_Size+0x3910>
    39c0:	0000109a 	muleq	r0, sl, r0
    39c4:	8e025301 	cdphi	3, 0, cr5, cr2, cr1, {0}
    39c8:	02000007 	andeq	r0, r0, #7
    39cc:	ae126c91 	mrcge	12, 0, r6, cr2, cr1, {4}
    39d0:	ed080047 	stc	0, cr0, [r8, #-284]	; 0xfffffee4
    39d4:	80000017 	andhi	r0, r0, r7, lsl r0
    39d8:	13000013 	movwne	r0, #19
    39dc:	40035001 	andmi	r5, r3, r1
    39e0:	01132447 	tsteq	r3, r7, asr #8
    39e4:	000a0351 	andeq	r0, sl, r1, asr r3
    39e8:	b6120030 			; <UNDEFINED> instruction: 0xb6120030
    39ec:	f9080047 			; <UNDEFINED> instruction: 0xf9080047
    39f0:	95000017 	strls	r0, [r0, #-23]	; 0xffffffe9
    39f4:	13000013 	movwne	r0, #19
    39f8:	0a035001 	beq	d7a04 <__ram_size__+0xc7a04>
    39fc:	12000600 	andne	r0, r0, #0, 12
    3a00:	080047d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, lr}
    3a04:	00001804 	andeq	r1, r0, r4, lsl #16
    3a08:	000013a9 	andeq	r1, r0, r9, lsr #7
    3a0c:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a10:	12006c91 	andne	r6, r0, #37120	; 0x9100
    3a14:	080047ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, lr}
    3a18:	00001804 	andeq	r1, r0, r4, lsl #16
    3a1c:	000013bd 			; <UNDEFINED> instruction: 0x000013bd
    3a20:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a24:	12006c91 	andne	r6, r0, #37120	; 0x9100
    3a28:	08004806 	stmdaeq	r0, {r1, r2, fp, lr}
    3a2c:	00001804 	andeq	r1, r0, r4, lsl #16
    3a30:	000013d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3a34:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a38:	14006c91 	strne	r6, [r0], #-3217	; 0xfffff36f
    3a3c:	0800481e 	stmdaeq	r0, {r1, r2, r3, r4, fp, lr}
    3a40:	00001804 	andeq	r1, r0, r4, lsl #16
    3a44:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a48:	00006c91 	muleq	r0, r1, ip
    3a4c:	00043d10 	andeq	r3, r4, r0, lsl sp
    3a50:	222b0100 	eorcs	r0, fp, #0, 2
    3a54:	86080048 	strhi	r0, [r8], -r8, asr #32
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	0015349c 	mulseq	r5, ip, r4
    3a60:	11151d00 	tstne	r5, r0, lsl #26
    3a64:	61010000 	mrsvs	r0, (UNDEF: 1)
    3a68:	00001534 	andeq	r1, r0, r4, lsr r5
    3a6c:	00001408 	andeq	r1, r0, r8, lsl #8
    3a70:	011d001e 	tsteq	sp, lr, lsl r0
    3a74:	0100000f 	tsteq	r0, pc
    3a78:	00153462 	andseq	r3, r5, r2, ror #8
    3a7c:	00141900 	andseq	r1, r4, r0, lsl #18
    3a80:	17001e00 	strne	r1, [r0, -r0, lsl #28]
    3a84:	0800482a 	stmdaeq	r0, {r1, r3, r5, fp, lr}
    3a88:	00001810 	andeq	r1, r0, r0, lsl r8
    3a8c:	00482e17 	subeq	r2, r8, r7, lsl lr
    3a90:	000b7508 	andeq	r7, fp, r8, lsl #10
    3a94:	48321700 	ldmdami	r2!, {r8, r9, sl, ip}
    3a98:	133f0800 	teqne	pc, #0, 16
    3a9c:	36170000 	ldrcc	r0, [r7], -r0
    3aa0:	1d080048 	stcne	0, cr0, [r8, #-288]	; 0xfffffee0
    3aa4:	17000011 	smladne	r0, r1, r0, r0
    3aa8:	0800483a 	stmdaeq	r0, {r1, r3, r4, r5, fp, lr}
    3aac:	0000181b 	andeq	r1, r0, fp, lsl r8
    3ab0:	00484212 	subeq	r4, r8, r2, lsl r2
    3ab4:	000ccb08 	andeq	ip, ip, r8, lsl #22
    3ab8:	00145900 	andseq	r5, r4, r0, lsl #18
    3abc:	50011300 	andpl	r1, r1, r0, lsl #6
    3ac0:	12003001 	andne	r3, r0, #1
    3ac4:	08004848 	stmdaeq	r0, {r3, r6, fp, lr}
    3ac8:	00001826 	andeq	r1, r0, r6, lsr #16
    3acc:	0000146c 	andeq	r1, r0, ip, ror #8
    3ad0:	01500113 	cmpeq	r0, r3, lsl r1
    3ad4:	52120030 	andspl	r0, r2, #48	; 0x30
    3ad8:	cb080048 	blgt	203c00 <__ram_size__+0x1f3c00>
    3adc:	7f00000c 	svcvc	0x0000000c
    3ae0:	13000014 	movwne	r0, #20
    3ae4:	32015001 	andcc	r5, r1, #1
    3ae8:	48561700 	ldmdami	r6, {r8, r9, sl, ip}^
    3aec:	0e5f0800 	cdpeq	8, 5, cr0, cr15, cr0, {0}
    3af0:	5a170000 	bpl	5c3af8 <__ram_size__+0x5b3af8>
    3af4:	3b080048 	blcc	203c1c <__ram_size__+0x1f3c1c>
    3af8:	1700000b 	strne	r0, [r0, -fp]
    3afc:	0800485e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, lr}
    3b00:	00000a25 	andeq	r0, r0, r5, lsr #20
    3b04:	00486217 	subeq	r6, r8, r7, lsl r2
    3b08:	00109108 	andseq	r9, r0, r8, lsl #2
    3b0c:	48661700 	stmdami	r6!, {r8, r9, sl, ip}^
    3b10:	09390800 	ldmdbeq	r9!, {fp}
    3b14:	6e120000 	cdpvs	0, 1, cr0, cr2, cr0, {0}
    3b18:	31080048 	tstcc	r8, r8, asr #32
    3b1c:	c5000018 	strgt	r0, [r0, #-24]	; 0xffffffe8
    3b20:	13000014 	movwne	r0, #20
    3b24:	74025001 	strvc	r5, [r2], #-1
    3b28:	51011300 	mrspl	r1, SP_irq
    3b2c:	12004001 	andne	r4, r0, #1
    3b30:	0800487a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, lr}
    3b34:	000017a9 	andeq	r1, r0, r9, lsr #15
    3b38:	000014e2 	andeq	r1, r0, r2, ror #9
    3b3c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    3b40:	010c000c 	tsteq	ip, ip
    3b44:	51011340 	tstpl	r1, r0, asr #6
    3b48:	00200802 	eoreq	r0, r0, r2, lsl #16
    3b4c:	00488412 	subeq	r8, r8, r2, lsl r4
    3b50:	0017a908 	andseq	sl, r7, r8, lsl #18
    3b54:	0014fd00 	andseq	pc, r4, r0, lsl #26
    3b58:	50011300 	andpl	r1, r1, r0, lsl #6
    3b5c:	13007402 	movwne	r7, #1026	; 0x402
    3b60:	0a035101 	beq	d7f6c <__ram_size__+0xc7f6c>
    3b64:	12000400 	andne	r0, r0, #0, 8
    3b68:	0800488e 	stmdaeq	r0, {r1, r2, r3, r7, fp, lr}
    3b6c:	000017a9 	andeq	r1, r0, r9, lsr #15
    3b70:	00001518 	andeq	r1, r0, r8, lsl r5
    3b74:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3b78:	01130074 	tsteq	r3, r4, ror r0
    3b7c:	000a0351 	andeq	r0, sl, r1, asr r3
    3b80:	92170008 	andsls	r0, r7, #8
    3b84:	3c080048 	stccc	0, cr0, [r8], {72}	; 0x48
    3b88:	17000018 	smladne	r0, r8, r0, r0
    3b8c:	08004896 	stmdaeq	r0, {r1, r2, r4, r7, fp, lr}
    3b90:	00001847 	andeq	r1, r0, r7, asr #16
    3b94:	00489e1f 	subeq	r9, r8, pc, lsl lr
    3b98:	00185208 	andseq	r5, r8, r8, lsl #4
    3b9c:	04200000 	strteq	r0, [r0], #-0
    3ba0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3ba4:	0e742100 	rpweqs	f2, f4, f0
    3ba8:	1c010000 	stcne	0, cr0, [r1], {-0}
    3bac:	0000007f 	andeq	r0, r0, pc, ror r0
    3bb0:	013c0305 	teqeq	ip, r5, lsl #6
    3bb4:	2e212000 	cdpcs	0, 2, cr2, cr1, cr0, {0}
    3bb8:	01000014 	tsteq	r0, r4, lsl r0
    3bbc:	00007f1d 	andeq	r7, r0, sp, lsl pc
    3bc0:	3a030500 	bcc	c4fc8 <__ram_size__+0xb4fc8>
    3bc4:	21200001 			; <UNDEFINED> instruction: 0x21200001
    3bc8:	0000114d 	andeq	r1, r0, sp, asr #2
    3bcc:	007f1e01 	rsbseq	r1, pc, r1, lsl #28
    3bd0:	03050000 	movweq	r0, #20480	; 0x5000
    3bd4:	20000138 	andcs	r0, r0, r8, lsr r1
    3bd8:	00009821 	andeq	r9, r0, r1, lsr #16
    3bdc:	7f1f0100 	svcvc	0x001f0100
    3be0:	05000000 	streq	r0, [r0, #-0]
    3be4:	00012803 	andeq	r2, r1, r3, lsl #16
    3be8:	0d4c2120 	stfeqe	f2, [ip, #-128]	; 0xffffff80
    3bec:	21010000 	mrscs	r0, (UNDEF: 1)
    3bf0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bf4:	012c0305 			; <UNDEFINED> instruction: 0x012c0305
    3bf8:	16212000 	strtne	r2, [r1], -r0
    3bfc:	0100000e 	tsteq	r0, lr
    3c00:	00003a22 	andeq	r3, r0, r2, lsr #20
    3c04:	30030500 	andcc	r0, r3, r0, lsl #10
    3c08:	21200001 			; <UNDEFINED> instruction: 0x21200001
    3c0c:	0000106f 	andeq	r1, r0, pc, rrx
    3c10:	003a2401 	eorseq	r2, sl, r1, lsl #8
    3c14:	03050000 	movweq	r0, #20480	; 0x5000
    3c18:	20000134 	andcs	r0, r0, r4, lsr r1
    3c1c:	0013fb22 	andseq	pc, r3, r2, lsr #22
    3c20:	0013fb00 	andseq	pc, r3, r0, lsl #22
    3c24:	02ac0800 	adceq	r0, ip, #0, 16
    3c28:	000cdd22 	andeq	sp, ip, r2, lsr #26
    3c2c:	000cdd00 	andeq	sp, ip, r0, lsl #26
    3c30:	02ad0800 	adceq	r0, sp, #0, 16
    3c34:	00144822 	andseq	r4, r4, r2, lsr #16
    3c38:	00144800 	andseq	r4, r4, r0, lsl #16
    3c3c:	02a30800 	adceq	r0, r3, #0, 16
    3c40:	00105e22 	andseq	r5, r0, r2, lsr #28
    3c44:	00105e00 	andseq	r5, r0, r0, lsl #28
    3c48:	02a40800 	adceq	r0, r4, #0, 16
    3c4c:	00115622 	andseq	r5, r1, r2, lsr #12
    3c50:	00115600 	andseq	r5, r1, r0, lsl #12
    3c54:	02a80800 	adceq	r0, r8, #0, 16
    3c58:	000cba22 	andeq	fp, ip, r2, lsr #20
    3c5c:	000cba00 	andeq	fp, ip, r0, lsl #20
    3c60:	02d00800 	sbcseq	r0, r0, #0, 16
    3c64:	00156f22 	andseq	r6, r5, r2, lsr #30
    3c68:	00156f00 	andseq	r6, r5, r0, lsl #30
    3c6c:	02b00800 	adcseq	r0, r0, #0, 16
    3c70:	0013a222 	andseq	sl, r3, r2, lsr #4
    3c74:	0013a200 	andseq	sl, r3, r0, lsl #4
    3c78:	02b10800 	adcseq	r0, r1, #0, 16
    3c7c:	0015d422 	andseq	sp, r5, r2, lsr #8
    3c80:	0015d400 	andseq	sp, r5, r0, lsl #8
    3c84:	02c00800 	sbceq	r0, r0, #0, 16
    3c88:	00139522 	andseq	r9, r3, r2, lsr #10
    3c8c:	00139500 	andseq	r9, r3, r0, lsl #10
    3c90:	02b20800 	adcseq	r0, r2, #0, 16
    3c94:	000e3623 	andeq	r3, lr, r3, lsr #12
    3c98:	000e3600 	andeq	r3, lr, r0, lsl #12
    3c9c:	23380a00 	teqcs	r8, #0, 20
    3ca0:	0000130a 	andeq	r1, r0, sl, lsl #6
    3ca4:	0000130a 	andeq	r1, r0, sl, lsl #6
    3ca8:	af233a0a 	svcge	0x00233a0a
    3cac:	af00000c 	svcge	0x0000000c
    3cb0:	0b00000c 	bleq	3ce8 <_Minimum_Stack_Size+0x3be8>
    3cb4:	11f123fd 	ldrshne	r2, [r1, #61]!	; 0x3d
    3cb8:	11f10000 	mvnsne	r0, r0
    3cbc:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
    3cc0:	00155923 	andseq	r5, r5, r3, lsr #18
    3cc4:	00155900 	andseq	r5, r5, r0, lsl #18
    3cc8:	22ff0b00 	rscscs	r0, pc, #0, 22
    3ccc:	000014f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3cd0:	000014f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3cd4:	2201120b 	andcs	r1, r1, #-1342177280	; 0xb0000000
    3cd8:	000010b5 	strheq	r1, [r0], -r5
    3cdc:	000010b5 	strheq	r1, [r0], -r5
    3ce0:	2301130b 	movwcs	r1, #4875	; 0x130b
    3ce4:	00000f85 	andeq	r0, r0, r5, lsl #31
    3ce8:	00000f85 	andeq	r0, r0, r5, lsl #31
    3cec:	fe23420c 	cdp2	2, 2, cr4, cr3, cr12, {0}
    3cf0:	fe00000d 	cdp2	0, 0, cr0, cr0, cr13, {0}
    3cf4:	0d00000d 	stceq	0, cr0, [r0, #-52]	; 0xffffffcc
    3cf8:	12e023b5 	rscne	r2, r0, #-738197502	; 0xd4000002
    3cfc:	12e00000 	rscne	r0, r0, #0
    3d00:	b30d0000 	movwlt	r0, #53248	; 0xd000
    3d04:	00122622 	andseq	r2, r2, r2, lsr #12
    3d08:	00122600 	andseq	r2, r2, r0, lsl #12
    3d0c:	01060b00 	tsteq	r6, r0, lsl #22
    3d10:	000e5222 	andeq	r5, lr, r2, lsr #4
    3d14:	000e5200 	andeq	r5, lr, r0, lsl #4
    3d18:	01080b00 	tsteq	r8, r0, lsl #22
    3d1c:	00126822 	andseq	r6, r2, r2, lsr #16
    3d20:	00126800 	andseq	r6, r2, r0, lsl #16
    3d24:	01070b00 	tsteq	r7, r0, lsl #22
    3d28:	000da422 	andeq	sl, sp, r2, lsr #8
    3d2c:	000da400 	andeq	sl, sp, r0, lsl #8
    3d30:	01020b00 	tsteq	r2, r0, lsl #22
    3d34:	00151d22 	andseq	r1, r5, r2, lsr #26
    3d38:	00151d00 	andseq	r1, r5, r0, lsl #26
    3d3c:	01030b00 	tsteq	r3, r0, lsl #22
    3d40:	00131b22 	andseq	r1, r3, r2, lsr #22
    3d44:	00131b00 	andseq	r1, r3, r0, lsl #22
    3d48:	01190b00 	tsteq	r9, r0, lsl #22
    3d4c:	000c8522 	andeq	r8, ip, r2, lsr #10
    3d50:	000c8500 	andeq	r8, ip, r0, lsl #10
    3d54:	01040b00 	tsteq	r4, r0, lsl #22
    3d58:	0013e722 	andseq	lr, r3, r2, lsr #14
    3d5c:	0013e700 	andseq	lr, r3, r0, lsl #14
    3d60:	01050b00 	tsteq	r5, r0, lsl #22
    3d64:	000fb523 	andeq	fp, pc, r3, lsr #10
    3d68:	000fb500 	andeq	fp, pc, r0, lsl #10
    3d6c:	23e10900 	mvncs	r0, #0, 18
    3d70:	00001482 	andeq	r1, r0, r2, lsl #9
    3d74:	00001482 	andeq	r1, r0, r2, lsl #9
    3d78:	6223df09 	eorvs	sp, r3, #9, 30	; 0x24
    3d7c:	6200000d 	andvs	r0, r0, #13
    3d80:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    3d84:	0b1b23e0 	bleq	6ccd0c <__ram_size__+0x6bcd0c>
    3d88:	0b1b0000 	bleq	6c3d90 <__ram_size__+0x6b3d90>
    3d8c:	e5090000 	str	r0, [r9, #-0]
    3d90:	000ca523 	andeq	sl, ip, r3, lsr #10
    3d94:	000ca500 	andeq	sl, ip, r0, lsl #10
    3d98:	22e40900 	rsccs	r0, r4, #0, 18
    3d9c:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3da0:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3da4:	22010704 	andcs	r0, r1, #4, 14	; 0x100000
    3da8:	00000f63 	andeq	r0, r0, r3, ror #30
    3dac:	00000f63 	andeq	r0, r0, r3, ror #30
    3db0:	22010604 	andcs	r0, r1, #4, 12	; 0x400000
    3db4:	00001611 	andeq	r1, r0, r1, lsl r6
    3db8:	00001611 	andeq	r1, r0, r1, lsl r6
    3dbc:	22011304 	andcs	r1, r1, #4, 6	; 0x10000000
    3dc0:	0000125b 	andeq	r1, r0, fp, asr r2
    3dc4:	0000125b 	andeq	r1, r0, fp, asr r2
    3dc8:	22010a04 	andcs	r0, r1, #4, 20	; 0x4000
    3dcc:	00000f24 	andeq	r0, r0, r4, lsr #30
    3dd0:	00000f24 	andeq	r0, r0, r4, lsr #30
    3dd4:	22010804 	andcs	r0, r1, #4, 16	; 0x40000
    3dd8:	00001138 	andeq	r1, r0, r8, lsr r1
    3ddc:	00001138 	andeq	r1, r0, r8, lsr r1
    3de0:	22010b04 	andcs	r0, r1, #4, 22	; 0x1000
    3de4:	00001453 	andeq	r1, r0, r3, asr r4
    3de8:	00001453 	andeq	r1, r0, r3, asr r4
    3dec:	22010c04 	andcs	r0, r1, #4, 24	; 0x400
    3df0:	000011dc 	ldrdeq	r1, [r0], -ip
    3df4:	000011dc 	ldrdeq	r1, [r0], -ip
    3df8:	22010d04 	andcs	r0, r1, #4, 26	; 0x100
    3dfc:	000012f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3e00:	000012f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3e04:	22010e04 	andcs	r0, r1, #4, 28	; 0x40
    3e08:	00000f6c 	andeq	r0, r0, ip, ror #30
    3e0c:	00000f6c 	andeq	r0, r0, ip, ror #30
    3e10:	23010f04 	movwcs	r0, #7940	; 0x1f04
    3e14:	000004d8 	ldrdeq	r0, [r0], -r8
    3e18:	000004d8 	ldrdeq	r0, [r0], -r8
    3e1c:	5922e105 	stmdbpl	r2!, {r0, r2, r8, sp, lr, pc}
    3e20:	5900000d 	stmdbpl	r0, {r0, r2, r3}
    3e24:	0700000d 	streq	r0, [r0, -sp]
    3e28:	ad220108 	stfges	f0, [r2, #-32]!	; 0xffffffe0
    3e2c:	ad000010 	stcge	0, cr0, [r0, #-64]	; 0xffffffc0
    3e30:	07000010 	smladeq	r0, r0, r0, r0
    3e34:	2823010c 	stmdacs	r3!, {r2, r3, r8}
    3e38:	28000011 	stmdacs	r0, {r0, r4}
    3e3c:	05000011 	streq	r0, [r0, #-17]	; 0xffffffef
    3e40:	0e4823dc 	mcreq	3, 2, r2, cr8, cr12, {6}
    3e44:	0e480000 	cdpeq	0, 4, cr0, cr8, cr0, {0}
    3e48:	db050000 	blle	143e50 <__ram_size__+0x133e50>
    3e4c:	000dc323 	andeq	ip, sp, r3, lsr #6
    3e50:	000dc300 	andeq	ip, sp, r0, lsl #6
    3e54:	22e80500 	rsccs	r0, r8, #0, 10
    3e58:	000010dd 	ldrdeq	r1, [r0], -sp
    3e5c:	000010dd 	ldrdeq	r1, [r0], -sp
    3e60:	23010f06 	movwcs	r0, #7942	; 0x1f06
    3e64:	00001540 	andeq	r1, r0, r0, asr #10
    3e68:	00001540 	andeq	r1, r0, r0, asr #10
    3e6c:	7822ff06 	stmdavc	r2!, {r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    3e70:	78000012 	stmdavc	r0, {r1, r4}
    3e74:	06000012 			; <UNDEFINED> instruction: 0x06000012
    3e78:	82230100 	eorhi	r0, r3, #0, 2
    3e7c:	82000012 	andhi	r0, r0, #18
    3e80:	0e000012 	mcreq	0, 0, r0, cr0, cr2, {0}
    3e84:	0fea2329 	svceq	0x00ea2329
    3e88:	0fea0000 	svceq	0x00ea0000
    3e8c:	b80d0000 	stmdalt	sp, {}	; <UNPREDICTABLE>
    3e90:	00063c23 	andeq	r3, r6, r3, lsr #24
    3e94:	00063c00 	andeq	r3, r6, r0, lsl #24
    3e98:	230b0f00 	movwcs	r0, #48896	; 0xbf00
    3e9c:	0000053c 	andeq	r0, r0, ip, lsr r5
    3ea0:	0000053c 	andeq	r0, r0, ip, lsr r5
    3ea4:	e823e205 	stmda	r3!, {r0, r2, r9, sp, lr, pc}
    3ea8:	e8000015 	stmda	r0, {r0, r2, r4}
    3eac:	0e000015 	mcreq	0, 0, r0, cr0, cr5, {0}
    3eb0:	11152328 	tstne	r5, r8, lsr #6
    3eb4:	11150000 	tstne	r5, r0
    3eb8:	61010000 	mrsvs	r0, (UNDEF: 1)
    3ebc:	000f0123 	andeq	r0, pc, r3, lsr #2
    3ec0:	000f0100 	andeq	r0, pc, r0, lsl #2
    3ec4:	00620100 	rsbeq	r0, r2, r0, lsl #2
    3ec8:	00000619 	andeq	r0, r0, r9, lsl r6
    3ecc:	0db90004 	ldceq	0, cr0, [r9, #16]!
    3ed0:	01040000 	mrseq	r0, (UNDEF: 4)
    3ed4:	00000359 	andeq	r0, r0, r9, asr r3
    3ed8:	0016850c 	andseq	r8, r6, ip, lsl #10
    3edc:	0001cf00 	andeq	ip, r1, r0, lsl #30
    3ee0:	0048a800 	subeq	sl, r8, r0, lsl #16
    3ee4:	0001c808 	andeq	ip, r1, r8, lsl #16
    3ee8:	000e9e00 	andeq	r9, lr, r0, lsl #28
    3eec:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3ef0:	0000023c 	andeq	r0, r0, ip, lsr r2
    3ef4:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    3ef8:	02000000 	andeq	r0, r0, #0
    3efc:	01540601 	cmpeq	r4, r1, lsl #12
    3f00:	75030000 	strvc	r0, [r3, #-0]
    3f04:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3f08:	00004527 	andeq	r4, r0, r7, lsr #10
    3f0c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f10:	000001f2 	strdeq	r0, [r0], -r2
    3f14:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3f18:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3f1c:	02000000 	andeq	r0, r0, #0
    3f20:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    3f24:	75030000 	strvc	r0, [r3, #-0]
    3f28:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3f2c:	00000068 	andeq	r0, r0, r8, rrx
    3f30:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    3f34:	04000001 	streq	r0, [r0], #-1
    3f38:	00000017 	andeq	r0, r0, r7, lsl r0
    3f3c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3f40:	45050000 	strmi	r0, [r5, #-0]
    3f44:	06000000 	streq	r0, [r0], -r0
    3f48:	00006801 	andeq	r6, r0, r1, lsl #16
    3f4c:	98390200 	ldmdals	r9!, {r9}
    3f50:	07000000 	streq	r0, [r0, -r0]
    3f54:	00000804 	andeq	r0, r0, r4, lsl #16
    3f58:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    3f5c:	00010054 	andeq	r0, r1, r4, asr r0
    3f60:	11070402 	tstne	r7, r2, lsl #8
    3f64:	09000003 	stmdbeq	r0, {r0, r1}
    3f68:	014e031c 	cmpeq	lr, ip, lsl r3
    3f6c:	00000104 	andeq	r0, r0, r4, lsl #2
    3f70:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    3f74:	01500300 	cmpeq	r0, r0, lsl #6
    3f78:	0000006f 	andeq	r0, r0, pc, rrx
    3f7c:	52430a00 	subpl	r0, r3, #0, 20
    3f80:	51030048 	tstpl	r3, r8, asr #32
    3f84:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f88:	490a0400 	stmdbmi	sl, {sl}
    3f8c:	03005244 	movweq	r5, #580	; 0x244
    3f90:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    3f94:	0a080000 	beq	203f9c <__ram_size__+0x1f3f9c>
    3f98:	0052444f 	subseq	r4, r2, pc, asr #8
    3f9c:	6f015303 	svcvs	0x00015303
    3fa0:	0c000000 	stceq	0, cr0, [r0], {-0}
    3fa4:	0004f90b 	andeq	pc, r4, fp, lsl #18
    3fa8:	01540300 	cmpeq	r4, r0, lsl #6
    3fac:	0000006f 	andeq	r0, r0, pc, rrx
    3fb0:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    3fb4:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
    3fb8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fbc:	040b1400 	streq	r1, [fp], #-1024	; 0xfffffc00
    3fc0:	03000006 	movweq	r0, #6
    3fc4:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    3fc8:	00180000 	andseq	r0, r8, r0
    3fcc:	0004850c 	andeq	r8, r4, ip, lsl #10
    3fd0:	01570300 	cmpeq	r7, r0, lsl #6
    3fd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fd8:	00680106 	rsbeq	r0, r8, r6, lsl #2
    3fdc:	1c040000 	stcne	0, cr0, [r4], {-0}
    3fe0:	0000013b 	andeq	r0, r0, fp, lsr r1
    3fe4:	00171007 	andseq	r1, r7, r7
    3fe8:	c8070100 	stmdagt	r7, {r8}
    3fec:	02000016 	andeq	r0, r0, #22
    3ff0:	00165107 	andseq	r5, r6, r7, lsl #2
    3ff4:	01070300 	mrseq	r0, SP_und
    3ff8:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    3ffc:	00171b07 	andseq	r1, r7, r7, lsl #22
    4000:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
    4004:	000016af 	andeq	r1, r0, pc, lsr #13
    4008:	01102204 	tsteq	r0, r4, lsl #4
    400c:	01060000 	mrseq	r0, (UNDEF: 6)
    4010:	00000068 	andeq	r0, r0, r8, rrx
    4014:	015e1705 	cmpeq	lr, r5, lsl #14
    4018:	4f080000 	svcmi	0x00080000
    401c:	00004646 	andeq	r4, r0, r6, asr #12
    4020:	004e4f08 	subeq	r4, lr, r8, lsl #30
    4024:	49040001 	stmdbmi	r4, {r0}
    4028:	05000007 	streq	r0, [r0, #-7]
    402c:	00014617 	andeq	r4, r1, r7, lsl r6
    4030:	167f0d00 	ldrbtne	r0, [pc], -r0, lsl #26
    4034:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    4038:	00003a01 	andeq	r3, r0, r1, lsl #20
    403c:	01870100 	orreq	r0, r7, r0, lsl #2
    4040:	740e0000 	strvc	r0, [lr], #-0
    4044:	0100706d 	tsteq	r0, sp, rrx
    4048:	003a0159 	eorseq	r0, sl, r9, asr r1
    404c:	0d000000 	stceq	0, cr0, [r0, #-0]
    4050:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
    4054:	4c018201 	sfmmi	f0, 1, [r1], {1}
    4058:	01000000 	mrseq	r0, (UNDEF: 0)
    405c:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
    4060:	001e930f 	andseq	r9, lr, pc, lsl #6
    4064:	01820100 	orreq	r0, r2, r0, lsl #2
    4068:	0000003a 	andeq	r0, r0, sl, lsr r0
    406c:	72644110 	rsbvc	r4, r4, #16, 2
    4070:	01840100 	orreq	r0, r4, r0, lsl #2
    4074:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
    4078:	4c041100 	stfmis	f1, [r4], {-0}
    407c:	12000000 	andne	r0, r0, #0
    4080:	000016a0 	andeq	r1, r0, r0, lsr #13
    4084:	5e012a01 	vmlapl.f32	s4, s2, s2
    4088:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    408c:	5e080048 	cdppl	0, 0, cr0, cr8, cr8, {2}
    4090:	01000000 	mrseq	r0, (UNDEF: 0)
    4094:	0002639c 	muleq	r2, ip, r3
    4098:	0bfd1300 	bleq	fff48ca0 <__ram_end__+0xdff38ca0>
    409c:	2b010000 	blcs	440a4 <__ram_size__+0x340a4>
    40a0:	00005e01 	andeq	r5, r0, r1, lsl #28
    40a4:	000a4700 	andeq	r4, sl, r0, lsl #14
    40a8:	48b01400 	ldmmi	r0!, {sl, ip}
    40ac:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    40b0:	01f50000 	mvnseq	r0, r0
    40b4:	01150000 	tsteq	r5, r0
    40b8:	7b080250 	blvc	204a00 <__ram_size__+0x1f4a00>
    40bc:	48ba1400 	ldmmi	sl!, {sl, ip}
    40c0:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    40c4:	02090000 	andeq	r0, r9, #0
    40c8:	01150000 	tsteq	r5, r0
    40cc:	7a080250 	bvc	204a14 <__ram_size__+0x1f4a14>
    40d0:	48c41400 	stmiami	r4, {sl, ip}^
    40d4:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    40d8:	021d0000 	andseq	r0, sp, #0
    40dc:	01150000 	tsteq	r5, r0
    40e0:	7c080250 	sfmvc	f0, 4, [r8], {80}	; 0x50
    40e4:	48ce1400 	stmiami	lr, {sl, ip}^
    40e8:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    40ec:	02310000 	eorseq	r0, r1, #0
    40f0:	01150000 	tsteq	r5, r0
    40f4:	7d080250 	sfmvc	f0, 4, [r8, #-320]	; 0xfffffec0
    40f8:	48d81400 	ldmmi	r8, {sl, ip}^
    40fc:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    4100:	02450000 	subeq	r0, r5, #0
    4104:	01150000 	tsteq	r5, r0
    4108:	7e080250 	mcrvc	2, 0, r0, cr8, cr0, {2}
    410c:	48e21400 	stmiami	r2!, {sl, ip}^
    4110:	05a10800 	streq	r0, [r1, #2048]!	; 0x800
    4114:	02590000 	subseq	r0, r9, #0
    4118:	01150000 	tsteq	r5, r0
    411c:	7f080250 	svcvc	0x00080250
    4120:	49021600 	stmdbmi	r2, {r9, sl, ip}
    4124:	05ad0800 	streq	r0, [sp, #2048]!	; 0x800
    4128:	17000000 	strne	r0, [r0, -r0]
    412c:	000003e0 	andeq	r0, r0, r0, ror #7
    4130:	06014801 	streq	r4, [r1], -r1, lsl #16
    4134:	2a080049 	bcs	204260 <__ram_size__+0x1f4260>
    4138:	01000000 	mrseq	r0, (UNDEF: 0)
    413c:	0002ba9c 	muleq	r2, ip, sl
    4140:	17601800 	strbne	r1, [r0, -r0, lsl #16]!
    4144:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    4148:	00003a01 	andeq	r3, r0, r1, lsl #20
    414c:	000a6600 	andeq	r6, sl, r0, lsl #12
    4150:	49101400 	ldmdbmi	r0, {sl, ip}
    4154:	05b90800 	ldreq	r0, [r9, #2048]!	; 0x800
    4158:	029c0000 	addseq	r0, ip, #0
    415c:	01150000 	tsteq	r5, r0
    4160:	00310150 	eorseq	r0, r1, r0, asr r1
    4164:	00492214 	subeq	r2, r9, r4, lsl r2
    4168:	0005b908 	andeq	fp, r5, r8, lsl #18
    416c:	0002b000 	andeq	fp, r2, r0
    4170:	50011500 	andpl	r1, r1, r0, lsl #10
    4174:	00fe0902 	rscseq	r0, lr, r2, lsl #18
    4178:	00492c19 	subeq	r2, r9, r9, lsl ip
    417c:	0005b908 	andeq	fp, r5, r8, lsl #18
    4180:	691a0000 	ldmdbvs	sl, {}	; <UNPREDICTABLE>
    4184:	30000001 	andcc	r0, r0, r1
    4188:	02080049 	andeq	r0, r8, #73	; 0x49
    418c:	01000000 	mrseq	r0, (UNDEF: 0)
    4190:	0002d59c 	muleq	r2, ip, r5
    4194:	017a1b00 	cmneq	sl, r0, lsl #22
    4198:	50010000 	andpl	r0, r1, r0
    419c:	08a51700 	stmiaeq	r5!, {r8, r9, sl, ip}
    41a0:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    41a4:	00493201 	subeq	r3, r9, r1, lsl #4
    41a8:	00002608 	andeq	r2, r0, r8, lsl #12
    41ac:	2a9c0100 	bcs	fe7045b4 <__ram_end__+0xde6f45b4>
    41b0:	18000003 	stmdane	r0, {r0, r1}
    41b4:	00001744 	andeq	r1, r0, r4, asr #14
    41b8:	3a015e01 	bcc	5b9c4 <__ram_size__+0x4b9c4>
    41bc:	a1000000 	mrsge	r0, (UNDEF: 0)
    41c0:	1000000a 	andne	r0, r0, sl
    41c4:	00746e63 	rsbseq	r6, r4, r3, ror #28
    41c8:	3a015f01 	bcc	5bdd4 <__ram_size__+0x4bdd4>
    41cc:	1c000000 	stcne	0, cr0, [r0], {-0}
    41d0:	0078616d 	rsbseq	r6, r8, sp, ror #2
    41d4:	3a015f01 	bcc	5bde0 <__ram_size__+0x4bde0>
    41d8:	c2000000 	andgt	r0, r0, #0
    41dc:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
    41e0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    41e4:	3a016001 	bcc	5c1f0 <__ram_size__+0x4c1f0>
    41e8:	05000000 	streq	r0, [r0, #-0]
    41ec:	000b9403 	andeq	r9, fp, r3, lsl #8
    41f0:	a71e0020 	ldrge	r0, [lr, -r0, lsr #32]
    41f4:	01000002 	tsteq	r0, r2
    41f8:	4958016c 	ldmdbmi	r8, {r2, r3, r5, r6, r8}^
    41fc:	00140800 	andseq	r0, r4, r0, lsl #16
    4200:	9c010000 	stcls	0, cr0, [r1], {-0}
    4204:	0003f517 	andeq	pc, r3, r7, lsl r5	; <UNPREDICTABLE>
    4208:	01750100 	cmneq	r5, r0, lsl #2
    420c:	0800496c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, lr}
    4210:	00000018 	andeq	r0, r0, r8, lsl r0
    4214:	038a9c01 	orreq	r9, sl, #256	; 0x100
    4218:	8d180000 	ldchi	0, cr0, [r8, #-0]
    421c:	01000006 	tsteq	r0, r6
    4220:	015e0175 	cmpeq	lr, r5, ror r1
    4224:	0ad60000 	beq	ff58422c <__ram_end__+0xdf57422c>
    4228:	7a1f0000 	bvc	7c4230 <__ram_size__+0x7b4230>
    422c:	c4080049 	strgt	r0, [r8], #-73	; 0xffffffb7
    4230:	80000005 	andhi	r0, r0, r5
    4234:	15000003 	strne	r0, [r0, #-3]
    4238:	0c055001 	stceq	0, cr5, [r5], {1}
    423c:	40010c00 	andmi	r0, r1, r0, lsl #24
    4240:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    4244:	0001000a 	andeq	r0, r1, sl
    4248:	00497e19 	subeq	r7, r9, r9, lsl lr
    424c:	0005cf08 	andeq	ip, r5, r8, lsl #30
    4250:	9d120000 	ldcls	0, cr0, [r2, #-0]
    4254:	01000004 	tsteq	r0, r4
    4258:	005e017c 	subseq	r0, lr, ip, ror r1
    425c:	49840000 	stmibmi	r4, {}	; <UNPREDICTABLE>
    4260:	00180800 	andseq	r0, r8, r0, lsl #16
    4264:	9c010000 	stcls	0, cr0, [r1], {-0}
    4268:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
    426c:	00498c20 	subeq	r8, r9, r0, lsr #24
    4270:	0005da08 	andeq	sp, r5, r8, lsl #20
    4274:	50011500 	andpl	r1, r1, r0, lsl #10
    4278:	00003001 	andeq	r3, r0, r1
    427c:	0001871a 	andeq	r8, r1, sl, lsl r7
    4280:	00499c00 	subeq	r9, r9, r0, lsl #24
    4284:	00000e08 	andeq	r0, r0, r8, lsl #28
    4288:	da9c0100 	ble	fe704690 <__ram_end__+0xde6f4690>
    428c:	21000003 	tstcs	r0, r3
    4290:	00000198 	muleq	r0, r8, r1
    4294:	00000af7 	strdeq	r0, [r0], -r7
    4298:	0001a422 	andeq	sl, r1, r2, lsr #8
    429c:	000b1800 	andeq	r1, fp, r0, lsl #16
    42a0:	44170000 	ldrmi	r0, [r7], #-0
    42a4:	01000016 	tsteq	r0, r6, lsl r0
    42a8:	49aa0189 	stmibmi	sl!, {r0, r3, r7, r8}
    42ac:	00a20800 	adceq	r0, r2, r0, lsl #16
    42b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    42b4:	000004e5 	andeq	r0, r0, r5, ror #9
    42b8:	001e9318 	andseq	r9, lr, r8, lsl r3
    42bc:	01890100 	orreq	r0, r9, r0, lsl #2
    42c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    42c4:	00000b49 	andeq	r0, r0, r9, asr #22
    42c8:	00064e18 	andeq	r4, r6, r8, lsl lr
    42cc:	01890100 	orreq	r0, r9, r0, lsl #2
    42d0:	0000004c 	andeq	r0, r0, ip, asr #32
    42d4:	00000b6a 	andeq	r0, r0, sl, ror #22
    42d8:	00176623 	andseq	r6, r7, r3, lsr #12
    42dc:	018b0100 	orreq	r0, fp, r0, lsl #2
    42e0:	000004e5 	andeq	r0, r0, r5, ror #9
    42e4:	77e79103 	strbvc	r9, [r7, r3, lsl #2]!
    42e8:	7264411c 	rsbvc	r4, r4, #28, 2
    42ec:	018c0100 	orreq	r0, ip, r0, lsl #2
    42f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    42f4:	00000b8b 	andeq	r0, r0, fp, lsl #23
    42f8:	746e631c 	strbtvc	r6, [lr], #-796	; 0xfffffce4
    42fc:	018d0100 	orreq	r0, sp, r0, lsl #2
    4300:	0000004c 	andeq	r0, r0, ip, asr #32
    4304:	00000bbe 			; <UNDEFINED> instruction: 0x00000bbe
    4308:	000b3123 	andeq	r3, fp, r3, lsr #2
    430c:	018e0100 	orreq	r0, lr, r0, lsl #2
    4310:	000004ea 	andeq	r0, r0, sl, ror #9
    4314:	77e89103 	strbvc	r9, [r8, r3, lsl #2]!
    4318:	00018724 	andeq	r8, r1, r4, lsr #14
    431c:	0049cc00 	subeq	ip, r9, r0, lsl #24
    4320:	00000a08 	andeq	r0, r0, r8, lsl #20
    4324:	01960100 	orrseq	r0, r6, r0, lsl #2
    4328:	00000479 	andeq	r0, r0, r9, ror r4
    432c:	00019825 	andeq	r9, r1, r5, lsr #16
    4330:	49cc2600 	stmibmi	ip, {r9, sl, sp}^
    4334:	000a0800 	andeq	r0, sl, r0, lsl #16
    4338:	a4270000 	strtge	r0, [r7], #-0
    433c:	00000001 	andeq	r0, r0, r1
    4340:	49ec1600 	stmibmi	ip!, {r9, sl, ip}^
    4344:	05e50800 	strbeq	r0, [r5, #2048]!	; 0x800
    4348:	f2140000 	vhadd.s16	d0, d4, d0
    434c:	f0080049 			; <UNDEFINED> instruction: 0xf0080049
    4350:	96000005 	strls	r0, [r0], -r5
    4354:	15000004 	strne	r0, [r0, #-4]
    4358:	08025001 	stmdaeq	r2, {r0, ip, lr}
    435c:	06140035 			; <UNDEFINED> instruction: 0x06140035
    4360:	fb08004a 	blx	204492 <__ram_size__+0x1f4492>
    4364:	b0000005 	andlt	r0, r0, r5
    4368:	15000004 	strne	r0, [r0, #-4]
    436c:	74025001 	strvc	r5, [r2], #-1
    4370:	51011500 	tstpl	r1, r0, lsl #10
    4374:	00007702 	andeq	r7, r0, r2, lsl #14
    4378:	004a1214 	subeq	r1, sl, r4, lsl r2
    437c:	00060608 	andeq	r0, r6, r8, lsl #12
    4380:	0004c700 	andeq	ip, r4, r0, lsl #14
    4384:	50011500 	andpl	r1, r1, r0, lsl #10
    4388:	f0000c05 			; <UNDEFINED> instruction: 0xf0000c05
    438c:	14000807 	strne	r0, [r0], #-2055	; 0xfffff7f9
    4390:	08004a2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, fp, lr}
    4394:	000005fb 	strdeq	r0, [r0], -fp
    4398:	000004db 	ldrdeq	r0, [r0], -fp
    439c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    43a0:	16000074 			; <UNDEFINED> instruction: 0x16000074
    43a4:	08004a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, lr}
    43a8:	00000611 	andeq	r0, r0, r1, lsl r6
    43ac:	013b0500 	teqeq	fp, r0, lsl #10
    43b0:	4c280000 	stcmi	0, cr0, [r8], #-0
    43b4:	fb000000 	blx	43be <_Minimum_Stack_Size+0x42be>
    43b8:	29000004 	stmdbcs	r0, {r2}
    43bc:	00000098 	muleq	r0, r8, r0
    43c0:	170001ff 			; <UNDEFINED> instruction: 0x170001ff
    43c4:	00001737 	andeq	r1, r0, r7, lsr r7
    43c8:	4c01b401 	cfstrsmi	mvf11, [r1], {1}
    43cc:	2408004a 	strcs	r0, [r8], #-74	; 0xffffffb6
    43d0:	01000000 	mrseq	r0, (UNDEF: 0)
    43d4:	00055e9c 	muleq	r5, ip, lr
    43d8:	17662300 	strbne	r2, [r6, -r0, lsl #6]!
    43dc:	b6010000 	strlt	r0, [r1], -r0
    43e0:	0004e501 	andeq	lr, r4, r1, lsl #10
    43e4:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    43e8:	004a5216 	subeq	r5, sl, r6, lsl r2
    43ec:	0005e508 	andeq	lr, r5, r8, lsl #10
    43f0:	4a581400 	bmi	16093f8 <__ram_size__+0x15f93f8>
    43f4:	05f00800 	ldrbeq	r0, [r0, #2048]!	; 0x800
    43f8:	053d0000 	ldreq	r0, [sp, #-0]!
    43fc:	01150000 	tsteq	r5, r0
    4400:	35080250 	strcc	r0, [r8, #-592]	; 0xfffffdb0
    4404:	4a5e1400 	bmi	178940c <__ram_size__+0x177940c>
    4408:	06060800 	streq	r0, [r6], -r0, lsl #16
    440c:	05540000 	ldrbeq	r0, [r4, #-0]
    4410:	01150000 	tsteq	r5, r0
    4414:	000c0550 	andeq	r0, ip, r0, asr r5
    4418:	000807f0 	strdeq	r0, [r8], -r0	; <UNPREDICTABLE>
    441c:	004a6616 	subeq	r6, sl, r6, lsl r6
    4420:	00061108 	andeq	r1, r6, r8, lsl #2
    4424:	2a2a0000 	bcs	a8442c <__ram_size__+0xa7442c>
    4428:	01000016 	tsteq	r0, r6, lsl r0
    442c:	00003a18 	andeq	r3, r0, r8, lsl sl
    4430:	98030500 	stmdals	r3, {r8, sl}
    4434:	2a20000b 	bcs	804468 <__ram_size__+0x7f4468>
    4438:	00001671 	andeq	r1, r0, r1, ror r6
    443c:	006f1901 	rsbeq	r1, pc, r1, lsl #18
    4440:	03050000 	movweq	r0, #20480	; 0x5000
    4444:	20000b90 	mulcs	r0, r0, fp
    4448:	00005e28 	andeq	r5, r0, r8, lsr #28
    444c:	00059000 	andeq	r9, r5, r0
    4450:	00982b00 	addseq	r2, r8, r0, lsl #22
    4454:	00ff0000 	rscseq	r0, pc, r0
    4458:	0016e22a 	andseq	lr, r6, sl, lsr #4
    445c:	801d0100 	andshi	r0, sp, r0, lsl #2
    4460:	05000005 	streq	r0, [r0, #-5]
    4464:	00013e03 	andeq	r3, r1, r3, lsl #28
    4468:	131b2c20 	tstne	fp, #32, 24	; 0x2000
    446c:	131b0000 	tstne	fp, #0
    4470:	19060000 	stmdbne	r6, {}	; <UNPREDICTABLE>
    4474:	17292c01 	strne	r2, [r9, -r1, lsl #24]!
    4478:	17290000 	strne	r0, [r9, -r0]!
    447c:	1a060000 	bne	184484 <__ram_size__+0x174484>
    4480:	16312d01 	ldrtne	r2, [r1], -r1, lsl #26
    4484:	16310000 	ldrtne	r0, [r1], -r0
    4488:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
    448c:	0004d82d 	andeq	sp, r4, sp, lsr #16
    4490:	0004d800 	andeq	sp, r4, r0, lsl #16
    4494:	2de10800 	stclcs	8, cr0, [r1]
    4498:	0000053c 	andeq	r0, r0, ip, lsr r5
    449c:	0000053c 	andeq	r0, r0, ip, lsr r5
    44a0:	722de208 	eorvc	lr, sp, #8, 4	; 0x80000000
    44a4:	72000017 	andvc	r0, r0, #23
    44a8:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    44ac:	0fea2d37 	svceq	0x00ea2d37
    44b0:	0fea0000 	svceq	0x00ea0000
    44b4:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    44b8:	0016f12d 	andseq	pc, r6, sp, lsr #2
    44bc:	0016f100 	andseq	pc, r6, r0, lsl #2
    44c0:	2dc90400 	cfstrdcs	mvd0, [r9]
    44c4:	0000174a 	andeq	r1, r0, sl, asr #14
    44c8:	0000174a 	andeq	r1, r0, sl, asr #14
    44cc:	612dbe04 			; <UNDEFINED> instruction: 0x612dbe04
    44d0:	61000016 	tstvs	r0, r6, lsl r0
    44d4:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    44d8:	16d72dba 			; <UNDEFINED> instruction: 0x16d72dba
    44dc:	16d70000 	ldrbne	r0, [r7], r0
    44e0:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    44e4:	00032800 	andeq	r2, r3, r0, lsl #16
    44e8:	20000400 	andcs	r0, r0, r0, lsl #8
    44ec:	04000010 	streq	r0, [r0], #-16
    44f0:	00035901 	andeq	r5, r3, r1, lsl #18
    44f4:	17990c00 	ldrne	r0, [r9, r0, lsl #24]
    44f8:	01cf0000 	biceq	r0, pc, r0
    44fc:	4a700000 	bmi	1c04504 <__ram_size__+0x1bf4504>
    4500:	00ac0800 	adceq	r0, ip, r0, lsl #16
    4504:	10370000 	eorsne	r0, r7, r0
    4508:	04020000 	streq	r0, [r2], #-0
    450c:	00023c05 	andeq	r3, r2, r5, lsl #24
    4510:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4514:	0000008e 	andeq	r0, r0, lr, lsl #1
    4518:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    451c:	03000001 	movweq	r0, #1
    4520:	00323375 	eorseq	r3, r2, r5, ror r3
    4524:	00452702 	subeq	r2, r5, r2, lsl #14
    4528:	04020000 	streq	r0, [r2], #-0
    452c:	0001f207 	andeq	pc, r1, r7, lsl #4
    4530:	31750300 	cmncc	r5, r0, lsl #6
    4534:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4538:	00000057 	andeq	r0, r0, r7, asr r0
    453c:	29070202 	stmdbcs	r7, {r1, r9}
    4540:	03000002 	movweq	r0, #2
    4544:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4548:	00006829 	andeq	r6, r0, r9, lsr #16
    454c:	08010200 	stmdaeq	r1, {r9}
    4550:	00000152 	andeq	r0, r0, r2, asr r1
    4554:	00001704 	andeq	r1, r0, r4, lsl #14
    4558:	7a2f0200 	bvc	bc4d60 <__ram_size__+0xbb4d60>
    455c:	05000000 	streq	r0, [r0, #-0]
    4560:	00000045 	andeq	r0, r0, r5, asr #32
    4564:	00019e04 	andeq	r9, r1, r4, lsl #28
    4568:	8a300200 	bhi	c04d70 <__ram_size__+0xbf4d70>
    456c:	05000000 	streq	r0, [r0, #-0]
    4570:	00000057 	andeq	r0, r0, r7, asr r0
    4574:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    4578:	9a310200 	bls	c44d80 <__ram_size__+0xc34d80>
    457c:	05000000 	streq	r0, [r0, #-0]
    4580:	00000068 	andeq	r0, r0, r8, rrx
    4584:	24035006 	strcs	r5, [r3], #-6
    4588:	00000196 	muleq	r0, r6, r1
    458c:	00525307 	subseq	r5, r2, r7, lsl #6
    4590:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    4594:	07000000 	streq	r0, [r0, -r0]
    4598:	00315243 	eorseq	r5, r1, r3, asr #4
    459c:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    45a0:	07040000 	streq	r0, [r4, -r0]
    45a4:	00325243 	eorseq	r5, r2, r3, asr #4
    45a8:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    45ac:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    45b0:	000012c5 	andeq	r1, r0, r5, asr #5
    45b4:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    45b8:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    45bc:	000012cb 	andeq	r1, r0, fp, asr #5
    45c0:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    45c4:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    45c8:	00001577 	andeq	r1, r0, r7, ror r5
    45cc:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    45d0:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    45d4:	0000157d 	andeq	r1, r0, sp, ror r5
    45d8:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    45dc:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    45e0:	00001583 	andeq	r1, r0, r3, lsl #11
    45e4:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    45e8:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    45ec:	00001589 	andeq	r1, r0, r9, lsl #11
    45f0:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    45f4:	07200000 	streq	r0, [r0, -r0]!
    45f8:	00525448 	subseq	r5, r2, r8, asr #8
    45fc:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    4600:	07240000 	streq	r0, [r4, -r0]!
    4604:	0052544c 	subseq	r5, r2, ip, asr #8
    4608:	006f3003 	rsbeq	r3, pc, r3
    460c:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    4610:	00000c96 	muleq	r0, r6, ip
    4614:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    4618:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    461c:	00000c9b 	muleq	r0, fp, ip
    4620:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    4624:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
    4628:	00000ca0 	andeq	r0, r0, r0, lsr #25
    462c:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    4630:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    4634:	00001221 	andeq	r1, r0, r1, lsr #4
    4638:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    463c:	08380000 	ldmdaeq	r8!, {}	; <UNPREDICTABLE>
    4640:	00001358 	andeq	r1, r0, r8, asr r3
    4644:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    4648:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    464c:	0000135d 	andeq	r1, r0, sp, asr r3
    4650:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    4654:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    4658:	00001362 	andeq	r1, r0, r2, ror #6
    465c:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    4660:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    4664:	00001367 	andeq	r1, r0, r7, ror #6
    4668:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    466c:	07480000 	strbeq	r0, [r8, -r0]
    4670:	03005244 	movweq	r5, #580	; 0x244
    4674:	00006f39 	andeq	r6, r0, r9, lsr pc
    4678:	04004c00 	streq	r4, [r0], #-3072	; 0xfffff400
    467c:	00001162 	andeq	r1, r0, r2, ror #2
    4680:	009f3a03 	addseq	r3, pc, r3, lsl #20
    4684:	04020000 	streq	r0, [r2], #-0
    4688:	00031107 	andeq	r1, r3, r7, lsl #2
    468c:	17720900 	ldrbne	r0, [r2, -r0, lsl #18]!
    4690:	32010000 	andcc	r0, r1, #0
    4694:	0000004c 	andeq	r0, r0, ip, asr #32
    4698:	0001c401 	andeq	ip, r1, r1, lsl #8
    469c:	17790a00 	ldrbne	r0, [r9, -r0, lsl #20]!
    46a0:	32010000 	andcc	r0, r1, #0
    46a4:	0000005e 	andeq	r0, r0, lr, asr r0
    46a8:	01a80b00 			; <UNDEFINED> instruction: 0x01a80b00
    46ac:	4a700000 	bmi	1c046b4 <__ram_size__+0x1bf46b4>
    46b0:	00100800 	andseq	r0, r0, r0, lsl #16
    46b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    46b8:	000001e1 	andeq	r0, r0, r1, ror #3
    46bc:	0001b80c 	andeq	fp, r1, ip, lsl #16
    46c0:	000bde00 	andeq	sp, fp, r0, lsl #28
    46c4:	090d0000 	stmdbeq	sp, {}	; <UNPREDICTABLE>
    46c8:	01000006 	tsteq	r0, r6
    46cc:	004a8039 	subeq	r8, sl, r9, lsr r0
    46d0:	00009c08 	andeq	r9, r0, r8, lsl #24
    46d4:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    46d8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    46dc:	08004aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp, lr}
    46e0:	00000032 	andeq	r0, r0, r2, lsr r0
    46e4:	00000228 	andeq	r0, r0, r8, lsr #4
    46e8:	0004030f 	andeq	r0, r4, pc, lsl #6
    46ec:	5e430100 	dvfpls	f0, f3, f0
    46f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    46f4:	1000000b 	andne	r0, r0, fp
    46f8:	000001a8 	andeq	r0, r0, r8, lsr #3
    46fc:	08004af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
    4700:	00000004 	andeq	r0, r0, r4
    4704:	b8114701 	ldmdalt	r1, {r0, r8, r9, sl, lr}
    4708:	00000001 	andeq	r0, r0, r1
    470c:	4a8e1200 	bmi	fe388f14 <__ram_end__+0xde378f14>
    4710:	03130800 	tsteq	r3, #0, 16
    4714:	023f0000 	eorseq	r0, pc, #0
    4718:	01130000 	tsteq	r3, r0
    471c:	000c0550 	andeq	r0, ip, r0, asr r5
    4720:	00400124 	subeq	r0, r0, r4, lsr #2
    4724:	004a9e12 	subeq	r9, sl, r2, lsl lr
    4728:	00031308 	andeq	r1, r3, r8, lsl #6
    472c:	00025600 	andeq	r5, r2, r0, lsl #12
    4730:	50011300 	andpl	r1, r1, r0, lsl #6
    4734:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    4738:	12004001 	andne	r4, r0, #1
    473c:	08004ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, lr}
    4740:	0000031f 	andeq	r0, r0, pc, lsl r3
    4744:	00000277 	andeq	r0, r0, r7, ror r2
    4748:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    474c:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    4750:	52011340 	andpl	r1, r1, #64, 6
    4754:	01133101 	tsteq	r3, r1, lsl #2
    4758:	00370153 	eorseq	r0, r7, r3, asr r1
    475c:	004aea14 	subeq	lr, sl, r4, lsl sl
    4760:	00031f08 	andeq	r1, r3, r8, lsl #30
    4764:	50011300 	andpl	r1, r1, r0, lsl #6
    4768:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    476c:	01134001 	tsteq	r3, r1
    4770:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    4774:	37015301 	strcc	r5, [r1, -r1, lsl #6]
    4778:	a0150000 	andsge	r0, r5, r0
    477c:	a0000002 	andge	r0, r0, r2
    4780:	16000002 	strne	r0, [r0], -r2
    4784:	005e0500 	subseq	r0, lr, r0, lsl #10
    4788:	ab170000 	blge	5c4790 <__ram_size__+0x5b4790>
    478c:	04000000 	streq	r0, [r0], #-0
    4790:	02b10112 	adcseq	r0, r1, #-2147483644	; 0x80000004
    4794:	95050000 	strls	r0, [r5, #-0]
    4798:	18000002 	stmdane	r0, {r1}
    479c:	000017c2 	andeq	r1, r0, r2, asr #15
    47a0:	008f1601 	addeq	r1, pc, r1, lsl #12
    47a4:	03050000 	movweq	r0, #20480	; 0x5000
    47a8:	20000bbc 			; <UNDEFINED> instruction: 0x20000bbc
    47ac:	00007f15 	andeq	r7, r0, r5, lsl pc
    47b0:	0002d700 	andeq	sp, r2, r0, lsl #14
    47b4:	01a11900 			; <UNDEFINED> instruction: 0x01a11900
    47b8:	000f0000 	andeq	r0, pc, r0
    47bc:	0017ac18 	andseq	sl, r7, r8, lsl ip
    47c0:	e8170100 	ldmda	r7, {r8}
    47c4:	05000002 	streq	r0, [r0, #-2]
    47c8:	000b9c03 	andeq	r9, fp, r3, lsl #24
    47cc:	02c70520 	sbceq	r0, r7, #32, 10	; 0x8000000
    47d0:	6f150000 	svcvs	0x00150000
    47d4:	fd000000 	stc2	0, cr0, [r0, #-0]
    47d8:	19000002 	stmdbne	r0, {r1}
    47dc:	000001a1 	andeq	r0, r0, r1, lsr #3
    47e0:	b618000f 	ldrlt	r0, [r8], -pc
    47e4:	01000017 	tsteq	r0, r7, lsl r0
    47e8:	00030e18 	andeq	r0, r3, r8, lsl lr
    47ec:	40030500 	andmi	r0, r3, r0, lsl #10
    47f0:	05200002 	streq	r0, [r0, #-2]!
    47f4:	000002ed 	andeq	r0, r0, sp, ror #5
    47f8:	0017821a 	andseq	r8, r7, sl, lsl r2
    47fc:	00178200 	andseq	r8, r7, r0, lsl #4
    4800:	01150500 	tsteq	r5, r0, lsl #10
    4804:	0016111a 	andseq	r1, r6, sl, lsl r1
    4808:	00161100 	andseq	r1, r6, r0, lsl #2
    480c:	01130500 	tsteq	r3, r0, lsl #10
    4810:	0007dc00 	andeq	sp, r7, r0, lsl #24
    4814:	83000400 	movwhi	r0, #1024	; 0x400
    4818:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    481c:	00035901 	andeq	r5, r3, r1, lsl #18
    4820:	17d40c00 	ldrbne	r0, [r4, r0, lsl #24]
    4824:	01cf0000 	biceq	r0, pc, r0
    4828:	4b1c0000 	blmi	704830 <__ram_size__+0x6f4830>
    482c:	03240800 			; <UNDEFINED> instruction: 0x03240800
    4830:	11170000 	tstne	r7, r0
    4834:	04020000 	streq	r0, [r2], #-0
    4838:	00023c05 	andeq	r3, r2, r5, lsl #24
    483c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4840:	0000008e 	andeq	r0, r0, lr, lsl #1
    4844:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    4848:	03000001 	movweq	r0, #1
    484c:	00323375 	eorseq	r3, r2, r5, ror r3
    4850:	00452702 	subeq	r2, r5, r2, lsl #14
    4854:	04020000 	streq	r0, [r2], #-0
    4858:	0001f207 	andeq	pc, r1, r7, lsl #4
    485c:	31750300 	cmncc	r5, r0, lsl #6
    4860:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4864:	00000057 	andeq	r0, r0, r7, asr r0
    4868:	29070202 	stmdbcs	r7, {r1, r9}
    486c:	03000002 	movweq	r0, #2
    4870:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4874:	00006829 	andeq	r6, r0, r9, lsr #16
    4878:	08010200 	stmdaeq	r1, {r9}
    487c:	00000152 	andeq	r0, r0, r2, asr r1
    4880:	00001704 	andeq	r1, r0, r4, lsl #14
    4884:	7a2f0200 	bvc	bc508c <__ram_size__+0xbb508c>
    4888:	05000000 	streq	r0, [r0, #-0]
    488c:	00000045 	andeq	r0, r0, r5, asr #32
    4890:	00019e04 	andeq	r9, r1, r4, lsl #28
    4894:	8a300200 	bhi	c0509c <__ram_size__+0xbf509c>
    4898:	05000000 	streq	r0, [r0, #-0]
    489c:	00000057 	andeq	r0, r0, r7, asr r0
    48a0:	00680106 	rsbeq	r0, r8, r6, lsl #2
    48a4:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    48a8:	000000a8 	andeq	r0, r0, r8, lsr #1
    48ac:	00080407 	andeq	r0, r8, r7, lsl #8
    48b0:	53080000 	movwpl	r0, #32768	; 0x8000
    48b4:	01005445 	tsteq	r0, r5, asr #8
    48b8:	68010600 	stmdavs	r1, {r9, sl}
    48bc:	02000000 	andeq	r0, r0, #0
    48c0:	0000c13b 	andeq	ip, r0, fp, lsr r1
    48c4:	09770700 	ldmdbeq	r7!, {r8, r9, sl}^
    48c8:	07000000 	streq	r0, [r0, -r0]
    48cc:	00001b7f 	andeq	r1, r0, pc, ror fp
    48d0:	04020001 	streq	r0, [r2], #-1
    48d4:	00031107 	andeq	r1, r3, r7, lsl #2
    48d8:	031c0900 	tsteq	ip, #0, 18
    48dc:	012d014e 			; <UNDEFINED> instruction: 0x012d014e
    48e0:	430a0000 	movwmi	r0, #40960	; 0xa000
    48e4:	03004c52 	movweq	r4, #3154	; 0xc52
    48e8:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    48ec:	0a000000 	beq	48f4 <_Minimum_Stack_Size+0x47f4>
    48f0:	00485243 	subeq	r5, r8, r3, asr #4
    48f4:	6f015103 	svcvs	0x00015103
    48f8:	04000000 	streq	r0, [r0], #-0
    48fc:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    4900:	01520300 	cmpeq	r2, r0, lsl #6
    4904:	0000006f 	andeq	r0, r0, pc, rrx
    4908:	444f0a08 	strbmi	r0, [pc], #-2568	; 4910 <_Minimum_Stack_Size+0x4810>
    490c:	53030052 	movwpl	r0, #12370	; 0x3052
    4910:	00006f01 	andeq	r6, r0, r1, lsl #30
    4914:	f90b0c00 			; <UNDEFINED> instruction: 0xf90b0c00
    4918:	03000004 	movweq	r0, #4
    491c:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    4920:	0a100000 	beq	404928 <__ram_size__+0x3f4928>
    4924:	00525242 	subseq	r5, r2, r2, asr #4
    4928:	6f015503 	svcvs	0x00015503
    492c:	14000000 	strne	r0, [r0], #-0
    4930:	0006040b 	andeq	r0, r6, fp, lsl #8
    4934:	01560300 	cmpeq	r6, r0, lsl #6
    4938:	0000006f 	andeq	r0, r0, pc, rrx
    493c:	850c0018 	strhi	r0, [ip, #-24]	; 0xffffffe8
    4940:	03000004 	movweq	r0, #4
    4944:	00c80157 	sbceq	r0, r8, r7, asr r1
    4948:	1c090000 	stcne	0, cr0, [r9], {-0}
    494c:	f7023803 			; <UNDEFINED> instruction: 0xf7023803
    4950:	0a000001 	beq	495c <_Minimum_Stack_Size+0x485c>
    4954:	03005253 	movweq	r5, #595	; 0x253
    4958:	007f023a 	rsbseq	r0, pc, sl, lsr r2	; <UNPREDICTABLE>
    495c:	0b000000 	bleq	4964 <_Minimum_Stack_Size+0x4864>
    4960:	0000026b 	andeq	r0, r0, fp, ror #4
    4964:	4c023b03 	stcmi	11, cr3, [r2], {3}
    4968:	02000000 	andeq	r0, r0, #0
    496c:	0052440a 	subseq	r4, r2, sl, lsl #8
    4970:	7f023c03 	svcvc	0x00023c03
    4974:	04000000 	streq	r0, [r0], #-0
    4978:	0002750b 	andeq	r7, r2, fp, lsl #10
    497c:	023d0300 	eorseq	r0, sp, #0, 6
    4980:	0000004c 	andeq	r0, r0, ip, asr #32
    4984:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    4988:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    498c:	00007f02 	andeq	r7, r0, r2, lsl #30
    4990:	a10b0800 	tstge	fp, r0, lsl #16
    4994:	03000000 	movweq	r0, #0
    4998:	004c023f 	subeq	r0, ip, pc, lsr r2
    499c:	0a0a0000 	beq	2849a4 <__ram_size__+0x2749a4>
    49a0:	00315243 	eorseq	r5, r1, r3, asr #4
    49a4:	7f024003 	svcvc	0x00024003
    49a8:	0c000000 	stceq	0, cr0, [r0], {-0}
    49ac:	00027f0b 	andeq	r7, r2, fp, lsl #30
    49b0:	02410300 	subeq	r0, r1, #0, 6
    49b4:	0000004c 	andeq	r0, r0, ip, asr #32
    49b8:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    49bc:	42030032 	andmi	r0, r3, #50	; 0x32
    49c0:	00007f02 	andeq	r7, r0, r2, lsl #30
    49c4:	890b1000 	stmdbhi	fp, {ip}
    49c8:	03000002 	movweq	r0, #2
    49cc:	004c0243 	subeq	r0, ip, r3, asr #4
    49d0:	0a120000 	beq	4849d8 <__ram_size__+0x4749d8>
    49d4:	00335243 	eorseq	r5, r3, r3, asr #4
    49d8:	7f024403 	svcvc	0x00024403
    49dc:	14000000 	strne	r0, [r0], #-0
    49e0:	0002930b 	andeq	r9, r2, fp, lsl #6
    49e4:	02450300 	subeq	r0, r5, #0, 6
    49e8:	0000004c 	andeq	r0, r0, ip, asr #32
    49ec:	08a00b16 	stmiaeq	r0!, {r1, r2, r4, r8, r9, fp}
    49f0:	46030000 	strmi	r0, [r3], -r0
    49f4:	00007f02 	andeq	r7, r0, r2, lsl #30
    49f8:	9d0b1800 	stcls	8, cr1, [fp, #-0]
    49fc:	03000002 	movweq	r0, #2
    4a00:	004c0247 	subeq	r0, ip, r7, asr #4
    4a04:	001a0000 	andseq	r0, sl, r0
    4a08:	0009430c 	andeq	r4, r9, ip, lsl #6
    4a0c:	02480300 	subeq	r0, r8, #0, 6
    4a10:	00000139 	andeq	r0, r0, r9, lsr r1
    4a14:	00680106 	rsbeq	r0, r8, r6, lsl #2
    4a18:	47040000 	strmi	r0, [r4, -r0]
    4a1c:	0000021c 	andeq	r0, r0, ip, lsl r2
    4a20:	00080007 	andeq	r0, r8, r7
    4a24:	cc070000 	stcgt	0, cr0, [r7], {-0}
    4a28:	0100000a 	tsteq	r0, sl
    4a2c:	68010600 	stmdavs	r1, {r9, sl}
    4a30:	05000000 	streq	r0, [r0, #-0]
    4a34:	00023417 	andeq	r3, r2, r7, lsl r4
    4a38:	464f0800 	strbmi	r0, [pc], -r0, lsl #16
    4a3c:	08000046 	stmdaeq	r0, {r1, r2, r6}
    4a40:	01004e4f 	tsteq	r0, pc, asr #28
    4a44:	04790d00 	ldrbteq	r0, [r9], #-3328	; 0xfffff300
    4a48:	2a010000 	bcs	44a50 <__ram_size__+0x34a50>
    4a4c:	08004b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, lr}
    4a50:	00000014 	andeq	r0, r0, r4, lsl r0
    4a54:	02579c01 	subseq	r9, r7, #256	; 0x100
    4a58:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
    4a5c:	01000017 	tsteq	r0, r7, lsl r0
    4a60:	00005e2a 	andeq	r5, r0, sl, lsr #28
    4a64:	00500100 	subseq	r0, r0, r0, lsl #2
    4a68:	0007360f 	andeq	r3, r7, pc, lsl #12
    4a6c:	5e330100 	rsfpls	f0, f3, f0
    4a70:	30000000 	andcc	r0, r0, r0
    4a74:	2008004b 	andcs	r0, r8, fp, asr #32
    4a78:	01000000 	mrseq	r0, (UNDEF: 0)
    4a7c:	0002809c 	muleq	r2, ip, r0
    4a80:	177d1000 	ldrbne	r1, [sp, -r0]!
    4a84:	33010000 	movwcc	r0, #4096	; 0x1000
    4a88:	0000005e 	andeq	r0, r0, lr, asr r0
    4a8c:	00000c1e 	andeq	r0, r0, lr, lsl ip
    4a90:	06d60f00 	ldrbeq	r0, [r6], r0, lsl #30
    4a94:	3d010000 	stccc	0, cr0, [r1, #-0]
    4a98:	0000005e 	andeq	r0, r0, lr, asr r0
    4a9c:	08004b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, lr}
    4aa0:	00000028 	andeq	r0, r0, r8, lsr #32
    4aa4:	02a99c01 	adceq	r9, r9, #256	; 0x100
    4aa8:	7d100000 	ldcvc	0, cr0, [r0, #-0]
    4aac:	01000017 	tsteq	r0, r7, lsl r0
    4ab0:	00005e3d 	andeq	r5, r0, sp, lsr lr
    4ab4:	000c5800 	andeq	r5, ip, r0, lsl #16
    4ab8:	4b0d0000 	blmi	344ac0 <__ram_size__+0x334ac0>
    4abc:	01000006 	tsteq	r0, r6
    4ac0:	004b7849 	subeq	r7, fp, r9, asr #16
    4ac4:	00008008 	andeq	r8, r0, r8
    4ac8:	ed9c0100 	ldfs	f0, [ip]
    4acc:	10000003 	andne	r0, r0, r3
    4ad0:	0000177d 	andeq	r1, r0, sp, ror r7
    4ad4:	005e4901 	subseq	r4, lr, r1, lsl #18
    4ad8:	0c920000 	ldceq	0, cr0, [r2], {0}
    4adc:	64110000 	ldrvs	r0, [r1], #-0
    4ae0:	01007461 	tsteq	r0, r1, ror #8
    4ae4:	00005e49 	andeq	r5, r0, r9, asr #28
    4ae8:	000ce500 	andeq	lr, ip, r0, lsl #10
    4aec:	4b861200 	blmi	fe1892f4 <__ram_end__+0xde1792f4>
    4af0:	077c0800 	ldrbeq	r0, [ip, -r0, lsl #16]!
    4af4:	02f90000 	rscseq	r0, r9, #0
    4af8:	01130000 	tsteq	r3, r0
    4afc:	000c0550 	andeq	r0, ip, r0, asr r5
    4b00:	1340010c 	movtne	r0, #268	; 0x10c
    4b04:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4b08:	8e120020 	cdphi	0, 1, cr0, cr2, cr0, {1}
    4b0c:	8708004b 	strhi	r0, [r8, -fp, asr #32]
    4b10:	15000007 	strne	r0, [r0, #-7]
    4b14:	13000003 	movwne	r0, #3
    4b18:	0c055001 	stceq	0, cr5, [r5], {1}
    4b1c:	40010c00 	andmi	r0, r1, r0, lsl #24
    4b20:	01510113 	cmpeq	r1, r3, lsl r1
    4b24:	96120040 	ldrls	r0, [r2], -r0, asr #32
    4b28:	9208004b 	andls	r0, r8, #75	; 0x4b
    4b2c:	32000007 	andcc	r0, r0, #7
    4b30:	13000003 	movwne	r0, #3
    4b34:	0c055001 	stceq	0, cr5, [r5], {1}
    4b38:	40013800 	andmi	r3, r1, r0, lsl #16
    4b3c:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    4b40:	12000074 	andne	r0, r0, #116	; 0x74
    4b44:	08004b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp, lr}
    4b48:	0000079d 	muleq	r0, sp, r7
    4b4c:	0000034f 	andeq	r0, r0, pc, asr #6
    4b50:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    4b54:	0138000c 	teqeq	r8, ip
    4b58:	51011340 	tstpl	r1, r0, asr #6
    4b5c:	00400802 	subeq	r0, r0, r2, lsl #16
    4b60:	004baa12 	subeq	sl, fp, r2, lsl sl
    4b64:	00077c08 	andeq	r7, r7, r8, lsl #24
    4b68:	00036b00 	andeq	r6, r3, r0, lsl #22
    4b6c:	50011300 	andpl	r1, r1, r0, lsl #6
    4b70:	0c000c05 	stceq	12, cr0, [r0], {5}
    4b74:	01134001 	tsteq	r3, r1
    4b78:	00400151 	subeq	r0, r0, r1, asr r1
    4b7c:	004bb614 	subeq	fp, fp, r4, lsl r6
    4b80:	00078708 	andeq	r8, r7, r8, lsl #14
    4b84:	00038800 	andeq	r8, r3, r0, lsl #16
    4b88:	50011300 	andpl	r1, r1, r0, lsl #6
    4b8c:	0c000c05 	stceq	12, cr0, [r0], {5}
    4b90:	01134001 	tsteq	r3, r1
    4b94:	20080251 	andcs	r0, r8, r1, asr r2
    4b98:	4bc01200 	blmi	ff0093a0 <__ram_end__+0xdeff93a0>
    4b9c:	07920800 	ldreq	r0, [r2, r0, lsl #16]
    4ba0:	039f0000 	orrseq	r0, pc, #0
    4ba4:	01130000 	tsteq	r3, r0
    4ba8:	000c0550 	andeq	r0, ip, r0, asr r5
    4bac:	00400050 	subeq	r0, r0, r0, asr r0
    4bb0:	004bc812 	subeq	ip, fp, r2, lsl r8
    4bb4:	00079d08 	andeq	r9, r7, r8, lsl #26
    4bb8:	0003bc00 	andeq	fp, r3, r0, lsl #24
    4bbc:	50011300 	andpl	r1, r1, r0, lsl #6
    4bc0:	50000c05 	andpl	r0, r0, r5, lsl #24
    4bc4:	01134000 	tsteq	r3, r0
    4bc8:	40080251 	andmi	r0, r8, r1, asr r2
    4bcc:	4bd81200 	blmi	ff6093d4 <__ram_end__+0xdf5f93d4>
    4bd0:	07920800 	ldreq	r0, [r2, r0, lsl #16]
    4bd4:	03d30000 	bicseq	r0, r3, #0
    4bd8:	01130000 	tsteq	r3, r0
    4bdc:	000c0550 	andeq	r0, ip, r0, asr r5
    4be0:	00400048 	subeq	r0, r0, r8, asr #32
    4be4:	004be015 	subeq	lr, fp, r5, lsl r0
    4be8:	00079d08 	andeq	r9, r7, r8, lsl #26
    4bec:	50011300 	andpl	r1, r1, r0, lsl #6
    4bf0:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    4bf4:	01134000 	tsteq	r3, r0
    4bf8:	40080251 	andmi	r0, r8, r1, asr r2
    4bfc:	a80d0000 	stmdage	sp, {}	; <UNPREDICTABLE>
    4c00:	01000004 	tsteq	r0, r4
    4c04:	004bf863 	subeq	pc, fp, r3, ror #16
    4c08:	00003408 	andeq	r3, r0, r8, lsl #8
    4c0c:	439c0100 	orrsmi	r0, ip, #0, 2
    4c10:	16000004 	strne	r0, [r0], -r4
    4c14:	00001867 	andeq	r1, r0, r7, ror #16
    4c18:	004c6501 	subeq	r6, ip, r1, lsl #10
    4c1c:	0d380000 	ldceq	0, cr0, [r8, #-0]
    4c20:	04120000 	ldreq	r0, [r2], #-0
    4c24:	a808004c 	stmdage	r8, {r2, r3, r6}
    4c28:	2f000007 	svccs	0x00000007
    4c2c:	13000004 	movwne	r0, #4
    4c30:	0c055001 	stceq	0, cr5, [r5], {1}
    4c34:	40005000 	andmi	r5, r0, r0
    4c38:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    4c3c:	0005250a 	andeq	r2, r5, sl, lsl #10
    4c40:	004c0c15 	subeq	r0, ip, r5, lsl ip
    4c44:	0007b308 	andeq	fp, r7, r8, lsl #6
    4c48:	50011300 	andpl	r1, r1, r0, lsl #6
    4c4c:	50000c05 	andpl	r0, r0, r5, lsl #24
    4c50:	00004000 	andeq	r4, r0, r0
    4c54:	0004fe0d 	andeq	pc, r4, sp, lsl #28
    4c58:	2c730100 	ldfcse	f0, [r3], #-0
    4c5c:	1408004c 	strne	r0, [r8], #-76	; 0xffffffb4
    4c60:	01000001 	tsteq	r0, r1
    4c64:	00055f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    4c68:	18671600 	stmdane	r7!, {r9, sl, ip}^
    4c6c:	76010000 	strvc	r0, [r1], -r0
    4c70:	0000004c 	andeq	r0, r0, ip, asr #32
    4c74:	00000d4b 	andeq	r0, r0, fp, asr #26
    4c78:	004c3812 	subeq	r3, ip, r2, lsl r8
    4c7c:	0007a808 	andeq	sl, r7, r8, lsl #16
    4c80:	00048500 	andeq	r8, r4, r0, lsl #10
    4c84:	50011300 	andpl	r1, r1, r0, lsl #6
    4c88:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    4c8c:	01134000 	tsteq	r3, r0
    4c90:	250a0351 	strcs	r0, [sl, #-849]	; 0xfffffcaf
    4c94:	44120005 	ldrmi	r0, [r2], #-5
    4c98:	b308004c 	movwlt	r0, #32844	; 0x804c
    4c9c:	9c000007 	stcls	0, cr0, [r0], {7}
    4ca0:	13000004 	movwne	r0, #4
    4ca4:	0c055001 	stceq	0, cr5, [r5], {1}
    4ca8:	40004800 	andmi	r4, r0, r0, lsl #16
    4cac:	4c4e1200 	sfmmi	f1, 2, [lr], {-0}
    4cb0:	07be0800 	ldreq	r0, [lr, r0, lsl #16]!
    4cb4:	04b40000 	ldrteq	r0, [r4], #0
    4cb8:	01130000 	tsteq	r3, r0
    4cbc:	13380150 	teqne	r8, #80, 2
    4cc0:	31015101 	tstcc	r1, r1, lsl #2
    4cc4:	4c8e1200 	sfmmi	f1, 4, [lr], {0}
    4cc8:	07c90800 	strbeq	r0, [r9, r0, lsl #16]
    4ccc:	04d00000 	ldrbeq	r0, [r0], #0
    4cd0:	01130000 	tsteq	r3, r0
    4cd4:	000c0550 	andeq	r0, ip, r0, asr r5
    4cd8:	1340010c 	movtne	r0, #268	; 0x10c
    4cdc:	40015101 	andmi	r5, r1, r1, lsl #2
    4ce0:	4c9a1200 	lfmmi	f1, 4, [sl], {0}
    4ce4:	077c0800 	ldrbeq	r0, [ip, -r0, lsl #16]!
    4ce8:	04ed0000 	strbteq	r0, [sp], #0
    4cec:	01130000 	tsteq	r3, r0
    4cf0:	000c0550 	andeq	r0, ip, r0, asr r5
    4cf4:	1340010c 	movtne	r0, #268	; 0x10c
    4cf8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4cfc:	a2120020 	andsge	r0, r2, #32
    4d00:	8708004c 	strhi	r0, [r8, -ip, asr #32]
    4d04:	09000007 	stmdbeq	r0, {r0, r1, r2}
    4d08:	13000005 	movwne	r0, #5
    4d0c:	0c055001 	stceq	0, cr5, [r5], {1}
    4d10:	40010c00 	andmi	r0, r1, r0, lsl #24
    4d14:	01510113 	cmpeq	r1, r3, lsl r1
    4d18:	b6120040 	ldrlt	r0, [r2], -r0, asr #32
    4d1c:	9208004c 	andls	r0, r8, #76	; 0x4c
    4d20:	20000007 	andcs	r0, r0, r7
    4d24:	13000005 	movwne	r0, #5
    4d28:	0c055001 	stceq	0, cr5, [r5], {1}
    4d2c:	40013800 	andmi	r3, r1, r0, lsl #16
    4d30:	4cca1200 	sfmmi	f1, 2, [sl], {0}
    4d34:	07a80800 	streq	r0, [r8, r0, lsl #16]!
    4d38:	053e0000 	ldreq	r0, [lr, #-0]!
    4d3c:	01130000 	tsteq	r3, r0
    4d40:	000c0550 	andeq	r0, ip, r0, asr r5
    4d44:	13400048 	movtne	r0, #72	; 0x48
    4d48:	0a035101 	beq	d9154 <__ram_size__+0xc9154>
    4d4c:	14000626 	strne	r0, [r0], #-1574	; 0xfffff9da
    4d50:	08004cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, lr}
    4d54:	00000792 	muleq	r0, r2, r7
    4d58:	00000555 	andeq	r0, r0, r5, asr r5
    4d5c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    4d60:	0048000c 	subeq	r0, r8, ip
    4d64:	04170040 	ldreq	r0, [r7], #-64	; 0xffffffc0
    4d68:	d408004d 	strle	r0, [r8], #-77	; 0xffffffb3
    4d6c:	00000007 	andeq	r0, r0, r7
    4d70:	00052c0d 	andeq	r2, r5, sp, lsl #24
    4d74:	40a50100 	adcmi	r0, r5, r0, lsl #2
    4d78:	0008004d 	andeq	r0, r8, sp, asr #32
    4d7c:	01000001 	tsteq	r0, r1
    4d80:	0006609c 	muleq	r6, ip, r0
    4d84:	18671600 	stmdane	r7!, {r9, sl, ip}^
    4d88:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    4d8c:	0000004c 	andeq	r0, r0, ip, asr #32
    4d90:	00000d5e 	andeq	r0, r0, lr, asr sp
    4d94:	004d4c12 	subeq	r4, sp, r2, lsl ip
    4d98:	0007a808 	andeq	sl, r7, r8, lsl #16
    4d9c:	0005a100 	andeq	sl, r5, r0, lsl #2
    4da0:	50011300 	andpl	r1, r1, r0, lsl #6
    4da4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    4da8:	01134001 	tsteq	r3, r1
    4dac:	250a0351 	strcs	r0, [sl, #-849]	; 0xfffffcaf
    4db0:	58120005 	ldmdapl	r2, {r0, r2}
    4db4:	b308004d 	movwlt	r0, #32845	; 0x804d
    4db8:	b8000007 	stmdalt	r0, {r0, r1, r2}
    4dbc:	13000005 	movwne	r0, #5
    4dc0:	0c055001 	stceq	0, cr5, [r5], {1}
    4dc4:	40013800 	andmi	r3, r1, r0, lsl #16
    4dc8:	4da01200 	sfmmi	f1, 4, [r0]
    4dcc:	07920800 	ldreq	r0, [r2, r0, lsl #16]
    4dd0:	05cf0000 	strbeq	r0, [pc]	; 4dd8 <_Minimum_Stack_Size+0x4cd8>
    4dd4:	01130000 	tsteq	r3, r0
    4dd8:	000c0550 	andeq	r0, ip, r0, asr r5
    4ddc:	00400048 	subeq	r0, r0, r8, asr #32
    4de0:	004da812 	subeq	sl, sp, r2, lsl r8
    4de4:	0007be08 	andeq	fp, r7, r8, lsl #28
    4de8:	0005e800 	andeq	lr, r5, r0, lsl #16
    4dec:	50011300 	andpl	r1, r1, r0, lsl #6
    4df0:	01134001 	tsteq	r3, r1
    4df4:	00750251 	rsbseq	r0, r5, r1, asr r2
    4df8:	4dc41200 	sfmmi	f1, 2, [r4]
    4dfc:	07a80800 	streq	r0, [r8, r0, lsl #16]!
    4e00:	06060000 	streq	r0, [r6], -r0
    4e04:	01130000 	tsteq	r3, r0
    4e08:	000c0550 	andeq	r0, ip, r0, asr r5
    4e0c:	13400138 	movtne	r0, #312	; 0x138
    4e10:	0a035101 	beq	d921c <__ram_size__+0xc921c>
    4e14:	14000626 	strne	r0, [r0], #-1574	; 0xfffff9da
    4e18:	08004dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp, lr}
    4e1c:	00000792 	muleq	r0, r2, r7
    4e20:	0000061d 	andeq	r0, r0, sp, lsl r6
    4e24:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    4e28:	0138000c 	teqeq	r8, ip
    4e2c:	f2120040 	vhadd.s16	q0, q1, q0
    4e30:	7c08004d 	stcvc	0, cr0, [r8], {77}	; 0x4d
    4e34:	39000007 	stmdbcc	r0, {r0, r1, r2}
    4e38:	13000006 	movwne	r0, #6
    4e3c:	0c055001 	stceq	0, cr5, [r5], {1}
    4e40:	40010c00 	andmi	r0, r1, r0, lsl #24
    4e44:	01510113 	cmpeq	r1, r3, lsl r1
    4e48:	fa120040 	blx	484f50 <__ram_size__+0x474f50>
    4e4c:	8708004d 	strhi	r0, [r8, -sp, asr #32]
    4e50:	56000007 	strpl	r0, [r0], -r7
    4e54:	13000006 	movwne	r0, #6
    4e58:	0c055001 	stceq	0, cr5, [r5], {1}
    4e5c:	40010c00 	andmi	r0, r1, r0, lsl #24
    4e60:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    4e64:	17002008 	strne	r2, [r0, -r8]
    4e68:	08004e0a 	stmdaeq	r0, {r1, r3, r9, sl, fp, lr}
    4e6c:	000007d4 	ldrdeq	r0, [r0], -r4
    4e70:	066b1800 	strbteq	r1, [fp], -r0, lsl #16
    4e74:	066b0000 	strbteq	r0, [fp], -r0
    4e78:	00190000 	andseq	r0, r9, r0
    4e7c:	00005e05 	andeq	r5, r0, r5, lsl #28
    4e80:	0a051a00 	beq	14b688 <__ram_size__+0x13b688>
    4e84:	fc060000 	stc2	0, cr0, [r6], {-0}
    4e88:	0000067b 	andeq	r0, r0, fp, ror r6
    4e8c:	00066005 	andeq	r6, r6, r5
    4e90:	097f1a00 	ldmdbeq	pc!, {r9, fp, ip}^	; <UNPREDICTABLE>
    4e94:	fe060000 	cdp2	0, 0, cr0, cr6, cr0, {0}
    4e98:	0000066b 	andeq	r0, r0, fp, ror #12
    4e9c:	000b2a1b 	andeq	r2, fp, fp, lsl sl
    4ea0:	01020600 	tsteq	r2, r0, lsl #12
    4ea4:	00000697 	muleq	r0, r7, r6
    4ea8:	00066005 	andeq	r6, r6, r5
    4eac:	09061b00 	stmdbeq	r6, {r8, r9, fp, ip}
    4eb0:	03060000 	movweq	r0, #24576	; 0x6000
    4eb4:	0006a801 	andeq	sl, r6, r1, lsl #16
    4eb8:	06600500 	strbteq	r0, [r0], -r0, lsl #10
    4ebc:	1c1b0000 	ldcne	0, cr0, [fp], {-0}
    4ec0:	06000008 	streq	r0, [r0], -r8
    4ec4:	066b0104 	strbteq	r0, [fp], -r4, lsl #2
    4ec8:	ba1b0000 	blt	6c4ed0 <__ram_size__+0x6b4ed0>
    4ecc:	06000007 	streq	r0, [r0], -r7
    4ed0:	066b0106 	strbteq	r0, [fp], -r6, lsl #2
    4ed4:	ac1b0000 	ldcge	0, cr0, [fp], {-0}
    4ed8:	06000008 	streq	r0, [r0], -r8
    4edc:	066b0107 	strbteq	r0, [fp], -r7, lsl #2
    4ee0:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    4ee4:	06000009 	streq	r0, [r0], -r9
    4ee8:	06dd0108 	ldrbeq	r0, [sp], r8, lsl #2
    4eec:	60050000 	andvs	r0, r5, r0
    4ef0:	1b000006 	blne	4f10 <_Minimum_Stack_Size+0x4e10>
    4ef4:	00000b53 	andeq	r0, r0, r3, asr fp
    4ef8:	ee010906 	cdp	9, 0, cr0, cr1, cr6, {0}
    4efc:	05000006 	streq	r0, [r0, #-6]
    4f00:	00000660 	andeq	r0, r0, r0, ror #12
    4f04:	000bcc1b 	andeq	ip, fp, fp, lsl ip
    4f08:	010a0600 	tsteq	sl, r0, lsl #12
    4f0c:	0000066b 	andeq	r0, r0, fp, ror #12
    4f10:	000b791b 	andeq	r7, fp, fp, lsl r9
    4f14:	010c0600 	tsteq	ip, r0, lsl #12
    4f18:	0000066b 	andeq	r0, r0, fp, ror #12
    4f1c:	0007d31b 	andeq	sp, r7, fp, lsl r3
    4f20:	010d0600 	tsteq	sp, r0, lsl #12
    4f24:	0000066b 	andeq	r0, r0, fp, ror #12
    4f28:	0007a71b 	andeq	sl, r7, fp, lsl r7
    4f2c:	010f0600 	tsteq	pc, r0, lsl #12
    4f30:	0000066b 	andeq	r0, r0, fp, ror #12
    4f34:	00073418 	andeq	r3, r7, r8, lsl r4
    4f38:	00073400 	andeq	r3, r7, r0, lsl #8
    4f3c:	00c11c00 	sbceq	r1, r1, r0, lsl #24
    4f40:	03ff0000 	mvnseq	r0, #0
    4f44:	004c0500 	subeq	r0, ip, r0, lsl #10
    4f48:	001d0000 	andseq	r0, sp, r0
    4f4c:	01000018 	tsteq	r0, r8, lsl r0
    4f50:	00074a1c 	andeq	r4, r7, ip, lsl sl
    4f54:	c2030500 	andgt	r0, r3, #0, 10
    4f58:	0520000b 	streq	r0, [r0, #-11]!
    4f5c:	00000723 	andeq	r0, r0, r3, lsr #14
    4f60:	0017e91d 	andseq	lr, r7, sp, lsl r9
    4f64:	341d0100 	ldrcc	r0, [sp], #-256	; 0xffffff00
    4f68:	05000007 	streq	r0, [r0, #-7]
    4f6c:	000bc003 	andeq	ip, fp, r3
    4f70:	18291d20 	stmdane	r9!, {r5, r8, sl, fp, ip}
    4f74:	1d010000 	stcne	0, cr0, [r1, #-0]
    4f78:	00000734 	andeq	r0, r0, r4, lsr r7
    4f7c:	0bbe0305 	bleq	fef85b98 <__ram_end__+0xdef75b98>
    4f80:	121a2000 	andsne	r2, sl, #0
    4f84:	0100000b 	tsteq	r0, fp
    4f88:	00005e23 	andeq	r5, r0, r3, lsr #28
    4f8c:	053c1e00 	ldreq	r1, [ip, #-3584]!	; 0xfffff200
    4f90:	053c0000 	ldreq	r0, [ip, #-0]!
    4f94:	e2040000 	and	r0, r4, #0
    4f98:	0004d81e 	andeq	sp, r4, lr, lsl r8
    4f9c:	0004d800 	andeq	sp, r4, r0, lsl #16
    4fa0:	1ee10400 	cdpne	4, 14, cr0, cr1, cr0, {0}
    4fa4:	000008f7 	strdeq	r0, [r0], -r7
    4fa8:	000008f7 	strdeq	r0, [r0], -r7
    4fac:	411eec07 	tstmi	lr, r7, lsl #24
    4fb0:	41000018 	tstmi	r0, r8, lsl r0
    4fb4:	07000018 	smladeq	r0, r8, r0, r0
    4fb8:	18171ef6 	ldmdane	r7, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip}
    4fbc:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
    4fc0:	f8070000 			; <UNDEFINED> instruction: 0xf8070000
    4fc4:	0018551e 	andseq	r5, r8, lr, lsl r5
    4fc8:	00185500 	andseq	r5, r8, r0, lsl #10
    4fcc:	1eed0700 	cdpne	7, 14, cr0, cr13, cr0, {0}
    4fd0:	000002d1 	ldrdeq	r0, [r0], -r1
    4fd4:	000002d1 	ldrdeq	r0, [r0], -r1
    4fd8:	761e2208 	ldrvc	r2, [lr], -r8, lsl #4
    4fdc:	7600000a 	strvc	r0, [r0], -sl
    4fe0:	0400000a 	streq	r0, [r0], #-10
    4fe4:	0b1b1edf 	bleq	6ccb68 <__ram_size__+0x6bcb68>
    4fe8:	0b1b0000 	bleq	6c4ff0 <__ram_size__+0x6b4ff0>
    4fec:	e5070000 	str	r0, [r7, #-0]
    4ff0:	0009d000 	andeq	sp, r9, r0
    4ff4:	2b000400 	blcs	5ffc <_Minimum_Stack_Size+0x5efc>
    4ff8:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    4ffc:	00035901 	andeq	r5, r3, r1, lsl #18
    5000:	1b2e0c00 	blne	b88008 <__ram_size__+0xb78008>
    5004:	01cf0000 	biceq	r0, pc, r0
    5008:	4e400000 	cdpmi	0, 4, cr0, cr0, cr0, {0}
    500c:	01d80800 	bicseq	r0, r8, r0, lsl #16
    5010:	127b0000 	rsbsne	r0, fp, #0
    5014:	04020000 	streq	r0, [r2], #-0
    5018:	00023c05 	andeq	r3, r2, r5, lsl #24
    501c:	31730300 	cmncc	r3, r0, lsl #6
    5020:	18020036 	stmdane	r2, {r1, r2, r4, r5}
    5024:	00000037 	andeq	r0, r0, r7, lsr r0
    5028:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    502c:	02000000 	andeq	r0, r0, #0
    5030:	01540601 	cmpeq	r4, r1, lsl #12
    5034:	75030000 	strvc	r0, [r3, #-0]
    5038:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    503c:	00005027 	andeq	r5, r0, r7, lsr #32
    5040:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5044:	000001f2 	strdeq	r0, [r0], -r2
    5048:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    504c:	62280200 	eorvs	r0, r8, #0, 4
    5050:	02000000 	andeq	r0, r0, #0
    5054:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    5058:	75030000 	strvc	r0, [r3, #-0]
    505c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5060:	00000073 	andeq	r0, r0, r3, ror r0
    5064:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    5068:	04000001 	streq	r0, [r0], #-1
    506c:	0000019e 	muleq	r0, lr, r1
    5070:	00853002 	addeq	r3, r5, r2
    5074:	62050000 	andvs	r0, r5, #0
    5078:	02000000 	andeq	r0, r0, #0
    507c:	03110704 	tsteq	r1, #4, 14	; 0x100000
    5080:	50060000 	andpl	r0, r6, r0
    5084:	a2020b03 	andge	r0, r2, #3072	; 0xc00
    5088:	07000002 	streq	r0, [r0, -r2]
    508c:	00315243 	eorseq	r5, r1, r3, asr #4
    5090:	7a020d03 	bvc	884a4 <__ram_size__+0x784a4>
    5094:	00000000 	andeq	r0, r0, r0
    5098:	00026b08 	andeq	r6, r2, r8, lsl #22
    509c:	020e0300 	andeq	r0, lr, #0, 6
    50a0:	00000057 	andeq	r0, r0, r7, asr r0
    50a4:	52430702 	subpl	r0, r3, #524288	; 0x80000
    50a8:	0f030032 	svceq	0x00030032
    50ac:	00007a02 	andeq	r7, r0, r2, lsl #20
    50b0:	75080400 	strvc	r0, [r8, #-1024]	; 0xfffffc00
    50b4:	03000002 	movweq	r0, #2
    50b8:	00570210 	subseq	r0, r7, r0, lsl r2
    50bc:	08060000 	stmdaeq	r6, {}	; <UNPREDICTABLE>
    50c0:	0000014d 	andeq	r0, r0, sp, asr #2
    50c4:	7a021103 	bvc	894d8 <__ram_size__+0x794d8>
    50c8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    50cc:	0000a108 	andeq	sl, r0, r8, lsl #2
    50d0:	02120300 	andseq	r0, r2, #0, 6
    50d4:	00000057 	andeq	r0, r0, r7, asr r0
    50d8:	0217080a 	andseq	r0, r7, #655360	; 0xa0000
    50dc:	13030000 	movwne	r0, #12288	; 0x3000
    50e0:	00007a02 	andeq	r7, r0, r2, lsl #20
    50e4:	7f080c00 	svcvc	0x00080c00
    50e8:	03000002 	movweq	r0, #2
    50ec:	00570214 	subseq	r0, r7, r4, lsl r2
    50f0:	070e0000 	streq	r0, [lr, -r0]
    50f4:	03005253 	movweq	r5, #595	; 0x253
    50f8:	007a0215 	rsbseq	r0, sl, r5, lsl r2
    50fc:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    5100:	00000289 	andeq	r0, r0, r9, lsl #5
    5104:	57021603 	strpl	r1, [r2, -r3, lsl #12]
    5108:	12000000 	andne	r0, r0, #0
    510c:	52474507 	subpl	r4, r7, #29360128	; 0x1c00000
    5110:	02170300 	andseq	r0, r7, #0, 6
    5114:	0000007a 	andeq	r0, r0, sl, ror r0
    5118:	02930814 	addseq	r0, r3, #20, 16	; 0x140000
    511c:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    5120:	00005702 	andeq	r5, r0, r2, lsl #14
    5124:	30081600 	andcc	r1, r8, r0, lsl #12
    5128:	03000000 	movweq	r0, #0
    512c:	007a0219 	rsbseq	r0, sl, r9, lsl r2
    5130:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    5134:	0000029d 	muleq	r0, sp, r2
    5138:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
    513c:	1a000000 	bne	5144 <_Minimum_Stack_Size+0x5044>
    5140:	00003608 	andeq	r3, r0, r8, lsl #12
    5144:	021b0300 	andseq	r0, fp, #0, 6
    5148:	0000007a 	andeq	r0, r0, sl, ror r0
    514c:	02c7081c 	sbceq	r0, r7, #28, 16	; 0x1c0000
    5150:	1c030000 	stcne	0, cr0, [r3], {-0}
    5154:	00005702 	andeq	r5, r0, r2, lsl #14
    5158:	12081e00 	andne	r1, r8, #0, 28
    515c:	03000000 	movweq	r0, #0
    5160:	007a021d 	rsbseq	r0, sl, sp, lsl r2
    5164:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    5168:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    516c:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
    5170:	22000000 	andcs	r0, r0, #0
    5174:	544e4307 	strbpl	r4, [lr], #-775	; 0xfffffcf9
    5178:	021f0300 	andseq	r0, pc, #0, 6
    517c:	0000007a 	andeq	r0, r0, sl, ror r0
    5180:	02bd0824 	adcseq	r0, sp, #36, 16	; 0x240000
    5184:	20030000 	andcs	r0, r3, r0
    5188:	00005702 	andeq	r5, r0, r2, lsl #14
    518c:	50072600 	andpl	r2, r7, r0, lsl #12
    5190:	03004353 	movweq	r4, #851	; 0x353
    5194:	007a0221 	rsbseq	r0, sl, r1, lsr #4
    5198:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    519c:	00000160 	andeq	r0, r0, r0, ror #2
    51a0:	57022203 	strpl	r2, [r2, -r3, lsl #4]
    51a4:	2a000000 	bcs	51ac <_Minimum_Stack_Size+0x50ac>
    51a8:	52524107 	subspl	r4, r2, #-1073741823	; 0xc0000001
    51ac:	02230300 	eoreq	r0, r3, #0, 6
    51b0:	0000007a 	andeq	r0, r0, sl, ror r0
    51b4:	016b082c 	cmneq	fp, ip, lsr #16
    51b8:	24030000 	strcs	r0, [r3], #-0
    51bc:	00005702 	andeq	r5, r0, r2, lsl #14
    51c0:	52072e00 	andpl	r2, r7, #0, 28
    51c4:	03005243 	movweq	r5, #579	; 0x243
    51c8:	007a0225 	rsbseq	r0, sl, r5, lsr #4
    51cc:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
    51d0:	00000176 	andeq	r0, r0, r6, ror r1
    51d4:	57022603 	strpl	r2, [r2, -r3, lsl #12]
    51d8:	32000000 	andcc	r0, r0, #0
    51dc:	0000ea08 	andeq	lr, r0, r8, lsl #20
    51e0:	02270300 	eoreq	r0, r7, #0, 6
    51e4:	0000007a 	andeq	r0, r0, sl, ror r0
    51e8:	01810834 	orreq	r0, r1, r4, lsr r8
    51ec:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    51f0:	00005702 	andeq	r5, r0, r2, lsl #14
    51f4:	ef083600 	svc	0x00083600
    51f8:	03000000 	movweq	r0, #0
    51fc:	007a0229 	rsbseq	r0, sl, r9, lsr #4
    5200:	08380000 	ldmdaeq	r8!, {}	; <UNPREDICTABLE>
    5204:	00000119 	andeq	r0, r0, r9, lsl r1
    5208:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
    520c:	3a000000 	bcc	5214 <_Minimum_Stack_Size+0x5114>
    5210:	0000f408 	andeq	pc, r0, r8, lsl #8
    5214:	022b0300 	eoreq	r0, fp, #0, 6
    5218:	0000007a 	andeq	r0, r0, sl, ror r0
    521c:	0124083c 			; <UNDEFINED> instruction: 0x0124083c
    5220:	2c030000 	stccs	0, cr0, [r3], {-0}
    5224:	00005702 	andeq	r5, r0, r2, lsl #14
    5228:	f9083e00 			; <UNDEFINED> instruction: 0xf9083e00
    522c:	03000000 	movweq	r0, #0
    5230:	007a022d 	rsbseq	r0, sl, sp, lsr #4
    5234:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    5238:	000001a3 	andeq	r0, r0, r3, lsr #3
    523c:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
    5240:	42000000 	andmi	r0, r0, #0
    5244:	00025908 	andeq	r5, r2, r8, lsl #18
    5248:	022f0300 	eoreq	r0, pc, #0, 6
    524c:	0000007a 	andeq	r0, r0, sl, ror r0
    5250:	01ae0844 			; <UNDEFINED> instruction: 0x01ae0844
    5254:	30030000 	andcc	r0, r3, r0
    5258:	00005702 	andeq	r5, r0, r2, lsl #14
    525c:	44074600 	strmi	r4, [r7], #-1536	; 0xfffffa00
    5260:	03005243 	movweq	r5, #579	; 0x243
    5264:	007a0231 	rsbseq	r0, sl, r1, lsr r2
    5268:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
    526c:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    5270:	57023203 	strpl	r3, [r2, -r3, lsl #4]
    5274:	4a000000 	bmi	527c <_Minimum_Stack_Size+0x517c>
    5278:	00026608 	andeq	r6, r2, r8, lsl #12
    527c:	02330300 	eorseq	r0, r3, #0, 6
    5280:	0000007a 	andeq	r0, r0, sl, ror r0
    5284:	01c4084c 	biceq	r0, r4, ip, asr #16
    5288:	34030000 	strcc	r0, [r3], #-0
    528c:	00005702 	andeq	r5, r0, r2, lsl #14
    5290:	09004e00 	stmdbeq	r0, {r9, sl, fp, lr}
    5294:	00000141 	andeq	r0, r0, r1, asr #2
    5298:	91023503 	tstls	r2, r3, lsl #10
    529c:	0a000000 	beq	52a4 <_Minimum_Stack_Size+0x51a4>
    52a0:	00007301 	andeq	r7, r0, r1, lsl #6
    52a4:	63340100 	teqvs	r4, #0, 2
    52a8:	0b000003 	bleq	52bc <_Minimum_Stack_Size+0x51bc>
    52ac:	00001882 	andeq	r1, r0, r2, lsl #17
    52b0:	19ec0b01 	stmibne	ip!, {r0, r8, r9, fp}^
    52b4:	0c020000 	stceq	0, cr0, [r2], {-0}
    52b8:	00306973 	eorseq	r6, r0, r3, ror r9
    52bc:	6f640c03 	svcvs	0x00640c03
    52c0:	0b040031 	bleq	10538c <__ram_size__+0xf538c>
    52c4:	000019f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    52c8:	656c0c05 	strbvs	r0, [ip, #-3077]!	; 0xfffff3fb
    52cc:	0b060031 	bleq	185398 <__ram_size__+0x175398>
    52d0:	00001903 	andeq	r1, r0, r3, lsl #18
    52d4:	696d0c07 	stmdbvs	sp!, {r0, r1, r2, sl, fp}^
    52d8:	0c080031 	stceq	0, cr0, [r8], {49}	; 0x31
    52dc:	00316166 	eorseq	r6, r1, r6, ror #2
    52e0:	18da0b09 	ldmne	sl, {r0, r3, r8, r9, fp}^
    52e4:	0b0a0000 	bleq	2852ec <__ram_size__+0x2752ec>
    52e8:	00001b43 	andeq	r1, r0, r3, asr #22
    52ec:	1b280b0b 	blne	a07f20 <__ram_size__+0x9f7f20>
    52f0:	0c0c0000 	stceq	0, cr0, [ip], {-0}
    52f4:	0031616c 	eorseq	r6, r1, ip, ror #2
    52f8:	1a470b0d 	bne	11c7f34 <__ram_size__+0x11b7f34>
    52fc:	0c0e0000 	stceq	0, cr0, [lr], {-0}
    5300:	00316973 	eorseq	r6, r1, r3, ror r9
    5304:	6f640c0f 	svcvs	0x00640c0f
    5308:	0b100032 	bleq	4053d8 <__ram_size__+0x3f53d8>
    530c:	00001a4c 	andeq	r1, r0, ip, asr #20
    5310:	656c0c11 	strbvs	r0, [ip, #-3089]!	; 0xfffff3ef
    5314:	0b120032 	bleq	4853e4 <__ram_size__+0x4753e4>
    5318:	00001929 	andeq	r1, r0, r9, lsr #18
    531c:	696d0c13 	stmdbvs	sp!, {r0, r1, r4, sl, fp}^
    5320:	0c140032 	ldceq	0, cr0, [r4], {50}	; 0x32
    5324:	00326166 	eorseq	r6, r2, r6, ror #2
    5328:	19240b15 	stmdbne	r4!, {r0, r2, r4, r8, r9, fp}
    532c:	0b160000 	bleq	585334 <__ram_size__+0x575334>
    5330:	00001b48 	andeq	r1, r0, r8, asr #22
    5334:	18880b17 	stmne	r8, {r0, r1, r2, r4, r8, r9, fp}
    5338:	0c180000 	ldceq	0, cr0, [r8], {-0}
    533c:	0032616c 	eorseq	r6, r2, ip, ror #2
    5340:	18a30b19 	stmiane	r3!, {r0, r3, r4, r8, r9, fp}
    5344:	0b1a0000 	bleq	68534c <__ram_size__+0x67534c>
    5348:	00001a79 	andeq	r1, r0, r9, ror sl
    534c:	1a7e0b1b 	bne	1f87fc0 <__ram_size__+0x1f77fc0>
    5350:	001c0000 	andseq	r0, ip, r0
    5354:	001ade0d 	andseq	sp, sl, sp, lsl #28
    5358:	024d0100 	subeq	r0, sp, #0, 2
    535c:	00037d01 	andeq	r7, r3, r1, lsl #26
    5360:	192e0e00 	stmdbne	lr!, {r9, sl, fp}
    5364:	4d010000 	stcmi	0, cr0, [r1, #-0]
    5368:	00006902 	andeq	r6, r0, r2, lsl #18
    536c:	d70f0000 	strle	r0, [pc, -r0]
    5370:	01000005 	tsteq	r0, r5
    5374:	4e4001ac 	dvfmidp	f0, f0, #4.0
    5378:	000c0800 	andeq	r0, ip, r0, lsl #16
    537c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5380:	000003a2 	andeq	r0, r0, r2, lsr #7
    5384:	00306610 	eorseq	r6, r0, r0, lsl r6
    5388:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    538c:	00000069 	andeq	r0, r0, r9, rrx
    5390:	11005001 	tstne	r0, r1
    5394:	000019d8 	ldrdeq	r1, [r0], -r8
    5398:	6901b101 	stmdbvs	r1, {r0, r8, ip, sp, pc}
    539c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    53a0:	0c08004e 	stceq	0, cr0, [r8], {78}	; 0x4e
    53a4:	01000000 	mrseq	r0, (UNDEF: 0)
    53a8:	05f60f9c 	ldrbeq	r0, [r6, #3996]!	; 0xf9c
    53ac:	b6010000 	strlt	r0, [r1], -r0
    53b0:	004e5801 	subeq	r5, lr, r1, lsl #16
    53b4:	00000c08 	andeq	r0, r0, r8, lsl #24
    53b8:	dd9c0100 	ldfles	f0, [ip]
    53bc:	10000003 	andne	r0, r0, r3
    53c0:	00000688 	andeq	r0, r0, r8, lsl #13
    53c4:	6901b601 	stmdbvs	r1, {r0, r9, sl, ip, sp, pc}
    53c8:	01000000 	mrseq	r0, (UNDEF: 0)
    53cc:	74110050 	ldrvc	r0, [r1], #-80	; 0xffffffb0
    53d0:	01000018 	tsteq	r0, r8, lsl r0
    53d4:	006901bb 	strhteq	r0, [r9], #-27	; 0xffffffe5
    53d8:	4e640000 	cdpmi	0, 6, cr0, cr4, cr0, {0}
    53dc:	000c0800 	andeq	r0, ip, r0, lsl #16
    53e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    53e4:	00058f11 	andeq	r8, r5, r1, lsl pc
    53e8:	01c00100 	biceq	r0, r0, r0, lsl #2
    53ec:	00000069 	andeq	r0, r0, r9, rrx
    53f0:	08004e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, lr}
    53f4:	00000018 	andeq	r0, r0, r8, lsl r0
    53f8:	820f9c01 	andhi	r9, pc, #256	; 0x100
    53fc:	01000019 	tsteq	r0, r9, lsl r0
    5400:	4e88023d 	mcrmi	2, 4, r0, cr8, cr13, {1}
    5404:	002c0800 	eoreq	r0, ip, r0, lsl #16
    5408:	9c010000 	stcls	0, cr0, [r1], {-0}
    540c:	00000440 	andeq	r0, r0, r0, asr #8
    5410:	0018c512 	andseq	ip, r8, r2, lsl r5
    5414:	023d0100 	eorseq	r0, sp, #0, 2
    5418:	00000057 	andeq	r0, r0, r7, asr r0
    541c:	00000d71 	andeq	r0, r0, r1, ror sp
    5420:	00191b12 	andseq	r1, r9, r2, lsl fp
    5424:	023d0100 	eorseq	r0, sp, #0, 2
    5428:	00000057 	andeq	r0, r0, r7, asr r0
    542c:	00000d8f 	andeq	r0, r0, pc, lsl #27
    5430:	03631300 	cmneq	r3, #0, 6
    5434:	4eb40000 	cdpmi	0, 11, cr0, cr4, cr0, {0}
    5438:	00180800 	andseq	r0, r8, r0, lsl #16
    543c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5440:	0000046e 	andeq	r0, r0, lr, ror #8
    5444:	00037014 	andeq	r7, r3, r4, lsl r0
    5448:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    544c:	08004eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp, lr}
    5450:	00000012 	andeq	r0, r0, r2, lsl r0
    5454:	00037016 	andeq	r7, r3, r6, lsl r0
    5458:	000dbb00 	andeq	fp, sp, r0, lsl #22
    545c:	0f000000 	svceq	0x00000000
    5460:	0000057a 	andeq	r0, r0, sl, ror r5
    5464:	cc01c501 	cfstr32gt	mvfx12, [r1], {1}
    5468:	1808004e 	stmdane	r8, {r1, r2, r3, r6}
    546c:	01000000 	mrseq	r0, (UNDEF: 0)
    5470:	0004979c 	muleq	r4, ip, r7
    5474:	4eda1700 	cdpmi	7, 13, cr1, cr10, cr0, {0}
    5478:	03630800 	cmneq	r3, #0, 16
    547c:	de170000 	cdple	0, 1, cr0, cr7, cr0, {0}
    5480:	0908004e 	stmdbeq	r8, {r1, r2, r3, r6}
    5484:	00000004 	andeq	r0, r0, r4
    5488:	001ad40f 	andseq	sp, sl, pc, lsl #8
    548c:	025a0100 	subseq	r0, sl, #0, 2
    5490:	08004ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, lr}
    5494:	00000020 	andeq	r0, r0, r0, lsr #32
    5498:	04eb9c01 	strbteq	r9, [fp], #3073	; 0xc01
    549c:	fa120000 	blx	4854a4 <__ram_size__+0x4754a4>
    54a0:	01000018 	tsteq	r0, r8, lsl r0
    54a4:	0057025a 	subseq	r0, r7, sl, asr r2
    54a8:	0dce0000 	stcleq	0, cr0, [lr]
    54ac:	f2180000 	vhadd.s16	d0, d8, d0
    54b0:	bb08004e 	bllt	2055f0 <__ram_size__+0x1f55f0>
    54b4:	d7000009 	strle	r0, [r0, -r9]
    54b8:	19000004 	stmdbne	r0, {r2}
    54bc:	74025001 	strvc	r5, [r2], #-1
    54c0:	51011900 	tstpl	r1, r0, lsl #18
    54c4:	00007502 	andeq	r7, r0, r2, lsl #10
    54c8:	004efe1a 	subeq	pc, lr, sl, lsl lr	; <UNPREDICTABLE>
    54cc:	0009c708 	andeq	ip, r9, r8, lsl #14
    54d0:	50011900 	andpl	r1, r1, r0, lsl #18
    54d4:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    54d8:	00004000 	andeq	r4, r0, r0
    54dc:	00040a0f 	andeq	r0, r4, pc, lsl #20
    54e0:	01d10100 	bicseq	r0, r1, r0, lsl #2
    54e4:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
    54e8:	00000010 	andeq	r0, r0, r0, lsl r0
    54ec:	05119c01 	ldreq	r9, [r1, #-3073]	; 0xfffff3ff
    54f0:	101a0000 	andsne	r0, sl, r0
    54f4:	9708004f 	strls	r0, [r8, -pc, asr #32]
    54f8:	19000004 	stmdbne	r0, {r2}
    54fc:	30015001 	andcc	r5, r1, r1
    5500:	450f0000 	strmi	r0, [pc, #-0]	; 5508 <_Minimum_Stack_Size+0x5408>
    5504:	01000002 	tsteq	r0, r2
    5508:	4f1401d7 	svcmi	0x001401d7
    550c:	01040800 	tsteq	r4, r0, lsl #16
    5510:	9c010000 	stcls	0, cr0, [r1], {-0}
    5514:	0000053a 	andeq	r0, r0, sl, lsr r5
    5518:	004fd21b 	subeq	sp, pc, fp, lsl r2	; <UNPREDICTABLE>
    551c:	00049708 	andeq	r9, r4, r8, lsl #14
    5520:	50081700 	andpl	r1, r8, r0, lsl #14
    5524:	04970800 	ldreq	r0, [r7], #2048	; 0x800
    5528:	1c000000 	stcne	0, cr0, [r0], {-0}
    552c:	0000054a 	andeq	r0, r0, sl, asr #10
    5530:	0000054a 	andeq	r0, r0, sl, asr #10
    5534:	00008a1d 	andeq	r8, r0, sp, lsl sl
    5538:	1e003300 	cdpne	3, 0, cr3, cr0, cr0, {0}
    553c:	00000057 	andeq	r0, r0, r7, asr r0
    5540:	001b041f 	andseq	r0, fp, pc, lsl r4
    5544:	60100100 	andsvs	r0, r0, r0, lsl #2
    5548:	05000005 	streq	r0, [r0, #-5]
    554c:	0078c403 	rsbseq	ip, r8, r3, lsl #8
    5550:	053a1e08 	ldreq	r1, [sl, #-3592]!	; 0xfffff1f8
    5554:	4a1c0000 	bmi	70555c <__ram_size__+0x6f555c>
    5558:	75000005 	strvc	r0, [r0, #-5]
    555c:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    5560:	0000008a 	andeq	r0, r0, sl, lsl #1
    5564:	101f001c 	andsne	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
    5568:	0100001b 	tsteq	r0, fp, lsl r0
    556c:	00058620 	andeq	r8, r5, r0, lsr #12
    5570:	2c030500 	cfstr32cs	mvfx0, [r3], {-0}
    5574:	1e080079 	mcrne	0, 0, r0, cr8, cr9, {3}
    5578:	00000565 	andeq	r0, r0, r5, ror #10
    557c:	00054a1c 	andeq	r4, r5, ip, lsl sl
    5580:	00059b00 	andeq	r9, r5, r0, lsl #22
    5584:	008a1d00 	addeq	r1, sl, r0, lsl #26
    5588:	00090000 	andeq	r0, r9, r0
    558c:	001ae81f 	andseq	lr, sl, pc, lsl r8
    5590:	ac420100 	stfgee	f0, [r2], {-0}
    5594:	05000005 	streq	r0, [r0, #-5]
    5598:	007b3003 	rsbseq	r3, fp, r3
    559c:	058b1e08 	streq	r1, [fp, #3592]	; 0xe08
    55a0:	ef1f0000 	svc	0x001f0000
    55a4:	0100001a 	tsteq	r0, sl, lsl r0
    55a8:	0005c250 	andeq	ip, r5, r0, asr r2
    55ac:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    55b0:	1e08007b 	mcrne	0, 0, r0, cr8, cr11, {3}
    55b4:	0000058b 	andeq	r0, r0, fp, lsl #11
    55b8:	00054a1c 	andeq	r4, r5, ip, lsl sl
    55bc:	0005d700 	andeq	sp, r5, r0, lsl #14
    55c0:	008a1d00 	addeq	r1, sl, r0, lsl #26
    55c4:	00130000 	andseq	r0, r3, r0
    55c8:	001af61f 	andseq	pc, sl, pc, lsl r6	; <UNPREDICTABLE>
    55cc:	e85e0100 	ldmda	lr, {r8}^
    55d0:	05000005 	streq	r0, [r0, #-5]
    55d4:	007af403 	rsbseq	pc, sl, r3, lsl #8
    55d8:	05c71e08 	strbeq	r1, [r7, #3592]	; 0xe08
    55dc:	4a1c0000 	bmi	7055e4 <__ram_size__+0x6f55e4>
    55e0:	fd000005 	stc2	0, cr0, [r0, #-20]	; 0xffffffec
    55e4:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    55e8:	0000008a 	andeq	r0, r0, sl, lsl #1
    55ec:	fd1f000d 	ldc2	0, cr0, [pc, #-52]	; 55c0 <_Minimum_Stack_Size+0x54c0>
    55f0:	0100001a 	tsteq	r0, sl, lsl r0
    55f4:	00060e7a 	andeq	r0, r6, sl, ror lr
    55f8:	d8030500 	stmdale	r3, {r8, sl}
    55fc:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    5600:	000005ed 	andeq	r0, r0, sp, ror #11
    5604:	00054a1c 	andeq	r4, r5, ip, lsl sl
    5608:	00062300 	andeq	r2, r6, r0, lsl #6
    560c:	008a1d00 	addeq	r1, sl, r0, lsl #26
    5610:	00080000 	andeq	r0, r8, r0
    5614:	001a951f 	andseq	r9, sl, pc, lsl r5
    5618:	348b0100 	strcc	r0, [fp], #256	; 0x100
    561c:	05000006 	streq	r0, [r0, #-6]
    5620:	007ac603 	rsbseq	ip, sl, r3, lsl #12
    5624:	06131e08 	ldreq	r1, [r3], -r8, lsl #28
    5628:	4a1c0000 	bmi	705630 <__ram_size__+0x6f5630>
    562c:	49000005 	stmdbmi	r0, {r0, r2}
    5630:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    5634:	0000008a 	andeq	r0, r0, sl, lsl #1
    5638:	9c1f0007 	ldcls	0, cr0, [pc], {7}
    563c:	0100001a 	tsteq	r0, sl, lsl r0
    5640:	00065a98 	muleq	r6, r8, sl
    5644:	b6030500 	strlt	r0, [r3], -r0, lsl #10
    5648:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    564c:	00000639 	andeq	r0, r0, r9, lsr r6
    5650:	001aa31f 	andseq	sl, sl, pc, lsl r3
    5654:	70a30100 	adcvc	r0, r3, r0, lsl #2
    5658:	05000006 	streq	r0, [r0, #-6]
    565c:	007aa403 	rsbseq	sl, sl, r3, lsl #8
    5660:	06131e08 	ldreq	r1, [r3], -r8, lsl #28
    5664:	4a1c0000 	bmi	70566c <__ram_size__+0x6f566c>
    5668:	85000005 	strhi	r0, [r0, #-5]
    566c:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    5670:	0000008a 	andeq	r0, r0, sl, lsl #1
    5674:	aa1f0005 	bge	7c5690 <__ram_size__+0x7b5690>
    5678:	0100001a 	tsteq	r0, sl, lsl r0
    567c:	000696af 	andeq	r9, r6, pc, lsr #13
    5680:	98030500 	stmdals	r3, {r8, sl}
    5684:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    5688:	00000675 	andeq	r0, r0, r5, ror r6
    568c:	001ab11f 	andseq	fp, sl, pc, lsl r1
    5690:	acb80100 	ldfges	f0, [r8]
    5694:	05000006 	streq	r0, [r0, #-6]
    5698:	007a8c03 	rsbseq	r8, sl, r3, lsl #24
    569c:	06751e08 	ldrbteq	r1, [r5], -r8, lsl #28
    56a0:	b81f0000 	ldmdalt	pc, {}	; <UNPREDICTABLE>
    56a4:	0100001a 	tsteq	r0, sl, lsl r0
    56a8:	0006c2c1 	andeq	ip, r6, r1, asr #5
    56ac:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
    56b0:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    56b4:	00000639 	andeq	r0, r0, r9, lsr r6
    56b8:	00054a1c 	andeq	r4, r5, ip, lsl sl
    56bc:	0006d700 	andeq	sp, r6, r0, lsl #14
    56c0:	008a1d00 	addeq	r1, sl, r0, lsl #26
    56c4:	00040000 	andeq	r0, r4, r0
    56c8:	001abf1f 	andseq	fp, sl, pc, lsl pc
    56cc:	e8cc0100 	stmia	ip, {r8}^
    56d0:	05000006 	streq	r0, [r0, #-6]
    56d4:	007a7203 	rsbseq	r7, sl, r3, lsl #4
    56d8:	06c71e08 	strbeq	r1, [r7], r8, lsl #28
    56dc:	c61f0000 	ldrgt	r0, [pc], -r0
    56e0:	0100001a 	tsteq	r0, sl, lsl r0
    56e4:	0006fed4 	ldrdeq	pc, [r6], -r4
    56e8:	66030500 	strvs	r0, [r3], -r0, lsl #10
    56ec:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    56f0:	00000675 	andeq	r0, r0, r5, ror r6
    56f4:	001acd1f 	andseq	ip, sl, pc, lsl sp
    56f8:	14dd0100 	ldrbne	r0, [sp], #256	; 0x100
    56fc:	05000007 	streq	r0, [r0, #-7]
    5700:	007a5603 	rsbseq	r5, sl, r3, lsl #12
    5704:	06391e08 	ldrteq	r1, [r9], -r8, lsl #28
    5708:	b01f0000 	andslt	r0, pc, r0
    570c:	01000019 	tsteq	r0, r9, lsl r0
    5710:	00072ae8 	andeq	r2, r7, r8, ror #21
    5714:	4c030500 	cfstr32mi	mvfx0, [r3], {-0}
    5718:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    571c:	000006c7 	andeq	r0, r0, r7, asr #13
    5720:	0019b81f 	andseq	fp, r9, pc, lsl r8
    5724:	40f00100 	rscsmi	r0, r0, r0, lsl #2
    5728:	05000007 	streq	r0, [r0, #-7]
    572c:	007a4003 	rsbseq	r4, sl, r3
    5730:	06751e08 	ldrbteq	r1, [r5], -r8, lsl #28
    5734:	c01f0000 	andsgt	r0, pc, r0
    5738:	01000019 	tsteq	r0, r9, lsl r0
    573c:	000756f9 	strdeq	r5, [r7], -r9
    5740:	2e030500 	cfsh32cs	mvfx0, mvfx3, #0
    5744:	1e08007a 	mcrne	0, 0, r0, cr8, cr10, {3}
    5748:	00000613 	andeq	r0, r0, r3, lsl r6
    574c:	0019c820 	andseq	ip, r9, r0, lsr #16
    5750:	01050100 	mrseq	r0, (UNDEF: 21)
    5754:	0000076d 	andeq	r0, r0, sp, ror #14
    5758:	7a1a0305 	bvc	686374 <__ram_size__+0x676374>
    575c:	8b1e0800 	blhi	787764 <__ram_size__+0x777764>
    5760:	20000005 	andcs	r0, r0, r5
    5764:	000019d0 	ldrdeq	r1, [r0], -r0
    5768:	84011201 	strhi	r1, [r1], #-513	; 0xfffffdff
    576c:	05000007 	streq	r0, [r0, #-7]
    5770:	007a0803 	rsbseq	r0, sl, r3, lsl #16
    5774:	06131e08 	ldreq	r1, [r3], -r8, lsl #28
    5778:	17200000 	strne	r0, [r0, -r0]!
    577c:	0100001a 	tsteq	r0, sl, lsl r0
    5780:	079b011f 			; <UNDEFINED> instruction: 0x079b011f
    5784:	03050000 	movweq	r0, #20480	; 0x5000
    5788:	080079fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}
    578c:	0006c71e 	andeq	ip, r6, lr, lsl r7
    5790:	1a1f2000 	bne	7cd798 <__ram_size__+0x7bd798>
    5794:	27010000 	strcs	r0, [r1, -r0]
    5798:	0007b201 	andeq	fp, r7, r1, lsl #4
    579c:	ee030500 	cfsh32	mvfx0, mvfx3, #0
    57a0:	1e080079 	mcrne	0, 0, r0, cr8, cr9, {3}
    57a4:	00000639 	andeq	r0, r0, r9, lsr r6
    57a8:	001a2720 	andseq	r2, sl, r0, lsr #14
    57ac:	01320100 	teqeq	r2, r0, lsl #2
    57b0:	000007c9 	andeq	r0, r0, r9, asr #15
    57b4:	79c60305 	stmibvc	r6, {r0, r2, r8, r9}^
    57b8:	c71e0800 	ldrgt	r0, [lr, -r0, lsl #16]
    57bc:	20000005 	andcs	r0, r0, r5
    57c0:	00001a2f 	andeq	r1, r0, pc, lsr #20
    57c4:	e0014901 	and	r4, r1, r1, lsl #18
    57c8:	05000007 	streq	r0, [r0, #-7]
    57cc:	0079ba03 	rsbseq	fp, r9, r3, lsl #20
    57d0:	06751e08 	ldrbteq	r1, [r5], -r8, lsl #28
    57d4:	37200000 	strcc	r0, [r0, -r0]!
    57d8:	0100001a 	tsteq	r0, sl, lsl r0
    57dc:	07f70152 	ubfxeq	r0, r2, #2, #24
    57e0:	03050000 	movweq	r0, #20480	; 0x5000
    57e4:	080079a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip, sp, lr}
    57e8:	00058b1e 	andeq	r8, r5, lr, lsl fp
    57ec:	054a1c00 	strbeq	r1, [sl, #-3072]	; 0xfffff400
    57f0:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    57f4:	8a1d0000 	bhi	7457fc <__ram_size__+0x7357fc>
    57f8:	06000000 	streq	r0, [r0], -r0
    57fc:	1a3f2000 	bne	fcd804 <__ram_size__+0xfbd804>
    5800:	5f010000 	svcpl	0x00010000
    5804:	00081e01 	andeq	r1, r8, r1, lsl #28
    5808:	98030500 	stmdals	r3, {r8, sl}
    580c:	1e080079 	mcrne	0, 0, r0, cr8, cr9, {3}
    5810:	000007fc 	strdeq	r0, [r0], -ip
    5814:	001a5c20 	andseq	r5, sl, r0, lsr #24
    5818:	016a0100 	cmneq	sl, r0, lsl #2
    581c:	00000835 	andeq	r0, r0, r5, lsr r8
    5820:	79880305 	stmibvc	r8, {r0, r2, r8, r9}
    5824:	391e0800 	ldmdbcc	lr, {fp}
    5828:	1c000006 	stcne	0, cr0, [r0], {6}
    582c:	0000054a 	andeq	r0, r0, sl, asr #10
    5830:	0000084a 	andeq	r0, r0, sl, asr #16
    5834:	00008a1d 	andeq	r8, r0, sp, lsl sl
    5838:	20001000 	andcs	r1, r0, r0
    583c:	00001a64 	andeq	r1, r0, r4, ror #20
    5840:	5c017501 	cfstr32pl	mvfx7, [r1], {1}
    5844:	05000008 	streq	r0, [r0, #-8]
    5848:	00796603 	rsbseq	r6, r9, r3, lsl #12
    584c:	083a1e08 	ldmdaeq	sl!, {r3, r9, sl, fp, ip}
    5850:	711c0000 	tstvc	ip, r0
    5854:	71000008 	tstvc	r0, r8
    5858:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    585c:	0000008a 	andeq	r0, r0, sl, lsl #1
    5860:	04210019 	strteq	r0, [r1], #-25	; 0xffffffe7
    5864:	0000054a 	andeq	r0, r0, sl, asr #10
    5868:	0018a920 	andseq	sl, r8, r0, lsr #18
    586c:	018a0100 	orreq	r0, sl, r0, lsl #2
    5870:	00000861 	andeq	r0, r0, r1, ror #16
    5874:	02800305 	addeq	r0, r0, #335544320	; 0x14000000
    5878:	b4202000 	strtlt	r2, [r0], #-0
    587c:	01000018 	tsteq	r0, r8, lsl r0
    5880:	00570193 			; <UNDEFINED> instruction: 0x00570193
    5884:	03050000 	movweq	r0, #20480	; 0x5000
    5888:	200013cc 	andcs	r1, r0, ip, asr #7
    588c:	00188e20 	andseq	r8, r8, r0, lsr #28
    5890:	01950100 	orrseq	r0, r5, r0, lsl #2
    5894:	00000057 	andeq	r0, r0, r7, asr r0
    5898:	02e80305 	rsceq	r0, r8, #335544320	; 0x14000000
    589c:	39202000 	stmdbcc	r0!, {sp}
    58a0:	01000019 	tsteq	r0, r9, lsl r0
    58a4:	00570196 			; <UNDEFINED> instruction: 0x00570196
    58a8:	03050000 	movweq	r0, #20480	; 0x5000
    58ac:	200013d0 	ldrdcs	r1, [r0], -r0
    58b0:	001a0720 	andseq	r0, sl, r0, lsr #14
    58b4:	01970100 	orrseq	r0, r7, r0, lsl #2
    58b8:	00000057 	andeq	r0, r0, r7, asr r0
    58bc:	13ce0305 	bicne	r0, lr, #335544320	; 0x14000000
    58c0:	51202000 			; <UNDEFINED> instruction: 0x51202000
    58c4:	0100001a 	tsteq	r0, sl, lsl r0
    58c8:	00570198 			; <UNDEFINED> instruction: 0x00570198
    58cc:	03050000 	movweq	r0, #20480	; 0x5000
    58d0:	200013c4 	andcs	r1, r0, r4, asr #7
    58d4:	00195920 	andseq	r5, r9, r0, lsr #18
    58d8:	01990100 	orrseq	r0, r9, r0, lsl #2
    58dc:	00000057 	andeq	r0, r0, r7, asr r0
    58e0:	13d20305 	bicsne	r0, r2, #335544320	; 0x14000000
    58e4:	9d202000 	stcls	0, cr2, [r0, #-0]
    58e8:	01000019 	tsteq	r0, r9, lsl r0
    58ec:	0057019a 			; <UNDEFINED> instruction: 0x0057019a
    58f0:	03050000 	movweq	r0, #20480	; 0x5000
    58f4:	200013d6 	ldrdcs	r1, [r0], -r6
    58f8:	0019f620 	andseq	pc, r9, r0, lsr #12
    58fc:	019b0100 	orrseq	r0, fp, r0, lsl #2
    5900:	00000057 	andeq	r0, r0, r7, asr r0
    5904:	13d40305 	bicsne	r0, r4, #335544320	; 0x14000000
    5908:	df202000 	svcle	0x00202000
    590c:	01000018 	tsteq	r0, r8, lsl r0
    5910:	0057019d 			; <UNDEFINED> instruction: 0x0057019d
    5914:	03050000 	movweq	r0, #20480	; 0x5000
    5918:	200013d8 	ldrdcs	r1, [r0], -r8
    591c:	00194820 	andseq	r4, r9, r0, lsr #16
    5920:	019e0100 	orrseq	r0, lr, r0, lsl #2
    5924:	00000057 	andeq	r0, r0, r7, asr r0
    5928:	13de0305 	bicsne	r0, lr, #335544320	; 0x14000000
    592c:	cb202000 	blgt	80d934 <__ram_size__+0x7fd934>
    5930:	01000018 	tsteq	r0, r8, lsl r0
    5934:	002c019f 	mlaeq	ip, pc, r1, r0	; <UNPREDICTABLE>
    5938:	03050000 	movweq	r0, #20480	; 0x5000
    593c:	200013da 	ldrdcs	r1, [r0], -sl
    5940:	00196d20 	andseq	r6, r9, r0, lsr #26
    5944:	01a10100 			; <UNDEFINED> instruction: 0x01a10100
    5948:	00000057 	andeq	r0, r0, r7, asr r0
    594c:	13dc0305 	bicsne	r0, ip, #335544320	; 0x14000000
    5950:	ee202000 	cdp	0, 2, cr2, cr0, cr0, {0}
    5954:	01000018 	tsteq	r0, r8, lsl r0
    5958:	005701a3 	subseq	r0, r7, r3, lsr #3
    595c:	03050000 	movweq	r0, #20480	; 0x5000
    5960:	200013c6 	andcs	r1, r0, r6, asr #7
    5964:	001b1b20 	andseq	r1, fp, r0, lsr #22
    5968:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    596c:	00000057 	andeq	r0, r0, r7, asr r0
    5970:	13c80305 	bicne	r0, r8, #335544320	; 0x14000000
    5974:	8d202000 	stchi	0, cr2, [r0, #-0]
    5978:	01000019 	tsteq	r0, r9, lsl r0
    597c:	005701a5 	subseq	r0, r7, r5, lsr #3
    5980:	03050000 	movweq	r0, #20480	; 0x5000
    5984:	200013ca 	andcs	r1, r0, sl, asr #7
    5988:	00190820 	andseq	r0, r9, r0, lsr #16
    598c:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    5990:	00000069 	andeq	r0, r0, r9, rrx
    5994:	13c20305 	bicne	r0, r2, #335544320	; 0x14000000
    5998:	6c202000 	stcvs	0, cr2, [r0], #-0
    599c:	0100001a 	tsteq	r0, sl, lsl r0
    59a0:	006901a8 	rsbeq	r0, r9, r8, lsr #3
    59a4:	03050000 	movweq	r0, #20480	; 0x5000
    59a8:	200013c3 	andcs	r1, r0, r3, asr #7
    59ac:	001a8322 	andseq	r8, sl, r2, lsr #6
    59b0:	001a8300 	andseq	r8, sl, r0, lsl #6
    59b4:	02eb0400 	rsceq	r0, fp, #0, 8
    59b8:	00034922 	andeq	r4, r3, r2, lsr #18
    59bc:	00034900 	andeq	r4, r3, r0, lsl #18
    59c0:	02ef0400 	rsceq	r0, pc, #0, 8
    59c4:	000c7c00 	andeq	r7, ip, r0, lsl #24
    59c8:	f8000400 			; <UNDEFINED> instruction: 0xf8000400
    59cc:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
    59d0:	00035901 	andeq	r5, r3, r1, lsl #18
    59d4:	1c1f0c00 	ldcne	12, cr0, [pc], {-0}
    59d8:	01cf0000 	biceq	r0, pc, r0
    59dc:	50180000 	andspl	r0, r8, r0
    59e0:	04a80800 	strteq	r0, [r8], #2048	; 0x800
    59e4:	138f0000 	orrne	r0, pc, #0
    59e8:	73020000 	movwvc	r0, #8192	; 0x2000
    59ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    59f0:	00003017 	andeq	r3, r0, r7, lsl r0
    59f4:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    59f8:	0000023c 	andeq	r0, r0, ip, lsr r2
    59fc:	36317302 	ldrtcc	r7, [r1], -r2, lsl #6
    5a00:	42180200 	andsmi	r0, r8, #0, 4
    5a04:	03000000 	movweq	r0, #0
    5a08:	008e0502 	addeq	r0, lr, r2, lsl #10
    5a0c:	01030000 	mrseq	r0, (UNDEF: 3)
    5a10:	00015406 	andeq	r5, r1, r6, lsl #8
    5a14:	33750200 	cmncc	r5, #0, 4
    5a18:	27020032 	smladxcs	r2, r2, r0, r0
    5a1c:	0000005b 	andeq	r0, r0, fp, asr r0
    5a20:	f2070403 	vshl.s8	d0, d3, d7
    5a24:	02000001 	andeq	r0, r0, #1
    5a28:	00363175 	eorseq	r3, r6, r5, ror r1
    5a2c:	006d2802 	rsbeq	r2, sp, r2, lsl #16
    5a30:	02030000 	andeq	r0, r3, #0
    5a34:	00022907 	andeq	r2, r2, r7, lsl #18
    5a38:	38750200 	ldmdacc	r5!, {r9}^
    5a3c:	7e290200 	cdpvc	2, 2, cr0, cr9, cr0, {0}
    5a40:	03000000 	movweq	r0, #0
    5a44:	01520801 	cmpeq	r2, r1, lsl #16
    5a48:	17040000 	strne	r0, [r4, -r0]
    5a4c:	02000000 	andeq	r0, r0, #0
    5a50:	0000902f 	andeq	r9, r0, pc, lsr #32
    5a54:	005b0500 	subseq	r0, fp, r0, lsl #10
    5a58:	9e040000 	cdpls	0, 0, cr0, cr4, cr0, {0}
    5a5c:	02000001 	andeq	r0, r0, #1
    5a60:	0000a030 	andeq	sl, r0, r0, lsr r0
    5a64:	006d0500 	rsbeq	r0, sp, r0, lsl #10
    5a68:	76020000 	strvc	r0, [r2], -r0
    5a6c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    5a70:	0000b031 	andeq	fp, r0, r1, lsr r0
    5a74:	007e0500 	rsbseq	r0, lr, r0, lsl #10
    5a78:	01060000 	mrseq	r0, (UNDEF: 6)
    5a7c:	0000007e 	andeq	r0, r0, lr, ror r0
    5a80:	00ce3702 	sbceq	r3, lr, r2, lsl #14
    5a84:	86070000 	strhi	r0, [r7], -r0
    5a88:	0000001b 	andeq	r0, r0, fp, lsl r0
    5a8c:	001cd007 	andseq	sp, ip, r7
    5a90:	06000100 	streq	r0, [r0], -r0, lsl #2
    5a94:	00007e01 	andeq	r7, r0, r1, lsl #28
    5a98:	e7390200 	ldr	r0, [r9, -r0, lsl #4]!
    5a9c:	07000000 	streq	r0, [r0, -r0]
    5aa0:	00000804 	andeq	r0, r0, r4, lsl #16
    5aa4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    5aa8:	00010054 	andeq	r0, r1, r4, asr r0
    5aac:	11070403 	tstne	r7, r3, lsl #8
    5ab0:	09000003 	stmdbeq	r0, {r0, r1}
    5ab4:	014e031c 	cmpeq	lr, ip, lsl r3
    5ab8:	00000153 	andeq	r0, r0, r3, asr r1
    5abc:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    5ac0:	01500300 	cmpeq	r0, r0, lsl #6
    5ac4:	00000085 	andeq	r0, r0, r5, lsl #1
    5ac8:	52430a00 	subpl	r0, r3, #0, 20
    5acc:	51030048 	tstpl	r3, r8, asr #32
    5ad0:	00008501 	andeq	r8, r0, r1, lsl #10
    5ad4:	490a0400 	stmdbmi	sl, {sl}
    5ad8:	03005244 	movweq	r5, #580	; 0x244
    5adc:	00850152 	addeq	r0, r5, r2, asr r1
    5ae0:	0a080000 	beq	205ae8 <__ram_size__+0x1f5ae8>
    5ae4:	0052444f 	subseq	r4, r2, pc, asr #8
    5ae8:	85015303 	strhi	r5, [r1, #-771]	; 0xfffffcfd
    5aec:	0c000000 	stceq	0, cr0, [r0], {-0}
    5af0:	0004f90b 	andeq	pc, r4, fp, lsl #18
    5af4:	01540300 	cmpeq	r4, r0, lsl #6
    5af8:	00000085 	andeq	r0, r0, r5, lsl #1
    5afc:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    5b00:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
    5b04:	00008501 	andeq	r8, r0, r1, lsl #10
    5b08:	040b1400 	streq	r1, [fp], #-1024	; 0xfffffc00
    5b0c:	03000006 	movweq	r0, #6
    5b10:	00850156 	addeq	r0, r5, r6, asr r1
    5b14:	00180000 	andseq	r0, r8, r0
    5b18:	0004850c 	andeq	r8, r4, ip, lsl #10
    5b1c:	01570300 	cmpeq	r7, r0, lsl #6
    5b20:	000000ee 	andeq	r0, r0, lr, ror #1
    5b24:	eb032409 	bl	ceb50 <__ram_size__+0xbeb50>
    5b28:	00025101 	andeq	r5, r2, r1, lsl #2
    5b2c:	52430a00 	subpl	r0, r3, #0, 20
    5b30:	ed030031 	stc	0, cr0, [r3, #-196]	; 0xffffff3c
    5b34:	00009501 	andeq	r9, r0, r1, lsl #10
    5b38:	6b0b0000 	blvs	2c5b40 <__ram_size__+0x2b5b40>
    5b3c:	03000002 	movweq	r0, #2
    5b40:	006201ee 	rsbeq	r0, r2, lr, ror #3
    5b44:	0a020000 	beq	85b4c <__ram_size__+0x75b4c>
    5b48:	00325243 	eorseq	r5, r2, r3, asr #4
    5b4c:	9501ef03 	strls	lr, [r1, #-3843]	; 0xfffff0fd
    5b50:	04000000 	streq	r0, [r0], #-0
    5b54:	0002750b 	andeq	r7, r2, fp, lsl #10
    5b58:	01f00300 	mvnseq	r0, r0, lsl #6
    5b5c:	00000062 	andeq	r0, r0, r2, rrx
    5b60:	52530a06 	subspl	r0, r3, #24576	; 0x6000
    5b64:	01f10300 	mvnseq	r0, r0, lsl #6
    5b68:	00000095 	muleq	r0, r5, r0
    5b6c:	00a10b08 	adceq	r0, r1, r8, lsl #22
    5b70:	f2030000 	vhadd.s8	d0, d3, d0
    5b74:	00006201 	andeq	r6, r0, r1, lsl #4
    5b78:	440a0a00 	strmi	r0, [sl], #-2560	; 0xfffff600
    5b7c:	f3030052 	vqadd.u8	q0, <illegal reg q1.5>, q1
    5b80:	00009501 	andeq	r9, r0, r1, lsl #10
    5b84:	7f0b0c00 	svcvc	0x000b0c00
    5b88:	03000002 	movweq	r0, #2
    5b8c:	006201f4 	strdeq	r0, [r2], #-20	; 0xffffffec	; <UNPREDICTABLE>
    5b90:	0b0e0000 	bleq	385b98 <__ram_size__+0x375b98>
    5b94:	00001428 	andeq	r1, r0, r8, lsr #8
    5b98:	9501f503 	strls	pc, [r1, #-1283]	; 0xfffffafd
    5b9c:	10000000 	andne	r0, r0, r0
    5ba0:	0002890b 	andeq	r8, r2, fp, lsl #18
    5ba4:	01f60300 	mvnseq	r0, r0, lsl #6
    5ba8:	00000062 	andeq	r0, r0, r2, rrx
    5bac:	0d8b0b12 	vstreq	d0, [fp, #72]	; 0x48
    5bb0:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    5bb4:	00009501 	andeq	r9, r0, r1, lsl #10
    5bb8:	930b1400 	movwls	r1, #46080	; 0xb400
    5bbc:	03000002 	movweq	r0, #2
    5bc0:	006201f8 	strdeq	r0, [r2], #-24	; 0xffffffe8	; <UNPREDICTABLE>
    5bc4:	0b160000 	bleq	585bcc <__ram_size__+0x575bcc>
    5bc8:	00000ff7 	strdeq	r0, [r0], -r7
    5bcc:	9501f903 	strls	pc, [r1, #-2307]	; 0xfffff6fd
    5bd0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5bd4:	00029d0b 	andeq	r9, r2, fp, lsl #26
    5bd8:	01fa0300 	mvnseq	r0, r0, lsl #6
    5bdc:	00000062 	andeq	r0, r0, r2, rrx
    5be0:	14b50b1a 	ldrtne	r0, [r5], #2842	; 0xb1a
    5be4:	fb030000 	blx	c5bee <__ram_size__+0xb5bee>
    5be8:	00009501 	andeq	r9, r0, r1, lsl #10
    5bec:	c70b1c00 	strgt	r1, [fp, -r0, lsl #24]
    5bf0:	03000002 	movweq	r0, #2
    5bf4:	006201fc 	strdeq	r0, [r2], #-28	; 0xffffffe4	; <UNPREDICTABLE>
    5bf8:	0b1e0000 	bleq	785c00 <__ram_size__+0x775c00>
    5bfc:	000012d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5c00:	9501fd03 	strls	pc, [r1, #-3331]	; 0xfffff2fd
    5c04:	20000000 	andcs	r0, r0, r0
    5c08:	0002b30b 	andeq	fp, r2, fp, lsl #6
    5c0c:	01fe0300 	mvnseq	r0, r0, lsl #6
    5c10:	00000062 	andeq	r0, r0, r2, rrx
    5c14:	bd0c0022 	stclt	0, cr0, [ip, #-136]	; 0xffffff78
    5c18:	03000014 	movweq	r0, #20
    5c1c:	015f01ff 	ldrsheq	r0, [pc, #-31]	; 5c05 <_Minimum_Stack_Size+0x5b05>
    5c20:	d50d0000 	strle	r0, [sp, #-0]
    5c24:	0100001c 	tsteq	r0, ip, lsl r0
    5c28:	040e013d 	streq	r0, [lr], #-317	; 0xfffffec3
    5c2c:	0100001c 	tsteq	r0, ip, lsl r0
    5c30:	00501838 	subseq	r1, r0, r8, lsr r8
    5c34:	00001808 	andeq	r1, r0, r8, lsl #16
    5c38:	8a9c0100 	bhi	fe706040 <__ram_end__+0xde6f6040>
    5c3c:	0f000002 	svceq	0x00000002
    5c40:	00746164 	rsbseq	r6, r4, r4, ror #2
    5c44:	00623801 	rsbeq	r3, r2, r1, lsl #16
    5c48:	0def0000 	stcleq	0, cr0, [pc]	; 5c50 <_Minimum_Stack_Size+0x5b50>
    5c4c:	10000000 	andne	r0, r0, r0
    5c50:	0000025d 	andeq	r0, r0, sp, asr r2
    5c54:	08005030 	stmdaeq	r0, {r4, r5, ip, lr}
    5c58:	0000000c 	andeq	r0, r0, ip
    5c5c:	a30e9c01 	movwge	r9, #60417	; 0xec01
    5c60:	0100001b 	tsteq	r0, fp, lsl r0
    5c64:	00503c42 	subseq	r3, r0, r2, asr #24
    5c68:	00011408 	andeq	r1, r1, r8, lsl #8
    5c6c:	be9c0100 	fmllte	f0, f4, f0
    5c70:	11000002 	tstne	r0, r2
    5c74:	00001b8c 	andeq	r1, r0, ip, lsl #23
    5c78:	00254401 	eoreq	r4, r5, r1, lsl #8
    5c7c:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    5c80:	12000000 	andne	r0, r0, #0
    5c84:	00001be3 	andeq	r1, r0, r3, ror #23
    5c88:	0062b201 	rsbeq	fp, r2, r1, lsl #4
    5c8c:	51500000 	cmppl	r0, r0
    5c90:	000c0800 	andeq	r0, ip, r0, lsl #16
    5c94:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c98:	001b9112 	andseq	r9, fp, r2, lsl r1
    5c9c:	62b60100 	adcsvs	r0, r6, #0, 2
    5ca0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    5ca4:	0c080051 	stceq	0, cr0, [r8], {81}	; 0x51
    5ca8:	01000000 	mrseq	r0, (UNDEF: 0)
    5cac:	1b9a129c 	blne	fe68a724 <__ram_end__+0xde67a724>
    5cb0:	ba010000 	blt	45cb8 <__ram_size__+0x35cb8>
    5cb4:	00000062 	andeq	r0, r0, r2, rrx
    5cb8:	08005168 	stmdaeq	r0, {r3, r5, r6, r8, ip, lr}
    5cbc:	0000000c 	andeq	r0, r0, ip
    5cc0:	ae129c01 	cdpge	12, 1, cr9, cr2, cr1, {0}
    5cc4:	0100001b 	tsteq	r0, fp, lsl r0
    5cc8:	000062bf 			; <UNDEFINED> instruction: 0x000062bf
    5ccc:	00517400 	subseq	r7, r1, r0, lsl #8
    5cd0:	00000c08 	andeq	r0, r0, r8, lsl #24
    5cd4:	129c0100 	addsne	r0, ip, #0, 2
    5cd8:	00001bb7 			; <UNDEFINED> instruction: 0x00001bb7
    5cdc:	0062c401 	rsbeq	ip, r2, r1, lsl #8
    5ce0:	51800000 	orrpl	r0, r0, r0
    5ce4:	000c0800 	andeq	r0, ip, r0, lsl #16
    5ce8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cec:	001bc012 	andseq	ip, fp, r2, lsl r0
    5cf0:	62c80100 	sbcvs	r0, r8, #0, 2
    5cf4:	8c000000 	stchi	0, cr0, [r0], {-0}
    5cf8:	0c080051 	stceq	0, cr0, [r8], {81}	; 0x51
    5cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    5d00:	1b69129c 	blne	1a4a778 <__ram_size__+0x1a3a778>
    5d04:	d0010000 	andle	r0, r1, r0
    5d08:	00000037 	andeq	r0, r0, r7, lsr r0
    5d0c:	08005198 	stmdaeq	r0, {r3, r4, r7, r8, ip, lr}
    5d10:	0000000c 	andeq	r0, r0, ip
    5d14:	95129c01 	ldrls	r9, [r2, #-3073]	; 0xfffff3ff
    5d18:	0100001c 	tsteq	r0, ip, lsl r0
    5d1c:	000037d4 	ldrdeq	r3, [r0], -r4
    5d20:	0051a400 	subseq	sl, r1, r0, lsl #8
    5d24:	00000c08 	andeq	r0, r0, r8, lsl #24
    5d28:	129c0100 	addsne	r0, ip, #0, 2
    5d2c:	00001c88 	andeq	r1, r0, r8, lsl #25
    5d30:	0037d801 	eorseq	sp, r7, r1, lsl #16
    5d34:	51b00000 	movspl	r0, r0
    5d38:	000c0800 	andeq	r0, ip, r0, lsl #16
    5d3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d40:	001cc312 	andseq	ip, ip, r2, lsl r3
    5d44:	37dd0100 	ldrbcc	r0, [sp, r0, lsl #2]
    5d48:	bc000000 	stclt	0, cr0, [r0], {-0}
    5d4c:	0c080051 	stceq	0, cr0, [r8], {81}	; 0x51
    5d50:	01000000 	mrseq	r0, (UNDEF: 0)
    5d54:	1bd6129c 	blne	ff58a7cc <__ram_end__+0xdf57a7cc>
    5d58:	e2010000 	and	r0, r1, #0
    5d5c:	00000037 	andeq	r0, r0, r7, lsr r0
    5d60:	080051c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, lr}
    5d64:	0000000c 	andeq	r0, r0, ip
    5d68:	12129c01 	andsne	r9, r2, #256	; 0x100
    5d6c:	0100001c 	tsteq	r0, ip, lsl r0
    5d70:	000037e6 	andeq	r3, r0, r6, ror #15
    5d74:	0051d400 	subseq	sp, r1, r0, lsl #8
    5d78:	00000c08 	andeq	r0, r0, r8, lsl #24
    5d7c:	0e9c0100 	fmleqe	f0, f4, f0
    5d80:	00001115 	andeq	r1, r0, r5, lsl r1
    5d84:	51e0ec01 	mvnpl	lr, r1, lsl #24
    5d88:	01000800 	tsteq	r0, r0, lsl #16
    5d8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d90:	00000660 	andeq	r0, r0, r0, ror #12
    5d94:	00025d13 	andeq	r5, r2, r3, lsl sp
    5d98:	0052ca00 	subseq	ip, r2, r0, lsl #20
    5d9c:	00001608 	andeq	r1, r0, r8, lsl #12
    5da0:	01110100 	tsteq	r1, r0, lsl #2
    5da4:	0051ea14 	subseq	lr, r1, r4, lsl sl
    5da8:	000c4508 	andeq	r4, ip, r8, lsl #10
    5dac:	0003fb00 	andeq	pc, r3, r0, lsl #22
    5db0:	50011500 	andpl	r1, r1, r0, lsl #10
    5db4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5db8:	01154000 	tsteq	r5, r0
    5dbc:	00320151 	eorseq	r0, r2, r1, asr r1
    5dc0:	0051f814 	subseq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
    5dc4:	000c5108 	andeq	r5, ip, r8, lsl #2
    5dc8:	00041900 	andeq	r1, r4, r0, lsl #18
    5dcc:	50011500 	andpl	r1, r1, r0, lsl #10
    5dd0:	10000c05 	andne	r0, r0, r5, lsl #24
    5dd4:	01154001 	tsteq	r5, r1
    5dd8:	000a0351 	andeq	r0, sl, r1, asr r3
    5ddc:	00140008 	andseq	r0, r4, r8
    5de0:	5c080052 	stcpl	0, cr0, [r8], {82}	; 0x52
    5de4:	3600000c 	strcc	r0, [r0], -ip
    5de8:	15000004 	strne	r0, [r0, #-4]
    5dec:	0c055001 	stceq	0, cr5, [r5], {1}
    5df0:	40003800 	andmi	r3, r0, r0, lsl #16
    5df4:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    5df8:	14002008 	strne	r2, [r0], #-8
    5dfc:	08005208 	stmdaeq	r0, {r3, r9, ip, lr}
    5e00:	00000c45 	andeq	r0, r0, r5, asr #24
    5e04:	00000452 	andeq	r0, r0, r2, asr r4
    5e08:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    5e0c:	0038000c 	eorseq	r0, r8, ip
    5e10:	51011540 	tstpl	r1, r0, asr #10
    5e14:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
    5e18:	08005214 	stmdaeq	r0, {r2, r4, r9, ip, lr}
    5e1c:	00000c45 	andeq	r0, r0, r5, asr #24
    5e20:	0000046e 	andeq	r0, r0, lr, ror #8
    5e24:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    5e28:	0038000c 	eorseq	r0, r8, ip
    5e2c:	51011540 	tstpl	r1, r0, asr #10
    5e30:	14003101 	strne	r3, [r0], #-257	; 0xfffffeff
    5e34:	0800521e 	stmdaeq	r0, {r1, r2, r3, r4, r9, ip, lr}
    5e38:	00000c68 	andeq	r0, r0, r8, ror #24
    5e3c:	00000485 	andeq	r0, r0, r5, lsl #9
    5e40:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    5e44:	0038000c 	eorseq	r0, r8, ip
    5e48:	22160040 	andscs	r0, r6, #64	; 0x40
    5e4c:	65080052 	strvs	r0, [r8, #-82]	; 0xffffffae
    5e50:	14000002 	strne	r0, [r0], #-2
    5e54:	0800522a 	stmdaeq	r0, {r1, r3, r5, r9, ip, lr}
    5e58:	00000c5c 	andeq	r0, r0, ip, asr ip
    5e5c:	000004ab 	andeq	r0, r0, fp, lsr #9
    5e60:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    5e64:	0038000c 	eorseq	r0, r8, ip
    5e68:	51011540 	tstpl	r1, r0, asr #10
    5e6c:	00ff0802 	rscseq	r0, pc, r2, lsl #16
    5e70:	00523214 	subseq	r3, r2, r4, lsl r2
    5e74:	000c4508 	andeq	r4, ip, r8, lsl #10
    5e78:	0004c700 	andeq	ip, r4, r0, lsl #14
    5e7c:	50011500 	andpl	r1, r1, r0, lsl #10
    5e80:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5e84:	01154000 	tsteq	r5, r0
    5e88:	00320151 	eorseq	r0, r2, r1, asr r1
    5e8c:	00523e14 	subseq	r3, r2, r4, lsl lr
    5e90:	000c4508 	andeq	r4, ip, r8, lsl #10
    5e94:	0004e300 	andeq	lr, r4, r0, lsl #6
    5e98:	50011500 	andpl	r1, r1, r0, lsl #10
    5e9c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5ea0:	01154000 	tsteq	r5, r0
    5ea4:	00310151 	eorseq	r0, r1, r1, asr r1
    5ea8:	00524814 	subseq	r4, r2, r4, lsl r8
    5eac:	000c6808 	andeq	r6, ip, r8, lsl #16
    5eb0:	0004fa00 	andeq	pc, r4, r0, lsl #20
    5eb4:	50011500 	andpl	r1, r1, r0, lsl #10
    5eb8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5ebc:	16004000 	strne	r4, [r0], -r0
    5ec0:	0800524c 	stmdaeq	r0, {r2, r3, r6, r9, ip, lr}
    5ec4:	00000265 	andeq	r0, r0, r5, ror #4
    5ec8:	00525614 	subseq	r5, r2, r4, lsl r6
    5ecc:	000c7408 	andeq	r7, ip, r8, lsl #8
    5ed0:	00052100 	andeq	r2, r5, r0, lsl #2
    5ed4:	50011500 	andpl	r1, r1, r0, lsl #10
    5ed8:	10000c05 	andne	r0, r0, r5, lsl #24
    5edc:	01154001 	tsteq	r5, r1
    5ee0:	000a0351 	andeq	r0, sl, r1, asr r3
    5ee4:	5e140008 	cdppl	0, 1, cr0, cr4, cr8, {0}
    5ee8:	45080052 	strmi	r0, [r8, #-82]	; 0xffffffae
    5eec:	3d00000c 	stccc	0, cr0, [r0, #-48]	; 0xffffffd0
    5ef0:	15000005 	strne	r0, [r0, #-5]
    5ef4:	0c055001 	stceq	0, cr5, [r5], {1}
    5ef8:	40003800 	andmi	r3, r0, r0, lsl #16
    5efc:	01510115 	cmpeq	r1, r5, lsl r1
    5f00:	6c140032 	ldcvs	0, cr0, [r4], {50}	; 0x32
    5f04:	51080052 	qaddpl	r0, r2, r8
    5f08:	5b00000c 	blpl	5f40 <_Minimum_Stack_Size+0x5e40>
    5f0c:	15000005 	strne	r0, [r0, #-5]
    5f10:	0c055001 	stceq	0, cr5, [r5], {1}
    5f14:	40011000 	andmi	r1, r1, r0
    5f18:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    5f1c:	0008000a 	andeq	r0, r8, sl
    5f20:	00527414 	subseq	r7, r2, r4, lsl r4
    5f24:	000c5c08 	andeq	r5, ip, r8, lsl #24
    5f28:	00057800 	andeq	r7, r5, r0, lsl #16
    5f2c:	50011500 	andpl	r1, r1, r0, lsl #10
    5f30:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5f34:	01154000 	tsteq	r5, r0
    5f38:	23080251 	movwcs	r0, #33361	; 0x8251
    5f3c:	527c1400 	rsbspl	r1, ip, #0, 8
    5f40:	0c450800 	mcrreq	8, 0, r0, r5, cr0
    5f44:	05940000 	ldreq	r0, [r4]
    5f48:	01150000 	tsteq	r5, r0
    5f4c:	000c0550 	andeq	r0, ip, r0, asr r5
    5f50:	15400038 	strbne	r0, [r0, #-56]	; 0xffffffc8
    5f54:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    5f58:	52881400 	addpl	r1, r8, #0, 8
    5f5c:	0c450800 	mcrreq	8, 0, r0, r5, cr0
    5f60:	05b00000 	ldreq	r0, [r0, #0]!
    5f64:	01150000 	tsteq	r5, r0
    5f68:	000c0550 	andeq	r0, ip, r0, asr r5
    5f6c:	15400038 	strbne	r0, [r0, #-56]	; 0xffffffc8
    5f70:	31015101 	tstcc	r1, r1, lsl #2
    5f74:	52921400 	addspl	r1, r2, #0, 8
    5f78:	0c680800 	stcleq	8, cr0, [r8], #-0
    5f7c:	05c70000 	strbeq	r0, [r7]
    5f80:	01150000 	tsteq	r5, r0
    5f84:	000c0550 	andeq	r0, ip, r0, asr r5
    5f88:	00400038 	subeq	r0, r0, r8, lsr r0
    5f8c:	00529616 	subseq	r9, r2, r6, lsl r6
    5f90:	00026508 	andeq	r6, r2, r8, lsl #10
    5f94:	529e1400 	addspl	r1, lr, #0, 8
    5f98:	0c5c0800 	mrrceq	8, 0, r0, ip, cr0
    5f9c:	05ed0000 	strbeq	r0, [sp, #0]!
    5fa0:	01150000 	tsteq	r5, r0
    5fa4:	000c0550 	andeq	r0, ip, r0, asr r5
    5fa8:	15400038 	strbne	r0, [r0, #-56]	; 0xffffffc8
    5fac:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5fb0:	a6140020 	ldrge	r0, [r4], -r0, lsr #32
    5fb4:	45080052 	strmi	r0, [r8, #-82]	; 0xffffffae
    5fb8:	0900000c 	stmdbeq	r0, {r2, r3}
    5fbc:	15000006 	strne	r0, [r0, #-6]
    5fc0:	0c055001 	stceq	0, cr5, [r5], {1}
    5fc4:	40003800 	andmi	r3, r0, r0, lsl #16
    5fc8:	01510115 	cmpeq	r1, r5, lsl r1
    5fcc:	b2140032 	andslt	r0, r4, #50	; 0x32
    5fd0:	45080052 	strmi	r0, [r8, #-82]	; 0xffffffae
    5fd4:	2500000c 	strcs	r0, [r0, #-12]
    5fd8:	15000006 	strne	r0, [r0, #-6]
    5fdc:	0c055001 	stceq	0, cr5, [r5], {1}
    5fe0:	40003800 	andmi	r3, r0, r0, lsl #16
    5fe4:	01510115 	cmpeq	r1, r5, lsl r1
    5fe8:	bc140031 	ldclt	0, cr0, [r4], {49}	; 0x31
    5fec:	68080052 	stmdavs	r8, {r1, r4, r6}
    5ff0:	3c00000c 	stccc	0, cr0, [r0], {12}
    5ff4:	15000006 	strne	r0, [r0, #-6]
    5ff8:	0c055001 	stceq	0, cr5, [r5], {1}
    5ffc:	40003800 	andmi	r3, r0, r0, lsl #16
    6000:	52c01600 	sbcpl	r1, r0, #0, 12
    6004:	02650800 	rsbeq	r0, r5, #0, 16
    6008:	ca170000 	bgt	5c6010 <__ram_size__+0x5b6010>
    600c:	74080052 	strvc	r0, [r8], #-82	; 0xffffffae
    6010:	1500000c 	strne	r0, [r0, #-12]
    6014:	0c055001 	stceq	0, cr5, [r5], {1}
    6018:	40011000 	andmi	r1, r1, r0
    601c:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    6020:	0008000a 	andeq	r0, r8, sl
    6024:	0f011800 	svceq	0x00011800
    6028:	16010000 	strne	r0, [r1], -r0
    602c:	0052e001 	subseq	lr, r2, r1
    6030:	00010008 	andeq	r0, r1, r8
    6034:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    6038:	13000009 	movwne	r0, #9
    603c:	0000025d 	andeq	r0, r0, sp, asr r2
    6040:	080053ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, ip, lr}
    6044:	00000016 	andeq	r0, r0, r6, lsl r0
    6048:	14013c01 	strne	r3, [r1], #-3073	; 0xfffff3ff
    604c:	080052ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip, lr}
    6050:	00000c45 	andeq	r0, r0, r5, asr #24
    6054:	000006a2 	andeq	r0, r0, r2, lsr #13
    6058:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    605c:	0038000c 	eorseq	r0, r8, ip
    6060:	51011540 	tstpl	r1, r0, asr #10
    6064:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
    6068:	080052f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, lr}
    606c:	00000c51 	andeq	r0, r0, r1, asr ip
    6070:	000006c0 	andeq	r0, r0, r0, asr #13
    6074:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6078:	0110000c 	tsteq	r0, ip
    607c:	51011540 	tstpl	r1, r0, asr #10
    6080:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
    6084:	53001400 	movwpl	r1, #1024	; 0x400
    6088:	0c5c0800 	mrrceq	8, 0, r0, ip, cr0
    608c:	06dd0000 	ldrbeq	r0, [sp], r0
    6090:	01150000 	tsteq	r5, r0
    6094:	000c0550 	andeq	r0, ip, r0, asr r5
    6098:	15400038 	strbne	r0, [r0, #-56]	; 0xffffffc8
    609c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    60a0:	08140020 	ldmdaeq	r4, {r5}
    60a4:	45080053 	strmi	r0, [r8, #-83]	; 0xffffffad
    60a8:	f900000c 			; <UNDEFINED> instruction: 0xf900000c
    60ac:	15000006 	strne	r0, [r0, #-6]
    60b0:	0c055001 	stceq	0, cr5, [r5], {1}
    60b4:	40003800 	andmi	r3, r0, r0, lsl #16
    60b8:	01510115 	cmpeq	r1, r5, lsl r1
    60bc:	14140032 	ldrne	r0, [r4], #-50	; 0xffffffce
    60c0:	45080053 	strmi	r0, [r8, #-83]	; 0xffffffad
    60c4:	1500000c 	strne	r0, [r0, #-12]
    60c8:	15000007 	strne	r0, [r0, #-7]
    60cc:	0c055001 	stceq	0, cr5, [r5], {1}
    60d0:	40003800 	andmi	r3, r0, r0, lsl #16
    60d4:	01510115 	cmpeq	r1, r5, lsl r1
    60d8:	1e140031 	mrcne	0, 0, r0, cr4, cr1, {1}
    60dc:	68080053 	stmdavs	r8, {r0, r1, r4, r6}
    60e0:	2c00000c 	stccs	0, cr0, [r0], {12}
    60e4:	15000007 	strne	r0, [r0, #-7]
    60e8:	0c055001 	stceq	0, cr5, [r5], {1}
    60ec:	40003800 	andmi	r3, r0, r0, lsl #16
    60f0:	53221600 			; <UNDEFINED> instruction: 0x53221600
    60f4:	02650800 	rsbeq	r0, r5, #0, 16
    60f8:	2a140000 	bcs	506100 <__ram_size__+0x4f6100>
    60fc:	5c080053 	stcpl	0, cr0, [r8], {83}	; 0x53
    6100:	5200000c 	andpl	r0, r0, #12
    6104:	15000007 	strne	r0, [r0, #-7]
    6108:	0c055001 	stceq	0, cr5, [r5], {1}
    610c:	40003800 	andmi	r3, r0, r0, lsl #16
    6110:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    6114:	14003f08 	strne	r3, [r0], #-3848	; 0xfffff0f8
    6118:	08005332 	stmdaeq	r0, {r1, r4, r5, r8, r9, ip, lr}
    611c:	00000c45 	andeq	r0, r0, r5, asr #24
    6120:	0000076e 	andeq	r0, r0, lr, ror #14
    6124:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6128:	0038000c 	eorseq	r0, r8, ip
    612c:	51011540 	tstpl	r1, r0, asr #10
    6130:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
    6134:	0800533e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, ip, lr}
    6138:	00000c45 	andeq	r0, r0, r5, asr #24
    613c:	0000078a 	andeq	r0, r0, sl, lsl #15
    6140:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6144:	0038000c 	eorseq	r0, r8, ip
    6148:	51011540 	tstpl	r1, r0, asr #10
    614c:	14003101 	strne	r3, [r0], #-257	; 0xfffffeff
    6150:	08005348 	stmdaeq	r0, {r3, r6, r8, r9, ip, lr}
    6154:	00000c68 	andeq	r0, r0, r8, ror #24
    6158:	000007a1 	andeq	r0, r0, r1, lsr #15
    615c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6160:	0038000c 	eorseq	r0, r8, ip
    6164:	4c160040 	ldcmi	0, cr0, [r6], {64}	; 0x40
    6168:	65080053 	strvs	r0, [r8, #-83]	; 0xffffffad
    616c:	14000002 	strne	r0, [r0], #-2
    6170:	08005356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, ip, lr}
    6174:	00000c74 	andeq	r0, r0, r4, ror ip
    6178:	000007c8 	andeq	r0, r0, r8, asr #15
    617c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6180:	0110000c 	tsteq	r0, ip
    6184:	51011540 	tstpl	r1, r0, asr #10
    6188:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
    618c:	535e1400 	cmppl	lr, #0, 8
    6190:	0c450800 	mcrreq	8, 0, r0, r5, cr0
    6194:	07e40000 	strbeq	r0, [r4, r0]!
    6198:	01150000 	tsteq	r5, r0
    619c:	000c0550 	andeq	r0, ip, r0, asr r5
    61a0:	15400038 	strbne	r0, [r0, #-56]	; 0xffffffc8
    61a4:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    61a8:	536c1400 	cmnpl	ip, #0, 8
    61ac:	0c510800 	mrrceq	8, 0, r0, r1, cr0
    61b0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    61b4:	01150000 	tsteq	r5, r0
    61b8:	000c0550 	andeq	r0, ip, r0, asr r5
    61bc:	15400110 	strbne	r0, [r0, #-272]	; 0xfffffef0
    61c0:	0a035101 	beq	da5cc <__ram_size__+0xca5cc>
    61c4:	14000400 	strne	r0, [r0], #-1024	; 0xfffffc00
    61c8:	08005374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, lr}
    61cc:	00000c5c 	andeq	r0, r0, ip, asr ip
    61d0:	0000081f 	andeq	r0, r0, pc, lsl r8
    61d4:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    61d8:	0038000c 	eorseq	r0, r8, ip
    61dc:	51011540 	tstpl	r1, r0, asr #10
    61e0:	00230802 	eoreq	r0, r3, r2, lsl #16
    61e4:	00537c14 	subseq	r7, r3, r4, lsl ip
    61e8:	000c4508 	andeq	r4, ip, r8, lsl #10
    61ec:	00083b00 	andeq	r3, r8, r0, lsl #22
    61f0:	50011500 	andpl	r1, r1, r0, lsl #10
    61f4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    61f8:	01154000 	tsteq	r5, r0
    61fc:	00320151 	eorseq	r0, r2, r1, asr r1
    6200:	00538814 	subseq	r8, r3, r4, lsl r8
    6204:	000c4508 	andeq	r4, ip, r8, lsl #10
    6208:	00085700 	andeq	r5, r8, r0, lsl #14
    620c:	50011500 	andpl	r1, r1, r0, lsl #10
    6210:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6214:	01154000 	tsteq	r5, r0
    6218:	00310151 	eorseq	r0, r1, r1, asr r1
    621c:	00539214 	subseq	r9, r3, r4, lsl r2
    6220:	000c6808 	andeq	r6, ip, r8, lsl #16
    6224:	00086e00 	andeq	r6, r8, r0, lsl #28
    6228:	50011500 	andpl	r1, r1, r0, lsl #10
    622c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6230:	16004000 	strne	r4, [r0], -r0
    6234:	08005396 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, ip, lr}
    6238:	00000265 	andeq	r0, r0, r5, ror #4
    623c:	00539e14 	subseq	r9, r3, r4, lsl lr
    6240:	000c5c08 	andeq	r5, ip, r8, lsl #24
    6244:	00089300 	andeq	r9, r8, r0, lsl #6
    6248:	50011500 	andpl	r1, r1, r0, lsl #10
    624c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6250:	01154000 	tsteq	r5, r0
    6254:	00400151 	subeq	r0, r0, r1, asr r1
    6258:	0053a614 	subseq	sl, r3, r4, lsl r6
    625c:	000c4508 	andeq	r4, ip, r8, lsl #10
    6260:	0008af00 	andeq	sl, r8, r0, lsl #30
    6264:	50011500 	andpl	r1, r1, r0, lsl #10
    6268:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    626c:	01154000 	tsteq	r5, r0
    6270:	00320151 	eorseq	r0, r2, r1, asr r1
    6274:	0053b214 	subseq	fp, r3, r4, lsl r2
    6278:	000c4508 	andeq	r4, ip, r8, lsl #10
    627c:	0008cb00 	andeq	ip, r8, r0, lsl #22
    6280:	50011500 	andpl	r1, r1, r0, lsl #10
    6284:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6288:	01154000 	tsteq	r5, r0
    628c:	00310151 	eorseq	r0, r1, r1, asr r1
    6290:	0053bc14 	subseq	fp, r3, r4, lsl ip
    6294:	000c6808 	andeq	r6, ip, r8, lsl #16
    6298:	0008e200 	andeq	lr, r8, r0, lsl #4
    629c:	50011500 	andpl	r1, r1, r0, lsl #10
    62a0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    62a4:	16004000 	strne	r4, [r0], -r0
    62a8:	080053c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, lr}
    62ac:	00000265 	andeq	r0, r0, r5, ror #4
    62b0:	0053ca17 	subseq	ip, r3, r7, lsl sl
    62b4:	000c7408 	andeq	r7, ip, r8, lsl #8
    62b8:	50011500 	andpl	r1, r1, r0, lsl #10
    62bc:	10000c05 	andne	r0, r0, r5, lsl #24
    62c0:	01154001 	tsteq	r5, r1
    62c4:	000a0351 	andeq	r0, sl, r1, asr r3
    62c8:	18000004 	stmdane	r0, {r2}
    62cc:	0000054b 	andeq	r0, r0, fp, asr #10
    62d0:	e0014201 	and	r4, r1, r1, lsl #4
    62d4:	e0080053 	and	r0, r8, r3, asr r0
    62d8:	01000000 	mrseq	r0, (UNDEF: 0)
    62dc:	000ad29c 	muleq	sl, ip, r2
    62e0:	00691900 	rsbeq	r1, r9, r0, lsl #18
    62e4:	d2014501 	andle	r4, r1, #4194304	; 0x400000
    62e8:	f400000a 	vst4.8	{d0-d3}, [r0], sl
    62ec:	1300000e 	movwne	r0, #14
    62f0:	0000025d 	andeq	r0, r0, sp, asr r2
    62f4:	080054a8 	stmdaeq	r0, {r3, r5, r7, sl, ip, lr}
    62f8:	00000018 	andeq	r0, r0, r8, lsl r0
    62fc:	14016701 	strne	r6, [r1], #-1793	; 0xfffff8ff
    6300:	080053ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, lr}
    6304:	00000c45 	andeq	r0, r0, r5, asr #24
    6308:	00000956 	andeq	r0, r0, r6, asr r9
    630c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6310:	0038000c 	eorseq	r0, r8, ip
    6314:	51011540 	tstpl	r1, r0, asr #10
    6318:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
    631c:	080053fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip, lr}
    6320:	00000c51 	andeq	r0, r0, r1, asr ip
    6324:	00000974 	andeq	r0, r0, r4, ror r9
    6328:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    632c:	0110000c 	tsteq	r0, ip
    6330:	51011540 	tstpl	r1, r0, asr #10
    6334:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    6338:	54041400 	strpl	r1, [r4], #-1024	; 0xfffffc00
    633c:	0c5c0800 	mrrceq	8, 0, r0, ip, cr0
    6340:	098b0000 	stmibeq	fp, {}	; <UNPREDICTABLE>
    6344:	01150000 	tsteq	r5, r0
    6348:	000c0550 	andeq	r0, ip, r0, asr r5
    634c:	00400038 	subeq	r0, r0, r8, lsr r0
    6350:	00540c14 	subseq	r0, r4, r4, lsl ip
    6354:	000c4508 	andeq	r4, ip, r8, lsl #10
    6358:	0009a700 	andeq	sl, r9, r0, lsl #14
    635c:	50011500 	andpl	r1, r1, r0, lsl #10
    6360:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6364:	01154000 	tsteq	r5, r0
    6368:	00320151 	eorseq	r0, r2, r1, asr r1
    636c:	00541814 	subseq	r1, r4, r4, lsl r8
    6370:	000c4508 	andeq	r4, ip, r8, lsl #10
    6374:	0009c300 	andeq	ip, r9, r0, lsl #6
    6378:	50011500 	andpl	r1, r1, r0, lsl #10
    637c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6380:	01154000 	tsteq	r5, r0
    6384:	00310151 	eorseq	r0, r1, r1, asr r1
    6388:	00542214 	subseq	r2, r4, r4, lsl r2
    638c:	000c6808 	andeq	r6, ip, r8, lsl #16
    6390:	0009da00 	andeq	sp, r9, r0, lsl #20
    6394:	50011500 	andpl	r1, r1, r0, lsl #10
    6398:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    639c:	16004000 	strne	r4, [r0], -r0
    63a0:	08005426 	stmdaeq	r0, {r1, r2, r5, sl, ip, lr}
    63a4:	00000265 	andeq	r0, r0, r5, ror #4
    63a8:	00544014 	subseq	r4, r4, r4, lsl r0
    63ac:	000c7408 	andeq	r7, ip, r8, lsl #8
    63b0:	000a0100 	andeq	r0, sl, r0, lsl #2
    63b4:	50011500 	andpl	r1, r1, r0, lsl #10
    63b8:	10000c05 	andne	r0, r0, r5, lsl #24
    63bc:	01154001 	tsteq	r5, r1
    63c0:	000a0351 	andeq	r0, sl, r1, asr r3
    63c4:	4e140008 	cdpmi	0, 1, cr0, cr4, cr8, {0}
    63c8:	45080054 	strmi	r0, [r8, #-84]	; 0xffffffac
    63cc:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    63d0:	1500000a 	strne	r0, [r0, #-10]
    63d4:	0c055001 	stceq	0, cr5, [r5], {1}
    63d8:	40003800 	andmi	r3, r0, r0, lsl #16
    63dc:	01510115 	cmpeq	r1, r5, lsl r1
    63e0:	5c140032 	ldcpl	0, cr0, [r4], {50}	; 0x32
    63e4:	51080054 	qaddpl	r0, r4, r8
    63e8:	3b00000c 	blcc	6420 <_Minimum_Stack_Size+0x6320>
    63ec:	1500000a 	strne	r0, [r0, #-10]
    63f0:	0c055001 	stceq	0, cr5, [r5], {1}
    63f4:	40011000 	andmi	r1, r1, r0
    63f8:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    63fc:	0004000a 	andeq	r0, r4, sl
    6400:	00546414 	subseq	r6, r4, r4, lsl r4
    6404:	000c5c08 	andeq	r5, ip, r8, lsl #24
    6408:	000a5200 	andeq	r5, sl, r0, lsl #4
    640c:	50011500 	andpl	r1, r1, r0, lsl #10
    6410:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6414:	14004000 	strne	r4, [r0], #-0
    6418:	0800546c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip, lr}
    641c:	00000c45 	andeq	r0, r0, r5, asr #24
    6420:	00000a6e 	andeq	r0, r0, lr, ror #20
    6424:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6428:	0038000c 	eorseq	r0, r8, ip
    642c:	51011540 	tstpl	r1, r0, asr #10
    6430:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
    6434:	08005478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip, lr}
    6438:	00000c45 	andeq	r0, r0, r5, asr #24
    643c:	00000a8a 	andeq	r0, r0, sl, lsl #21
    6440:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6444:	0038000c 	eorseq	r0, r8, ip
    6448:	51011540 	tstpl	r1, r0, asr #10
    644c:	14003101 	strne	r3, [r0], #-257	; 0xfffffeff
    6450:	08005482 	stmdaeq	r0, {r1, r7, sl, ip, lr}
    6454:	00000c68 	andeq	r0, r0, r8, ror #24
    6458:	00000aa1 	andeq	r0, r0, r1, lsr #21
    645c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6460:	0038000c 	eorseq	r0, r8, ip
    6464:	86160040 	ldrhi	r0, [r6], -r0, asr #32
    6468:	65080054 	strvs	r0, [r8, #-84]	; 0xffffffac
    646c:	14000002 	strne	r0, [r0], #-2
    6470:	080054a0 	stmdaeq	r0, {r5, r7, sl, ip, lr}
    6474:	00000c74 	andeq	r0, r0, r4, ror ip
    6478:	00000ac8 	andeq	r0, r0, r8, asr #21
    647c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    6480:	0110000c 	tsteq	r0, ip
    6484:	51011540 	tstpl	r1, r0, asr #10
    6488:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
    648c:	54a81600 	strtpl	r1, [r8], #1536	; 0x600
    6490:	02990800 	addseq	r0, r9, #0, 16
    6494:	1a000000 	bne	649c <_Minimum_Stack_Size+0x639c>
    6498:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    649c:	e41b0074 	ldr	r0, [fp], #-116	; 0xffffff8c
    64a0:	e400000a 	str	r0, [r0], #-10
    64a4:	1c00000a 	stcne	0, cr0, [r0], {10}
    64a8:	00740500 	rsbseq	r0, r4, r0, lsl #10
    64ac:	ab1d0000 	blge	7464b4 <__ram_size__+0x7364b4>
    64b0:	04000000 	streq	r0, [r0], #-0
    64b4:	0af50112 	beq	ffd46904 <__ram_end__+0xdfd36904>
    64b8:	d9050000 	stmdble	r5, {}	; <UNPREDICTABLE>
    64bc:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    64c0:	00001bec 	andeq	r1, r0, ip, ror #23
    64c4:	00371801 	eorseq	r1, r7, r1, lsl #16
    64c8:	03050000 	movweq	r0, #20480	; 0x5000
    64cc:	200013f4 	strdcs	r1, [r0], -r4
    64d0:	001ca21e 	andseq	sl, ip, lr, lsl r2
    64d4:	37190100 	ldrcc	r0, [r9, -r0, lsl #2]
    64d8:	05000000 	streq	r0, [r0, #-0]
    64dc:	0013f603 	andseq	pc, r3, r3, lsl #12
    64e0:	1b5e1e20 	blne	178dd68 <__ram_size__+0x177dd68>
    64e4:	1a010000 	bne	464ec <__ram_size__+0x364ec>
    64e8:	00000037 	andeq	r0, r0, r7, lsr r0
    64ec:	13f80305 	mvnsne	r0, #335544320	; 0x14000000
    64f0:	c61e2000 	ldrgt	r2, [lr], -r0
    64f4:	0100001c 	tsteq	r0, ip, lsl r0
    64f8:	0000371b 	andeq	r3, r0, fp, lsl r7
    64fc:	fa030500 	blx	c7904 <__ram_size__+0xb7904>
    6500:	1e200013 	miane	acc0, r3, r0
    6504:	00001bd9 	ldrdeq	r1, [r0], -r9
    6508:	00371c01 	eorseq	r1, r7, r1, lsl #24
    650c:	03050000 	movweq	r0, #20480	; 0x5000
    6510:	200013fc 	strdcs	r1, [r0], -ip
    6514:	001c151e 	andseq	r1, ip, lr, lsl r5
    6518:	371d0100 	ldrcc	r0, [sp, -r0, lsl #2]
    651c:	05000000 	streq	r0, [r0, #-0]
    6520:	0013fe03 	andseq	pc, r3, r3, lsl #28
    6524:	1c371e20 	ldcne	14, cr1, [r7], #-128	; 0xffffff80
    6528:	21010000 	mrscs	r0, (UNDEF: 1)
    652c:	00000062 	andeq	r0, r0, r2, rrx
    6530:	14000305 	strne	r0, [r0], #-773	; 0xfffffcfb
    6534:	3e1e2000 	cdpcc	0, 1, cr2, cr14, cr0, {0}
    6538:	0100001c 	tsteq	r0, ip, lsl r0
    653c:	00006222 	andeq	r6, r0, r2, lsr #4
    6540:	02030500 	andeq	r0, r3, #0, 10
    6544:	1e200014 	miane	acc0, r4, r0
    6548:	00001c45 	andeq	r1, r0, r5, asr #24
    654c:	00622301 	rsbeq	r2, r2, r1, lsl #6
    6550:	03050000 	movweq	r0, #20480	; 0x5000
    6554:	20001404 	andcs	r1, r0, r4, lsl #8
    6558:	001bb11e 	andseq	fp, fp, lr, lsl r1
    655c:	62240100 	eorvs	r0, r4, #0, 2
    6560:	05000000 	streq	r0, [r0, #-0]
    6564:	00140603 	andseq	r0, r4, r3, lsl #12
    6568:	1bba1e20 	blne	fee8ddf0 <__ram_end__+0xdee7ddf0>
    656c:	25010000 	strcs	r0, [r1, #-0]
    6570:	00000062 	andeq	r0, r0, r2, rrx
    6574:	14080305 	strne	r0, [r8], #-773	; 0xfffffcfb
    6578:	c31e2000 	tstgt	lr, #0
    657c:	0100001b 	tsteq	r0, fp, lsl r0
    6580:	00006226 	andeq	r6, r0, r6, lsr #4
    6584:	0a030500 	beq	c798c <__ram_size__+0xb798c>
    6588:	1b200014 	blne	8065e0 <__ram_size__+0x7f65e0>
    658c:	000000a5 	andeq	r0, r0, r5, lsr #1
    6590:	00000bd6 	ldrdeq	r0, [r0], -r6
    6594:	0000e71f 	andeq	lr, r0, pc, lsl r7
    6598:	1e000800 	cdpne	8, 0, cr0, cr0, cr0, {0}
    659c:	00001bc9 	andeq	r1, r0, r9, asr #23
    65a0:	0be72901 	bleq	ff9d09ac <__ram_end__+0xdf9c09ac>
    65a4:	03050000 	movweq	r0, #20480	; 0x5000
    65a8:	200002ea 	andcs	r0, r0, sl, ror #5
    65ac:	000bc605 	andeq	ip, fp, r5, lsl #12
    65b0:	00a51b00 	adceq	r1, r5, r0, lsl #22
    65b4:	0bfc0000 	bleq	fff065bc <__ram_end__+0xdfef65bc>
    65b8:	e71f0000 	ldr	r0, [pc, -r0]
    65bc:	11000000 	mrsne	r0, (UNDEF: 0)
    65c0:	1bf71e00 	blne	ffdcddc8 <__ram_end__+0xdfdbddc8>
    65c4:	2d010000 	stccs	0, cr0, [r1, #-0]
    65c8:	00000c0d 	andeq	r0, r0, sp, lsl #24
    65cc:	13e10305 	mvnne	r0, #335544320	; 0x14000000
    65d0:	ec052000 	stc	0, cr2, [r5], {-0}
    65d4:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    65d8:	00001c4c 	andeq	r1, r0, ip, asr #24
    65dc:	00a52f01 	adceq	r2, r5, r1, lsl #30
    65e0:	03050000 	movweq	r0, #20480	; 0x5000
    65e4:	200013e0 	andcs	r1, r0, r0, ror #7
    65e8:	001c601e 	andseq	r6, ip, lr, lsl r0
    65ec:	a5300100 	ldrge	r0, [r0, #-256]!	; 0xffffff00
    65f0:	05000000 	streq	r0, [r0, #-0]
    65f4:	00140d03 	andseq	r0, r4, r3, lsl #26
    65f8:	1b761e20 	blne	1d8de80 <__ram_size__+0x1d7de80>
    65fc:	32010000 	andcc	r0, r1, #0
    6600:	000000a5 	andeq	r0, r0, r5, lsr #1
    6604:	140c0305 	strne	r0, [ip], #-773	; 0xfffffcfb
    6608:	ad202000 	stcge	0, cr2, [r0, #-0]
    660c:	ad00001c 	stcge	0, cr0, [r0, #-112]	; 0xffffff90
    6610:	0500001c 	streq	r0, [r0, #-28]	; 0xffffffe4
    6614:	3c21011a 	stfccs	f0, [r1], #-104	; 0xffffff98
    6618:	3c000005 	stccc	0, cr0, [r0], {5}
    661c:	06000005 	streq	r0, [r0], -r5
    6620:	1b4d20e2 	blne	134e9b0 <__ram_size__+0x133e9b0>
    6624:	1b4d0000 	blne	134662c <__ram_size__+0x133662c>
    6628:	10050000 	andne	r0, r5, r0
    662c:	1c742001 	ldclne	0, cr2, [r4], #-4
    6630:	1c740000 	ldclne	0, cr0, [r4], #-0
    6634:	11050000 	mrsne	r0, (UNDEF: 5)
    6638:	04d82101 	ldrbeq	r2, [r8], #257	; 0x101
    663c:	04d80000 	ldrbeq	r0, [r8], #0
    6640:	e1060000 	mrs	r0, (UNDEF: 6)
    6644:	000b4f00 	andeq	r4, fp, r0, lsl #30
    6648:	d1000400 	tstle	r0, r0, lsl #8
    664c:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    6650:	00035901 	andeq	r5, r3, r1, lsl #18
    6654:	1d4f0c00 	stclne	12, cr0, [pc, #-0]	; 665c <_Minimum_Stack_Size+0x655c>
    6658:	01cf0000 	biceq	r0, pc, r0
    665c:	54c00000 	strbpl	r0, [r0], #0
    6660:	03380800 	teqeq	r8, #0, 16
    6664:	15ac0000 	strne	r0, [ip, #0]!
    6668:	04020000 	streq	r0, [r2], #-0
    666c:	00023c05 	andeq	r3, r2, r5, lsl #24
    6670:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    6674:	0000008e 	andeq	r0, r0, lr, lsl #1
    6678:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    667c:	03000001 	movweq	r0, #1
    6680:	00323375 	eorseq	r3, r2, r5, ror r3
    6684:	00452702 	subeq	r2, r5, r2, lsl #14
    6688:	04020000 	streq	r0, [r2], #-0
    668c:	0001f207 	andeq	pc, r1, r7, lsl #4
    6690:	31750300 	cmncc	r5, r0, lsl #6
    6694:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    6698:	00000057 	andeq	r0, r0, r7, asr r0
    669c:	29070202 	stmdbcs	r7, {r1, r9}
    66a0:	03000002 	movweq	r0, #2
    66a4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    66a8:	00006829 	andeq	r6, r0, r9, lsr #16
    66ac:	08010200 	stmdaeq	r1, {r9}
    66b0:	00000152 	andeq	r0, r0, r2, asr r1
    66b4:	00001704 	andeq	r1, r0, r4, lsl #14
    66b8:	7a2f0200 	bvc	bc6ec0 <__ram_size__+0xbb6ec0>
    66bc:	05000000 	streq	r0, [r0, #-0]
    66c0:	00000045 	andeq	r0, r0, r5, asr #32
    66c4:	00680106 	rsbeq	r0, r8, r6, lsl #2
    66c8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    66cc:	00000098 	muleq	r0, r8, r0
    66d0:	00080407 	andeq	r0, r8, r7, lsl #8
    66d4:	53080000 	movwpl	r0, #32768	; 0x8000
    66d8:	01005445 	tsteq	r0, r5, asr #8
    66dc:	13220400 			; <UNDEFINED> instruction: 0x13220400
    66e0:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    66e4:	0000007f 	andeq	r0, r0, pc, ror r0
    66e8:	002d8404 	eoreq	r8, sp, r4, lsl #8
    66ec:	7f390200 	svcvc	0x00390200
    66f0:	06000000 	streq	r0, [r0], -r0
    66f4:	00006801 	andeq	r6, r0, r1, lsl #16
    66f8:	c73b0200 	ldrgt	r0, [fp, -r0, lsl #4]!
    66fc:	07000000 	streq	r0, [r0, -r0]
    6700:	00000977 	andeq	r0, r0, r7, ror r9
    6704:	1b7f0700 	blne	1fc830c <__ram_size__+0x1fb830c>
    6708:	00010000 	andeq	r0, r1, r0
    670c:	000d3c04 	andeq	r3, sp, r4, lsl #24
    6710:	ae3b0200 	cdpge	2, 3, cr0, cr11, cr0, {0}
    6714:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    6718:	c9240350 	stmdbgt	r4!, {r4, r6, r8, r9}
    671c:	0a000001 	beq	6728 <_Minimum_Stack_Size+0x6628>
    6720:	03005253 	movweq	r5, #595	; 0x253
    6724:	00006f26 	andeq	r6, r0, r6, lsr #30
    6728:	430a0000 	movwmi	r0, #40960	; 0xa000
    672c:	03003152 	movweq	r3, #338	; 0x152
    6730:	00006f27 	andeq	r6, r0, r7, lsr #30
    6734:	430a0400 	movwmi	r0, #41984	; 0xa400
    6738:	03003252 	movweq	r3, #594	; 0x252
    673c:	00006f28 	andeq	r6, r0, r8, lsr #30
    6740:	c50b0800 	strgt	r0, [fp, #-2048]	; 0xfffff800
    6744:	03000012 	movweq	r0, #18
    6748:	00006f29 	andeq	r6, r0, r9, lsr #30
    674c:	cb0b0c00 	blgt	2c9754 <__ram_size__+0x2b9754>
    6750:	03000012 	movweq	r0, #18
    6754:	00006f2a 	andeq	r6, r0, sl, lsr #30
    6758:	770b1000 	strvc	r1, [fp, -r0]
    675c:	03000015 	movweq	r0, #21
    6760:	00006f2b 	andeq	r6, r0, fp, lsr #30
    6764:	7d0b1400 	cfstrsvc	mvf1, [fp, #-0]
    6768:	03000015 	movweq	r0, #21
    676c:	00006f2c 	andeq	r6, r0, ip, lsr #30
    6770:	830b1800 	movwhi	r1, #47104	; 0xb800
    6774:	03000015 	movweq	r0, #21
    6778:	00006f2d 	andeq	r6, r0, sp, lsr #30
    677c:	890b1c00 	stmdbhi	fp, {sl, fp, ip}
    6780:	03000015 	movweq	r0, #21
    6784:	00006f2e 	andeq	r6, r0, lr, lsr #30
    6788:	480a2000 	stmdami	sl, {sp}
    678c:	03005254 	movweq	r5, #596	; 0x254
    6790:	00006f2f 	andeq	r6, r0, pc, lsr #30
    6794:	4c0a2400 	cfstrsmi	mvf2, [sl], {-0}
    6798:	03005254 	movweq	r5, #596	; 0x254
    679c:	00006f30 	andeq	r6, r0, r0, lsr pc
    67a0:	960b2800 	strls	r2, [fp], -r0, lsl #16
    67a4:	0300000c 	movweq	r0, #12
    67a8:	00006f31 	andeq	r6, r0, r1, lsr pc
    67ac:	9b0b2c00 	blls	2d17b4 <__ram_size__+0x2c17b4>
    67b0:	0300000c 	movweq	r0, #12
    67b4:	00006f32 	andeq	r6, r0, r2, lsr pc
    67b8:	a00b3000 	andge	r3, fp, r0
    67bc:	0300000c 	movweq	r0, #12
    67c0:	00006f33 	andeq	r6, r0, r3, lsr pc
    67c4:	210b3400 	tstcs	fp, r0, lsl #8
    67c8:	03000012 	movweq	r0, #18
    67cc:	00006f34 	andeq	r6, r0, r4, lsr pc
    67d0:	580b3800 	stmdapl	fp, {fp, ip, sp}
    67d4:	03000013 	movweq	r0, #19
    67d8:	00006f35 	andeq	r6, r0, r5, lsr pc
    67dc:	5d0b3c00 	stcpl	12, cr3, [fp, #-0]
    67e0:	03000013 	movweq	r0, #19
    67e4:	00006f36 	andeq	r6, r0, r6, lsr pc
    67e8:	620b4000 	andvs	r4, fp, #0
    67ec:	03000013 	movweq	r0, #19
    67f0:	00006f37 	andeq	r6, r0, r7, lsr pc
    67f4:	670b4400 	strvs	r4, [fp, -r0, lsl #8]
    67f8:	03000013 	movweq	r0, #19
    67fc:	00006f38 	andeq	r6, r0, r8, lsr pc
    6800:	440a4800 	strmi	r4, [sl], #-2048	; 0xfffff800
    6804:	39030052 	stmdbcc	r3, {r1, r4, r6}
    6808:	0000006f 	andeq	r0, r0, pc, rrx
    680c:	6204004c 	andvs	r0, r4, #76	; 0x4c
    6810:	03000011 	movweq	r0, #17
    6814:	0000d23a 	andeq	sp, r0, sl, lsr r2
    6818:	07040200 	streq	r0, [r4, -r0, lsl #4]
    681c:	00000311 	andeq	r0, r0, r1, lsl r3
    6820:	1a041409 	bne	10b84c <__ram_size__+0xfb84c>
    6824:	0000022c 	andeq	r0, r0, ip, lsr #4
    6828:	0012d70b 	andseq	sp, r2, fp, lsl #14
    682c:	3a1c0400 	bcc	707834 <__ram_size__+0x6f7834>
    6830:	00000000 	andeq	r0, r0, r0
    6834:	000f520b 	andeq	r5, pc, fp, lsl #4
    6838:	c71d0400 	ldrgt	r0, [sp, -r0, lsl #8]
    683c:	04000000 	streq	r0, [r0], #-0
    6840:	0010830b 	andseq	r8, r0, fp, lsl #6
    6844:	c71e0400 	ldrgt	r0, [lr, -r0, lsl #8]
    6848:	05000000 	streq	r0, [r0, #-0]
    684c:	0015080b 	andseq	r0, r5, fp, lsl #16
    6850:	3a1f0400 	bcc	7c7858 <__ram_size__+0x7b7858>
    6854:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6858:	0013870b 	andseq	r8, r3, fp, lsl #14
    685c:	3a200400 	bcc	807864 <__ram_size__+0x7f7864>
    6860:	0c000000 	stceq	0, cr0, [r0], {-0}
    6864:	0010cc0b 	andseq	ip, r0, fp, lsl #24
    6868:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    686c:	10000000 	andne	r0, r0, r0
    6870:	0e8d0400 	cdpeq	4, 8, cr0, cr13, cr0, {0}
    6874:	22040000 	andcs	r0, r4, #0
    6878:	000001db 	ldrdeq	r0, [r0], -fp
    687c:	001e9a0c 	andseq	r9, lr, ip, lsl #20
    6880:	c0820100 	addgt	r0, r2, r0, lsl #2
    6884:	5c080054 	stcpl	0, cr0, [r8], {84}	; 0x54
    6888:	01000000 	mrseq	r0, (UNDEF: 0)
    688c:	0002b39c 	muleq	r2, ip, r3
    6890:	1ce40d00 	stclne	13, cr0, [r4]
    6894:	82010000 	andhi	r0, r1, #0
    6898:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    689c:	00000f1e 	andeq	r0, r0, lr, lsl pc
    68a0:	0054e20e 	subseq	lr, r4, lr, lsl #4
    68a4:	000b4608 	andeq	r4, fp, r8, lsl #12
    68a8:	00027500 	andeq	r7, r2, r0, lsl #10
    68ac:	50010f00 	andpl	r0, r1, r0, lsl #30
    68b0:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    68b4:	0151010f 	cmpeq	r1, pc, lsl #2
    68b8:	f40e0031 	vst4.8	{d0-d3}, [lr :256], r1
    68bc:	46080054 			; <UNDEFINED> instruction: 0x46080054
    68c0:	8f00000b 	svchi	0x0000000b
    68c4:	0f000002 	svceq	0x00000002
    68c8:	0a035001 	beq	da8d4 <__ram_size__+0xca8d4>
    68cc:	010f0400 	tsteq	pc, r0, lsl #8
    68d0:	00310151 	eorseq	r0, r1, r1, asr r1
    68d4:	0055060e 	subseq	r0, r5, lr, lsl #12
    68d8:	000b4608 	andeq	r4, fp, r8, lsl #12
    68dc:	0002a900 	andeq	sl, r2, r0, lsl #18
    68e0:	50010f00 	andpl	r0, r1, r0, lsl #30
    68e4:	80000a03 	andhi	r0, r0, r3, lsl #20
    68e8:	0151010f 	cmpeq	r1, pc, lsl #2
    68ec:	14100031 	ldrne	r0, [r0], #-49	; 0xffffffcf
    68f0:	46080055 			; <UNDEFINED> instruction: 0x46080055
    68f4:	0000000b 	andeq	r0, r0, fp
    68f8:	01c90411 	biceq	r0, r9, r1, lsl r4
    68fc:	630c0000 	movwvs	r0, #49152	; 0xc000
    6900:	0100000f 	tsteq	r0, pc
    6904:	00551cae 	subseq	r1, r5, lr, lsr #25
    6908:	00004808 	andeq	r4, r0, r8, lsl #16
    690c:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    6910:	12000003 	andne	r0, r0, #3
    6914:	00001ce4 	andeq	r1, r0, r4, ror #25
    6918:	02b3ae01 	adcseq	sl, r3, #1, 28
    691c:	50010000 	andpl	r0, r1, r0
    6920:	001d7812 	andseq	r7, sp, r2, lsl r8
    6924:	07ae0100 	streq	r0, [lr, r0, lsl #2]!
    6928:	01000003 	tsteq	r0, r3
    692c:	1ce91351 	stclne	3, cr1, [r9], #324	; 0x144
    6930:	b0010000 	andlt	r0, r1, r0
    6934:	0000003a 	andeq	r0, r0, sl, lsr r0
    6938:	00000f7c 	andeq	r0, r0, ip, ror pc
    693c:	001f4313 	andseq	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    6940:	5eb10100 	frdpls	f0, f1, f0
    6944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    6948:	00000010 	andeq	r0, r0, r0, lsl r0
    694c:	022c0411 	eoreq	r0, ip, #285212672	; 0x11000000
    6950:	ff0c0000 			; <UNDEFINED> instruction: 0xff0c0000
    6954:	01000011 	tsteq	r0, r1, lsl r0
    6958:	005564eb 	subseq	r6, r5, fp, ror #9
    695c:	00001208 	andeq	r1, r0, r8, lsl #4
    6960:	309c0100 	addscc	r0, ip, r0, lsl #2
    6964:	12000003 	andne	r0, r0, #3
    6968:	00001d78 	andeq	r1, r0, r8, ror sp
    696c:	0307eb01 	movweq	lr, #31489	; 0x7b01
    6970:	50010000 	andpl	r0, r1, r0
    6974:	0f241400 	svceq	0x00241400
    6978:	0a010000 	beq	46980 <__ram_size__+0x36980>
    697c:	00557601 	subseq	r7, r5, r1, lsl #12
    6980:	00001208 	andeq	r1, r0, r8, lsl #4
    6984:	639c0100 	orrsvs	r0, ip, #0, 2
    6988:	15000003 	strne	r0, [r0, #-3]
    698c:	00001ce4 	andeq	r1, r0, r4, ror #25
    6990:	b3010a01 	movwlt	r0, #6657	; 0x1a01
    6994:	01000002 	tsteq	r0, r2
    6998:	0c651550 	cfstr64eq	mvdx1, [r5], #-320	; 0xfffffec0
    699c:	0a010000 	beq	469a4 <__ram_size__+0x369a4>
    69a0:	0000c701 	andeq	ip, r0, r1, lsl #14
    69a4:	00510100 	subseq	r0, r1, r0, lsl #2
    69a8:	00205314 	eoreq	r5, r0, r4, lsl r3
    69ac:	01260100 			; <UNDEFINED> instruction: 0x01260100
    69b0:	08005588 	stmdaeq	r0, {r3, r7, r8, sl, ip, lr}
    69b4:	00000012 	andeq	r0, r0, r2, lsl r0
    69b8:	03969c01 	orrseq	r9, r6, #256	; 0x100
    69bc:	e4150000 	ldr	r0, [r5], #-0
    69c0:	0100001c 	tsteq	r0, ip, lsl r0
    69c4:	02b30126 	adcseq	r0, r3, #-2147483639	; 0x80000009
    69c8:	50010000 	andpl	r0, r1, r0
    69cc:	000c6515 	andeq	r6, ip, r5, lsl r5
    69d0:	01260100 			; <UNDEFINED> instruction: 0x01260100
    69d4:	000000c7 	andeq	r0, r0, r7, asr #1
    69d8:	14005101 	strne	r5, [r0], #-257	; 0xfffffeff
    69dc:	0000125b 	andeq	r1, r0, fp, asr r2
    69e0:	9a014701 	bls	585ec <__ram_size__+0x485ec>
    69e4:	12080055 	andne	r0, r8, #85	; 0x55
    69e8:	01000000 	mrseq	r0, (UNDEF: 0)
    69ec:	0003e99c 	muleq	r3, ip, r9
    69f0:	1ce41500 	cfstr64ne	mvdx1, [r4]
    69f4:	47010000 	strmi	r0, [r1, -r0]
    69f8:	0002b301 	andeq	fp, r2, r1, lsl #6
    69fc:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6a00:	0000202b 	andeq	r2, r0, fp, lsr #32
    6a04:	4c014701 	stcmi	7, cr4, [r1], {1}
    6a08:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6a0c:	15000010 	strne	r0, [r0, #-16]
    6a10:	00000c65 	andeq	r0, r0, r5, ror #24
    6a14:	c7014701 	strgt	r4, [r1, -r1, lsl #14]
    6a18:	01000000 	mrseq	r0, (UNDEF: 0)
    6a1c:	20321752 	eorscs	r1, r2, r2, asr r7
    6a20:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    6a24:	00005e01 	andeq	r5, r0, r1, lsl #28
    6a28:	00104f00 	andseq	r4, r0, r0, lsl #30
    6a2c:	38140000 	ldmdacc	r4, {}	; <UNPREDICTABLE>
    6a30:	01000011 	tsteq	r0, r1, lsl r0
    6a34:	55ac0166 	strpl	r0, [ip, #358]!	; 0x166
    6a38:	000a0800 	andeq	r0, sl, r0, lsl #16
    6a3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a40:	0000040e 	andeq	r0, r0, lr, lsl #8
    6a44:	001ce415 	andseq	lr, ip, r5, lsl r4
    6a48:	01660100 	cmneq	r6, r0, lsl #2
    6a4c:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6a50:	18005001 	stmdane	r0, {r0, ip, lr}
    6a54:	00001453 	andeq	r1, r0, r3, asr r4
    6a58:	98017601 	stmdals	r1, {r0, r9, sl, ip, sp, lr}
    6a5c:	b6000000 	strlt	r0, [r0], -r0
    6a60:	08080055 	stmdaeq	r8, {r0, r2, r4, r6}
    6a64:	01000000 	mrseq	r0, (UNDEF: 0)
    6a68:	0004499c 	muleq	r4, ip, r9
    6a6c:	1ce41600 	stclne	6, cr1, [r4]
    6a70:	76010000 	strvc	r0, [r1], -r0
    6a74:	0002b301 	andeq	fp, r2, r1, lsl #6
    6a78:	00109500 	andseq	r9, r0, r0, lsl #10
    6a7c:	1f531700 	svcne	0x00531700
    6a80:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    6a84:	00009801 	andeq	r9, r0, r1, lsl #16
    6a88:	0010b600 	andseq	fp, r0, r0, lsl #12
    6a8c:	dc140000 	ldcle	0, cr0, [r4], {-0}
    6a90:	01000011 	tsteq	r0, r1, lsl r0
    6a94:	55be0194 	ldrpl	r0, [lr, #404]!	; 0x194
    6a98:	000a0800 	andeq	r0, sl, r0, lsl #16
    6a9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6aa0:	0000046e 	andeq	r0, r0, lr, ror #8
    6aa4:	001ce415 	andseq	lr, ip, r5, lsl r4
    6aa8:	01940100 	orrseq	r0, r4, r0, lsl #2
    6aac:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6ab0:	18005001 	stmdane	r0, {r0, ip, lr}
    6ab4:	000012f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    6ab8:	9801a401 	stmdals	r1, {r0, sl, sp, pc}
    6abc:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    6ac0:	08080055 	stmdaeq	r8, {r0, r2, r4, r6}
    6ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    6ac8:	0004a99c 	muleq	r4, ip, r9
    6acc:	1ce41600 	stclne	6, cr1, [r4]
    6ad0:	a4010000 	strge	r0, [r1], #-0
    6ad4:	0002b301 	andeq	fp, r2, r1, lsl #6
    6ad8:	0010db00 	andseq	sp, r0, r0, lsl #22
    6adc:	1f531700 	svcne	0x00531700
    6ae0:	a6010000 	strge	r0, [r1], -r0
    6ae4:	00009801 	andeq	r9, r0, r1, lsl #16
    6ae8:	0010fc00 	andseq	pc, r0, r0, lsl #24
    6aec:	6c140000 	ldcvs	0, cr0, [r4], {-0}
    6af0:	0100000f 	tsteq	r0, pc
    6af4:	55d001c4 	ldrbpl	r0, [r0, #452]	; 0x1c4
    6af8:	00120800 	andseq	r0, r2, r0, lsl #16
    6afc:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b00:	000004dc 	ldrdeq	r0, [r0], -ip
    6b04:	001ce415 	andseq	lr, ip, r5, lsl r4
    6b08:	01c40100 	biceq	r0, r4, r0, lsl #2
    6b0c:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6b10:	65155001 	ldrvs	r5, [r5, #-1]
    6b14:	0100000c 	tsteq	r0, ip
    6b18:	00c701c4 	sbceq	r0, r7, r4, asr #3
    6b1c:	51010000 	mrspl	r0, (UNDEF: 1)
    6b20:	1dc91800 	stclne	8, cr1, [r9]
    6b24:	df010000 	svcle	0x00010000
    6b28:	00009801 	andeq	r9, r0, r1, lsl #16
    6b2c:	0055e200 	subseq	lr, r5, r0, lsl #4
    6b30:	00000808 	andeq	r0, r0, r8, lsl #16
    6b34:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    6b38:	16000005 	strne	r0, [r0], -r5
    6b3c:	00001ce4 	andeq	r1, r0, r4, ror #25
    6b40:	b301df01 	movwlt	sp, #7937	; 0x1f01
    6b44:	21000002 	tstcs	r0, r2
    6b48:	17000011 	smladne	r0, r1, r0, r0
    6b4c:	00001f53 	andeq	r1, r0, r3, asr pc
    6b50:	9801e101 	stmdals	r1, {r0, r8, sp, lr, pc}
    6b54:	42000000 	andmi	r0, r0, #0
    6b58:	00000011 	andeq	r0, r0, r1, lsl r0
    6b5c:	001e2914 	andseq	r2, lr, r4, lsl r9
    6b60:	02000100 	andeq	r0, r0, #0, 2
    6b64:	080055ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, ip, lr}
    6b68:	00000010 	andeq	r0, r0, r0, lsl r0
    6b6c:	056c9c01 	strbeq	r9, [ip, #-3073]!	; 0xfffff3ff
    6b70:	e4150000 	ldr	r0, [r5], #-0
    6b74:	0100001c 	tsteq	r0, ip, lsl r0
    6b78:	02b30200 	adcseq	r0, r3, #0, 4
    6b7c:	50010000 	andpl	r0, r1, r0
    6b80:	001d7116 	andseq	r7, sp, r6, lsl r1
    6b84:	02000100 	andeq	r0, r0, #0, 2
    6b88:	0000005e 	andeq	r0, r0, lr, asr r0
    6b8c:	00001169 	andeq	r1, r0, r9, ror #2
    6b90:	001ce917 	andseq	lr, ip, r7, lsl r9
    6b94:	02020100 	andeq	r0, r2, #0, 2
    6b98:	0000003a 	andeq	r0, r0, sl, lsr r0
    6b9c:	0000118a 	andeq	r1, r0, sl, lsl #3
    6ba0:	001f4317 	andseq	r4, pc, r7, lsl r3	; <UNPREDICTABLE>
    6ba4:	02030100 	andeq	r0, r3, #0, 2
    6ba8:	0000003a 	andeq	r0, r0, sl, lsr r0
    6bac:	000011a9 	andeq	r1, r0, r9, lsr #3
    6bb0:	201b1400 	andscs	r1, fp, r0, lsl #8
    6bb4:	1f010000 	svcne	0x00010000
    6bb8:	0055fa02 	subseq	pc, r5, r2, lsl #20
    6bbc:	00001208 	andeq	r1, r0, r8, lsl #4
    6bc0:	9f9c0100 	svcls	0x009c0100
    6bc4:	15000005 	strne	r0, [r0, #-5]
    6bc8:	00001ce4 	andeq	r1, r0, r4, ror #25
    6bcc:	b3021f01 	movwlt	r1, #12033	; 0x2f01
    6bd0:	01000002 	tsteq	r0, r2
    6bd4:	0c651550 	cfstr64eq	mvdx1, [r5], #-320	; 0xfffffec0
    6bd8:	1f010000 	svcne	0x00010000
    6bdc:	0000c702 	andeq	ip, r0, r2, lsl #14
    6be0:	00510100 	subseq	r0, r1, r0, lsl #2
    6be4:	00161114 	andseq	r1, r6, r4, lsl r1
    6be8:	025a0100 	subseq	r0, sl, #0, 2
    6bec:	0800560c 	stmdaeq	r0, {r2, r3, r9, sl, ip, lr}
    6bf0:	0000008e 	andeq	r0, r0, lr, lsl #1
    6bf4:	06129c01 	ldreq	r9, [r2], -r1, lsl #24
    6bf8:	e4150000 	ldr	r0, [r5], #-0
    6bfc:	0100001c 	tsteq	r0, ip, lsl r0
    6c00:	02b3025a 	adcseq	r0, r3, #-1610612731	; 0xa0000005
    6c04:	50010000 	andpl	r0, r1, r0
    6c08:	0017b615 	andseq	fp, r7, r5, lsl r6
    6c0c:	025a0100 	subseq	r0, sl, #0, 2
    6c10:	0000005e 	andeq	r0, r0, lr, asr r0
    6c14:	4f165101 	svcmi	0x00165101
    6c18:	0100001e 	tsteq	r0, lr, lsl r0
    6c1c:	005e025a 	subseq	r0, lr, sl, asr r2
    6c20:	11bd0000 			; <UNDEFINED> instruction: 0x11bd0000
    6c24:	ac160000 	ldcge	0, cr0, [r6], {-0}
    6c28:	0100001f 	tsteq	r0, pc, lsl r0
    6c2c:	005e025a 	subseq	r0, lr, sl, asr r2
    6c30:	12100000 	andsne	r0, r0, #0
    6c34:	e9170000 	ldmdb	r7, {}	; <UNPREDICTABLE>
    6c38:	0100001c 	tsteq	r0, ip, lsl r0
    6c3c:	003a025c 	eorseq	r0, sl, ip, asr r2
    6c40:	12630000 	rsbne	r0, r3, #0
    6c44:	43170000 	tstmi	r7, #0
    6c48:	0100001f 	tsteq	r0, pc, lsl r0
    6c4c:	003a025c 	eorseq	r0, sl, ip, asr r2
    6c50:	131d0000 	tstne	sp, #0
    6c54:	14000000 	strne	r0, [r0], #-0
    6c58:	00001e6c 	andeq	r1, r0, ip, ror #28
    6c5c:	9a02bf01 	bls	b6868 <__ram_size__+0xa6868>
    6c60:	12080056 	andne	r0, r8, #86	; 0x56
    6c64:	01000000 	mrseq	r0, (UNDEF: 0)
    6c68:	0006459c 	muleq	r6, ip, r5
    6c6c:	1ce41500 	cfstr64ne	mvdx1, [r4]
    6c70:	bf010000 	svclt	0x00010000
    6c74:	0002b302 	andeq	fp, r2, r2, lsl #6
    6c78:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    6c7c:	00000c65 	andeq	r0, r0, r5, ror #24
    6c80:	c702bf01 	strgt	fp, [r2, -r1, lsl #30]
    6c84:	01000000 	mrseq	r0, (UNDEF: 0)
    6c88:	82180051 	andshi	r0, r8, #81	; 0x51
    6c8c:	01000017 	tsteq	r0, r7, lsl r0
    6c90:	004c02d8 	ldrdeq	r0, [ip], #-40	; 0xffffffd8
    6c94:	56ac0000 	strtpl	r0, [ip], r0
    6c98:	00060800 	andeq	r0, r6, r0, lsl #16
    6c9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ca0:	00000670 	andeq	r0, r0, r0, ror r6
    6ca4:	001ce416 	andseq	lr, ip, r6, lsl r4
    6ca8:	02d80100 	sbcseq	r0, r8, #0, 2
    6cac:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6cb0:	0000144b 	andeq	r1, r0, fp, asr #8
    6cb4:	205e1900 	subscs	r1, lr, r0, lsl #18
    6cb8:	e7010000 	str	r0, [r1, -r0]
    6cbc:	00003a02 	andeq	r3, r0, r2, lsl #20
    6cc0:	0056b200 	subseq	fp, r6, r0, lsl #4
    6cc4:	00000a08 	andeq	r0, r0, r8, lsl #20
    6cc8:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    6ccc:	00001e54 	andeq	r1, r0, r4, asr lr
    6cd0:	bc02f801 	stclt	8, cr15, [r2], {1}
    6cd4:	12080056 	andne	r0, r8, #86	; 0x56
    6cd8:	01000000 	mrseq	r0, (UNDEF: 0)
    6cdc:	0006b99c 	muleq	r6, ip, r9
    6ce0:	1ce41500 	cfstr64ne	mvdx1, [r4]
    6ce4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    6ce8:	0002b302 	andeq	fp, r2, r2, lsl #6
    6cec:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    6cf0:	00000c65 	andeq	r0, r0, r5, ror #24
    6cf4:	c702f801 	strgt	pc, [r2, -r1, lsl #16]
    6cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    6cfc:	c5140051 	ldrgt	r0, [r4, #-81]	; 0xffffffaf
    6d00:	0100001e 	tsteq	r0, lr, lsl r0
    6d04:	56ce0315 			; <UNDEFINED> instruction: 0x56ce0315
    6d08:	00120800 	andseq	r0, r2, r0, lsl #16
    6d0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d10:	000006ec 	andeq	r0, r0, ip, ror #13
    6d14:	001ce415 	andseq	lr, ip, r5, lsl r4
    6d18:	03150100 	tsteq	r5, #0, 2
    6d1c:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6d20:	65155001 	ldrvs	r5, [r5, #-1]
    6d24:	0100000c 	tsteq	r0, ip
    6d28:	00c70315 	sbceq	r0, r7, r5, lsl r3
    6d2c:	51010000 	mrspl	r0, (UNDEF: 1)
    6d30:	1edd1400 	cdpne	4, 13, cr1, cr13, cr0, {0}
    6d34:	4d010000 	stcmi	0, cr0, [r1, #-0]
    6d38:	0056e003 	subseq	lr, r6, r3
    6d3c:	00000c08 	andeq	r0, r0, r8, lsl #24
    6d40:	319c0100 	orrscc	r0, ip, r0, lsl #2
    6d44:	15000007 	strne	r0, [r0, #-7]
    6d48:	00001ce4 	andeq	r1, r0, r4, ror #25
    6d4c:	b3034d01 	movwlt	r4, #15617	; 0x3d01
    6d50:	01000002 	tsteq	r0, r2
    6d54:	20391650 	eorscs	r1, r9, r0, asr r6
    6d58:	4d010000 	stcmi	0, cr0, [r1, #-0]
    6d5c:	00003a03 	andeq	r3, r0, r3, lsl #20
    6d60:	00146c00 	andseq	r6, r4, r0, lsl #24
    6d64:	1e481700 	cdpne	7, 4, cr1, cr8, cr0, {0}
    6d68:	4f010000 	svcmi	0x00010000
    6d6c:	00003a03 	andeq	r3, r0, r3, lsl #20
    6d70:	00148d00 	andseq	r8, r4, r0, lsl #26
    6d74:	a5140000 	ldrge	r0, [r4, #-0]
    6d78:	0100001e 	tsteq	r0, lr, lsl r0
    6d7c:	56ec036a 	strbtpl	r0, [ip], sl, ror #6
    6d80:	00120800 	andseq	r0, r2, r0, lsl #16
    6d84:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d88:	00000764 	andeq	r0, r0, r4, ror #14
    6d8c:	001ce415 	andseq	lr, ip, r5, lsl r4
    6d90:	036a0100 	cmneq	sl, #0, 2
    6d94:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6d98:	65155001 	ldrvs	r5, [r5, #-1]
    6d9c:	0100000c 	tsteq	r0, ip
    6da0:	00c7036a 	sbceq	r0, r7, sl, ror #6
    6da4:	51010000 	mrspl	r0, (UNDEF: 1)
    6da8:	1fbb1400 	svcne	0x00bb1400
    6dac:	87010000 	strhi	r0, [r1, -r0]
    6db0:	0056fe03 	subseq	pc, r6, r3, lsl #28
    6db4:	00001208 	andeq	r1, r0, r8, lsl #4
    6db8:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    6dbc:	15000007 	strne	r0, [r0, #-7]
    6dc0:	00001ce4 	andeq	r1, r0, r4, ror #25
    6dc4:	b3038701 	movwlt	r8, #14081	; 0x3701
    6dc8:	01000002 	tsteq	r0, r2
    6dcc:	0c651550 	cfstr64eq	mvdx1, [r5], #-320	; 0xfffffec0
    6dd0:	87010000 	strhi	r0, [r1, -r0]
    6dd4:	0000c703 	andeq	ip, r0, r3, lsl #14
    6dd8:	00510100 	subseq	r0, r1, r0, lsl #2
    6ddc:	001d0718 	andseq	r0, sp, r8, lsl r7
    6de0:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
    6de4:	00000098 	muleq	r0, r8, r0
    6de8:	08005710 	stmdaeq	r0, {r4, r8, r9, sl, ip, lr}
    6dec:	00000008 	andeq	r0, r0, r8
    6df0:	07d29c01 	ldrbeq	r9, [r2, r1, lsl #24]
    6df4:	e4160000 	ldr	r0, [r6], #-0
    6df8:	0100001c 	tsteq	r0, ip, lsl r0
    6dfc:	02b303a2 	adcseq	r0, r3, #-2013265918	; 0x88000002
    6e00:	14b70000 	ldrtne	r0, [r7], #0
    6e04:	53170000 	tstpl	r7, #0
    6e08:	0100001f 	tsteq	r0, pc, lsl r0
    6e0c:	009803a4 	addseq	r0, r8, r4, lsr #7
    6e10:	14d80000 	ldrbne	r0, [r8], #0
    6e14:	14000000 	strne	r0, [r0], #-0
    6e18:	00001f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    6e1c:	1803e201 	stmdane	r3, {r0, r9, sp, lr, pc}
    6e20:	58080057 	stmdapl	r8, {r0, r1, r2, r4, r6}
    6e24:	01000000 	mrseq	r0, (UNDEF: 0)
    6e28:	0008579c 	muleq	r8, ip, r7
    6e2c:	1ce41500 	cfstr64ne	mvdx1, [r4]
    6e30:	e2010000 	and	r0, r1, #0
    6e34:	0002b303 	andeq	fp, r2, r3, lsl #6
    6e38:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6e3c:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    6e40:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    6e44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    6e48:	16000014 			; <UNDEFINED> instruction: 0x16000014
    6e4c:	00001e4f 	andeq	r1, r0, pc, asr #28
    6e50:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    6e54:	20000000 	andcs	r0, r0, r0
    6e58:	16000015 			; <UNDEFINED> instruction: 0x16000015
    6e5c:	00001fac 	andeq	r1, r0, ip, lsr #31
    6e60:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    6e64:	41000000 	mrsmi	r0, (UNDEF: 0)
    6e68:	17000015 	smladne	r0, r5, r0, r0
    6e6c:	00001ce9 	andeq	r1, r0, r9, ror #25
    6e70:	3a03e401 	bcc	ffe7c <__ram_size__+0xefe7c>
    6e74:	62000000 	andvs	r0, r0, #0
    6e78:	17000015 	smladne	r0, r5, r0, r0
    6e7c:	00001f43 	andeq	r1, r0, r3, asr #30
    6e80:	3a03e401 	bcc	ffe8c <__ram_size__+0xefe8c>
    6e84:	da000000 	ble	6e8c <_Minimum_Stack_Size+0x6d8c>
    6e88:	17000015 	smladne	r0, r5, r0, r0
    6e8c:	00001f4b 	andeq	r1, r0, fp, asr #30
    6e90:	3a03e401 	bcc	ffe9c <__ram_size__+0xefe9c>
    6e94:	c2000000 	andgt	r0, r0, #0
    6e98:	00000016 	andeq	r0, r0, r6, lsl r0
    6e9c:	001f5d14 	andseq	r5, pc, r4, lsl sp	; <UNPREDICTABLE>
    6ea0:	04260100 	strteq	r0, [r6], #-256	; 0xffffff00
    6ea4:	08005770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip, lr}
    6ea8:	00000010 	andeq	r0, r0, r0, lsl r0
    6eac:	08ac9c01 	stmiaeq	ip!, {r0, sl, fp, ip, pc}
    6eb0:	e4150000 	ldr	r0, [r5], #-0
    6eb4:	0100001c 	tsteq	r0, ip, lsl r0
    6eb8:	02b30426 	adcseq	r0, r3, #637534208	; 0x26000000
    6ebc:	50010000 	andpl	r0, r1, r0
    6ec0:	000be616 	andeq	lr, fp, r6, lsl r6
    6ec4:	04260100 	strteq	r0, [r6], #-256	; 0xffffff00
    6ec8:	0000005e 	andeq	r0, r0, lr, asr r0
    6ecc:	000016e7 	andeq	r1, r0, r7, ror #13
    6ed0:	001ce917 	andseq	lr, ip, r7, lsl r9
    6ed4:	04280100 	strteq	r0, [r8], #-256	; 0xffffff00
    6ed8:	0000003a 	andeq	r0, r0, sl, lsr r0
    6edc:	00001708 	andeq	r1, r0, r8, lsl #14
    6ee0:	001f4317 	andseq	r4, pc, r7, lsl r3	; <UNPREDICTABLE>
    6ee4:	04290100 	strteq	r0, [r9], #-256	; 0xffffff00
    6ee8:	0000003a 	andeq	r0, r0, sl, lsr r0
    6eec:	00001727 	andeq	r1, r0, r7, lsr #14
    6ef0:	1e841400 	cdpne	4, 8, cr1, cr4, cr0, {0}
    6ef4:	4a010000 	bmi	46efc <__ram_size__+0x36efc>
    6ef8:	00578004 	subseq	r8, r7, r4
    6efc:	00000408 	andeq	r0, r0, r8, lsl #8
    6f00:	ed9c0100 	ldfs	f0, [ip]
    6f04:	15000008 	strne	r0, [r0, #-8]
    6f08:	00001ce4 	andeq	r1, r0, r4, ror #25
    6f0c:	b3044a01 	movwlt	r4, #18945	; 0x4a01
    6f10:	01000002 	tsteq	r0, r2
    6f14:	1fdc1550 	svcne	0x00dc1550
    6f18:	4a010000 	bmi	46f20 <__ram_size__+0x36f20>
    6f1c:	00005e04 	andeq	r5, r0, r4, lsl #28
    6f20:	15510100 	ldrbne	r0, [r1, #-256]	; 0xffffff00
    6f24:	00001e93 	muleq	r0, r3, lr
    6f28:	4c044a01 	stcmi	10, cr4, [r4], {1}
    6f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    6f30:	0d180052 	ldceq	0, cr0, [r8, #-328]	; 0xfffffeb8
    6f34:	0100001f 	tsteq	r0, pc, lsl r0
    6f38:	004c0462 	subeq	r0, ip, r2, ror #8
    6f3c:	57840000 	strpl	r0, [r4, r0]
    6f40:	00080800 	andeq	r0, r8, r0, lsl #16
    6f44:	9c010000 	stcls	0, cr0, [r1], {-0}
    6f48:	00000928 	andeq	r0, r0, r8, lsr #18
    6f4c:	001ce416 	andseq	lr, ip, r6, lsl r4
    6f50:	04620100 	strbteq	r0, [r2], #-256	; 0xffffff00
    6f54:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6f58:	0000173b 	andeq	r1, r0, fp, lsr r7
    6f5c:	001fdc16 	andseq	sp, pc, r6, lsl ip	; <UNPREDICTABLE>
    6f60:	04620100 	strbteq	r0, [r2], #-256	; 0xffffff00
    6f64:	0000005e 	andeq	r0, r0, lr, asr r0
    6f68:	0000175c 	andeq	r1, r0, ip, asr r7
    6f6c:	1cf11400 	cfldrdne	mvd1, [r1]
    6f70:	84010000 	strhi	r0, [r1], #-0
    6f74:	00578c04 	subseq	r8, r7, r4, lsl #24
    6f78:	00001008 	andeq	r1, r0, r8
    6f7c:	6d9c0100 	ldfvss	f0, [ip]
    6f80:	15000009 	strne	r0, [r0, #-9]
    6f84:	00001ce4 	andeq	r1, r0, r4, ror #25
    6f88:	b3048401 	movwlt	r8, #17409	; 0x4401
    6f8c:	01000002 	tsteq	r0, r2
    6f90:	1f7f1650 	svcne	0x007f1650
    6f94:	84010000 	strhi	r0, [r1], #-0
    6f98:	00003a04 	andeq	r3, r0, r4, lsl #20
    6f9c:	00177d00 	andseq	r7, r7, r0, lsl #26
    6fa0:	1e481700 	cdpne	7, 4, cr1, cr8, cr0, {0}
    6fa4:	86010000 	strhi	r0, [r1], -r0
    6fa8:	00003a04 	andeq	r3, r0, r4, lsl #20
    6fac:	00179e00 	andseq	r9, r7, r0, lsl #28
    6fb0:	87140000 	ldrhi	r0, [r4, -r0]
    6fb4:	0100001d 	tsteq	r0, sp, lsl r0
    6fb8:	579c04a1 	ldrpl	r0, [ip, r1, lsr #9]
    6fbc:	00060800 	andeq	r0, r6, r0, lsl #16
    6fc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    6fc4:	000009ae 	andeq	r0, r0, lr, lsr #19
    6fc8:	001ce415 	andseq	lr, ip, r5, lsl r4
    6fcc:	04a10100 	strteq	r0, [r1], #256	; 0x100
    6fd0:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    6fd4:	1b155001 	blne	55afe0 <__ram_size__+0x54afe0>
    6fd8:	0100001e 	tsteq	r0, lr, lsl r0
    6fdc:	004c04a1 	subeq	r0, ip, r1, lsr #9
    6fe0:	51010000 	mrspl	r0, (UNDEF: 1)
    6fe4:	001f0015 	andseq	r0, pc, r5, lsl r0	; <UNPREDICTABLE>
    6fe8:	04a20100 	strteq	r0, [r2], #256	; 0x100
    6fec:	0000004c 	andeq	r0, r0, ip, asr #32
    6ff0:	14005201 	strne	r5, [r0], #-513	; 0xfffffdff
    6ff4:	00001de8 	andeq	r1, r0, r8, ror #27
    6ff8:	a204cb01 	andge	ip, r4, #1024	; 0x400
    6ffc:	0c080057 	stceq	0, cr0, [r8], {87}	; 0x57
    7000:	01000000 	mrseq	r0, (UNDEF: 0)
    7004:	0009f39c 	muleq	r9, ip, r3
    7008:	1ce41500 	cfstr64ne	mvdx1, [r4]
    700c:	cb010000 	blgt	47014 <__ram_size__+0x37014>
    7010:	0002b304 	andeq	fp, r2, r4, lsl #6
    7014:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7018:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    701c:	5e04cb01 	vmlapl.f64	d12, d4, d1
    7020:	d3000000 	movwle	r0, #0
    7024:	17000017 	smladne	r0, r7, r0, r0
    7028:	00001e48 	andeq	r1, r0, r8, asr #28
    702c:	3a04cd01 	bcc	13a438 <__ram_size__+0x12a438>
    7030:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    7034:	00000017 	andeq	r0, r0, r7, lsl r0
    7038:	00200214 	eoreq	r0, r0, r4, lsl r2
    703c:	04e50100 	strbteq	r0, [r5], #256	; 0x100
    7040:	080057ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, lr}
    7044:	0000001a 	andeq	r0, r0, sl, lsl r0
    7048:	0a189c01 	beq	62e054 <__ram_size__+0x61e054>
    704c:	65150000 	ldrvs	r0, [r5, #-0]
    7050:	0100000c 	tsteq	r0, ip
    7054:	00c704e5 	sbceq	r0, r7, r5, ror #9
    7058:	50010000 	andpl	r0, r1, r0
    705c:	1ff01800 	svcne	0x00f01800
    7060:	04010000 	streq	r0, [r1], #-0
    7064:	00009805 	andeq	r9, r0, r5, lsl #16
    7068:	0057c800 	subseq	ip, r7, r0, lsl #16
    706c:	00000c08 	andeq	r0, r0, r8, lsl #24
    7070:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    7074:	1600000a 	strne	r0, [r0], -sl
    7078:	00001ce4 	andeq	r1, r0, r4, ror #25
    707c:	b3050401 	movwlt	r0, #21505	; 0x5401
    7080:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    7084:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    7088:	00001dc0 	andeq	r1, r0, r0, asr #27
    708c:	5e050401 	cdppl	4, 0, cr0, cr5, cr1, {0}
    7090:	01000000 	mrseq	r0, (UNDEF: 0)
    7094:	1f531751 	svcne	0x00531751
    7098:	06010000 	streq	r0, [r1], -r0
    709c:	00009805 	andeq	r9, r0, r5, lsl #16
    70a0:	00183f00 	andseq	r3, r8, r0, lsl #30
    70a4:	31140000 	tstcc	r4, r0
    70a8:	0100001d 	tsteq	r0, sp, lsl r0
    70ac:	57d4052a 	ldrbpl	r0, [r4, sl, lsr #10]
    70b0:	00060800 	andeq	r0, r6, r0, lsl #16
    70b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    70b8:	00000a96 	muleq	r0, r6, sl
    70bc:	001ce415 	andseq	lr, ip, r5, lsl r4
    70c0:	052a0100 	streq	r0, [sl, #-256]!	; 0xffffff00
    70c4:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    70c8:	c0165001 	andsgt	r5, r6, r1
    70cc:	0100001d 	tsteq	r0, sp, lsl r0
    70d0:	005e052a 	subseq	r0, lr, sl, lsr #10
    70d4:	18680000 	stmdane	r8!, {}^	; <UNPREDICTABLE>
    70d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    70dc:	00001d3f 	andeq	r1, r0, pc, lsr sp
    70e0:	a3054001 	movwge	r4, #20481	; 0x5001
    70e4:	da000000 	ble	70ec <_Minimum_Stack_Size+0x6fec>
    70e8:	16080057 			; <UNDEFINED> instruction: 0x16080057
    70ec:	01000000 	mrseq	r0, (UNDEF: 0)
    70f0:	000b019c 	muleq	fp, ip, r1
    70f4:	1ce41600 	stclne	6, cr1, [r4]
    70f8:	40010000 	andmi	r0, r1, r0
    70fc:	0002b305 	andeq	fp, r2, r5, lsl #6
    7100:	00188900 	andseq	r8, r8, r0, lsl #18
    7104:	202b1600 	eorcs	r1, fp, r0, lsl #12
    7108:	40010000 	andmi	r0, r1, r0
    710c:	00004c05 	andeq	r4, r0, r5, lsl #24
    7110:	0018aa00 	andseq	sl, r8, r0, lsl #20
    7114:	1f531700 	svcne	0x00531700
    7118:	42010000 	andmi	r0, r1, #0
    711c:	0000a305 	andeq	sl, r0, r5, lsl #6
    7120:	0018cb00 	andseq	ip, r8, r0, lsl #22
    7124:	20321700 	eorscs	r1, r2, r0, lsl #14
    7128:	43010000 	movwmi	r0, #4096	; 0x1000
    712c:	00003a05 	andeq	r3, r0, r5, lsl #20
    7130:	0018ea00 	andseq	lr, r8, r0, lsl #20
    7134:	1e0e1700 	cdpne	7, 0, cr1, cr14, cr0, {0}
    7138:	43010000 	movwmi	r0, #4096	; 0x1000
    713c:	00003a05 	andeq	r3, r0, r5, lsl #20
    7140:	00191900 	andseq	r1, r9, r0, lsl #18
    7144:	aa140000 	bge	50714c <__ram_size__+0x4f714c>
    7148:	0100001d 	tsteq	r0, sp, lsl r0
    714c:	57f0056b 	ldrbpl	r0, [r0, fp, ror #10]!
    7150:	00080800 	andeq	r0, r8, r0, lsl #16
    7154:	9c010000 	stcls	0, cr0, [r1], {-0}
    7158:	00000b46 	andeq	r0, r0, r6, asr #22
    715c:	001ce415 	andseq	lr, ip, r5, lsl r4
    7160:	056b0100 	strbeq	r0, [fp, #-256]!	; 0xffffff00
    7164:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    7168:	2b165001 	blcs	59b174 <__ram_size__+0x58b174>
    716c:	01000020 	tsteq	r0, r0, lsr #32
    7170:	004c056b 	subeq	r0, ip, fp, ror #10
    7174:	19540000 	ldmdbne	r4, {}^	; <UNPREDICTABLE>
    7178:	32170000 	andscc	r0, r7, #0
    717c:	01000020 	tsteq	r0, r0, lsr #32
    7180:	005e056d 	subseq	r0, lr, sp, ror #10
    7184:	19750000 	ldmdbne	r5!, {}^	; <UNPREDICTABLE>
    7188:	1a000000 	bne	7190 <_Minimum_Stack_Size+0x7090>
    718c:	00001f2c 	andeq	r1, r0, ip, lsr #30
    7190:	00001f2c 	andeq	r1, r0, ip, lsr #30
    7194:	00011405 	andeq	r1, r1, r5, lsl #8
    7198:	0000070a 	andeq	r0, r0, sl, lsl #14
    719c:	18620004 	stmdane	r2!, {r2}^
    71a0:	01040000 	mrseq	r0, (UNDEF: 4)
    71a4:	00000359 	andeq	r0, r0, r9, asr r3
    71a8:	0022850c 	eoreq	r8, r2, ip, lsl #10
    71ac:	0001cf00 	andeq	ip, r1, r0, lsl #30
    71b0:	0057f800 	subseq	pc, r7, r0, lsl #16
    71b4:	0000c008 	andeq	ip, r0, r8
    71b8:	0017a600 	andseq	sl, r7, r0, lsl #12
    71bc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    71c0:	0000023c 	andeq	r0, r0, ip, lsr r2
    71c4:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    71c8:	02000000 	andeq	r0, r0, #0
    71cc:	01540601 	cmpeq	r4, r1, lsl #12
    71d0:	75030000 	strvc	r0, [r3, #-0]
    71d4:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    71d8:	00004527 	andeq	r4, r0, r7, lsr #10
    71dc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    71e0:	000001f2 	strdeq	r0, [r0], -r2
    71e4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    71e8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    71ec:	02000000 	andeq	r0, r0, #0
    71f0:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    71f4:	75030000 	strvc	r0, [r3, #-0]
    71f8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    71fc:	00000068 	andeq	r0, r0, r8, rrx
    7200:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    7204:	04000001 	streq	r0, [r0], #-1
    7208:	00000017 	andeq	r0, r0, r7, lsl r0
    720c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    7210:	45050000 	strmi	r0, [r5, #-0]
    7214:	04000000 	streq	r0, [r0], #-0
    7218:	0000019e 	muleq	r0, lr, r1
    721c:	008a3002 	addeq	r3, sl, r2
    7220:	57050000 	strpl	r0, [r5, -r0]
    7224:	06000000 	streq	r0, [r0], -r0
    7228:	00006801 	andeq	r6, r0, r1, lsl #16
    722c:	a8390200 	ldmdage	r9!, {r9}
    7230:	07000000 	streq	r0, [r0, -r0]
    7234:	00000804 	andeq	r0, r0, r4, lsl #16
    7238:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    723c:	00010054 	andeq	r0, r1, r4, asr r0
    7240:	00132204 	andseq	r2, r3, r4, lsl #4
    7244:	8f390200 	svchi	0x00390200
    7248:	04000000 	streq	r0, [r0], #-0
    724c:	00002d84 	andeq	r2, r0, r4, lsl #27
    7250:	008f3902 	addeq	r3, pc, r2, lsl #18
    7254:	01060000 	mrseq	r0, (UNDEF: 6)
    7258:	00000068 	andeq	r0, r0, r8, rrx
    725c:	00d73b02 	sbcseq	r3, r7, r2, lsl #22
    7260:	77070000 	strvc	r0, [r7, -r0]
    7264:	00000009 	andeq	r0, r0, r9
    7268:	001b7f07 	andseq	r7, fp, r7, lsl #30
    726c:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    7270:	00000d3c 	andeq	r0, r0, ip, lsr sp
    7274:	00be3b02 	adcseq	r3, lr, r2, lsl #22
    7278:	c0090000 	andgt	r0, r9, r0
    727c:	052e3d03 	streq	r3, [lr, #-3331]!	; 0xfffff2fd
    7280:	6b0a0000 	blvs	287288 <__ram_size__+0x277288>
    7284:	03000002 	movweq	r0, #2
    7288:	00003a3f 	andeq	r3, r0, pc, lsr sl
    728c:	440b0000 	strmi	r0, [fp], #-0
    7290:	03003152 	movweq	r3, #338	; 0x152
    7294:	00007f40 	andeq	r7, r0, r0, asr #30
    7298:	750a0400 	strvc	r0, [sl, #-1024]	; 0xfffffc00
    729c:	03000002 	movweq	r0, #2
    72a0:	00004c41 	andeq	r4, r0, r1, asr #24
    72a4:	440b0600 	strmi	r0, [fp], #-1536	; 0xfffffa00
    72a8:	03003252 	movweq	r3, #594	; 0x252
    72ac:	00007f42 	andeq	r7, r0, r2, asr #30
    72b0:	a10a0800 	tstge	sl, r0, lsl #16
    72b4:	03000000 	movweq	r0, #0
    72b8:	00004c43 	andeq	r4, r0, r3, asr #24
    72bc:	440b0a00 	strmi	r0, [fp], #-2560	; 0xfffff600
    72c0:	03003352 	movweq	r3, #850	; 0x352
    72c4:	00007f44 	andeq	r7, r0, r4, asr #30
    72c8:	7f0a0c00 	svcvc	0x000a0c00
    72cc:	03000002 	movweq	r0, #2
    72d0:	00004c45 	andeq	r4, r0, r5, asr #24
    72d4:	440b0e00 	strmi	r0, [fp], #-3584	; 0xfffff200
    72d8:	03003452 	movweq	r3, #1106	; 0x452
    72dc:	00007f46 	andeq	r7, r0, r6, asr #30
    72e0:	890a1000 	stmdbhi	sl, {ip}
    72e4:	03000002 	movweq	r0, #2
    72e8:	00004c47 	andeq	r4, r0, r7, asr #24
    72ec:	440b1200 	strmi	r1, [fp], #-512	; 0xfffffe00
    72f0:	03003552 	movweq	r3, #1362	; 0x552
    72f4:	00007f48 	andeq	r7, r0, r8, asr #30
    72f8:	930a1400 	movwls	r1, #41984	; 0xa400
    72fc:	03000002 	movweq	r0, #2
    7300:	00004c49 	andeq	r4, r0, r9, asr #24
    7304:	440b1600 	strmi	r1, [fp], #-1536	; 0xfffffa00
    7308:	03003652 	movweq	r3, #1618	; 0x652
    730c:	00007f4a 	andeq	r7, r0, sl, asr #30
    7310:	9d0a1800 	stcls	8, cr1, [sl, #-0]
    7314:	03000002 	movweq	r0, #2
    7318:	00004c4b 	andeq	r4, r0, fp, asr #24
    731c:	440b1a00 	strmi	r1, [fp], #-2560	; 0xfffff600
    7320:	03003752 	movweq	r3, #1874	; 0x752
    7324:	00007f4c 	andeq	r7, r0, ip, asr #30
    7328:	c70a1c00 	strgt	r1, [sl, -r0, lsl #24]
    732c:	03000002 	movweq	r0, #2
    7330:	00004c4d 	andeq	r4, r0, sp, asr #24
    7334:	440b1e00 	strmi	r1, [fp], #-3584	; 0xfffff200
    7338:	03003852 	movweq	r3, #2130	; 0x852
    733c:	00007f4e 	andeq	r7, r0, lr, asr #30
    7340:	b30a2000 	movwlt	r2, #40960	; 0xa000
    7344:	03000002 	movweq	r0, #2
    7348:	00004c4f 	andeq	r4, r0, pc, asr #24
    734c:	440b2200 	strmi	r2, [fp], #-512	; 0xfffffe00
    7350:	03003952 	movweq	r3, #2386	; 0x952
    7354:	00007f50 	andeq	r7, r0, r0, asr pc
    7358:	bd0a2400 	cfstrslt	mvf2, [sl, #-0]
    735c:	03000002 	movweq	r0, #2
    7360:	00004c51 	andeq	r4, r0, r1, asr ip
    7364:	880a2600 	stmdahi	sl, {r9, sl, sp}
    7368:	03000021 	movweq	r0, #33	; 0x21
    736c:	00007f52 	andeq	r7, r0, r2, asr pc
    7370:	600a2800 	andvs	r2, sl, r0, lsl #16
    7374:	03000001 	movweq	r0, #1
    7378:	00004c53 	andeq	r4, r0, r3, asr ip
    737c:	7f0a2a00 	svcvc	0x000a2a00
    7380:	03000022 	movweq	r0, #34	; 0x22
    7384:	00007f54 	andeq	r7, r0, r4, asr pc
    7388:	6b0a2c00 	blvs	292390 <__ram_size__+0x282390>
    738c:	03000001 	movweq	r0, #1
    7390:	00004c55 	andeq	r4, r0, r5, asr ip
    7394:	430b2e00 	movwmi	r2, #48640	; 0xbe00
    7398:	56030052 			; <UNDEFINED> instruction: 0x56030052
    739c:	0000007f 	andeq	r0, r0, pc, ror r0
    73a0:	01760a30 	cmneq	r6, r0, lsr sl
    73a4:	57030000 	strpl	r0, [r3, -r0]
    73a8:	0000004c 	andeq	r0, r0, ip, asr #32
    73ac:	53430b32 	movtpl	r0, #15154	; 0x3b32
    73b0:	58030052 	stmdapl	r3, {r1, r4, r6}
    73b4:	0000007f 	andeq	r0, r0, pc, ror r0
    73b8:	01810a34 	orreq	r0, r1, r4, lsr sl
    73bc:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
    73c0:	0000052e 	andeq	r0, r0, lr, lsr #10
    73c4:	218d0a36 	orrcs	r0, sp, r6, lsr sl
    73c8:	5a030000 	bpl	c73d0 <__ram_size__+0xb73d0>
    73cc:	0000007f 	andeq	r0, r0, pc, ror r0
    73d0:	01190a40 	tsteq	r9, r0, asr #20
    73d4:	5b030000 	blpl	c73dc <__ram_size__+0xb73dc>
    73d8:	0000004c 	andeq	r0, r0, ip, asr #32
    73dc:	21920a42 	orrscs	r0, r2, r2, asr #20
    73e0:	5c030000 	stcpl	0, cr0, [r3], {-0}
    73e4:	0000007f 	andeq	r0, r0, pc, ror r0
    73e8:	01240a44 			; <UNDEFINED> instruction: 0x01240a44
    73ec:	5d030000 	stcpl	0, cr0, [r3, #-0]
    73f0:	0000004c 	andeq	r0, r0, ip, asr #32
    73f4:	21970a46 	orrscs	r0, r7, r6, asr #20
    73f8:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    73fc:	0000007f 	andeq	r0, r0, pc, ror r0
    7400:	01a30a48 			; <UNDEFINED> instruction: 0x01a30a48
    7404:	5f030000 	svcpl	0x00030000
    7408:	0000004c 	andeq	r0, r0, ip, asr #32
    740c:	219c0a4a 	orrscs	r0, ip, sl, asr #20
    7410:	60030000 	andvs	r0, r3, r0
    7414:	0000007f 	andeq	r0, r0, pc, ror r0
    7418:	01ae0a4c 			; <UNDEFINED> instruction: 0x01ae0a4c
    741c:	61030000 	mrsvs	r0, (UNDEF: 3)
    7420:	0000004c 	andeq	r0, r0, ip, asr #32
    7424:	21a10a4e 			; <UNDEFINED> instruction: 0x21a10a4e
    7428:	62030000 	andvs	r0, r3, #0
    742c:	0000007f 	andeq	r0, r0, pc, ror r0
    7430:	01b90a50 			; <UNDEFINED> instruction: 0x01b90a50
    7434:	63030000 	movwvs	r0, #12288	; 0x3000
    7438:	0000004c 	andeq	r0, r0, ip, asr #32
    743c:	21a60a52 			; <UNDEFINED> instruction: 0x21a60a52
    7440:	64030000 	strvs	r0, [r3], #-0
    7444:	0000007f 	andeq	r0, r0, pc, ror r0
    7448:	01c40a54 	biceq	r0, r4, r4, asr sl
    744c:	65030000 	strvs	r0, [r3, #-0]
    7450:	0000004c 	andeq	r0, r0, ip, asr #32
    7454:	21ab0a56 			; <UNDEFINED> instruction: 0x21ab0a56
    7458:	66030000 	strvs	r0, [r3], -r0
    745c:	0000007f 	andeq	r0, r0, pc, ror r0
    7460:	22a70a58 	adccs	r0, r7, #88, 20	; 0x58000
    7464:	67030000 	strvs	r0, [r3, -r0]
    7468:	0000004c 	andeq	r0, r0, ip, asr #32
    746c:	21b00a5a 	asrscs	r0, sl, sl
    7470:	68030000 	stmdavs	r3, {}	; <UNPREDICTABLE>
    7474:	0000007f 	andeq	r0, r0, pc, ror r0
    7478:	22b20a5c 	adcscs	r0, r2, #92, 20	; 0x5c000
    747c:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
    7480:	0000004c 	andeq	r0, r0, ip, asr #32
    7484:	21b50a5e 			; <UNDEFINED> instruction: 0x21b50a5e
    7488:	6a030000 	bvs	c7490 <__ram_size__+0xb7490>
    748c:	0000007f 	andeq	r0, r0, pc, ror r0
    7490:	22bd0a60 	adcscs	r0, sp, #96, 20	; 0x60000
    7494:	6b030000 	blvs	c749c <__ram_size__+0xb749c>
    7498:	0000004c 	andeq	r0, r0, ip, asr #32
    749c:	21cb0a62 	biccs	r0, fp, r2, ror #20
    74a0:	6c030000 	stcvs	0, cr0, [r3], {-0}
    74a4:	0000007f 	andeq	r0, r0, pc, ror r0
    74a8:	22c80a64 	sbccs	r0, r8, #100, 20	; 0x64000
    74ac:	6d030000 	stcvs	0, cr0, [r3, #-0]
    74b0:	0000004c 	andeq	r0, r0, ip, asr #32
    74b4:	21d00a66 	bicscs	r0, r0, r6, ror #20
    74b8:	6e030000 	cdpvs	0, 0, cr0, cr3, cr0, {0}
    74bc:	0000007f 	andeq	r0, r0, pc, ror r0
    74c0:	22d30a68 	sbcscs	r0, r3, #104, 20	; 0x68000
    74c4:	6f030000 	svcvs	0x00030000
    74c8:	0000004c 	andeq	r0, r0, ip, asr #32
    74cc:	21d50a6a 	bicscs	r0, r5, sl, ror #20
    74d0:	70030000 	andvc	r0, r3, r0
    74d4:	0000007f 	andeq	r0, r0, pc, ror r0
    74d8:	22de0a6c 	sbcscs	r0, lr, #108, 20	; 0x6c000
    74dc:	71030000 	mrsvc	r0, (UNDEF: 3)
    74e0:	0000004c 	andeq	r0, r0, ip, asr #32
    74e4:	21da0a6e 	bicscs	r0, sl, lr, ror #20
    74e8:	72030000 	andvc	r0, r3, #0
    74ec:	0000007f 	andeq	r0, r0, pc, ror r0
    74f0:	22e90a70 	rsccs	r0, r9, #112, 20	; 0x70000
    74f4:	73030000 	movwvc	r0, #12288	; 0x3000
    74f8:	0000004c 	andeq	r0, r0, ip, asr #32
    74fc:	21df0a72 	bicscs	r0, pc, r2, ror sl	; <UNPREDICTABLE>
    7500:	74030000 	strvc	r0, [r3], #-0
    7504:	0000007f 	andeq	r0, r0, pc, ror r0
    7508:	22f40a74 	rscscs	r0, r4, #116, 20	; 0x74000
    750c:	75030000 	strvc	r0, [r3, #-0]
    7510:	0000004c 	andeq	r0, r0, ip, asr #32
    7514:	21e40a76 	mvncs	r0, r6, ror sl
    7518:	76030000 	strvc	r0, [r3], -r0
    751c:	0000007f 	andeq	r0, r0, pc, ror r0
    7520:	22ff0a78 	rscscs	r0, pc, #120, 20	; 0x78000
    7524:	77030000 	strvc	r0, [r3, -r0]
    7528:	0000004c 	andeq	r0, r0, ip, asr #32
    752c:	21e90a7a 	mvncs	r0, sl, ror sl
    7530:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    7534:	0000007f 	andeq	r0, r0, pc, ror r0
    7538:	230a0a7c 	movwcs	r0, #43644	; 0xaa7c
    753c:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    7540:	0000004c 	andeq	r0, r0, ip, asr #32
    7544:	21ee0a7e 	mvncs	r0, lr, ror sl
    7548:	7a030000 	bvc	c7550 <__ram_size__+0xb7550>
    754c:	0000007f 	andeq	r0, r0, pc, ror r0
    7550:	23150a80 	tstcs	r5, #128, 20	; 0x80000
    7554:	7b030000 	blvc	c755c <__ram_size__+0xb755c>
    7558:	0000004c 	andeq	r0, r0, ip, asr #32
    755c:	21f30a82 	mvnscs	r0, r2, lsl #21
    7560:	7c030000 	stcvc	0, cr0, [r3], {-0}
    7564:	0000007f 	andeq	r0, r0, pc, ror r0
    7568:	23200a84 			; <UNDEFINED> instruction: 0x23200a84
    756c:	7d030000 	stcvc	0, cr0, [r3, #-0]
    7570:	0000004c 	andeq	r0, r0, ip, asr #32
    7574:	21f80a86 	mvnscs	r0, r6, lsl #21
    7578:	7e030000 	cdpvc	0, 0, cr0, cr3, cr0, {0}
    757c:	0000007f 	andeq	r0, r0, pc, ror r0
    7580:	232b0a88 			; <UNDEFINED> instruction: 0x232b0a88
    7584:	7f030000 	svcvc	0x00030000
    7588:	0000004c 	andeq	r0, r0, ip, asr #32
    758c:	22080a8a 	andcs	r0, r8, #565248	; 0x8a000
    7590:	80030000 	andhi	r0, r3, r0
    7594:	0000007f 	andeq	r0, r0, pc, ror r0
    7598:	23360a8c 	teqcs	r6, #140, 20	; 0x8c000
    759c:	81030000 	mrshi	r0, (UNDEF: 3)
    75a0:	0000004c 	andeq	r0, r0, ip, asr #32
    75a4:	220d0a8e 	andcs	r0, sp, #581632	; 0x8e000
    75a8:	82030000 	andhi	r0, r3, #0
    75ac:	0000007f 	andeq	r0, r0, pc, ror r0
    75b0:	23410a90 	movtcs	r0, #6800	; 0x1a90
    75b4:	83030000 	movwhi	r0, #12288	; 0x3000
    75b8:	0000004c 	andeq	r0, r0, ip, asr #32
    75bc:	22120a92 	andscs	r0, r2, #598016	; 0x92000
    75c0:	84030000 	strhi	r0, [r3], #-0
    75c4:	0000007f 	andeq	r0, r0, pc, ror r0
    75c8:	234c0a94 	movtcs	r0, #51860	; 0xca94
    75cc:	85030000 	strhi	r0, [r3, #-0]
    75d0:	0000004c 	andeq	r0, r0, ip, asr #32
    75d4:	22170a96 	andscs	r0, r7, #614400	; 0x96000
    75d8:	86030000 	strhi	r0, [r3], -r0
    75dc:	0000007f 	andeq	r0, r0, pc, ror r0
    75e0:	23570a98 	cmpcs	r7, #152, 20	; 0x98000
    75e4:	87030000 	strhi	r0, [r3, -r0]
    75e8:	0000004c 	andeq	r0, r0, ip, asr #32
    75ec:	221c0a9a 	andscs	r0, ip, #630784	; 0x9a000
    75f0:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    75f4:	0000007f 	andeq	r0, r0, pc, ror r0
    75f8:	23620a9c 	cmncs	r2, #156, 20	; 0x9c000
    75fc:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    7600:	0000004c 	andeq	r0, r0, ip, asr #32
    7604:	22210a9e 	eorcs	r0, r1, #647168	; 0x9e000
    7608:	8a030000 	bhi	c7610 <__ram_size__+0xb7610>
    760c:	0000007f 	andeq	r0, r0, pc, ror r0
    7610:	236d0aa0 	cmncs	sp, #160, 20	; 0xa0000
    7614:	8b030000 	blhi	c761c <__ram_size__+0xb761c>
    7618:	0000004c 	andeq	r0, r0, ip, asr #32
    761c:	22260aa2 	eorcs	r0, r6, #663552	; 0xa2000
    7620:	8c030000 	stchi	0, cr0, [r3], {-0}
    7624:	0000007f 	andeq	r0, r0, pc, ror r0
    7628:	23780aa4 	cmncs	r8, #164, 20	; 0xa4000
    762c:	8d030000 	stchi	0, cr0, [r3, #-0]
    7630:	0000004c 	andeq	r0, r0, ip, asr #32
    7634:	222b0aa6 	eorcs	r0, fp, #679936	; 0xa6000
    7638:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    763c:	0000007f 	andeq	r0, r0, pc, ror r0
    7640:	20890aa8 	addcs	r0, r9, r8, lsr #21
    7644:	8f030000 	svchi	0x00030000
    7648:	0000004c 	andeq	r0, r0, ip, asr #32
    764c:	22300aaa 	eorscs	r0, r0, #696320	; 0xaa000
    7650:	90030000 	andls	r0, r3, r0
    7654:	0000007f 	andeq	r0, r0, pc, ror r0
    7658:	20940aac 	addscs	r0, r4, ip, lsr #21
    765c:	91030000 	mrsls	r0, (UNDEF: 3)
    7660:	0000004c 	andeq	r0, r0, ip, asr #32
    7664:	22350aae 	eorscs	r0, r5, #712704	; 0xae000
    7668:	92030000 	andls	r0, r3, #0
    766c:	0000007f 	andeq	r0, r0, pc, ror r0
    7670:	209f0ab0 			; <UNDEFINED> instruction: 0x209f0ab0
    7674:	93030000 	movwls	r0, #12288	; 0x3000
    7678:	0000004c 	andeq	r0, r0, ip, asr #32
    767c:	225d0ab2 	subscs	r0, sp, #729088	; 0xb2000
    7680:	94030000 	strls	r0, [r3], #-0
    7684:	0000007f 	andeq	r0, r0, pc, ror r0
    7688:	20aa0ab4 	strhtcs	r0, [sl], r4
    768c:	95030000 	strls	r0, [r3, #-0]
    7690:	0000004c 	andeq	r0, r0, ip, asr #32
    7694:	22620ab6 	rsbcs	r0, r2, #745472	; 0xb6000
    7698:	96030000 	strls	r0, [r3], -r0
    769c:	0000007f 	andeq	r0, r0, pc, ror r0
    76a0:	20b50ab8 	ldrhtcs	r0, [r5], r8
    76a4:	97030000 	strls	r0, [r3, -r0]
    76a8:	0000004c 	andeq	r0, r0, ip, asr #32
    76ac:	22670aba 	rsbcs	r0, r7, #761856	; 0xba000
    76b0:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    76b4:	0000007f 	andeq	r0, r0, pc, ror r0
    76b8:	21fd0abc 	ldrhcs	r0, [sp, #172]!	; 0xac
    76bc:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    76c0:	0000004c 	andeq	r0, r0, ip, asr #32
    76c4:	4c0c00be 	stcmi	0, cr0, [ip], {190}	; 0xbe
    76c8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    76cc:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    76d0:	0000053e 	andeq	r0, r0, lr, lsr r5
    76d4:	04020004 	streq	r0, [r2], #-4
    76d8:	00031107 	andeq	r1, r3, r7, lsl #2
    76dc:	207d0400 	rsbscs	r0, sp, r0, lsl #8
    76e0:	9a030000 	bls	c76e8 <__ram_size__+0xb76e8>
    76e4:	000000e2 	andeq	r0, r0, r2, ror #1
    76e8:	0020c70e 	eoreq	ip, r0, lr, lsl #14
    76ec:	f8480100 			; <UNDEFINED> instruction: 0xf8480100
    76f0:	12080057 	andne	r0, r8, #87	; 0x57
    76f4:	01000000 	mrseq	r0, (UNDEF: 0)
    76f8:	0005889c 	muleq	r5, ip, r8
    76fc:	58000f00 	stmdapl	r0, {r8, r9, sl, fp}
    7700:	07010800 	streq	r0, [r1, -r0, lsl #16]
    7704:	05780000 	ldrbeq	r0, [r8, #-0]!
    7708:	01100000 	tsteq	r0, r0
    770c:	00310150 	eorseq	r0, r1, r0, asr r1
    7710:	00580a11 	subseq	r0, r8, r1, lsl sl
    7714:	00070108 	andeq	r0, r7, r8, lsl #2
    7718:	50011000 	andpl	r1, r1, r0
    771c:	00003001 	andeq	r3, r0, r1
    7720:	00212d0e 	eoreq	r2, r1, lr, lsl #26
    7724:	0a580100 	beq	1607b2c <__ram_size__+0x15f7b2c>
    7728:	0a080058 	beq	207890 <__ram_size__+0x1f7890>
    772c:	01000000 	mrseq	r0, (UNDEF: 0)
    7730:	0005ab9c 	muleq	r5, ip, fp
    7734:	21751200 	cmncs	r5, r0, lsl #4
    7738:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    773c:	0000004c 	andeq	r0, r0, ip, asr #32
    7740:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    7744:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    7748:	58146801 	ldmdapl	r4, {r0, fp, sp, lr}
    774c:	000c0800 	andeq	r0, ip, r0, lsl #16
    7750:	9c010000 	stcls	0, cr0, [r1], {-0}
    7754:	000005ce 	andeq	r0, r0, lr, asr #11
    7758:	000c6512 	andeq	r6, ip, r2, lsl r5
    775c:	d7680100 	strble	r0, [r8, -r0, lsl #2]!
    7760:	01000000 	mrseq	r0, (UNDEF: 0)
    7764:	500e0050 	andpl	r0, lr, r0, asr r0
    7768:	01000022 	tsteq	r0, r2, lsr #32
    776c:	00582078 	subseq	r2, r8, r8, ror r0
    7770:	00000c08 	andeq	r0, r0, r8, lsl #24
    7774:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    7778:	12000005 	andne	r0, r0, #5
    777c:	00000c65 	andeq	r0, r0, r5, ror #24
    7780:	00d77801 	sbcseq	r7, r7, r1, lsl #16
    7784:	50010000 	andpl	r0, r1, r0
    7788:	20fb0e00 	rscscs	r0, fp, r0, lsl #28
    778c:	8f010000 	svchi	0x00010000
    7790:	0800582c 	stmdaeq	r0, {r2, r3, r5, fp, ip, lr}
    7794:	00000018 	andeq	r0, r0, r8, lsl r0
    7798:	06259c01 	strteq	r9, [r5], -r1, lsl #24
    779c:	46130000 	ldrmi	r0, [r3], -r0
    77a0:	01000021 	tsteq	r0, r1, lsr #32
    77a4:	00004c8f 	andeq	r4, r0, pc, lsl #25
    77a8:	00199c00 	andseq	r9, r9, r0, lsl #24
    77ac:	1e481400 	cdpne	4, 4, cr1, cr8, cr0, {0}
    77b0:	91010000 	mrsls	r0, (UNDEF: 1)
    77b4:	0000004c 	andeq	r0, r0, ip, asr #32
    77b8:	000019bd 			; <UNDEFINED> instruction: 0x000019bd
    77bc:	215a0e00 	cmpcs	sl, r0, lsl #28
    77c0:	aa010000 	bge	477c8 <__ram_size__+0x377c8>
    77c4:	08005844 	stmdaeq	r0, {r2, r6, fp, ip, lr}
    77c8:	00000018 	andeq	r0, r0, r8, lsl r0
    77cc:	06599c01 	ldrbeq	r9, [r9], -r1, lsl #24
    77d0:	64130000 	ldrvs	r0, [r3], #-0
    77d4:	01000021 	tsteq	r0, r1, lsr #32
    77d8:	00005eaa 	andeq	r5, r0, sl, lsr #29
    77dc:	0019f200 	andseq	pc, r9, r0, lsl #4
    77e0:	1e481400 	cdpne	4, 4, cr1, cr8, cr0, {0}
    77e4:	ac010000 	stcge	0, cr0, [r1], {-0}
    77e8:	0000004c 	andeq	r0, r0, ip, asr #32
    77ec:	00001a13 	andeq	r1, r0, r3, lsl sl
    77f0:	0b610e00 	bleq	184aff8 <__ram_size__+0x183aff8>
    77f4:	c6010000 	strgt	r0, [r1], -r0
    77f8:	0800585c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, lr}
    77fc:	0000000c 	andeq	r0, r0, ip
    7800:	068b9c01 	streq	r9, [fp], r1, lsl #24
    7804:	c0130000 	andsgt	r0, r3, r0
    7808:	01000020 	tsteq	r0, r0, lsr #32
    780c:	00004cc6 	andeq	r4, r0, r6, asr #25
    7810:	001a4800 	andseq	r4, sl, r0, lsl #16
    7814:	064e1200 	strbeq	r1, [lr], -r0, lsl #4
    7818:	c6010000 	strgt	r0, [r1], -r0
    781c:	0000004c 	andeq	r0, r0, ip, asr #32
    7820:	15005101 	strne	r5, [r0, #-257]	; 0xfffffeff
    7824:	000020d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7828:	004cd601 	subeq	sp, ip, r1, lsl #12
    782c:	58680000 	stmdapl	r8!, {}^	; <UNPREDICTABLE>
    7830:	000e0800 	andeq	r0, lr, r0, lsl #16
    7834:	9c010000 	stcls	0, cr0, [r1], {-0}
    7838:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    783c:	0020c013 	eoreq	ip, r0, r3, lsl r0
    7840:	4cd60100 	ldfmie	f0, [r6], {0}
    7844:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    7848:	0000001a 	andeq	r0, r0, sl, lsl r0
    784c:	0020e916 	eoreq	lr, r0, r6, lsl r9
    7850:	a8e50100 	stmiage	r5!, {r8}^
    7854:	76000000 	strvc	r0, [r0], -r0
    7858:	0e080058 	mcreq	0, 0, r0, cr8, cr8, {2}
    785c:	01000000 	mrseq	r0, (UNDEF: 0)
    7860:	211f179c 			; <UNDEFINED> instruction: 0x211f179c
    7864:	f1010000 	setend	le
    7868:	08005884 	stmdaeq	r0, {r2, r7, fp, ip, lr}
    786c:	00000014 	andeq	r0, r0, r4, lsl r0
    7870:	0f169c01 	svceq	0x00169c01
    7874:	01000021 	tsteq	r0, r1, lsr #32
    7878:	0000b3fe 	strdeq	fp, [r0], -lr
    787c:	00589800 	subseq	r9, r8, r0, lsl #16
    7880:	00000c08 	andeq	r0, r0, r8, lsl #24
    7884:	189c0100 	ldmne	ip, {r8}
    7888:	0000223a 	andeq	r2, r0, sl, lsr r2
    788c:	a4010a01 	strge	r0, [r1], #-2561	; 0xfffff5ff
    7890:	14080058 	strne	r0, [r8], #-88	; 0xffffffa8
    7894:	01000000 	mrseq	r0, (UNDEF: 0)
    7898:	226c199c 	rsbcs	r1, ip, #156, 18	; 0x270000
    789c:	226c0000 	rsbcs	r0, ip, #0
    78a0:	16040000 	strne	r0, [r4], -r0
    78a4:	08bf0001 	ldmeq	pc!, {r0}	; <UNPREDICTABLE>
    78a8:	00040000 	andeq	r0, r4, r0
    78ac:	000019e5 	andeq	r1, r0, r5, ror #19
    78b0:	03590104 	cmpeq	r9, #4, 2
    78b4:	b10c0000 	mrslt	r0, (UNDEF: 12)
    78b8:	cf000024 	svcgt	0x00000024
    78bc:	b8000001 	stmdalt	r0, {r0}
    78c0:	7c080058 	stcvc	0, cr0, [r8], {88}	; 0x58
    78c4:	7c000004 	stcvc	0, cr0, [r0], {4}
    78c8:	02000018 	andeq	r0, r0, #24
    78cc:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    78d0:	02020000 	andeq	r0, r2, #0
    78d4:	00008e05 	andeq	r8, r0, r5, lsl #28
    78d8:	06010200 	streq	r0, [r1], -r0, lsl #4
    78dc:	00000154 	andeq	r0, r0, r4, asr r1
    78e0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    78e4:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    78e8:	02000000 	andeq	r0, r0, #0
    78ec:	01f20704 	mvnseq	r0, r4, lsl #14
    78f0:	75030000 	strvc	r0, [r3, #-0]
    78f4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    78f8:	00005728 	andeq	r5, r0, r8, lsr #14
    78fc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7900:	00000229 	andeq	r0, r0, r9, lsr #4
    7904:	00387503 	eorseq	r7, r8, r3, lsl #10
    7908:	00682902 	rsbeq	r2, r8, r2, lsl #18
    790c:	01020000 	mrseq	r0, (UNDEF: 2)
    7910:	00015208 	andeq	r5, r1, r8, lsl #4
    7914:	00170400 	andseq	r0, r7, r0, lsl #8
    7918:	2f020000 	svccs	0x00020000
    791c:	0000007a 	andeq	r0, r0, sl, ror r0
    7920:	00004505 	andeq	r4, r0, r5, lsl #10
    7924:	019e0400 	orrseq	r0, lr, r0, lsl #8
    7928:	30020000 	andcc	r0, r2, r0
    792c:	0000008a 	andeq	r0, r0, sl, lsl #1
    7930:	00005705 	andeq	r5, r0, r5, lsl #14
    7934:	68010600 	stmdavs	r1, {r9, sl}
    7938:	02000000 	andeq	r0, r0, #0
    793c:	0000a839 	andeq	sl, r0, r9, lsr r8
    7940:	08040700 	stmdaeq	r4, {r8, r9, sl}
    7944:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7948:	00544553 	subseq	r4, r4, r3, asr r5
    794c:	22040001 	andcs	r0, r4, #1
    7950:	02000013 	andeq	r0, r0, #19
    7954:	00008f39 	andeq	r8, r0, r9, lsr pc
    7958:	68010600 	stmdavs	r1, {r9, sl}
    795c:	02000000 	andeq	r0, r0, #0
    7960:	0000cc3b 	andeq	ip, r0, fp, lsr ip
    7964:	09770700 	ldmdbeq	r7!, {r8, r9, sl}^
    7968:	07000000 	streq	r0, [r0, -r0]
    796c:	00001b7f 	andeq	r1, r0, pc, ror fp
    7970:	3c040001 	stccc	0, cr0, [r4], {1}
    7974:	0200000d 	andeq	r0, r0, #13
    7978:	0000b33b 	andeq	fp, r0, fp, lsr r3
    797c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7980:	00000311 	andeq	r0, r0, r1, lsl r3
    7984:	0c032409 	cfstrseq	mvf2, [r3], {9}
    7988:	00015a01 	andeq	r5, r1, r1, lsl #20
    798c:	43410a00 	movtmi	r0, #6656	; 0x1a00
    7990:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    7994:	00006f01 	andeq	r6, r0, r1, lsl #30
    7998:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
    799c:	03000024 	movweq	r0, #36	; 0x24
    79a0:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    79a4:	0b040000 	bleq	1079ac <__ram_size__+0xf79ac>
    79a8:	0000244b 	andeq	r2, r0, fp, asr #8
    79ac:	6f011003 	svcvs	0x00011003
    79b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    79b4:	0052530a 	subseq	r5, r2, sl, lsl #6
    79b8:	6f011103 	svcvs	0x00011103
    79bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    79c0:	0052430a 	subseq	r4, r2, sl, lsl #6
    79c4:	6f011203 	svcvs	0x00011203
    79c8:	10000000 	andne	r0, r0, r0
    79cc:	0052410a 	subseq	r4, r2, sl, lsl #2
    79d0:	6f011303 	svcvs	0x00011303
    79d4:	14000000 	strne	r0, [r0], #-0
    79d8:	00260c0b 	eoreq	r0, r6, fp, lsl #24
    79dc:	01140300 	tsteq	r4, r0, lsl #6
    79e0:	0000006f 	andeq	r0, r0, pc, rrx
    79e4:	424f0a18 	submi	r0, pc, #24, 20	; 0x18000
    79e8:	15030052 	strne	r0, [r3, #-82]	; 0xffffffae
    79ec:	00006f01 	andeq	r6, r0, r1, lsl #30
    79f0:	fb0b1c00 	blx	2ce9fa <__ram_size__+0x2be9fa>
    79f4:	03000023 	movweq	r0, #35	; 0x23
    79f8:	006f0116 	rsbeq	r0, pc, r6, lsl r1	; <UNPREDICTABLE>
    79fc:	00200000 	eoreq	r0, r0, r0
    7a00:	0026150c 	eoreq	r1, r6, ip, lsl #10
    7a04:	01170300 	tsteq	r7, r0, lsl #6
    7a08:	000000de 	ldrdeq	r0, [r0], -lr
    7a0c:	19031009 	stmdbne	r3, {r0, r3, ip}
    7a10:	0001d801 	andeq	sp, r1, r1, lsl #16
    7a14:	44520a00 	ldrbmi	r0, [r2], #-2560	; 0xfffff600
    7a18:	1b030050 	blne	c7b60 <__ram_size__+0xb7b60>
    7a1c:	00007f01 	andeq	r7, r0, r1, lsl #30
    7a20:	d40b0000 	strle	r0, [fp], #-0
    7a24:	03000025 	movweq	r0, #37	; 0x25
    7a28:	007f011c 	rsbseq	r0, pc, ip, lsl r1	; <UNPREDICTABLE>
    7a2c:	0b020000 	bleq	87a34 <__ram_size__+0x77a34>
    7a30:	000025d9 	ldrdeq	r2, [r0], -r9
    7a34:	7f011d03 	svcvc	0x00011d03
    7a38:	04000000 	streq	r0, [r0], #-0
    7a3c:	0025df0b 	eoreq	sp, r5, fp, lsl #30
    7a40:	011e0300 	tsteq	lr, r0, lsl #6
    7a44:	0000007f 	andeq	r0, r0, pc, ror r0
    7a48:	24140b06 	ldrcs	r0, [r4], #-2822	; 0xfffff4fa
    7a4c:	1f030000 	svcne	0x00030000
    7a50:	00007f01 	andeq	r7, r0, r1, lsl #30
    7a54:	190b0800 	stmdbne	fp, {fp}
    7a58:	03000024 	movweq	r0, #36	; 0x24
    7a5c:	007f0120 	rsbseq	r0, pc, r0, lsr #2
    7a60:	0b0a0000 	bleq	287a68 <__ram_size__+0x277a68>
    7a64:	0000241e 	andeq	r2, r0, lr, lsl r4
    7a68:	7f012103 	svcvc	0x00012103
    7a6c:	0c000000 	stceq	0, cr0, [r0], {-0}
    7a70:	0024230b 	eoreq	r2, r4, fp, lsl #6
    7a74:	01220300 			; <UNDEFINED> instruction: 0x01220300
    7a78:	0000007f 	andeq	r0, r0, pc, ror r0
    7a7c:	550c000e 	strpl	r0, [ip, #-14]
    7a80:	03000025 	movweq	r0, #37	; 0x25
    7a84:	01660123 	cmneq	r6, r3, lsr #2
    7a88:	01060000 	mrseq	r0, (UNDEF: 6)
    7a8c:	00000068 	andeq	r0, r0, r8, rrx
    7a90:	020f1c04 	andeq	r1, pc, #4, 24	; 0x400
    7a94:	10070000 	andne	r0, r7, r0
    7a98:	01000017 	tsteq	r0, r7, lsl r0
    7a9c:	0016c807 	andseq	ip, r6, r7, lsl #16
    7aa0:	51070200 	mrspl	r0, (UNDEF: 39)
    7aa4:	03000016 	movweq	r0, #22
    7aa8:	00170107 	andseq	r0, r7, r7, lsl #2
    7aac:	1b070400 	blne	1c8ab4 <__ram_size__+0x1b8ab4>
    7ab0:	05000017 	streq	r0, [r0, #-23]	; 0xffffffe9
    7ab4:	16af0400 	strtne	r0, [pc], r0, lsl #8
    7ab8:	22040000 	andcs	r0, r4, #0
    7abc:	000001e4 	andeq	r0, r0, r4, ror #3
    7ac0:	0025450d 	eoreq	r4, r5, sp, lsl #10
    7ac4:	033f0100 	teqeq	pc, #0, 2
    7ac8:	0000020f 	andeq	r0, r0, pc, lsl #4
    7acc:	00023801 	andeq	r3, r2, r1, lsl #16
    7ad0:	248e0e00 	strcs	r0, [lr], #3584	; 0xe00
    7ad4:	41010000 	mrsmi	r0, (UNDEF: 1)
    7ad8:	00020f03 	andeq	r0, r2, r3, lsl #30
    7adc:	e00f0000 	and	r0, pc, r0
    7ae0:	01000012 	tsteq	r0, r2, lsl r0
    7ae4:	0058b856 	subseq	fp, r8, r6, asr r8
    7ae8:	00001808 	andeq	r1, r0, r8, lsl #16
    7aec:	5d9c0100 	ldfpls	f0, [ip]
    7af0:	10000002 	andne	r0, r0, r2
    7af4:	000023c9 	andeq	r2, r0, r9, asr #7
    7af8:	003a5601 	eorseq	r5, sl, r1, lsl #12
    7afc:	1a8a0000 	bne	fe287b04 <__ram_end__+0xde277b04>
    7b00:	0f000000 	svceq	0x00000000
    7b04:	00002560 	andeq	r2, r0, r0, ror #10
    7b08:	58d06a01 	ldmpl	r0, {r0, r9, fp, sp, lr}^
    7b0c:	00180800 	andseq	r0, r8, r0, lsl #16
    7b10:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b14:	00000282 	andeq	r0, r0, r2, lsl #5
    7b18:	00252f10 	eoreq	r2, r5, r0, lsl pc
    7b1c:	3a6a0100 	bcc	1a87f24 <__ram_size__+0x1a77f24>
    7b20:	ab000000 	blge	7b28 <_Minimum_Stack_Size+0x7a28>
    7b24:	0000001a 	andeq	r0, r0, sl, lsl r0
    7b28:	000dfe0f 	andeq	pc, sp, pc, lsl #28
    7b2c:	e87e0100 	ldmda	lr!, {r8}^
    7b30:	18080058 	stmdane	r8, {r3, r4, r6}
    7b34:	01000000 	mrseq	r0, (UNDEF: 0)
    7b38:	0002a79c 	muleq	r2, ip, r7
    7b3c:	263e1000 	ldrtcs	r1, [lr], -r0
    7b40:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    7b44:	0000003a 	andeq	r0, r0, sl, lsr r0
    7b48:	00001acc 	andeq	r1, r0, ip, asr #21
    7b4c:	0fea1100 	svceq	0x00ea1100
    7b50:	90010000 	andls	r0, r1, r0
    7b54:	08005900 	stmdaeq	r0, {r8, fp, ip, lr}
    7b58:	00000018 	andeq	r0, r0, r8, lsl r0
    7b5c:	d7119c01 	ldrle	r9, [r1, -r1, lsl #24]
    7b60:	01000016 	tsteq	r0, r6, lsl r0
    7b64:	0059189e 			; <UNDEFINED> instruction: 0x0059189e
    7b68:	00001008 	andeq	r1, r0, r8
    7b6c:	129c0100 	addsne	r0, ip, #0, 2
    7b70:	00002595 	muleq	r0, r5, r5
    7b74:	3a029601 	bcc	ad380 <__ram_size__+0x9d380>
    7b78:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7b7c:	0c080059 	stceq	0, cr0, [r8], {89}	; 0x59
    7b80:	01000000 	mrseq	r0, (UNDEF: 0)
    7b84:	2428129c 	strtcs	r1, [r8], #-668	; 0xfffffd64
    7b88:	a3010000 	movwge	r0, #4096	; 0x1000
    7b8c:	00003a02 	andeq	r3, r0, r2, lsl #20
    7b90:	00593400 	subseq	r3, r9, r0, lsl #8
    7b94:	00000c08 	andeq	r0, r0, r8, lsl #24
    7b98:	139c0100 	orrsne	r0, ip, #0, 2
    7b9c:	000024fb 	strdeq	r2, [r0], -fp
    7ba0:	a802b101 	stmdage	r2, {r0, r8, ip, sp, pc}
    7ba4:	40000000 	andmi	r0, r0, r0
    7ba8:	10080059 	andne	r0, r8, r9, asr r0
    7bac:	01000000 	mrseq	r0, (UNDEF: 0)
    7bb0:	0003209c 	muleq	r3, ip, r0
    7bb4:	23bb1400 			; <UNDEFINED> instruction: 0x23bb1400
    7bb8:	b3010000 	movwlt	r0, #4096	; 0x1000
    7bbc:	0000a802 	andeq	sl, r0, r2, lsl #16
    7bc0:	001aed00 	andseq	lr, sl, r0, lsl #26
    7bc4:	d7130000 	ldrle	r0, [r3, -r0]
    7bc8:	01000023 	tsteq	r0, r3, lsr #32
    7bcc:	00a802c7 	adceq	r0, r8, r7, asr #5
    7bd0:	59500000 	ldmdbpl	r0, {}^	; <UNPREDICTABLE>
    7bd4:	00100800 	andseq	r0, r0, r0, lsl #16
    7bd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7bdc:	0000034b 	andeq	r0, r0, fp, asr #6
    7be0:	001f5314 	andseq	r5, pc, r4, lsl r3	; <UNPREDICTABLE>
    7be4:	02c90100 	sbceq	r0, r9, #0, 2
    7be8:	000000a8 	andeq	r0, r0, r8, lsr #1
    7bec:	00001b12 	andeq	r1, r0, r2, lsl fp
    7bf0:	23831500 	orrcs	r1, r3, #0, 10
    7bf4:	e2010000 	and	r0, r1, #0
    7bf8:	00596002 	subseq	r6, r9, r2
    7bfc:	00001808 	andeq	r1, r0, r8, lsl #16
    7c00:	809c0100 	addshi	r0, ip, r0, lsl #2
    7c04:	16000003 	strne	r0, [r0], -r3
    7c08:	000025f1 	strdeq	r2, [r0], -r1
    7c0c:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    7c10:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    7c14:	1700001b 	smladne	r0, fp, r0, r0
    7c18:	00000c65 	andeq	r0, r0, r5, ror #24
    7c1c:	cc02e201 	sfmgt	f6, 1, [r2], {1}
    7c20:	01000000 	mrseq	r0, (UNDEF: 0)
    7c24:	d5130051 	ldrle	r0, [r3, #-81]	; 0xffffffaf
    7c28:	01000024 	tsteq	r0, r4, lsr #32
    7c2c:	00a80301 	adceq	r0, r8, r1, lsl #6
    7c30:	59780000 	ldmdbpl	r8!, {}^	; <UNPREDICTABLE>
    7c34:	00200800 	eoreq	r0, r0, r0, lsl #16
    7c38:	9c010000 	stcls	0, cr0, [r1], {-0}
    7c3c:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
    7c40:	0025ad16 	eoreq	sl, r5, r6, lsl sp
    7c44:	03010100 	movweq	r0, #4352	; 0x1100
    7c48:	0000004c 	andeq	r0, r0, ip, asr #32
    7c4c:	00001b72 	andeq	r1, r0, r2, ror fp
    7c50:	001f5314 	andseq	r5, pc, r4, lsl r3	; <UNPREDICTABLE>
    7c54:	03030100 	movweq	r0, #12544	; 0x3100
    7c58:	000000a8 	andeq	r0, r0, r8, lsr #1
    7c5c:	00001bac 	andeq	r1, r0, ip, lsr #23
    7c60:	16f11500 	ldrbtne	r1, [r1], r0, lsl #10
    7c64:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7c68:	00599803 	subseq	r9, r9, r3, lsl #16
    7c6c:	00000c08 	andeq	r0, r0, r8, lsl #24
    7c70:	e09c0100 	adds	r0, ip, r0, lsl #2
    7c74:	17000003 	strne	r0, [r0, -r3]
    7c78:	000025ad 	andeq	r2, r0, sp, lsr #11
    7c7c:	4c032e01 	stcmi	14, cr2, [r3], {1}
    7c80:	01000000 	mrseq	r0, (UNDEF: 0)
    7c84:	1a180050 	bne	607dcc <__ram_size__+0x5f7dcc>
    7c88:	a4000002 	strge	r0, [r0], #-2
    7c8c:	28080059 	stmdacs	r8, {r0, r3, r4, r6}
    7c90:	01000000 	mrseq	r0, (UNDEF: 0)
    7c94:	00040c9c 	muleq	r4, ip, ip
    7c98:	022b1900 	eoreq	r1, fp, #0, 18
    7c9c:	1bcb0000 	blne	ff2c7ca4 <__ram_end__+0xdf2b7ca4>
    7ca0:	b21a0000 	andslt	r0, sl, #0
    7ca4:	0e080059 	mcreq	0, 0, r0, cr8, cr9, {2}
    7ca8:	1b000000 	blne	7cb0 <_Minimum_Stack_Size+0x7bb0>
    7cac:	0000022b 	andeq	r0, r0, fp, lsr #4
    7cb0:	f51c0000 			; <UNDEFINED> instruction: 0xf51c0000
    7cb4:	01000023 	tsteq	r0, r3, lsr #32
    7cb8:	24010385 	strcs	r0, [r1], #-901	; 0xfffffc7b
    7cbc:	1d000004 	stcne	0, cr0, [r0, #-16]
    7cc0:	87010069 	strhi	r0, [r1, -r9, rrx]
    7cc4:	00006f03 	andeq	r6, r0, r3, lsl #30
    7cc8:	23130000 	tstcs	r3, #0
    7ccc:	01000026 	tsteq	r0, r6, lsr #32
    7cd0:	020f0366 	andeq	r0, pc, #-1744830463	; 0x98000001
    7cd4:	59cc0000 	stmibpl	ip, {}^	; <UNPREDICTABLE>
    7cd8:	00380800 	eorseq	r0, r8, r0, lsl #16
    7cdc:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ce0:	00000494 	muleq	r0, r4, r4
    7ce4:	0024f316 	eoreq	pc, r4, r6, lsl r3	; <UNPREDICTABLE>
    7ce8:	03660100 	cmneq	r6, #0, 2
    7cec:	0000003a 	andeq	r0, r0, sl, lsr r0
    7cf0:	00001bea 	andeq	r1, r0, sl, ror #23
    7cf4:	001e1414 	andseq	r1, lr, r4, lsl r4
    7cf8:	03680100 	cmneq	r8, #0, 2
    7cfc:	0000020f 	andeq	r0, r0, pc, lsl #4
    7d00:	00001c08 	andeq	r1, r0, r8, lsl #24
    7d04:	00040c1e 	andeq	r0, r4, lr, lsl ip
    7d08:	0059d400 	subseq	sp, r9, r0, lsl #8
    7d0c:	0000a008 	andeq	sl, r0, r8
    7d10:	03700100 	cmneq	r0, #0, 2
    7d14:	00000481 	andeq	r0, r0, r1, lsl #9
    7d18:	0000a01f 	andeq	sl, r0, pc, lsl r0
    7d1c:	04192000 	ldreq	r2, [r9], #-0
    7d20:	91020000 	mrsls	r0, (UNDEF: 2)
    7d24:	2100006c 	tstcs	r0, ip, rrx
    7d28:	080059d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, lr}
    7d2c:	0000021a 	andeq	r0, r0, sl, lsl r2
    7d30:	0059f221 	subseq	pc, r9, r1, lsr #4
    7d34:	00021a08 	andeq	r1, r2, r8, lsl #20
    7d38:	61220000 			; <UNDEFINED> instruction: 0x61220000
    7d3c:	01000016 	tsteq	r0, r6, lsl r0
    7d40:	00020fad 	andeq	r0, r2, sp, lsr #31
    7d44:	005a0400 	subseq	r0, sl, r0, lsl #8
    7d48:	00004008 	andeq	r4, r0, r8
    7d4c:	f29c0100 	vaddw.s16	q0, q6, d0
    7d50:	10000004 	andne	r0, r0, r4
    7d54:	0000249a 	muleq	r0, sl, r4
    7d58:	003aad01 	eorseq	sl, sl, r1, lsl #26
    7d5c:	1c3d0000 	ldcne	0, cr0, [sp], #-0
    7d60:	14230000 	strtne	r0, [r3], #-0
    7d64:	0100001e 	tsteq	r0, lr, lsl r0
    7d68:	00020faf 	andeq	r0, r2, pc, lsr #31
    7d6c:	001c6900 	andseq	r6, ip, r0, lsl #18
    7d70:	5a102400 	bpl	410d78 <__ram_size__+0x400d78>
    7d74:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    7d78:	04e00000 	strbteq	r0, [r0], #0
    7d7c:	01250000 			; <UNDEFINED> instruction: 0x01250000
    7d80:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    7d84:	3026000f 	eorcc	r0, r6, pc
    7d88:	2408005a 	strcs	r0, [r8], #-90	; 0xffffffa6
    7d8c:	25000004 	strcs	r0, [r0, #-4]
    7d90:	0a035001 	beq	dbd9c <__ram_size__+0xcbd9c>
    7d94:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    7d98:	00240022 	eoreq	r0, r4, r2, lsr #32
    7d9c:	0fd40100 	svceq	0x00d40100
    7da0:	44000002 	strmi	r0, [r0], #-2
    7da4:	3c08005a 	stccc	0, cr0, [r8], {90}	; 0x5a
    7da8:	01000000 	mrseq	r0, (UNDEF: 0)
    7dac:	0005419c 	muleq	r5, ip, r1
    7db0:	1e142300 	cdpne	3, 1, cr2, cr4, cr0, {0}
    7db4:	d6010000 	strle	r0, [r1], -r0
    7db8:	0000020f 	andeq	r0, r0, pc, lsl #4
    7dbc:	00001c93 	muleq	r0, r3, ip
    7dc0:	005a4e24 	subseq	r4, sl, r4, lsr #28
    7dc4:	00042408 	andeq	r2, r4, r8, lsl #8
    7dc8:	00052f00 	andeq	r2, r5, r0, lsl #30
    7dcc:	50012500 	andpl	r2, r1, r0, lsl #10
    7dd0:	0fff0a03 	svceq	0x00ff0a03
    7dd4:	5a6c2600 	bpl	1b115dc <__ram_size__+0x1b015dc>
    7dd8:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    7ddc:	01250000 			; <UNDEFINED> instruction: 0x01250000
    7de0:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    7de4:	2200000f 	andcs	r0, r0, #15
    7de8:	000023a4 	andeq	r2, r0, r4, lsr #7
    7dec:	020ff701 	andeq	pc, pc, #262144	; 0x40000
    7df0:	5a800000 	bpl	fe007df8 <__ram_end__+0xddff7df8>
    7df4:	00700800 	rsbseq	r0, r0, r0, lsl #16
    7df8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7dfc:	000005a3 	andeq	r0, r0, r3, lsr #11
    7e00:	001e1423 	andseq	r1, lr, r3, lsr #8
    7e04:	0ff90100 	svceq	0x00f90100
    7e08:	bd000002 	stclt	0, cr0, [r0, #-8]
    7e0c:	2400001c 	strcs	r0, [r0], #-28	; 0xffffffe4
    7e10:	08005a8a 	stmdaeq	r0, {r1, r3, r7, r9, fp, ip, lr}
    7e14:	00000424 	andeq	r0, r0, r4, lsr #8
    7e18:	0000057e 	andeq	r0, r0, lr, ror r5
    7e1c:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    7e20:	000fff0a 	andeq	pc, pc, sl, lsl #30
    7e24:	005ab224 	subseq	fp, sl, r4, lsr #4
    7e28:	00042408 	andeq	r2, r4, r8, lsl #8
    7e2c:	00059300 	andeq	r9, r5, r0, lsl #6
    7e30:	50012500 	andpl	r2, r1, r0, lsl #10
    7e34:	0fff0a03 	svceq	0x00ff0a03
    7e38:	5ad42600 	bpl	ff511640 <__ram_end__+0xdf501640>
    7e3c:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    7e40:	01250000 			; <UNDEFINED> instruction: 0x01250000
    7e44:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    7e48:	25fa1300 	ldrbcs	r1, [sl, #768]!	; 0x300
    7e4c:	36010000 	strcc	r0, [r1], -r0
    7e50:	00020f01 	andeq	r0, r2, r1, lsl #30
    7e54:	005af000 	subseq	pc, sl, r0
    7e58:	00004808 	andeq	r4, r0, r8, lsl #16
    7e5c:	239c0100 	orrscs	r0, ip, #0, 2
    7e60:	16000006 	strne	r0, [r0], -r6
    7e64:	00003d6a 	andeq	r3, r0, sl, ror #26
    7e68:	3a013601 	bcc	55674 <__ram_size__+0x45674>
    7e6c:	f2000000 	vhadd.s8	d0, d0, d0
    7e70:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    7e74:	0000064e 	andeq	r0, r0, lr, asr #12
    7e78:	3a013601 	bcc	55684 <__ram_size__+0x45684>
    7e7c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    7e80:	1400001d 	strne	r0, [r0], #-29	; 0xffffffe3
    7e84:	00001e14 	andeq	r1, r0, r4, lsl lr
    7e88:	0f013801 	svceq	0x00013801
    7e8c:	4a000002 	bmi	7e9c <_Minimum_Stack_Size+0x7d9c>
    7e90:	2400001d 	strcs	r0, [r0], #-29	; 0xffffffe3
    7e94:	08005afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, lr}
    7e98:	00000424 	andeq	r0, r0, r4, lsr #8
    7e9c:	00000600 	andeq	r0, r0, r0, lsl #12
    7ea0:	01500125 	cmpeq	r0, r5, lsr #2
    7ea4:	1424003f 	strtne	r0, [r4], #-63	; 0xffffffc1
    7ea8:	2408005b 	strcs	r0, [r8], #-91	; 0xffffffa5
    7eac:	13000004 	movwne	r0, #4
    7eb0:	25000006 	strcs	r0, [r0, #-6]
    7eb4:	3f015001 	svccc	0x00015001
    7eb8:	5b222600 	blpl	8916c0 <__ram_size__+0x8816c0>
    7ebc:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    7ec0:	01250000 			; <UNDEFINED> instruction: 0x01250000
    7ec4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    7ec8:	174a1300 	strbne	r1, [sl, -r0, lsl #6]
    7ecc:	71010000 	mrsvc	r0, (UNDEF: 1)
    7ed0:	00020f01 	andeq	r0, r2, r1, lsl #30
    7ed4:	005b3800 	subseq	r3, fp, r0, lsl #16
    7ed8:	00003808 	andeq	r3, r0, r8, lsl #16
    7edc:	909c0100 	addsls	r0, ip, r0, lsl #2
    7ee0:	16000006 	strne	r0, [r0], -r6
    7ee4:	00003d6a 	andeq	r3, r0, sl, ror #26
    7ee8:	3a017101 	bcc	642f4 <__ram_size__+0x542f4>
    7eec:	7f000000 	svcvc	0x00000000
    7ef0:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    7ef4:	0000064e 	andeq	r0, r0, lr, asr #12
    7ef8:	4c017101 	stfmis	f7, [r1], {1}
    7efc:	ab000000 	blge	7f04 <_Minimum_Stack_Size+0x7e04>
    7f00:	1400001d 	strne	r0, [r0], #-29	; 0xffffffe3
    7f04:	00001e14 	andeq	r1, r0, r4, lsl lr
    7f08:	0f017301 	svceq	0x00017301
    7f0c:	cc000002 	stcgt	0, cr0, [r0], {2}
    7f10:	2400001d 	strcs	r0, [r0], #-29	; 0xffffffe3
    7f14:	08005b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, lr}
    7f18:	00000424 	andeq	r0, r0, r4, lsr #8
    7f1c:	00000680 	andeq	r0, r0, r0, lsl #13
    7f20:	01500125 	cmpeq	r0, r5, lsr #2
    7f24:	5a26003f 	bpl	988028 <__ram_size__+0x978028>
    7f28:	2408005b 	strcs	r0, [r8], #-91	; 0xffffffa5
    7f2c:	25000004 	strcs	r0, [r0, #-4]
    7f30:	3f015001 	svccc	0x00015001
    7f34:	79130000 	ldmdbvc	r3, {}	; <UNPREDICTABLE>
    7f38:	01000025 	tsteq	r0, r5, lsr #32
    7f3c:	020f0199 	andeq	r0, pc, #1073741862	; 0x40000026
    7f40:	5b700000 	blpl	1c07f48 <__ram_size__+0x1bf7f48>
    7f44:	00480800 	subeq	r0, r8, r0, lsl #16
    7f48:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f4c:	000006fd 	strdeq	r0, [r0], -sp
    7f50:	003d6a16 	eorseq	r6, sp, r6, lsl sl
    7f54:	01990100 	orrseq	r0, r9, r0, lsl #2
    7f58:	0000003a 	andeq	r0, r0, sl, lsr r0
    7f5c:	00001df6 	strdeq	r1, [r0], -r6
    7f60:	00064e16 	andeq	r4, r6, r6, lsl lr
    7f64:	01990100 	orrseq	r0, r9, r0, lsl #2
    7f68:	0000005e 	andeq	r0, r0, lr, asr r0
    7f6c:	00001e22 	andeq	r1, r0, r2, lsr #28
    7f70:	001e1414 	andseq	r1, lr, r4, lsl r4
    7f74:	019b0100 	orrseq	r0, fp, r0, lsl #2
    7f78:	0000020f 	andeq	r0, r0, pc, lsl #4
    7f7c:	00001e43 	andeq	r1, r0, r3, asr #28
    7f80:	005b7c24 	subseq	r7, fp, r4, lsr #24
    7f84:	00042408 	andeq	r2, r4, r8, lsl #8
    7f88:	0006ed00 	andeq	lr, r6, r0, lsl #26
    7f8c:	50012500 	andpl	r2, r1, r0, lsl #10
    7f90:	26003f01 	strcs	r3, [r0], -r1, lsl #30
    7f94:	08005b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp, ip, lr}
    7f98:	00000424 	andeq	r0, r0, r4, lsr #8
    7f9c:	01500125 	cmpeq	r0, r5, lsr #2
    7fa0:	1300003f 	movwne	r0, #63	; 0x3f
    7fa4:	000025b8 			; <UNDEFINED> instruction: 0x000025b8
    7fa8:	0f01ca01 	svceq	0x0001ca01
    7fac:	b8000002 	stmdalt	r0, {r1}
    7fb0:	9c08005b 	stcls	0, cr0, [r8], {91}	; 0x5b
    7fb4:	01000000 	mrseq	r0, (UNDEF: 0)
    7fb8:	0007d39c 	muleq	r7, ip, r3
    7fbc:	25e51600 	strbcs	r1, [r5, #1536]!	; 0x600
    7fc0:	ca010000 	bgt	47fc8 <__ram_size__+0x37fc8>
    7fc4:	00003a01 	andeq	r3, r0, r1, lsl #20
    7fc8:	001e6d00 	andseq	r6, lr, r0, lsl #26
    7fcc:	25251400 	strcs	r1, [r5, #-1024]!	; 0xfffffc00
    7fd0:	cc010000 	stcgt	0, cr0, [r1], {-0}
    7fd4:	00004c01 	andeq	r4, r0, r1, lsl #24
    7fd8:	001eb600 	andseq	fp, lr, r0, lsl #12
    7fdc:	24e91400 	strbtcs	r1, [r9], #1024	; 0x400
    7fe0:	cc010000 	stcgt	0, cr0, [r1], {-0}
    7fe4:	00004c01 	andeq	r4, r0, r1, lsl #24
    7fe8:	001f0200 	andseq	r0, pc, r0, lsl #4
    7fec:	23921400 	orrscs	r1, r2, #0, 8
    7ff0:	cc010000 	stcgt	0, cr0, [r1], {-0}
    7ff4:	00004c01 	andeq	r4, r0, r1, lsl #24
    7ff8:	001f5600 	andseq	r5, pc, r0, lsl #12
    7ffc:	24a71400 	strtcs	r1, [r7], #1024	; 0x400
    8000:	cc010000 	stcgt	0, cr0, [r1], {-0}
    8004:	00004c01 	andeq	r4, r0, r1, lsl #24
    8008:	001faa00 	andseq	sl, pc, r0, lsl #20
    800c:	1e141400 	cfmulsne	mvf1, mvf4, mvf0
    8010:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    8014:	00020f01 	andeq	r0, r2, r1, lsl #30
    8018:	001ff200 	andseq	pc, pc, r0, lsl #4
    801c:	5bc22400 	blpl	ff091024 <__ram_end__+0xdf081024>
    8020:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    8024:	078a0000 	streq	r0, [sl, r0]
    8028:	01250000 			; <UNDEFINED> instruction: 0x01250000
    802c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8030:	005bf624 	subseq	pc, fp, r4, lsr #12
    8034:	00042408 	andeq	r2, r4, r8, lsl #8
    8038:	00079d00 	andeq	r9, r7, r0, lsl #26
    803c:	50012500 	andpl	r2, r1, r0, lsl #10
    8040:	24003f01 	strcs	r3, [r0], #-3841	; 0xfffff0ff
    8044:	08005c06 	stmdaeq	r0, {r1, r2, sl, fp, ip, lr}
    8048:	00000424 	andeq	r0, r0, r4, lsr #8
    804c:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    8050:	01500125 	cmpeq	r0, r5, lsr #2
    8054:	1c24003f 	stcne	0, cr0, [r4], #-252	; 0xffffff04
    8058:	2408005c 	strcs	r0, [r8], #-92	; 0xffffffa4
    805c:	c3000004 	movwgt	r0, #4
    8060:	25000007 	strcs	r0, [r0, #-7]
    8064:	3f015001 	svccc	0x00015001
    8068:	5c362600 	ldcpl	6, cr2, [r6], #-0
    806c:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    8070:	01250000 			; <UNDEFINED> instruction: 0x01250000
    8074:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8078:	24761300 	ldrbtcs	r1, [r6], #-768	; 0xfffffd00
    807c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    8080:	00020f02 	andeq	r0, r2, r2, lsl #30
    8084:	005c5400 	subseq	r5, ip, r0, lsl #8
    8088:	00008c08 	andeq	r8, r0, r8, lsl #24
    808c:	499c0100 	ldmibmi	ip, {r8}
    8090:	16000008 	strne	r0, [r0], -r8
    8094:	00000c65 	andeq	r0, r0, r5, ror #24
    8098:	cc021901 	stcgt	9, cr1, [r2], {1}
    809c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    80a0:	14000020 	strne	r0, [r0], #-32	; 0xffffffe0
    80a4:	00001e14 	andeq	r1, r0, r4, lsl lr
    80a8:	0f021b01 	svceq	0x00021b01
    80ac:	69000002 	stmdbvs	r0, {r1}
    80b0:	24000020 	strcs	r0, [r0], #-32	; 0xffffffe0
    80b4:	08005c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, lr}
    80b8:	00000424 	andeq	r0, r0, r4, lsr #8
    80bc:	00000822 	andeq	r0, r0, r2, lsr #16
    80c0:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    80c4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    80c8:	005c8824 	subseq	r8, ip, r4, lsr #16
    80cc:	00042408 	andeq	r2, r4, r8, lsl #8
    80d0:	00083700 	andeq	r3, r8, r0, lsl #14
    80d4:	50012500 	andpl	r2, r1, r0, lsl #10
    80d8:	0fff0a03 	svceq	0x00ff0a03
    80dc:	5cb22600 	ldcpl	6, cr2, [r2]
    80e0:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    80e4:	01250000 			; <UNDEFINED> instruction: 0x01250000
    80e8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    80ec:	2700000f 	strcs	r0, [r0, -pc]
    80f0:	00002453 	andeq	r2, r0, r3, asr r4
    80f4:	0f026a01 	svceq	0x00026a01
    80f8:	e0000002 	and	r0, r0, r2
    80fc:	5408005c 	strpl	r0, [r8], #-92	; 0xffffffa4
    8100:	01000000 	mrseq	r0, (UNDEF: 0)
    8104:	246e169c 	strbtcs	r1, [lr], #-1692	; 0xfffff964
    8108:	6a010000 	bvs	48110 <__ram_size__+0x38110>
    810c:	00004c02 	andeq	r4, r0, r2, lsl #24
    8110:	00209e00 	eoreq	r9, r0, r0, lsl #28
    8114:	239c1600 	orrscs	r1, ip, #0, 12
    8118:	6a010000 	bvs	48120 <__ram_size__+0x38120>
    811c:	00004c02 	andeq	r4, r0, r2, lsl #24
    8120:	0020bf00 	eoreq	fp, r0, r0, lsl #30
    8124:	251c1600 	ldrcs	r1, [ip, #-1536]	; 0xfffffa00
    8128:	6a010000 	bvs	48130 <__ram_size__+0x38130>
    812c:	00004c02 	andeq	r4, r0, r2, lsl #24
    8130:	0020e000 	eoreq	lr, r0, r0
    8134:	1e141400 	cfmulsne	mvf1, mvf4, mvf0
    8138:	6c010000 	stcvs	0, cr0, [r1], {-0}
    813c:	00020f02 	andeq	r0, r2, r2, lsl #30
    8140:	00210100 	eoreq	r0, r1, r0, lsl #2
    8144:	5cfa2400 	cfldrdpl	mvd2, [sl]
    8148:	04240800 	strteq	r0, [r4], #-2048	; 0xfffff800
    814c:	08b20000 	ldmeq	r2!, {}	; <UNPREDICTABLE>
    8150:	01250000 			; <UNDEFINED> instruction: 0x01250000
    8154:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8158:	005d1826 	subseq	r1, sp, r6, lsr #16
    815c:	00042408 	andeq	r2, r4, r8, lsl #8
    8160:	50012500 	andpl	r2, r1, r0, lsl #10
    8164:	00003f01 	andeq	r3, r0, r1, lsl #30
    8168:	00074500 	andeq	r4, r7, r0, lsl #10
    816c:	3c000400 	cfstrscc	mvf0, [r0], {-0}
    8170:	0400001c 	streq	r0, [r0], #-28	; 0xffffffe4
    8174:	00035901 	andeq	r5, r3, r1, lsl #18
    8178:	269e0c00 	ldrcs	r0, [lr], r0, lsl #24
    817c:	01cf0000 	biceq	r0, pc, r0
    8180:	5d340000 	ldcpl	0, cr0, [r4, #-0]
    8184:	026a0800 	rsbeq	r0, sl, #0, 16
    8188:	1a860000 	bne	fe188190 <__ram_end__+0xde178190>
    818c:	04020000 	streq	r0, [r2], #-0
    8190:	00023c05 	andeq	r3, r2, r5, lsl #24
    8194:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    8198:	0000008e 	andeq	r0, r0, lr, lsl #1
    819c:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    81a0:	03000001 	movweq	r0, #1
    81a4:	00323375 	eorseq	r3, r2, r5, ror r3
    81a8:	00452702 	subeq	r2, r5, r2, lsl #14
    81ac:	04020000 	streq	r0, [r2], #-0
    81b0:	0001f207 	andeq	pc, r1, r7, lsl #4
    81b4:	31750300 	cmncc	r5, r0, lsl #6
    81b8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    81bc:	00000057 	andeq	r0, r0, r7, asr r0
    81c0:	29070202 	stmdbcs	r7, {r1, r9}
    81c4:	03000002 	movweq	r0, #2
    81c8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    81cc:	00006829 	andeq	r6, r0, r9, lsr #16
    81d0:	08010200 	stmdaeq	r1, {r9}
    81d4:	00000152 	andeq	r0, r0, r2, asr r1
    81d8:	00001704 	andeq	r1, r0, r4, lsl #14
    81dc:	7a2f0200 	bvc	bc89e4 <__ram_size__+0xbb89e4>
    81e0:	05000000 	streq	r0, [r0, #-0]
    81e4:	00000045 	andeq	r0, r0, r5, asr #32
    81e8:	00680106 	rsbeq	r0, r8, r6, lsl #2
    81ec:	3b020000 	blcc	881f4 <__ram_size__+0x781f4>
    81f0:	00000098 	muleq	r0, r8, r0
    81f4:	00097707 	andeq	r7, r9, r7, lsl #14
    81f8:	7f070000 	svcvc	0x00070000
    81fc:	0100001b 	tsteq	r0, fp, lsl r0
    8200:	0d3c0400 	cfldrseq	mvf0, [ip, #-0]
    8204:	3b020000 	blcc	8820c <__ram_size__+0x7820c>
    8208:	0000007f 	andeq	r0, r0, pc, ror r0
    820c:	11070402 	tstne	r7, r2, lsl #8
    8210:	08000003 	stmdaeq	r0, {r0, r1}
    8214:	014e031c 	cmpeq	lr, ip, lsl r3
    8218:	0000010f 	andeq	r0, r0, pc, lsl #2
    821c:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    8220:	01500300 	cmpeq	r0, r0, lsl #6
    8224:	0000006f 	andeq	r0, r0, pc, rrx
    8228:	52430900 	subpl	r0, r3, #0, 18
    822c:	51030048 	tstpl	r3, r8, asr #32
    8230:	00006f01 	andeq	r6, r0, r1, lsl #30
    8234:	49090400 	stmdbmi	r9, {sl}
    8238:	03005244 	movweq	r5, #580	; 0x244
    823c:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    8240:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    8244:	0052444f 	subseq	r4, r2, pc, asr #8
    8248:	6f015303 	svcvs	0x00015303
    824c:	0c000000 	stceq	0, cr0, [r0], {-0}
    8250:	0004f90a 	andeq	pc, r4, sl, lsl #18
    8254:	01540300 	cmpeq	r4, r0, lsl #6
    8258:	0000006f 	andeq	r0, r0, pc, rrx
    825c:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    8260:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
    8264:	00006f01 	andeq	r6, r0, r1, lsl #30
    8268:	040a1400 	streq	r1, [sl], #-1024	; 0xfffffc00
    826c:	03000006 	movweq	r0, #6
    8270:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    8274:	00180000 	andseq	r0, r8, r0
    8278:	0004850b 	andeq	r8, r4, fp, lsl #10
    827c:	01570300 	cmpeq	r7, r0, lsl #6
    8280:	000000aa 	andeq	r0, r0, sl, lsr #1
    8284:	59031808 	stmdbpl	r3, {r3, fp, ip}
    8288:	00014c01 	andeq	r4, r1, r1, lsl #24
    828c:	27b90a00 	ldrcs	r0, [r9, r0, lsl #20]!
    8290:	5b030000 	blpl	c8298 <__ram_size__+0xb8298>
    8294:	00006f01 	andeq	r6, r0, r1, lsl #30
    8298:	9e0a0000 	cdpls	0, 0, cr0, cr10, cr0, {0}
    829c:	03000027 	movweq	r0, #39	; 0x27
    82a0:	006f015c 	rsbeq	r0, pc, ip, asr r1	; <UNPREDICTABLE>
    82a4:	0a040000 	beq	1082ac <__ram_size__+0xf82ac>
    82a8:	00002697 	muleq	r0, r7, r6
    82ac:	5c015d03 	stcpl	13, cr5, [r1], {3}
    82b0:	08000001 	stmdaeq	r0, {r0}
    82b4:	006f0c00 	rsbeq	r0, pc, r0, lsl #24
    82b8:	015c0000 	cmpeq	ip, r0
    82bc:	a30d0000 	movwge	r0, #53248	; 0xd000
    82c0:	03000000 	movweq	r0, #0
    82c4:	014c0500 	cmpeq	ip, r0, lsl #10
    82c8:	870b0000 	strhi	r0, [fp, -r0]
    82cc:	03000027 	movweq	r0, #39	; 0x27
    82d0:	011b015e 	tsteq	fp, lr, asr r1
    82d4:	01060000 	mrseq	r0, (UNDEF: 6)
    82d8:	00000068 	andeq	r0, r0, r8, rrx
    82dc:	018c2304 	orreq	r2, ip, r4, lsl #6
    82e0:	2c070000 	stccs	0, cr0, [r7], {-0}
    82e4:	0100000f 	tsteq	r0, pc
    82e8:	000e7d07 	andeq	r7, lr, r7, lsl #26
    82ec:	71070200 	mrsvc	r0, (UNDEF: 39)
    82f0:	03000014 	movweq	r0, #20
    82f4:	132d0400 			; <UNDEFINED> instruction: 0x132d0400
    82f8:	27040000 	strcs	r0, [r4, -r0]
    82fc:	0000016d 	andeq	r0, r0, sp, ror #2
    8300:	00680106 	rsbeq	r0, r8, r6, lsl #2
    8304:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    8308:	000001d4 	ldrdeq	r0, [r0], -r4
    830c:	00134a07 	andseq	r4, r3, r7, lsl #20
    8310:	be070000 	cdplt	0, 0, cr0, cr7, cr0, {0}
    8314:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    8318:	000f9907 	andeq	r9, pc, r7, lsl #18
    831c:	a7072800 	strge	r2, [r7, -r0, lsl #16]
    8320:	4800000f 	stmdami	r0, {r0, r1, r2, r3}
    8324:	000fc607 	andeq	ip, pc, r7, lsl #12
    8328:	6e071400 	cfcpysvs	mvf1, mvf7
    832c:	1000000c 	andne	r0, r0, ip
    8330:	0012a107 	andseq	sl, r2, r7, lsl #2
    8334:	6c071c00 	stcvs	12, cr1, [r7], {-0}
    8338:	18000013 	stmdane	r0, {r0, r1, r4}
    833c:	13b50400 			; <UNDEFINED> instruction: 0x13b50400
    8340:	36040000 	strcc	r0, [r4], -r0
    8344:	00000197 	muleq	r0, r7, r1
    8348:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    834c:	0000020c 	andeq	r0, r0, ip, lsl #4
    8350:	000d190f 	andeq	r1, sp, pc, lsl #18
    8354:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    8358:	00000000 	andeq	r0, r0, r0
    835c:	00137c0f 	andseq	r7, r3, pc, lsl #24
    8360:	8c410400 	cfstrdhi	mvd0, [r1], {-0}
    8364:	02000001 	andeq	r0, r0, #1
    8368:	000d000f 	andeq	r0, sp, pc
    836c:	d4420400 	strble	r0, [r2], #-1024	; 0xfffffc00
    8370:	03000001 	movweq	r0, #1
    8374:	14370400 	ldrtne	r0, [r7], #-1024	; 0xfffffc00
    8378:	43040000 	movwmi	r0, #16384	; 0x4000
    837c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8380:	00680106 	rsbeq	r0, r8, r6, lsl #2
    8384:	47040000 	strmi	r0, [r4, -r0]
    8388:	00000230 	andeq	r0, r0, r0, lsr r2
    838c:	00080007 	andeq	r0, r8, r7
    8390:	cc070000 	stcgt	0, cr0, [r7], {-0}
    8394:	0100000a 	tsteq	r0, sl
    8398:	27940400 	ldrcs	r0, [r4, r0, lsl #8]
    839c:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    83a0:	00000217 	andeq	r0, r0, r7, lsl r2
    83a4:	0026d910 	eoreq	sp, r6, r0, lsl r9
    83a8:	34330100 	ldrtcc	r0, [r3], #-256	; 0xffffff00
    83ac:	b008005d 	andlt	r0, r8, sp, asr r0
    83b0:	01000000 	mrseq	r0, (UNDEF: 0)
    83b4:	0003169c 	muleq	r3, ip, r6
    83b8:	27a31100 	strcs	r1, [r3, r0, lsl #2]!
    83bc:	33010000 	movwcc	r0, #4096	; 0x1000
    83c0:	00000316 	andeq	r0, r0, r6, lsl r3
    83c4:	0000212b 	andeq	r2, r0, fp, lsr #2
    83c8:	005d5e12 	subseq	r5, sp, r2, lsl lr
    83cc:	00073c08 	andeq	r3, r7, r8, lsl #24
    83d0:	00027700 	andeq	r7, r2, r0, lsl #14
    83d4:	50011300 	andpl	r1, r1, r0, lsl #6
    83d8:	01133401 	tsteq	r3, r1, lsl #8
    83dc:	00310151 	eorseq	r0, r1, r1, asr r1
    83e0:	005d8212 	subseq	r8, sp, r2, lsl r2
    83e4:	00073c08 	andeq	r3, r7, r8, lsl #24
    83e8:	00029000 	andeq	r9, r2, r0
    83ec:	50011300 	andpl	r1, r1, r0, lsl #6
    83f0:	13400802 	movtne	r0, #2050	; 0x802
    83f4:	31015101 	tstcc	r1, r1, lsl #2
    83f8:	5d901200 	lfmpl	f1, 4, [r0]
    83fc:	073c0800 	ldreq	r0, [ip, -r0, lsl #16]!
    8400:	02a80000 	adceq	r0, r8, #0
    8404:	01130000 	tsteq	r3, r0
    8408:	13380150 	teqne	r8, #80, 2
    840c:	31015101 	tstcc	r1, r1, lsl #2
    8410:	5d9e1200 	lfmpl	f1, 4, [lr]
    8414:	073c0800 	ldreq	r0, [ip, -r0, lsl #16]!
    8418:	02c00000 	sbceq	r0, r0, #0
    841c:	01130000 	tsteq	r3, r0
    8420:	13400150 	movtne	r0, #336	; 0x150
    8424:	31015101 	tstcc	r1, r1, lsl #2
    8428:	5dac1200 	sfmpl	f1, 4, [ip]
    842c:	073c0800 	ldreq	r0, [ip, -r0, lsl #16]!
    8430:	02d90000 	sbcseq	r0, r9, #0
    8434:	01130000 	tsteq	r3, r0
    8438:	20080250 	andcs	r0, r8, r0, asr r2
    843c:	01510113 	cmpeq	r1, r3, lsl r1
    8440:	ba120031 	blt	48850c <__ram_size__+0x47850c>
    8444:	3c08005d 	stccc	0, cr0, [r8], {93}	; 0x5d
    8448:	f2000007 	vhadd.s8	d0, d0, d7
    844c:	13000002 	movwne	r0, #2
    8450:	08025001 	stmdaeq	r2, {r0, ip, lr}
    8454:	51011380 	smlabbpl	r1, r0, r3, r1
    8458:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    845c:	08005dca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, fp, ip, lr}
    8460:	0000073c 	andeq	r0, r0, ip, lsr r7
    8464:	0000030c 	andeq	r0, r0, ip, lsl #6
    8468:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    846c:	1301000a 	movwne	r0, #4106	; 0x100a
    8470:	31015101 	tstcc	r1, r1, lsl #2
    8474:	5dd81400 	cfldrdpl	mvd1, [r8]
    8478:	073c0800 	ldreq	r0, [ip, -r0, lsl #16]!
    847c:	15000000 	strne	r0, [r0, #-0]
    8480:	00010f04 	andeq	r0, r1, r4, lsl #30
    8484:	27be1000 	ldrcs	r1, [lr, r0]!
    8488:	6b010000 	blvs	48490 <__ram_size__+0x38490>
    848c:	08005de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip, lr}
    8490:	00000016 	andeq	r0, r0, r6, lsl r0
    8494:	035e9c01 	cmpeq	lr, #256	; 0x100
    8498:	ee120000 	cdp	0, 1, cr0, cr2, cr0, {0}
    849c:	3c08005d 	stccc	0, cr0, [r8], {93}	; 0x5d
    84a0:	49000007 	stmdbmi	r0, {r0, r1, r2}
    84a4:	13000003 	movwne	r0, #3
    84a8:	31015001 	tstcc	r1, r1
    84ac:	01510113 	cmpeq	r1, r3, lsl r1
    84b0:	fa160031 	blx	58857c <__ram_size__+0x57857c>
    84b4:	3c08005d 	stccc	0, cr0, [r8], {93}	; 0x5d
    84b8:	13000007 	movwne	r0, #7
    84bc:	31015001 	tstcc	r1, r1
    84c0:	01510113 	cmpeq	r1, r3, lsl r1
    84c4:	10000030 	andne	r0, r0, r0, lsr r0
    84c8:	00000e48 	andeq	r0, r0, r8, asr #28
    84cc:	5dfa7c01 	ldclpl	12, cr7, [sl, #4]!
    84d0:	00a40800 	adceq	r0, r4, r0, lsl #16
    84d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    84d8:	000003ea 	andeq	r0, r0, sl, ror #7
    84dc:	0027a317 	eoreq	sl, r7, r7, lsl r3
    84e0:	167c0100 	ldrbtne	r0, [ip], -r0, lsl #2
    84e4:	01000003 	tsteq	r0, r3
    84e8:	27a91150 	sbfxcs	r1, r0, #2, #10
    84ec:	7c010000 	stcvc	0, cr0, [r1], {-0}
    84f0:	000003ea 	andeq	r0, r0, sl, ror #7
    84f4:	000021ed 	andeq	r2, r0, sp, ror #3
    84f8:	00270f18 	eoreq	r0, r7, r8, lsl pc
    84fc:	3a7e0100 	bcc	1f88904 <__ram_size__+0x1f78904>
    8500:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8504:	18000022 	stmdane	r0, {r1, r5}
    8508:	00002758 	andeq	r2, r0, r8, asr r7
    850c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    8510:	223d0000 	eorscs	r0, sp, #0
    8514:	53180000 	tstpl	r8, #0
    8518:	01000026 	tsteq	r0, r6, lsr #32
    851c:	00003a7e 	andeq	r3, r0, lr, ror sl
    8520:	00227900 	eoreq	r7, r2, r0, lsl #18
    8524:	6f701900 	svcvs	0x00701900
    8528:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    852c:	0000003a 	andeq	r0, r0, sl, lsr r0
    8530:	000022af 	andeq	r2, r0, pc, lsr #5
    8534:	001e4818 	andseq	r4, lr, r8, lsl r8
    8538:	3a7f0100 	bcc	1fc8940 <__ram_size__+0x1fb8940>
    853c:	0d000000 	stceq	0, cr0, [r0, #-0]
    8540:	18000023 	stmdane	r0, {r0, r1, r5}
    8544:	000026c1 	andeq	r2, r0, r1, asr #13
    8548:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    854c:	23370000 	teqcs	r7, #0
    8550:	15000000 	strne	r0, [r0, #-0]
    8554:	00020c04 	andeq	r0, r2, r4, lsl #24
    8558:	11281000 			; <UNDEFINED> instruction: 0x11281000
    855c:	e5010000 	str	r0, [r1, #-0]
    8560:	08005e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp, ip, lr}
    8564:	00000010 	andeq	r0, r0, r0, lsl r0
    8568:	04139c01 	ldreq	r9, [r3], #-3073	; 0xfffff3ff
    856c:	a9170000 	ldmdbge	r7, {}	; <UNPREDICTABLE>
    8570:	01000027 	tsteq	r0, r7, lsr #32
    8574:	0003eae5 	andeq	lr, r3, r5, ror #21
    8578:	00500100 	subseq	r0, r0, r0, lsl #2
    857c:	00050d1a 	andeq	r0, r5, sl, lsl sp
    8580:	5ef60100 	cdppl	1, 15, cr0, cr6, cr0, {0}
    8584:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    8588:	0c08005e 	stceq	0, cr0, [r8], {94}	; 0x5e
    858c:	01000000 	mrseq	r0, (UNDEF: 0)
    8590:	0004589c 	muleq	r4, ip, r8
    8594:	27a31100 	strcs	r1, [r3, r0, lsl #2]!
    8598:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    859c:	00000316 	andeq	r0, r0, r6, lsl r3
    85a0:	0000238b 	andeq	r2, r0, fp, lsl #7
    85a4:	000d1917 	andeq	r1, sp, r7, lsl r9
    85a8:	4cf60100 	ldfmie	f0, [r6]
    85ac:	01000000 	mrseq	r0, (UNDEF: 0)
    85b0:	1f531851 	svcne	0x00531851
    85b4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    85b8:	0000005e 	andeq	r0, r0, lr, asr r0
    85bc:	000023ac 	andeq	r2, r0, ip, lsr #7
    85c0:	272a1b00 	strcs	r1, [sl, -r0, lsl #22]!
    85c4:	10010000 	andne	r0, r1, r0
    85c8:	00004c01 	andeq	r4, r0, r1, lsl #24
    85cc:	005eba00 	subseq	fp, lr, r0, lsl #20
    85d0:	00000608 	andeq	r0, r0, r8, lsl #12
    85d4:	839c0100 	orrshi	r0, ip, #0, 2
    85d8:	1c000004 	stcne	0, cr0, [r0], {4}
    85dc:	000027a3 	andeq	r2, r0, r3, lsr #15
    85e0:	16011001 	strne	r1, [r1], -r1
    85e4:	d6000003 	strle	r0, [r0], -r3
    85e8:	00000023 	andeq	r0, r0, r3, lsr #32
    85ec:	000a761b 	andeq	r7, sl, fp, lsl r6
    85f0:	01210100 			; <UNDEFINED> instruction: 0x01210100
    85f4:	0000005e 	andeq	r0, r0, lr, asr r0
    85f8:	08005ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip, lr}
    85fc:	0000000c 	andeq	r0, r0, ip
    8600:	04cc9c01 	strbeq	r9, [ip], #3073	; 0xc01
    8604:	a31c0000 	tstge	ip, #0
    8608:	01000027 	tsteq	r0, r7, lsr #32
    860c:	03160121 	tsteq	r6, #1073741832	; 0x40000008
    8610:	23f70000 	mvnscs	r0, #0
    8614:	191d0000 	ldmdbne	sp, {}	; <UNPREDICTABLE>
    8618:	0100000d 	tsteq	r0, sp
    861c:	004c0121 	subeq	r0, ip, r1, lsr #2
    8620:	51010000 	mrspl	r0, (UNDEF: 1)
    8624:	001f531e 	andseq	r5, pc, lr, lsl r3	; <UNPREDICTABLE>
    8628:	01230100 			; <UNDEFINED> instruction: 0x01230100
    862c:	0000005e 	andeq	r0, r0, lr, asr r0
    8630:	00002418 	andeq	r2, r0, r8, lsl r4
    8634:	265a1b00 	ldrbcs	r1, [sl], -r0, lsl #22
    8638:	3b010000 	blcc	48640 <__ram_size__+0x38640>
    863c:	00004c01 	andeq	r4, r0, r1, lsl #24
    8640:	005ecc00 	subseq	ip, lr, r0, lsl #24
    8644:	00000608 	andeq	r0, r0, r8, lsl #12
    8648:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
    864c:	1c000004 	stcne	0, cr0, [r0], {4}
    8650:	000027a3 	andeq	r2, r0, r3, lsr #15
    8654:	16013b01 	strne	r3, [r1], -r1, lsl #22
    8658:	42000003 	andmi	r0, r0, #3
    865c:	00000024 	andeq	r0, r0, r4, lsr #32
    8660:	0004d81f 	andeq	sp, r4, pc, lsl r8
    8664:	014d0100 	mrseq	r0, (UNDEF: 93)
    8668:	08005ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, lr}
    866c:	00000004 	andeq	r0, r0, r4
    8670:	052a9c01 	streq	r9, [sl, #-3073]!	; 0xfffff3ff
    8674:	a31d0000 	tstge	sp, #0
    8678:	01000027 	tsteq	r0, r7, lsr #32
    867c:	0316014d 	tsteq	r6, #1073741843	; 0x40000013
    8680:	50010000 	andpl	r0, r1, r0
    8684:	000d191d 	andeq	r1, sp, sp, lsl r9
    8688:	014d0100 	mrseq	r0, (UNDEF: 93)
    868c:	0000004c 	andeq	r0, r0, ip, asr #32
    8690:	1f005101 	svcne	0x00005101
    8694:	0000053c 	andeq	r0, r0, ip, lsr r5
    8698:	d6016001 	strle	r6, [r1], -r1
    869c:	0408005e 	streq	r0, [r8], #-94	; 0xffffffa2
    86a0:	01000000 	mrseq	r0, (UNDEF: 0)
    86a4:	00055d9c 	muleq	r5, ip, sp
    86a8:	27a31d00 	strcs	r1, [r3, r0, lsl #26]!
    86ac:	60010000 	andvs	r0, r1, r0
    86b0:	00031601 	andeq	r1, r3, r1, lsl #12
    86b4:	1d500100 	ldfnee	f0, [r0, #-0]
    86b8:	00000d19 	andeq	r0, r0, r9, lsl sp
    86bc:	4c016001 	stcmi	0, cr6, [r1], {1}
    86c0:	01000000 	mrseq	r0, (UNDEF: 0)
    86c4:	891f0051 	ldmdbhi	pc, {r0, r4, r6}	; <UNPREDICTABLE>
    86c8:	01000026 	tsteq	r0, r6, lsr #32
    86cc:	5eda0176 	mrcpl	1, 6, r0, cr10, cr6, {3}
    86d0:	000a0800 	andeq	r0, sl, r0, lsl #16
    86d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    86d8:	0000059e 	muleq	r0, lr, r5
    86dc:	0027a31d 	eoreq	sl, r7, sp, lsl r3
    86e0:	01760100 	cmneq	r6, r0, lsl #2
    86e4:	00000316 	andeq	r0, r0, r6, lsl r3
    86e8:	191d5001 	ldmdbne	sp, {r0, ip, lr}
    86ec:	0100000d 	tsteq	r0, sp
    86f0:	004c0176 	subeq	r0, ip, r6, ror r1
    86f4:	51010000 	mrspl	r0, (UNDEF: 1)
    86f8:	0026821d 	eoreq	r8, r6, sp, lsl r2
    86fc:	01760100 	cmneq	r6, r0, lsl #2
    8700:	00000230 	andeq	r0, r0, r0, lsr r2
    8704:	1f005201 	svcne	0x00005201
    8708:	00002763 	andeq	r2, r0, r3, ror #14
    870c:	e4019001 	str	r9, [r1], #-1
    8710:	0408005e 	streq	r0, [r8], #-94	; 0xffffffa2
    8714:	01000000 	mrseq	r0, (UNDEF: 0)
    8718:	0005d19c 	muleq	r5, ip, r1
    871c:	27a31d00 	strcs	r1, [r3, r0, lsl #26]!
    8720:	90010000 	andls	r0, r1, r0
    8724:	00031601 	andeq	r1, r3, r1, lsl #12
    8728:	1d500100 	ldfnee	f0, [r0, #-0]
    872c:	00002707 	andeq	r2, r0, r7, lsl #14
    8730:	4c019001 	stcmi	0, cr9, [r1], {1}
    8734:	01000000 	mrseq	r0, (UNDEF: 0)
    8738:	451f0051 	ldrmi	r0, [pc, #-81]	; 86ef <_Minimum_Stack_Size+0x85ef>
    873c:	01000027 	tsteq	r0, r7, lsr #32
    8740:	5ee801a2 	cdppl	1, 14, cr0, cr8, cr2, {5}
    8744:	00100800 	andseq	r0, r0, r0, lsl #16
    8748:	9c010000 	stcls	0, cr0, [r1], {-0}
    874c:	00000614 	andeq	r0, r0, r4, lsl r6
    8750:	0027a31d 	eoreq	sl, r7, sp, lsl r3
    8754:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    8758:	00000316 	andeq	r0, r0, r6, lsl r3
    875c:	191d5001 	ldmdbne	sp, {r0, ip, lr}
    8760:	0100000d 	tsteq	r0, sp
    8764:	004c01a2 	subeq	r0, ip, r2, lsr #3
    8768:	51010000 	mrspl	r0, (UNDEF: 1)
    876c:	706d7420 	rsbvc	r7, sp, r0, lsr #8
    8770:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    8774:	0000003a 	andeq	r0, r0, sl, lsr r0
    8778:	00002463 	andeq	r2, r0, r3, ror #8
    877c:	26e51f00 	strbtcs	r1, [r5], r0, lsl #30
    8780:	c3010000 	movwgt	r0, #4096	; 0x1000
    8784:	005ef801 	subseq	pc, lr, r1, lsl #16
    8788:	00001c08 	andeq	r1, r0, r8, lsl #24
    878c:	5b9c0100 	blpl	fe708b94 <__ram_end__+0xde6f8b94>
    8790:	1c000006 	stcne	0, cr0, [r0], {6}
    8794:	000026c9 	andeq	r2, r0, r9, asr #13
    8798:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    879c:	84000000 	strhi	r0, [r0], #-0
    87a0:	1c000024 	stcne	0, cr0, [r0], {36}	; 0x24
    87a4:	0000271b 	andeq	r2, r0, fp, lsl r7
    87a8:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    87ac:	a5000000 	strge	r0, [r0, #-0]
    87b0:	1e000024 	cdpne	0, 0, cr0, cr0, cr4, {1}
    87b4:	00001e48 	andeq	r1, r0, r8, asr #28
    87b8:	3a01c501 	bcc	79bc4 <__ram_size__+0x69bc4>
    87bc:	c6000000 	strgt	r0, [r0], -r0
    87c0:	00000024 	andeq	r0, r0, r4, lsr #32
    87c4:	00266e1f 	eoreq	r6, r6, pc, lsl lr
    87c8:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    87cc:	08005f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, lr}
    87d0:	0000000c 	andeq	r0, r0, ip
    87d4:	06809c01 	streq	r9, [r0], r1, lsl #24
    87d8:	651d0000 	ldrvs	r0, [sp, #-0]
    87dc:	0100000c 	tsteq	r0, ip
    87e0:	009801dc 			; <UNDEFINED> instruction: 0x009801dc
    87e4:	50010000 	andpl	r0, r1, r0
    87e8:	0dc31f00 	stcleq	15, cr1, [r3]
    87ec:	07010000 	streq	r0, [r1, -r0]
    87f0:	005f2002 	subseq	r2, pc, r2
    87f4:	00005408 	andeq	r5, r0, r8, lsl #8
    87f8:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    87fc:	1c000006 	stcne	0, cr0, [r0], {6}
    8800:	000026fc 	strdeq	r2, [r0], -ip
    8804:	3a020701 	bcc	8a410 <__ram_size__+0x7a410>
    8808:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    880c:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    8810:	00000c65 	andeq	r0, r0, r5, ror #24
    8814:	98020701 	stmdals	r2, {r0, r8, r9, sl}
    8818:	01000000 	mrseq	r0, (UNDEF: 0)
    881c:	6d742051 	ldclvs	0, cr2, [r4, #-324]!	; 0xfffffebc
    8820:	09010070 	stmdbeq	r1, {r4, r5, r6}
    8824:	00003a02 	andeq	r3, r0, r2, lsl #20
    8828:	00251f00 	eoreq	r1, r5, r0, lsl #30
    882c:	276e1e00 	strbcs	r1, [lr, -r0, lsl #28]!
    8830:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    8834:	00003a02 	andeq	r3, r0, r2, lsl #20
    8838:	00255000 	eoreq	r5, r5, r0
    883c:	1e481e00 	cdpne	14, 4, cr1, cr8, cr0, {0}
    8840:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    8844:	00003a02 	andeq	r3, r0, r2, lsl #20
    8848:	00257700 	eoreq	r7, r5, r0, lsl #14
    884c:	273d1e00 	ldrcs	r1, [sp, -r0, lsl #28]!
    8850:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    8854:	00003a02 	andeq	r3, r0, r2, lsl #20
    8858:	00259600 	eoreq	r9, r5, r0, lsl #12
    885c:	731f0000 	tstvc	pc, #0
    8860:	01000027 	tsteq	r0, r7, lsr #32
    8864:	5f740239 	svcpl	0x00740239
    8868:	002a0800 	eoreq	r0, sl, r0, lsl #16
    886c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8870:	0000073c 	andeq	r0, r0, ip, lsr r7
    8874:	0026c91c 	eoreq	ip, r6, ip, lsl r9
    8878:	02390100 	eorseq	r0, r9, #0, 2
    887c:	0000005e 	andeq	r0, r0, lr, asr r0
    8880:	000025cd 	andeq	r2, r0, sp, asr #11
    8884:	00271b1c 	eoreq	r1, r7, ip, lsl fp
    8888:	02390100 	eorseq	r0, r9, #0, 2
    888c:	0000005e 	andeq	r0, r0, lr, asr r0
    8890:	000025ee 	andeq	r2, r0, lr, ror #11
    8894:	706d7420 	rsbvc	r7, sp, r0, lsr #8
    8898:	023b0100 	eorseq	r0, fp, #0, 2
    889c:	0000003a 	andeq	r0, r0, sl, lsr r0
    88a0:	0000260f 	andeq	r2, r0, pc, lsl #12
    88a4:	1f2c2100 	svcne	0x002c2100
    88a8:	1f2c0000 	svcne	0x002c0000
    88ac:	14050000 	strne	r0, [r5], #-0
    88b0:	09740001 	ldmdbeq	r4!, {r0}^
    88b4:	00040000 	andeq	r0, r4, r0
    88b8:	00001e2d 	andeq	r1, r0, sp, lsr #28
    88bc:	03590104 	cmpeq	r9, #4, 2
    88c0:	b50c0000 	strlt	r0, [ip, #-0]
    88c4:	cf000028 	svcgt	0x00000028
    88c8:	a0000001 	andge	r0, r0, r1
    88cc:	2808005f 	stmdacs	r8, {r0, r1, r2, r3, r4, r6}
    88d0:	01000003 	tsteq	r0, r3
    88d4:	0200001c 	andeq	r0, r0, #28
    88d8:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    88dc:	02020000 	andeq	r0, r2, #0
    88e0:	00008e05 	andeq	r8, r0, r5, lsl #28
    88e4:	06010200 	streq	r0, [r1], -r0, lsl #4
    88e8:	00000154 	andeq	r0, r0, r4, asr r1
    88ec:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    88f0:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    88f4:	02000000 	andeq	r0, r0, #0
    88f8:	01f20704 	mvnseq	r0, r4, lsl #14
    88fc:	75030000 	strvc	r0, [r3, #-0]
    8900:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    8904:	00005728 	andeq	r5, r0, r8, lsr #14
    8908:	07020200 	streq	r0, [r2, -r0, lsl #4]
    890c:	00000229 	andeq	r0, r0, r9, lsr #4
    8910:	00387503 	eorseq	r7, r8, r3, lsl #10
    8914:	00682902 	rsbeq	r2, r8, r2, lsl #18
    8918:	01020000 	mrseq	r0, (UNDEF: 2)
    891c:	00015208 	andeq	r5, r1, r8, lsl #4
    8920:	00170400 	andseq	r0, r7, r0, lsl #8
    8924:	2f020000 	svccs	0x00020000
    8928:	0000007a 	andeq	r0, r0, sl, ror r0
    892c:	00004505 	andeq	r4, r0, r5, lsl #10
    8930:	2b460400 	blcs	1189938 <__ram_size__+0x1179938>
    8934:	33020000 	movwcc	r0, #8192	; 0x2000
    8938:	0000008a 	andeq	r0, r0, sl, lsl #1
    893c:	00007a06 	andeq	r7, r0, r6, lsl #20
    8940:	68010700 	stmdavs	r1, {r8, r9, sl}
    8944:	02000000 	andeq	r0, r0, #0
    8948:	0000a839 	andeq	sl, r0, r9, lsr r8
    894c:	08040800 	stmdaeq	r4, {fp}
    8950:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8954:	00544553 	subseq	r4, r4, r3, asr r5
    8958:	84040001 	strhi	r0, [r4], #-1
    895c:	0200002d 	andeq	r0, r0, #45	; 0x2d
    8960:	00008f39 	andeq	r8, r0, r9, lsr pc
    8964:	68010700 	stmdavs	r1, {r8, r9, sl}
    8968:	02000000 	andeq	r0, r0, #0
    896c:	0000cc3b 	andeq	ip, r0, fp, lsr ip
    8970:	09770800 	ldmdbeq	r7!, {fp}^
    8974:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8978:	00001b7f 	andeq	r1, r0, pc, ror fp
    897c:	3c040001 	stccc	0, cr0, [r4], {1}
    8980:	0200000d 	andeq	r0, r0, #13
    8984:	0000b33b 	andeq	fp, r0, fp, lsr r3
    8988:	07040200 	streq	r0, [r4, -r0, lsl #4]
    898c:	00000311 	andeq	r0, r0, r1, lsl r3
    8990:	03033c0a 	movweq	r3, #15370	; 0x3c0a
    8994:	017f0181 	cmneq	pc, r1, lsl #3
    8998:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
    899c:	0300002a 	movweq	r0, #42	; 0x2a
    89a0:	018f0183 	orreq	r0, pc, r3, lsl #3
    89a4:	0b000000 	bleq	89ac <_Minimum_Stack_Size+0x88ac>
    89a8:	0000026b 	andeq	r0, r0, fp, ror #4
    89ac:	94018403 	strls	r8, [r1], #-1027	; 0xfffffbfd
    89b0:	08000001 	stmdaeq	r0, {r0}
    89b4:	002a900b 	eoreq	r9, sl, fp
    89b8:	01850300 	orreq	r0, r5, r0, lsl #6
    89bc:	000001a4 	andeq	r0, r0, r4, lsr #3
    89c0:	293d0b80 	ldmdbcs	sp!, {r7, r8, r9, fp}
    89c4:	86030000 	strhi	r0, [r3], -r0
    89c8:	00019401 	andeq	r9, r1, r1, lsl #8
    89cc:	a60c8800 	strge	r8, [ip], -r0, lsl #16
    89d0:	0300002a 	movweq	r0, #42	; 0x2a
    89d4:	01a90187 			; <UNDEFINED> instruction: 0x01a90187
    89d8:	01000000 	mrseq	r0, (UNDEF: 0)
    89dc:	0000a10c 	andeq	sl, r0, ip, lsl #2
    89e0:	01880300 	orreq	r0, r8, r0, lsl #6
    89e4:	00000194 	muleq	r0, r4, r1
    89e8:	f80c0108 			; <UNDEFINED> instruction: 0xf80c0108
    89ec:	03000029 	movweq	r0, #41	; 0x29
    89f0:	01ae0189 			; <UNDEFINED> instruction: 0x01ae0189
    89f4:	01800000 	orreq	r0, r0, r0
    89f8:	00027f0c 	andeq	r7, r2, ip, lsl #30
    89fc:	018a0300 	orreq	r0, sl, r0, lsl #6
    8a00:	00000194 	muleq	r0, r4, r1
    8a04:	ce0c0188 	adfgt<illegal precision>	f0, f4, #0.0
    8a08:	03000027 	movweq	r0, #39	; 0x27
    8a0c:	01b3018b 			; <UNDEFINED> instruction: 0x01b3018b
    8a10:	02000000 	andeq	r0, r0, #0
    8a14:	0002890c 	andeq	r8, r2, ip, lsl #18
    8a18:	018c0300 	orreq	r0, ip, r0, lsl #6
    8a1c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    8a20:	490d0208 	stmdbmi	sp, {r3, r9}
    8a24:	03005250 	movweq	r5, #592	; 0x250
    8a28:	01d8018d 	bicseq	r0, r8, sp, lsl #3
    8a2c:	03000000 	movweq	r0, #0
    8a30:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    8a34:	018f0000 	orreq	r0, pc, r0
    8a38:	d70f0000 	strle	r0, [pc, -r0]
    8a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    8a40:	017f0500 	cmneq	pc, r0, lsl #10
    8a44:	3a0e0000 	bcc	388a4c <__ram_size__+0x378a4c>
    8a48:	a4000000 	strge	r0, [r0], #-0
    8a4c:	0f000001 	svceq	0x00000001
    8a50:	000000d7 	ldrdeq	r0, [r0], -r7
    8a54:	7f05001d 	svcvc	0x0005001d
    8a58:	05000001 	streq	r0, [r0, #-1]
    8a5c:	0000017f 	andeq	r0, r0, pc, ror r1
    8a60:	00017f05 	andeq	r7, r1, r5, lsl #30
    8a64:	017f0500 	cmneq	pc, r0, lsl #10
    8a68:	3a0e0000 	bcc	388a70 <__ram_size__+0x378a70>
    8a6c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    8a70:	0f000001 	svceq	0x00000001
    8a74:	000000d7 	ldrdeq	r0, [r0], -r7
    8a78:	6f0e003d 	svcvs	0x000e003d
    8a7c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    8a80:	0f000001 	svceq	0x00000001
    8a84:	000000d7 	ldrdeq	r0, [r0], -r7
    8a88:	c805000e 	stmdagt	r5, {r1, r2, r3}
    8a8c:	10000001 	andne	r0, r0, r1
    8a90:	00002a18 	andeq	r2, r0, r8, lsl sl
    8a94:	de018e03 	cdple	14, 0, cr8, cr1, cr3, {0}
    8a98:	11000000 	mrsne	r0, (UNDEF: 0)
    8a9c:	01900340 	orrseq	r0, r0, r0, asr #6
    8aa0:	000002a9 	andeq	r0, r0, r9, lsr #5
    8aa4:	0028e00b 	eoreq	lr, r8, fp
    8aa8:	01920300 	orrseq	r0, r2, r0, lsl #6
    8aac:	0000007f 	andeq	r0, r0, pc, ror r0
    8ab0:	29380b00 	ldmdbcs	r8!, {r8, r9, fp}
    8ab4:	93030000 	movwls	r0, #12288	; 0x3000
    8ab8:	00006f01 	andeq	r6, r0, r1, lsl #30
    8abc:	a10b0400 	tstge	fp, r0, lsl #8
    8ac0:	0300002a 	movweq	r0, #42	; 0x2a
    8ac4:	006f0194 	mlseq	pc, r4, r1, r0	; <UNPREDICTABLE>
    8ac8:	0b080000 	bleq	208ad0 <__ram_size__+0x1f8ad0>
    8acc:	000029f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    8ad0:	6f019503 	svcvs	0x00019503
    8ad4:	0c000000 	stceq	0, cr0, [r0], {-0}
    8ad8:	52435312 	subpl	r5, r3, #1207959552	; 0x48000000
    8adc:	01960300 	orrseq	r0, r6, r0, lsl #6
    8ae0:	0000006f 	andeq	r0, r0, pc, rrx
    8ae4:	43431210 	movtmi	r1, #12816	; 0x3210
    8ae8:	97030052 	smlsdls	r3, r2, r0, r0
    8aec:	00006f01 	andeq	r6, r0, r1, lsl #30
    8af0:	0d0b1400 	cfstrseq	mvf1, [fp, #-0]
    8af4:	0300002a 	movweq	r0, #42	; 0x2a
    8af8:	02b90198 	adcseq	r0, r9, #152, 2	; 0x26
    8afc:	0b180000 	bleq	608b04 <__ram_size__+0x5f8b04>
    8b00:	00002a12 	andeq	r2, r0, r2, lsl sl
    8b04:	6f019903 	svcvs	0x00019903
    8b08:	24000000 	strcs	r0, [r0], #-0
    8b0c:	0029cd0b 	eoreq	ip, r9, fp, lsl #26
    8b10:	019a0300 	orrseq	r0, sl, r0, lsl #6
    8b14:	0000006f 	andeq	r0, r0, pc, rrx
    8b18:	2ab00b28 	bcs	fec0b7c0 <__ram_end__+0xdebfb7c0>
    8b1c:	9b030000 	blls	c8b24 <__ram_size__+0xb8b24>
    8b20:	00006f01 	andeq	r6, r0, r1, lsl #30
    8b24:	ab0b2c00 	blge	2d3b2c <__ram_size__+0x2c3b2c>
    8b28:	0300002a 	movweq	r0, #42	; 0x2a
    8b2c:	006f019c 	mlseq	pc, ip, r1, r0	; <UNPREDICTABLE>
    8b30:	0b300000 	bleq	c08b38 <__ram_size__+0xbf8b38>
    8b34:	00002a46 	andeq	r2, r0, r6, asr #20
    8b38:	6f019d03 	svcvs	0x00019d03
    8b3c:	34000000 	strcc	r0, [r0], #-0
    8b40:	0029a40b 	eoreq	sl, r9, fp, lsl #8
    8b44:	019e0300 	orrseq	r0, lr, r0, lsl #6
    8b48:	0000006f 	andeq	r0, r0, pc, rrx
    8b4c:	2ac70b38 	bcs	ff1cb834 <__ram_end__+0xdf1bb834>
    8b50:	9f030000 	svcls	0x00030000
    8b54:	00006f01 	andeq	r6, r0, r1, lsl #30
    8b58:	0e003c00 	cdpeq	12, 0, cr3, cr0, cr0, {0}
    8b5c:	0000006f 	andeq	r0, r0, pc, rrx
    8b60:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    8b64:	0000d70f 	andeq	sp, r0, pc, lsl #14
    8b68:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
    8b6c:	000002a9 	andeq	r0, r0, r9, lsr #5
    8b70:	002aed10 	eoreq	lr, sl, r0, lsl sp
    8b74:	01a00300 	lsleq	r0, r0, #6
    8b78:	000001e9 	andeq	r0, r0, r9, ror #3
    8b7c:	1a040413 	bne	109bd0 <__ram_size__+0xf9bd0>
    8b80:	00000303 	andeq	r0, r0, r3, lsl #6
    8b84:	00124b14 	andseq	r4, r2, r4, lsl fp
    8b88:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    8b8c:	00000000 	andeq	r0, r0, r0
    8b90:	00158f14 	andseq	r8, r5, r4, lsl pc
    8b94:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    8b98:	01000000 	mrseq	r0, (UNDEF: 0)
    8b9c:	0014c914 	andseq	ip, r4, r4, lsl r9
    8ba0:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    8ba4:	02000000 	andeq	r0, r0, #0
    8ba8:	000fd714 	andeq	sp, pc, r4, lsl r7	; <UNPREDICTABLE>
    8bac:	cc1f0400 	cfldrsgt	mvf0, [pc], {-0}
    8bb0:	03000000 	movweq	r0, #0
    8bb4:	0f130400 	svceq	0x00130400
    8bb8:	20040000 	andcs	r0, r4, r0
    8bbc:	000002ca 	andeq	r0, r0, sl, asr #5
    8bc0:	002c0f15 	eoreq	r0, ip, r5, lsl pc
    8bc4:	a0240100 	eorge	r0, r4, r0, lsl #2
    8bc8:	3408005f 	strcc	r0, [r8], #-95	; 0xffffffa1
    8bcc:	01000000 	mrseq	r0, (UNDEF: 0)
    8bd0:	0003339c 	muleq	r3, ip, r3
    8bd4:	18c51600 	stmiane	r5, {r9, sl, ip}^
    8bd8:	26010000 	strcs	r0, [r1], -r0
    8bdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    8be0:	0000264c 	andeq	r2, r0, ip, asr #12
    8be4:	2b9c1500 	blcs	fe70dfec <__ram_end__+0xde6fdfec>
    8be8:	3b010000 	blcc	48bf0 <__ram_size__+0x38bf0>
    8bec:	08005fd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, fp, ip, lr}
    8bf0:	00000030 	andeq	r0, r0, r0, lsr r0
    8bf4:	03589c01 	cmpeq	r8, #256	; 0x100
    8bf8:	c5160000 	ldrgt	r0, [r6, #-0]
    8bfc:	01000018 	tsteq	r0, r8, lsl r0
    8c00:	00003a3d 	andeq	r3, r0, sp, lsr sl
    8c04:	00266b00 	eoreq	r6, r6, r0, lsl #22
    8c08:	40150000 	andsmi	r0, r5, r0
    8c0c:	01000015 	tsteq	r0, r5, lsl r0
    8c10:	00600461 	rsbeq	r0, r0, r1, ror #8
    8c14:	00001408 	andeq	r1, r0, r8, lsl #8
    8c18:	7d9c0100 	ldfvcs	f0, [ip]
    8c1c:	17000003 	strne	r0, [r0, -r3]
    8c20:	000028e6 	andeq	r2, r0, r6, ror #17
    8c24:	003a6101 	eorseq	r6, sl, r1, lsl #2
    8c28:	26a30000 	strtcs	r0, [r3], r0
    8c2c:	15000000 	strne	r0, [r0, #-0]
    8c30:	00001278 	andeq	r1, r0, r8, ror r2
    8c34:	60187401 	andsvs	r7, r8, r1, lsl #8
    8c38:	00840800 	addeq	r0, r4, r0, lsl #16
    8c3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c40:	000003eb 	andeq	r0, r0, fp, ror #7
    8c44:	0027f218 	eoreq	pc, r7, r8, lsl r2	; <UNPREDICTABLE>
    8c48:	eb740100 	bl	1d09050 <__ram_size__+0x1cf9050>
    8c4c:	01000003 	tsteq	r0, r3
    8c50:	2a951650 	bcs	fe54e598 <__ram_end__+0xde53e598>
    8c54:	76010000 	strvc	r0, [r1], -r0
    8c58:	0000003a 	andeq	r0, r0, sl, lsr r0
    8c5c:	000026c4 	andeq	r2, r0, r4, asr #13
    8c60:	001e4816 	andseq	r4, lr, r6, lsl r8
    8c64:	3a760100 	bcc	1d8906c <__ram_size__+0x1d7906c>
    8c68:	1b000000 	blne	8c70 <_Minimum_Stack_Size+0x8b70>
    8c6c:	16000027 	strne	r0, [r0], -r7, lsr #32
    8c70:	0000273d 	andeq	r2, r0, sp, lsr r7
    8c74:	003a7601 	eorseq	r7, sl, r1, lsl #12
    8c78:	275a0000 	ldrbcs	r0, [sl, -r0]
    8c7c:	61160000 	tstvs	r6, r0
    8c80:	01000028 	tsteq	r0, r8, lsr #32
    8c84:	00003a77 	andeq	r3, r0, r7, ror sl
    8c88:	0027a500 	eoreq	sl, r7, r0, lsl #10
    8c8c:	2a4c1600 	bcs	130e494 <__ram_size__+0x12fe494>
    8c90:	77010000 	strvc	r0, [r1, -r0]
    8c94:	0000003a 	andeq	r0, r0, sl, lsr r0
    8c98:	000027df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    8c9c:	03041900 	movweq	r1, #18688	; 0x4900
    8ca0:	15000003 	strne	r0, [r0, #-3]
    8ca4:	00002a80 	andeq	r2, r0, r0, lsl #21
    8ca8:	609ca801 	addsvs	sl, ip, r1, lsl #16
    8cac:	000c0800 	andeq	r0, ip, r0, lsl #16
    8cb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8cb4:	00000414 	andeq	r0, r0, r4, lsl r4
    8cb8:	0027f218 	eoreq	pc, r7, r8, lsl r2	; <UNPREDICTABLE>
    8cbc:	eba80100 	bl	fea090c4 <__ram_end__+0xde9f90c4>
    8cc0:	01000003 	tsteq	r0, r3
    8cc4:	51150050 	tstpl	r5, r0, asr r0
    8cc8:	01000028 	tsteq	r0, r8, lsr #32
    8ccc:	0060a8b8 	strhteq	sl, [r0], #-136	; 0xffffff78
    8cd0:	00000408 	andeq	r0, r0, r8, lsl #8
    8cd4:	339c0100 	orrscc	r0, ip, #0, 2
    8cd8:	1a000004 	bne	8cf0 <_Minimum_Stack_Size+0x8bf0>
    8cdc:	080060ac 	stmdaeq	r0, {r2, r3, r5, r7, sp, lr}
    8ce0:	00000935 	andeq	r0, r0, r5, lsr r9
    8ce4:	28681500 	stmdacs	r8!, {r8, sl, ip}^
    8ce8:	c4010000 	strgt	r0, [r1], #-0
    8cec:	080060ac 	stmdaeq	r0, {r2, r3, r5, r7, sp, lr}
    8cf0:	00000004 	andeq	r0, r0, r4
    8cf4:	04529c01 	ldrbeq	r9, [r2], #-3073	; 0xfffff3ff
    8cf8:	b01a0000 	andslt	r0, sl, r0
    8cfc:	40080060 	andmi	r0, r8, r0, rrx
    8d00:	00000009 	andeq	r0, r0, r9
    8d04:	002ab515 	eoreq	fp, sl, r5, lsl r5
    8d08:	b0d00100 	sbcslt	r0, r0, r0, lsl #2
    8d0c:	04080060 	streq	r0, [r8], #-96	; 0xffffffa0
    8d10:	01000000 	mrseq	r0, (UNDEF: 0)
    8d14:	0004719c 	muleq	r4, ip, r1
    8d18:	60b41a00 	adcsvs	r1, r4, r0, lsl #20
    8d1c:	094b0800 	stmdbeq	fp, {fp}^
    8d20:	15000000 	strne	r0, [r0, #-0]
    8d24:	000028f9 	strdeq	r2, [r0], -r9
    8d28:	60b4dc01 	adcsvs	sp, r4, r1, lsl #24
    8d2c:	00040800 	andeq	r0, r4, r0, lsl #16
    8d30:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d34:	00000490 	muleq	r0, r0, r4
    8d38:	0060b81a 	rsbeq	fp, r0, sl, lsl r8
    8d3c:	00095608 	andeq	r5, r9, r8, lsl #12
    8d40:	91150000 	tstls	r5, r0
    8d44:	01000029 	tsteq	r0, r9, lsr #32
    8d48:	0060b8ea 	rsbeq	fp, r0, sl, ror #17
    8d4c:	00000608 	andeq	r0, r0, r8, lsl #12
    8d50:	c89c0100 	ldmgt	ip, {r8}
    8d54:	17000004 	strne	r0, [r0, -r4]
    8d58:	00002bab 	andeq	r2, r0, fp, lsr #23
    8d5c:	003aea01 	eorseq	lr, sl, r1, lsl #20
    8d60:	28190000 	ldmdacs	r9, {}	; <UNPREDICTABLE>
    8d64:	be1b0000 	cdplt	0, 1, cr0, cr11, cr0, {0}
    8d68:	61080060 	tstvs	r8, r0, rrx
    8d6c:	1c000009 	stcne	0, cr0, [r0], {9}
    8d70:	f3055001 	vhadd.u8	d5, d5, d1
    8d74:	24345001 	ldrtcs	r5, [r4], #-1
    8d78:	251d0000 	ldrcs	r0, [sp, #-0]
    8d7c:	0100002a 	tsteq	r0, sl, lsr #32
    8d80:	00003af9 	strdeq	r3, [r0], -r9
    8d84:	0060be00 	rsbeq	fp, r0, r0, lsl #28
    8d88:	00000408 	andeq	r0, r0, r8, lsl #8
    8d8c:	eb9c0100 	bl	fe709194 <__ram_end__+0xde6f9194>
    8d90:	1a000004 	bne	8da8 <_Minimum_Stack_Size+0x8ca8>
    8d94:	080060c2 	stmdaeq	r0, {r1, r6, r7, sp, lr}
    8d98:	0000096c 	andeq	r0, r0, ip, ror #18
    8d9c:	28021e00 	stmdacs	r2, {r9, sl, fp, ip}
    8da0:	05010000 	streq	r0, [r1, #-0]
    8da4:	00004c01 	andeq	r4, r0, r1, lsl #24
    8da8:	0060c200 	rsbeq	ip, r0, r0, lsl #4
    8dac:	00000e08 	andeq	r0, r0, r8, lsl #28
    8db0:	1f9c0100 	svcne	0x009c0100
    8db4:	00002b79 	andeq	r2, r0, r9, ror fp
    8db8:	a8011201 	stmdage	r1, {r0, r9, ip}
    8dbc:	d0000000 	andle	r0, r0, r0
    8dc0:	20080060 	andcs	r0, r8, r0, rrx
    8dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    8dc8:	00054c9c 	muleq	r5, ip, ip
    8dcc:	124b2000 	subne	r2, fp, #0
    8dd0:	12010000 	andne	r0, r1, #0
    8dd4:	00005e01 	andeq	r5, r0, r1, lsl #28
    8dd8:	00283a00 	eoreq	r3, r8, r0, lsl #20
    8ddc:	2c1b2100 	ldfcss	f2, [fp], {-0}
    8de0:	14010000 	strne	r0, [r1], #-0
    8de4:	0000a801 	andeq	sl, r0, r1, lsl #16
    8de8:	00285b00 	eoreq	r5, r8, r0, lsl #22
    8dec:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    8df0:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
    8df4:	00003a01 	andeq	r3, r0, r1, lsl #20
    8df8:	00288200 	eoreq	r8, r8, r0, lsl #4
    8dfc:	a9230000 	stmdbge	r3!, {}	; <UNPREDICTABLE>
    8e00:	01000029 	tsteq	r0, r9, lsr #32
    8e04:	60f0012e 	rscsvs	r0, r0, lr, lsr #2
    8e08:	000c0800 	andeq	r0, ip, r0, lsl #16
    8e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8e10:	00000571 	andeq	r0, r0, r1, ror r5
    8e14:	00124b24 	andseq	r4, r2, r4, lsr #22
    8e18:	012e0100 			; <UNDEFINED> instruction: 0x012e0100
    8e1c:	0000005e 	andeq	r0, r0, lr, asr r0
    8e20:	23005001 	movwcs	r5, #1
    8e24:	000027d3 	ldrdeq	r2, [r0], -r3
    8e28:	fc013d01 	stc2	13, cr3, [r1], {1}
    8e2c:	1c080060 	stcne	0, cr0, [r8], {96}	; 0x60
    8e30:	01000000 	mrseq	r0, (UNDEF: 0)
    8e34:	0005989c 	muleq	r5, ip, r8
    8e38:	124b2000 	subne	r2, fp, #0
    8e3c:	3d010000 	stccc	0, cr0, [r1, #-0]
    8e40:	00005e01 	andeq	r5, r0, r1, lsl #28
    8e44:	0028a100 	eoreq	sl, r8, r0, lsl #2
    8e48:	0d1e0000 	ldceq	0, cr0, [lr, #-0]
    8e4c:	01000029 	tsteq	r0, r9, lsr #32
    8e50:	004c014d 	subeq	r0, ip, sp, asr #2
    8e54:	61180000 	tstvs	r8, r0
    8e58:	00100800 	andseq	r0, r0, r0, lsl #16
    8e5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8e60:	002bed1f 	eoreq	lr, fp, pc, lsl sp
    8e64:	015a0100 	cmpeq	sl, r0, lsl #2
    8e68:	000000a8 	andeq	r0, r0, r8, lsr #1
    8e6c:	08006128 	stmdaeq	r0, {r3, r5, r8, sp, lr}
    8e70:	00000020 	andeq	r0, r0, r0, lsr #32
    8e74:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
    8e78:	4b200000 	blmi	808e80 <__ram_size__+0x7f8e80>
    8e7c:	01000012 	tsteq	r0, r2, lsl r0
    8e80:	005e015a 	subseq	r0, lr, sl, asr r1
    8e84:	28c20000 	stmiacs	r2, {}^	; <UNPREDICTABLE>
    8e88:	c4210000 	strtgt	r0, [r1], #-0
    8e8c:	0100002b 	tsteq	r0, fp, lsr #32
    8e90:	00a8015c 	adceq	r0, r8, ip, asr r1
    8e94:	28e30000 	stmiacs	r3!, {}^	; <UNPREDICTABLE>
    8e98:	74220000 	strtvc	r0, [r2], #-0
    8e9c:	0100706d 	tsteq	r0, sp, rrx
    8ea0:	003a015d 	eorseq	r0, sl, sp, asr r1
    8ea4:	290a0000 	stmdbcs	sl, {}	; <UNPREDICTABLE>
    8ea8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8eac:	000028d8 	ldrdeq	r2, [r0], -r8
    8eb0:	3a017701 	bcc	66abc <__ram_size__+0x56abc>
    8eb4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    8eb8:	0c080061 	stceq	0, cr0, [r8], {97}	; 0x61
    8ebc:	01000000 	mrseq	r0, (UNDEF: 0)
    8ec0:	10dd239c 	smullsne	r2, sp, ip, r3
    8ec4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8ec8:	00615401 	rsbeq	r5, r1, r1, lsl #8
    8ecc:	00001408 	andeq	r1, r0, r8, lsl #8
    8ed0:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    8ed4:	20000006 	andcs	r0, r0, r6
    8ed8:	00002bb7 			; <UNDEFINED> instruction: 0x00002bb7
    8edc:	3a018901 	bcc	6b2e8 <__ram_size__+0x5b2e8>
    8ee0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    8ee4:	20000029 	andcs	r0, r0, r9, lsr #32
    8ee8:	00001e93 	muleq	r0, r3, lr
    8eec:	3a018901 	bcc	6b2f8 <__ram_size__+0x5b2f8>
    8ef0:	4a000000 	bmi	8ef8 <_Minimum_Stack_Size+0x8df8>
    8ef4:	00000029 	andeq	r0, r0, r9, lsr #32
    8ef8:	00084325 	andeq	r4, r8, r5, lsr #6
    8efc:	01990100 	orrseq	r0, r9, r0, lsl #2
    8f00:	08006168 	stmdaeq	r0, {r3, r5, r6, r8, sp, lr}
    8f04:	00000010 	andeq	r0, r0, r0, lsl r0
    8f08:	55259c01 	strpl	r9, [r5, #-3073]!	; 0xfffff3ff
    8f0c:	01000029 	tsteq	r0, r9, lsr #32
    8f10:	617801a5 	cmnvs	r8, r5, lsr #3
    8f14:	00100800 	andseq	r0, r0, r0, lsl #16
    8f18:	9c010000 	stcls	0, cr0, [r1], {-0}
    8f1c:	002a6c23 	eoreq	r6, sl, r3, lsr #24
    8f20:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    8f24:	08006188 	stmdaeq	r0, {r3, r7, r8, sp, lr}
    8f28:	00000018 	andeq	r0, r0, r8, lsl r0
    8f2c:	069f9c01 	ldreq	r9, [pc], r1, lsl #24
    8f30:	e0200000 	eor	r0, r0, r0
    8f34:	0100002b 	tsteq	r0, fp, lsr #32
    8f38:	005e01b8 	ldrheq	r0, [lr], #-24	; 0xffffffe8
    8f3c:	296b0000 	stmdbcs	fp!, {}^	; <UNPREDICTABLE>
    8f40:	65240000 	strvs	r0, [r4, #-0]!
    8f44:	0100000c 	tsteq	r0, ip
    8f48:	00cc01b8 	strheq	r0, [ip], #24
    8f4c:	51010000 	mrspl	r0, (UNDEF: 1)
    8f50:	2a532300 	bcs	14d1b58 <__ram_size__+0x14c1b58>
    8f54:	d6010000 	strle	r0, [r1], -r0
    8f58:	0061a001 	rsbeq	sl, r1, r1
    8f5c:	00002008 	andeq	r2, r0, r8
    8f60:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    8f64:	20000006 	andcs	r0, r0, r6
    8f68:	0000292a 	andeq	r2, r0, sl, lsr #18
    8f6c:	3a01d601 	bcc	7e778 <__ram_size__+0x6e778>
    8f70:	a5000000 	strge	r0, [r0, #-0]
    8f74:	24000029 	strcs	r0, [r0], #-41	; 0xffffffd7
    8f78:	00000c65 	andeq	r0, r0, r5, ror #24
    8f7c:	cc01d601 	stcgt	6, cr13, [r1], {1}
    8f80:	01000000 	mrseq	r0, (UNDEF: 0)
    8f84:	1e482151 	mcrne	1, 2, r2, cr8, cr1, {2}
    8f88:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    8f8c:	00003a01 	andeq	r3, r0, r1, lsl #20
    8f90:	0029c600 	eoreq	ip, r9, r0, lsl #12
    8f94:	87230000 	strhi	r0, [r3, -r0]!
    8f98:	01000028 	tsteq	r0, r8, lsr #32
    8f9c:	61c001fe 	strdvs	r0, [r0, #30]
    8fa0:	00500800 	subseq	r0, r0, r0, lsl #16
    8fa4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8fa8:	0000076b 	andeq	r0, r0, fp, ror #14
    8fac:	00292a20 	eoreq	r2, r9, r0, lsr #20
    8fb0:	01fe0100 	mvnseq	r0, r0, lsl #2
    8fb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    8fb8:	00002a14 	andeq	r2, r0, r4, lsl sl
    8fbc:	002b5920 	eoreq	r5, fp, r0, lsr #18
    8fc0:	01fe0100 	mvnseq	r0, r0, lsl #2
    8fc4:	0000005e 	andeq	r0, r0, lr, asr r0
    8fc8:	00002a35 	andeq	r2, r0, r5, lsr sl
    8fcc:	00283820 	eoreq	r3, r8, r0, lsr #16
    8fd0:	01ff0100 	mvnseq	r0, r0, lsl #2
    8fd4:	0000005e 	andeq	r0, r0, lr, asr r0
    8fd8:	00002a56 	andeq	r2, r0, r6, asr sl
    8fdc:	00276e21 	eoreq	r6, r7, r1, lsr #28
    8fe0:	02010100 	andeq	r0, r1, #0, 2
    8fe4:	0000003a 	andeq	r0, r0, sl, lsr r0
    8fe8:	00002a77 	andeq	r2, r0, r7, ror sl
    8fec:	002af921 	eoreq	pc, sl, r1, lsr #18
    8ff0:	02010100 	andeq	r0, r1, #0, 2
    8ff4:	0000003a 	andeq	r0, r0, sl, lsr r0
    8ff8:	00002ac8 	andeq	r2, r0, r8, asr #21
    8ffc:	002bd421 	eoreq	sp, fp, r1, lsr #8
    9000:	02010100 	andeq	r0, r1, #0, 2
    9004:	0000003a 	andeq	r0, r0, sl, lsr r0
    9008:	00002b1b 	andeq	r2, r0, fp, lsl fp
    900c:	002a9521 	eoreq	r9, sl, r1, lsr #10
    9010:	02020100 	andeq	r0, r2, #0, 2
    9014:	0000003a 	andeq	r0, r0, sl, lsr r0
    9018:	00002b72 	andeq	r2, r0, r2, ror fp
    901c:	2afe1f00 	bcs	fff90c24 <__ram_end__+0xdff80c24>
    9020:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    9024:	0000a802 	andeq	sl, r0, r2, lsl #16
    9028:	00621000 	rsbeq	r1, r2, r0
    902c:	00002008 	andeq	r2, r0, r8
    9030:	c69c0100 	ldrgt	r0, [ip], r0, lsl #2
    9034:	20000007 	andcs	r0, r0, r7
    9038:	0000292a 	andeq	r2, r0, sl, lsr #18
    903c:	3a022801 	bcc	93048 <__ram_size__+0x83048>
    9040:	e5000000 	str	r0, [r0, #-0]
    9044:	2100002b 	tstcs	r0, fp, lsr #32
    9048:	00001f53 	andeq	r1, r0, r3, asr pc
    904c:	a8022a01 	stmdage	r2, {r0, r9, fp, sp}
    9050:	06000000 	streq	r0, [r0], -r0
    9054:	2200002c 	andcs	r0, r0, #44	; 0x2c
    9058:	00706d74 	rsbseq	r6, r0, r4, ror sp
    905c:	3a022b01 	bcc	93c68 <__ram_size__+0x83c68>
    9060:	2d000000 	stccs	0, cr0, [r0, #-0]
    9064:	2100002c 	tstcs	r0, ip, lsr #32
    9068:	000029c6 	andeq	r2, r0, r6, asr #19
    906c:	3a022b01 	bcc	93c78 <__ram_size__+0x83c78>
    9070:	51000000 	mrspl	r0, (UNDEF: 0)
    9074:	0000002c 	andeq	r0, r0, ip, lsr #32
    9078:	0029d223 	eoreq	sp, r9, r3, lsr #4
    907c:	024e0100 	subeq	r0, lr, #0, 2
    9080:	08006230 	stmdaeq	r0, {r4, r5, r9, sp, lr}
    9084:	00000018 	andeq	r0, r0, r8, lsl r0
    9088:	07fd9c01 	ldrbeq	r9, [sp, r1, lsl #24]!
    908c:	2a200000 	bcs	809094 <__ram_size__+0x7f9094>
    9090:	01000029 	tsteq	r0, r9, lsr #32
    9094:	003a024e 	eorseq	r0, sl, lr, asr #4
    9098:	2c860000 	stccs	0, cr0, [r6], {0}
    909c:	74220000 	strtvc	r0, [r2], #-0
    90a0:	0100706d 	tsteq	r0, sp, rrx
    90a4:	003a0250 	eorseq	r0, sl, r0, asr r2
    90a8:	2ca70000 	stccs	0, cr0, [r7]
    90ac:	23000000 	movwcs	r0, #0
    90b0:	00002b24 	andeq	r2, r0, r4, lsr #22
    90b4:	48026601 	stmdami	r2, {r0, r9, sl, sp, lr}
    90b8:	1c080062 	stcne	0, cr0, [r8], {98}	; 0x62
    90bc:	01000000 	mrseq	r0, (UNDEF: 0)
    90c0:	0008349c 	muleq	r8, ip, r4
    90c4:	292a2000 	stmdbcs	sl!, {sp}
    90c8:	66010000 	strvs	r0, [r1], -r0
    90cc:	00003a02 	andeq	r3, r0, r2, lsl #20
    90d0:	002cd900 	eoreq	sp, ip, r0, lsl #18
    90d4:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    90d8:	68010070 	stmdavs	r1, {r4, r5, r6}
    90dc:	00003a02 	andeq	r3, r0, r2, lsl #20
    90e0:	002cfa00 	eoreq	pc, ip, r0, lsl #20
    90e4:	6c1f0000 	ldcvs	0, cr0, [pc], {-0}
    90e8:	01000029 	tsteq	r0, r9, lsr #32
    90ec:	00a80284 	adceq	r0, r8, r4, lsl #5
    90f0:	62640000 	rsbvs	r0, r4, #0
    90f4:	00200800 	eoreq	r0, r0, r0, lsl #16
    90f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    90fc:	0000088f 	andeq	r0, r0, pc, lsl #17
    9100:	00292a20 	eoreq	r2, r9, r0, lsr #20
    9104:	02840100 	addeq	r0, r4, #0, 2
    9108:	0000003a 	andeq	r0, r0, sl, lsr r0
    910c:	00002d39 	andeq	r2, r0, r9, lsr sp
    9110:	001f5321 	andseq	r5, pc, r1, lsr #6
    9114:	02860100 	addeq	r0, r6, #0, 2
    9118:	000000a8 	andeq	r0, r0, r8, lsr #1
    911c:	00002d5a 	andeq	r2, r0, sl, asr sp
    9120:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    9124:	02880100 	addeq	r0, r8, #0, 2
    9128:	0000003a 	andeq	r0, r0, sl, lsr r0
    912c:	00002d81 	andeq	r2, r0, r1, lsl #27
    9130:	0029c621 	eoreq	ip, r9, r1, lsr #12
    9134:	02880100 	addeq	r0, r8, #0, 2
    9138:	0000003a 	andeq	r0, r0, sl, lsr r0
    913c:	00002da5 	andeq	r2, r0, r5, lsr #27
    9140:	2ad11f00 	bcs	ff450d48 <__ram_end__+0xdf440d48>
    9144:	ac010000 	stcge	0, cr0, [r1], {-0}
    9148:	00003a02 	andeq	r3, r0, r2, lsl #20
    914c:	00628400 	rsbeq	r8, r2, r0, lsl #8
    9150:	00003008 	andeq	r3, r0, r8
    9154:	ea9c0100 	b	fe70955c <__ram_end__+0xde6f955c>
    9158:	20000008 	andcs	r0, r0, r8
    915c:	0000292a 	andeq	r2, r0, sl, lsr #18
    9160:	3a02ac01 	bcc	b416c <__ram_size__+0xa416c>
    9164:	d7000000 	strle	r0, [r0, -r0]
    9168:	2100002d 	tstcs	r0, sp, lsr #32
    916c:	00002b4c 	andeq	r2, r0, ip, asr #22
    9170:	3a02ae01 	bcc	b497c <__ram_size__+0xa497c>
    9174:	2a000000 	bcs	917c <_Minimum_Stack_Size+0x907c>
    9178:	2100002e 	tstcs	r0, lr, lsr #32
    917c:	00001e48 	andeq	r1, r0, r8, asr #28
    9180:	3a02af01 	bcc	b4d8c <__ram_size__+0xa4d8c>
    9184:	77000000 	strvc	r0, [r0, -r0]
    9188:	2100002e 	tstcs	r0, lr, lsr #32
    918c:	000029c6 	andeq	r2, r0, r6, asr #19
    9190:	3a02af01 	bcc	b4d9c <__ram_size__+0xa4d9c>
    9194:	c6000000 	strgt	r0, [r0], -r0
    9198:	0000002e 	andeq	r0, r0, lr, lsr #32
    919c:	0028231f 	eoreq	r2, r8, pc, lsl r3
    91a0:	02da0100 	sbcseq	r0, sl, #0, 2
    91a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    91a8:	080062b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sp, lr}
    91ac:	00000014 	andeq	r0, r0, r4, lsl r0
    91b0:	09359c01 	ldmdbeq	r5!, {r0, sl, fp, ip, pc}
    91b4:	2a200000 	bcs	8091bc <__ram_size__+0x7f91bc>
    91b8:	01000029 	tsteq	r0, r9, lsr #32
    91bc:	003a02da 	ldrsbteq	r0, [sl], -sl
    91c0:	2f430000 	svccs	0x00430000
    91c4:	7a210000 	bvc	8491cc <__ram_size__+0x8391cc>
    91c8:	01000028 	tsteq	r0, r8, lsr #32
    91cc:	003a02dc 	ldrsbteq	r0, [sl], -ip
    91d0:	2f640000 	svccs	0x00640000
    91d4:	74220000 	strtvc	r0, [r2], #-0
    91d8:	0100706d 	tsteq	r0, sp, rrx
    91dc:	003a02dd 	ldrsbteq	r0, [sl], -sp
    91e0:	2f830000 	svccs	0x00830000
    91e4:	26000000 	strcs	r0, [r0], -r0
    91e8:	00001282 	andeq	r1, r0, r2, lsl #5
    91ec:	00001282 	andeq	r1, r0, r2, lsl #5
    91f0:	e8262905 	stmda	r6!, {r0, r2, r8, fp, sp}
    91f4:	e8000015 	stmda	r0, {r0, r2, r4}
    91f8:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    91fc:	29462628 	stmdbcs	r6, {r3, r5, r9, sl, sp}^
    9200:	29460000 	stmdbcs	r6, {}^	; <UNPREDICTABLE>
    9204:	2c050000 	stccs	0, cr0, [r5], {-0}
    9208:	002a3526 	eoreq	r3, sl, r6, lsr #10
    920c:	002a3500 	eoreq	r3, sl, r0, lsl #10
    9210:	262b0500 	strtcs	r0, [fp], -r0, lsl #10
    9214:	000029fd 	strdeq	r2, [r0], -sp
    9218:	000029fd 	strdeq	r2, [r0], -sp
    921c:	a8262e05 	stmdage	r6!, {r0, r2, r9, sl, fp, sp}
    9220:	a8000028 	stmdage	r0, {r3, r5}
    9224:	05000028 	streq	r0, [r0, #-40]	; 0xffffffd8
    9228:	02c7002f 	sbceq	r0, r7, #47	; 0x2f
    922c:	00040000 	andeq	r0, r4, r0
    9230:	0000206f 	andeq	r2, r0, pc, rrx
    9234:	03590104 	cmpeq	r9, #4, 2
    9238:	950c0000 	strls	r0, [ip, #-0]
    923c:	cf00002c 	svcgt	0x0000002c
    9240:	c8000001 	stmdagt	r0, {r0}
    9244:	c8080062 	stmdagt	r8, {r1, r5, r6}
    9248:	ba000000 	blt	9250 <_Minimum_Stack_Size+0x9150>
    924c:	0200001d 	andeq	r0, r0, #29
    9250:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    9254:	02020000 	andeq	r0, r2, #0
    9258:	00008e05 	andeq	r8, r0, r5, lsl #28
    925c:	06010200 	streq	r0, [r1], -r0, lsl #4
    9260:	00000154 	andeq	r0, r0, r4, asr r1
    9264:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9268:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    926c:	02000000 	andeq	r0, r0, #0
    9270:	01f20704 	mvnseq	r0, r4, lsl #14
    9274:	02020000 	andeq	r0, r2, #0
    9278:	00022907 	andeq	r2, r2, r7, lsl #18
    927c:	38750300 	ldmdacc	r5!, {r8, r9}^
    9280:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    9284:	02000000 	andeq	r0, r0, #0
    9288:	01520801 	cmpeq	r2, r1, lsl #16
    928c:	17040000 	strne	r0, [r4, -r0]
    9290:	02000000 	andeq	r0, r0, #0
    9294:	00006f2f 	andeq	r6, r0, pc, lsr #30
    9298:	00450500 	subeq	r0, r5, r0, lsl #10
    929c:	01060000 	mrseq	r0, (UNDEF: 6)
    92a0:	0000005d 	andeq	r0, r0, sp, asr r0
    92a4:	008d3902 	addeq	r3, sp, r2, lsl #18
    92a8:	04070000 	streq	r0, [r7], #-0
    92ac:	00000008 	andeq	r0, r0, r8
    92b0:	54455308 	strbpl	r5, [r5], #-776	; 0xfffffcf8
    92b4:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    92b8:	00001322 	andeq	r1, r0, r2, lsr #6
    92bc:	00743902 	rsbseq	r3, r4, r2, lsl #18
    92c0:	01060000 	mrseq	r0, (UNDEF: 6)
    92c4:	0000005d 	andeq	r0, r0, sp, asr r0
    92c8:	00b13b02 	adcseq	r3, r1, r2, lsl #22
    92cc:	77070000 	strvc	r0, [r7, -r0]
    92d0:	00000009 	andeq	r0, r0, r9
    92d4:	001b7f07 	andseq	r7, fp, r7, lsl #30
    92d8:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    92dc:	00000d3c 	andeq	r0, r0, ip, lsr sp
    92e0:	00983b02 	addseq	r3, r8, r2, lsl #22
    92e4:	04020000 	streq	r0, [r2], #-0
    92e8:	00031107 	andeq	r1, r3, r7, lsl #2
    92ec:	03080900 	movweq	r0, #35072	; 0x8900
    92f0:	00e601a3 	rsceq	r0, r6, r3, lsr #3
    92f4:	430a0000 	movwmi	r0, #40960	; 0xa000
    92f8:	a5030052 	strge	r0, [r3, #-82]	; 0xffffffae
    92fc:	00006401 	andeq	r6, r0, r1, lsl #8
    9300:	430a0000 	movwmi	r0, #40960	; 0xa000
    9304:	03005253 	movweq	r5, #595	; 0x253
    9308:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    930c:	00040000 	andeq	r0, r4, r0
    9310:	002c7e0b 	eoreq	r7, ip, fp, lsl #28
    9314:	01a70300 			; <UNDEFINED> instruction: 0x01a70300
    9318:	000000c3 	andeq	r0, r0, r3, asr #1
    931c:	002c4f0c 	eoreq	r4, ip, ip, lsl #30
    9320:	c8430100 	stmdagt	r3, {r8}^
    9324:	1a080062 	bne	2094b4 <__ram_size__+0x1f94b4>
    9328:	01000000 	mrseq	r0, (UNDEF: 0)
    932c:	0001389c 	muleq	r1, ip, r8
    9330:	62d40d00 	sbcsvs	r0, r4, #0, 26
    9334:	02a80800 	adceq	r0, r8, #0, 16
    9338:	01210000 			; <UNDEFINED> instruction: 0x01210000
    933c:	010e0000 	mrseq	r0, (UNDEF: 14)
    9340:	48400350 	stmdami	r0, {r4, r6, r8, r9}^
    9344:	51010e24 	tstpl	r1, r4, lsr #28
    9348:	0f003101 	svceq	0x00003101
    934c:	080062e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sp, lr}
    9350:	000002a8 	andeq	r0, r0, r8, lsr #5
    9354:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    9358:	0e244840 	cdpeq	8, 2, cr4, cr4, cr0, {2}
    935c:	30015101 	andcc	r5, r1, r1, lsl #2
    9360:	850c0000 	strhi	r0, [ip, #-0]
    9364:	0100000f 	tsteq	r0, pc
    9368:	0062e251 	rsbeq	lr, r2, r1, asr r2
    936c:	00000a08 	andeq	r0, r0, r8, lsl #20
    9370:	5b9c0100 	blpl	fe709778 <__ram_end__+0xde6f9778>
    9374:	10000001 	andne	r0, r0, r1
    9378:	00000c65 	andeq	r0, r0, r5, ror #24
    937c:	00b15101 	adcseq	r5, r1, r1, lsl #2
    9380:	50010000 	andpl	r0, r1, r0
    9384:	2c8a0c00 	stccs	12, cr0, [sl], {0}
    9388:	61010000 	mrsvs	r0, (UNDEF: 1)
    938c:	080062ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sp, lr}
    9390:	0000000c 	andeq	r0, r0, ip
    9394:	017e9c01 	cmneq	lr, r1, lsl #24
    9398:	65100000 	ldrvs	r0, [r0, #-0]
    939c:	0100000c 	tsteq	r0, ip
    93a0:	0000b161 	andeq	fp, r0, r1, ror #2
    93a4:	00500100 	subseq	r0, r0, r0, lsl #2
    93a8:	002cb70c 	eoreq	fp, ip, ip, lsl #14
    93ac:	f87a0100 			; <UNDEFINED> instruction: 0xf87a0100
    93b0:	14080062 	strne	r0, [r8], #-98	; 0xffffff9e
    93b4:	01000000 	mrseq	r0, (UNDEF: 0)
    93b8:	0001b29c 	muleq	r1, ip, r2
    93bc:	2c681100 	stfcse	f1, [r8], #-0
    93c0:	7a010000 	bvc	493c8 <__ram_size__+0x393c8>
    93c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    93c8:	00002fae 	andeq	r2, r0, lr, lsr #31
    93cc:	001e4812 	andseq	r4, lr, r2, lsl r8
    93d0:	3a7c0100 	bcc	1f097d8 <__ram_size__+0x1ef97d8>
    93d4:	cf000000 	svcgt	0x00000000
    93d8:	0000002f 	andeq	r0, r0, pc, lsr #32
    93dc:	002d1f0c 	eoreq	r1, sp, ip, lsl #30
    93e0:	0c950100 	ldfeqs	f0, [r5], {0}
    93e4:	0c080063 	stceq	0, cr0, [r8], {99}	; 0x63
    93e8:	01000000 	mrseq	r0, (UNDEF: 0)
    93ec:	0001d59c 	muleq	r1, ip, r5
    93f0:	0c651000 	stcleq	0, cr1, [r5], #-0
    93f4:	95010000 	strls	r0, [r1, #-0]
    93f8:	000000b1 	strheq	r0, [r0], -r1
    93fc:	0c005001 	stceq	0, cr5, [r0], {1}
    9400:	00002ce8 	andeq	r2, r0, r8, ror #25
    9404:	6318ad01 	tstvs	r8, #1, 26	; 0x40
    9408:	002c0800 	eoreq	r0, ip, r0, lsl #16
    940c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9410:	0000022a 	andeq	r0, r0, sl, lsr #4
    9414:	002c5a11 	eoreq	r5, ip, r1, lsl sl
    9418:	3aad0100 	bcc	feb49820 <__ram_end__+0xdeb39820>
    941c:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    9420:	1100002f 	tstne	r0, pc, lsr #32
    9424:	00002d11 	andeq	r2, r0, r1, lsl sp
    9428:	0053ad01 	subseq	sl, r3, r1, lsl #26
    942c:	301a0000 	andscc	r0, sl, r0
    9430:	48120000 	ldmdami	r2, {}	; <UNPREDICTABLE>
    9434:	0100001e 	tsteq	r0, lr, lsl r0
    9438:	00003aaf 	andeq	r3, r0, pc, lsr #21
    943c:	00305400 	eorseq	r5, r0, r0, lsl #8
    9440:	63381300 	teqvs	r8, #0, 6
    9444:	02b40800 	adcseq	r0, r4, #0, 16
    9448:	3c130000 	ldccc	0, cr0, [r3], {-0}
    944c:	bf080063 	svclt	0x00080063
    9450:	00000002 	andeq	r0, r0, r2
    9454:	002c2c0c 	eoreq	r2, ip, ip, lsl #24
    9458:	44d80100 	ldrbmi	r0, [r8], #256	; 0x100
    945c:	28080063 	stmdacs	r8, {r0, r1, r5, r6}
    9460:	01000000 	mrseq	r0, (UNDEF: 0)
    9464:	0002499c 	muleq	r2, ip, r9
    9468:	63641300 	cmnvs	r4, #0, 6
    946c:	02b40800 	adcseq	r0, r4, #0, 16
    9470:	14000000 	strne	r0, [r0], #-0
    9474:	00002cca 	andeq	r2, r0, sl, asr #25
    9478:	008df201 	addeq	pc, sp, r1, lsl #4
    947c:	636c0000 	cmnvs	ip, #0
    9480:	00140800 	andseq	r0, r4, r0, lsl #16
    9484:	9c010000 	stcls	0, cr0, [r1], {-0}
    9488:	00000281 	andeq	r0, r0, r1, lsl #5
    948c:	002c7511 	eoreq	r7, ip, r1, lsl r5
    9490:	3af20100 	bcc	ffc89898 <__ram_end__+0xdfc79898>
    9494:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    9498:	12000030 	andne	r0, r0, #48	; 0x30
    949c:	00001f53 	andeq	r1, r0, r3, asr pc
    94a0:	008df401 	addeq	pc, sp, r1, lsl #8
    94a4:	30aa0000 	adccc	r0, sl, r0
    94a8:	15000000 	strne	r0, [r0, #-0]
    94ac:	00002c41 	andeq	r2, r0, r1, asr #24
    94b0:	80011001 	andhi	r1, r1, r1
    94b4:	10080063 	andne	r0, r8, r3, rrx
    94b8:	01000000 	mrseq	r0, (UNDEF: 0)
    94bc:	0002a89c 	muleq	r2, ip, r8
    94c0:	2c751600 	ldclcs	6, cr1, [r5], #-0
    94c4:	10010000 	andne	r0, r1, r0
    94c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    94cc:	0030e300 	eorseq	lr, r0, r0, lsl #6
    94d0:	fa170000 	blx	5c94d8 <__ram_size__+0x5b94d8>
    94d4:	fa00002c 	blx	958c <_Minimum_Stack_Size+0x948c>
    94d8:	0400002c 	streq	r0, [r0], #-44	; 0xffffffd4
    94dc:	e2180115 	ands	r0, r8, #1073741829	; 0x40000005
    94e0:	e200002c 	and	r0, r0, #44	; 0x2c
    94e4:	0500002c 	streq	r0, [r0, #-44]	; 0xffffffd4
    94e8:	2cdc181b 	ldclcs	8, cr1, [ip], {27}
    94ec:	2cdc0000 	ldclcs	0, cr0, [ip], {0}
    94f0:	1c050000 	stcne	0, cr0, [r5], {-0}
    94f4:	00087900 	andeq	r7, r8, r0, lsl #18
    94f8:	dc000400 	cfstrsle	mvf0, [r0], {-0}
    94fc:	04000021 	streq	r0, [r0], #-33	; 0xffffffdf
    9500:	00035901 	andeq	r5, r3, r1, lsl #18
    9504:	2f980c00 	svccs	0x00980c00
    9508:	01cf0000 	biceq	r0, pc, r0
    950c:	63900000 	orrsvs	r0, r0, #0
    9510:	033c0800 	teqeq	ip, #0, 16
    9514:	1ea60000 	cdpne	0, 10, cr0, cr6, cr0, {0}
    9518:	04020000 	streq	r0, [r2], #-0
    951c:	00023c05 	andeq	r3, r2, r5, lsl #24
    9520:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    9524:	0000008e 	andeq	r0, r0, lr, lsl #1
    9528:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    952c:	03000001 	movweq	r0, #1
    9530:	00323375 	eorseq	r3, r2, r5, ror r3
    9534:	00452702 	subeq	r2, r5, r2, lsl #14
    9538:	04020000 	streq	r0, [r2], #-0
    953c:	0001f207 	andeq	pc, r1, r7, lsl #4
    9540:	31750300 	cmncc	r5, r0, lsl #6
    9544:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    9548:	00000057 	andeq	r0, r0, r7, asr r0
    954c:	29070202 	stmdbcs	r7, {r1, r9}
    9550:	03000002 	movweq	r0, #2
    9554:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    9558:	00006829 	andeq	r6, r0, r9, lsr #16
    955c:	08010200 	stmdaeq	r1, {r9}
    9560:	00000152 	andeq	r0, r0, r2, asr r1
    9564:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    9568:	7a2d0200 	bvc	b49d70 <__ram_size__+0xb39d70>
    956c:	04000000 	streq	r0, [r0], #-0
    9570:	00000068 	andeq	r0, r0, r8, rrx
    9574:	00001705 	andeq	r1, r0, r5, lsl #14
    9578:	8a2f0200 	bhi	bc9d80 <__ram_size__+0xbb9d80>
    957c:	06000000 	streq	r0, [r0], -r0
    9580:	00000045 	andeq	r0, r0, r5, asr #32
    9584:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    9588:	9a310200 	bls	c49d90 <__ram_size__+0xc39d90>
    958c:	06000000 	streq	r0, [r0], -r0
    9590:	00000068 	andeq	r0, r0, r8, rrx
    9594:	00680107 	rsbeq	r0, r8, r7, lsl #2
    9598:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    959c:	000000b8 	strheq	r0, [r0], -r8
    95a0:	00080408 	andeq	r0, r8, r8, lsl #8
    95a4:	53090000 	movwpl	r0, #36864	; 0x9000
    95a8:	01005445 	tsteq	r0, r5, asr #8
    95ac:	13220500 			; <UNDEFINED> instruction: 0x13220500
    95b0:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    95b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    95b8:	002d8405 	eoreq	r8, sp, r5, lsl #8
    95bc:	9f390200 	svcls	0x00390200
    95c0:	07000000 	streq	r0, [r0, -r0]
    95c4:	00006801 	andeq	r6, r0, r1, lsl #16
    95c8:	e73b0200 	ldr	r0, [fp, -r0, lsl #4]!
    95cc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    95d0:	00000977 	andeq	r0, r0, r7, ror r9
    95d4:	1b7f0800 	blne	1fcb5dc <__ram_size__+0x1fbb5dc>
    95d8:	00010000 	andeq	r0, r1, r0
    95dc:	000d3c05 	andeq	r3, sp, r5, lsl #24
    95e0:	ce3b0200 	cdpgt	2, 3, cr0, cr11, cr0, {0}
    95e4:	07000000 	streq	r0, [r0, -r0]
    95e8:	00006801 	andeq	r6, r0, r1, lsl #16
    95ec:	0b3e0200 	bleq	f89df4 <__ram_size__+0xf79df4>
    95f0:	08000001 	stmdaeq	r0, {r0}
    95f4:	00000c7f 	andeq	r0, r0, pc, ror ip
    95f8:	107b0800 	rsbsne	r0, fp, r0, lsl #16
    95fc:	00010000 	andeq	r0, r1, r0
    9600:	000d7f05 	andeq	r7, sp, r5, lsl #30
    9604:	f23e0200 	vhsub.s<illegal width 64>	d0, d14, d0
    9608:	02000000 	andeq	r0, r0, #0
    960c:	03110704 	tsteq	r1, #4, 14	; 0x100000
    9610:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    9614:	a801aa03 	stmdage	r1, {r0, r1, r9, fp, sp, pc}
    9618:	0b000001 	bleq	9624 <_Minimum_Stack_Size+0x9524>
    961c:	03005243 	movweq	r5, #579	; 0x243
    9620:	007f01ac 	rsbseq	r0, pc, ip, lsr #3
    9624:	0c000000 	stceq	0, cr0, [r0], {-0}
    9628:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
    962c:	7f01ad03 	svcvc	0x0001ad03
    9630:	04000000 	streq	r0, [r0], #-0
    9634:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    9638:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    963c:	0000007f 	andeq	r0, r0, pc, ror r0
    9640:	2e380c08 	cdpcs	12, 3, cr0, cr8, cr8, {0}
    9644:	af030000 	svcge	0x00030000
    9648:	00007f01 	andeq	r7, r0, r1, lsl #30
    964c:	3c0c0c00 	stccc	12, cr0, [ip], {-0}
    9650:	0300002d 	movweq	r0, #45	; 0x2d
    9654:	007f01b0 	ldrhteq	r0, [pc], #-16
    9658:	0c100000 	ldceq	0, cr0, [r0], {-0}
    965c:	00002e5a 	andeq	r2, r0, sl, asr lr
    9660:	7f01b103 	svcvc	0x0001b103
    9664:	14000000 	strne	r0, [r0], #-0
    9668:	002e6b0c 	eoreq	r6, lr, ip, lsl #22
    966c:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    9670:	0000007f 	andeq	r0, r0, pc, ror r0
    9674:	2ded0c18 	stclcs	12, cr0, [sp, #96]!	; 0x60
    9678:	b3030000 	movwlt	r0, #12288	; 0x3000
    967c:	00007f01 	andeq	r7, r0, r1, lsl #30
    9680:	8d0c1c00 	stchi	12, cr1, [ip, #-0]
    9684:	0300002d 	movweq	r0, #45	; 0x2d
    9688:	007f01b4 	ldrhteq	r0, [pc], #-20
    968c:	0b200000 	bleq	809694 <__ram_size__+0x7f9694>
    9690:	00525343 	subseq	r5, r2, r3, asr #6
    9694:	7f01b503 	svcvc	0x0001b503
    9698:	24000000 	strcs	r0, [r0], #-0
    969c:	2d300d00 	ldccs	13, cr0, [r0, #-0]
    96a0:	b6030000 	strlt	r0, [r3], -r0
    96a4:	00011d01 	andeq	r1, r1, r1, lsl #26
    96a8:	04140e00 	ldreq	r0, [r4], #-3584	; 0xfffff200
    96ac:	0001f919 	andeq	pc, r1, r9, lsl r9	; <UNPREDICTABLE>
    96b0:	2eff0f00 	cdpcs	15, 15, cr0, cr15, cr0, {0}
    96b4:	1b040000 	blne	1096bc <__ram_size__+0xf96bc>
    96b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    96bc:	2dde0f00 	ldclcs	15, cr0, [lr]
    96c0:	1c040000 	stcne	0, cr0, [r4], {-0}
    96c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    96c8:	2f570f04 	svccs	0x00570f04
    96cc:	1d040000 	stcne	0, cr0, [r4, #-0]
    96d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    96d4:	2f1b0f08 	svccs	0x001b0f08
    96d8:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    96dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    96e0:	2ea00f0c 	cdpcs	15, 10, cr0, cr0, cr12, {0}
    96e4:	1f040000 	svcne	0x00040000
    96e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    96ec:	ab050010 	blge	149734 <__ram_size__+0x139734>
    96f0:	0400002d 	streq	r0, [r0], #-45	; 0xffffffd3
    96f4:	0001b420 	andeq	fp, r1, r0, lsr #8
    96f8:	0caf1000 	stceq	0, cr1, [pc]	; 9700 <_Minimum_Stack_Size+0x9600>
    96fc:	7c010000 	stcvc	0, cr0, [r1], {-0}
    9700:	08006390 	stmdaeq	r0, {r4, r7, r8, r9, sp, lr}
    9704:	0000003c 	andeq	r0, r0, ip, lsr r0
    9708:	f1119c01 			; <UNDEFINED> instruction: 0xf1119c01
    970c:	01000011 	tsteq	r0, r1, lsl r0
    9710:	0063cc9f 	mlseq	r3, pc, ip, ip	; <UNPREDICTABLE>
    9714:	00003808 	andeq	r3, r0, r8, lsl #16
    9718:	389c0100 	ldmcc	ip, {r8}
    971c:	12000002 	andne	r0, r0, #2
    9720:	00002f3e 	andeq	r2, r0, lr, lsr pc
    9724:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    9728:	50010000 	andpl	r0, r1, r0
    972c:	2e821100 	rmfcss	f1, f2, f0
    9730:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9734:	08006404 	stmdaeq	r0, {r2, sl, sp, lr}
    9738:	00000014 	andeq	r0, r0, r4, lsl r0
    973c:	026c9c01 	rsbeq	r9, ip, #256	; 0x100
    9740:	8c130000 	ldchi	0, cr0, [r3], {-0}
    9744:	0100002e 	tsteq	r0, lr, lsr #32
    9748:	00005ee9 	andeq	r5, r0, r9, ror #29
    974c:	00310400 	eorseq	r0, r1, r0, lsl #8
    9750:	1e481400 	cdpne	4, 4, cr1, cr8, cr0, {0}
    9754:	eb010000 	bl	4975c <__ram_size__+0x3975c>
    9758:	0000003a 	andeq	r0, r0, sl, lsr r0
    975c:	00003125 	andeq	r3, r0, r5, lsr #2
    9760:	2fe31500 	svccs	0x00e31500
    9764:	06010000 	streq	r0, [r1], -r0
    9768:	00641801 	rsbeq	r1, r4, r1, lsl #16
    976c:	00000c08 	andeq	r0, r0, r8, lsl #24
    9770:	919c0100 	orrsls	r0, ip, r0, lsl #2
    9774:	16000002 	strne	r0, [r0], -r2
    9778:	00000c65 	andeq	r0, r0, r5, ror #24
    977c:	e7010601 	str	r0, [r1, -r1, lsl #12]
    9780:	01000000 	mrseq	r0, (UNDEF: 0)
    9784:	a4150050 	ldrge	r0, [r5], #-80	; 0xffffffb0
    9788:	0100000d 	tsteq	r0, sp
    978c:	6424011f 	strtvs	r0, [r4], #-287	; 0xfffffee1
    9790:	00140800 	andseq	r0, r4, r0, lsl #16
    9794:	9c010000 	stcls	0, cr0, [r1], {-0}
    9798:	000002d8 	ldrdeq	r0, [r0], -r8
    979c:	002eba17 	eoreq	fp, lr, r7, lsl sl
    97a0:	011f0100 	tsteq	pc, r0, lsl #2
    97a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    97a8:	0000314f 	andeq	r3, r0, pc, asr #2
    97ac:	002dbd17 	eoreq	fp, sp, r7, lsl sp
    97b0:	011f0100 	tsteq	pc, r0, lsl #2
    97b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    97b8:	00003170 	andeq	r3, r0, r0, ror r1
    97bc:	001e4818 	andseq	r4, lr, r8, lsl r8
    97c0:	01210100 			; <UNDEFINED> instruction: 0x01210100
    97c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    97c8:	00003191 	muleq	r0, r1, r1
    97cc:	151d1500 	ldrne	r1, [sp, #-1280]	; 0xfffffb00
    97d0:	3c010000 	stccc	0, cr0, [r1], {-0}
    97d4:	00643801 	rsbeq	r3, r4, r1, lsl #16
    97d8:	00000c08 	andeq	r0, r0, r8, lsl #24
    97dc:	fd9c0100 	ldc2	1, cr0, [ip]
    97e0:	16000002 	strne	r0, [r0], -r2
    97e4:	00000c65 	andeq	r0, r0, r5, ror #24
    97e8:	e7013c01 	str	r3, [r1, -r1, lsl #24]
    97ec:	01000000 	mrseq	r0, (UNDEF: 0)
    97f0:	85150050 	ldrhi	r0, [r5, #-80]	; 0xffffffb0
    97f4:	0100000c 	tsteq	r0, ip
    97f8:	6444014f 	strbvs	r0, [r4], #-335	; 0xfffffeb1
    97fc:	00140800 	andseq	r0, r4, r0, lsl #16
    9800:	9c010000 	stcls	0, cr0, [r1], {-0}
    9804:	00000334 	andeq	r0, r0, r4, lsr r3
    9808:	002f4617 	eoreq	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    980c:	014f0100 	mrseq	r0, (UNDEF: 95)
    9810:	0000003a 	andeq	r0, r0, sl, lsr r0
    9814:	000031ce 	andeq	r3, r0, lr, asr #3
    9818:	001e4818 	andseq	r4, lr, r8, lsl r8
    981c:	01510100 	cmpeq	r1, r0, lsl #2
    9820:	0000003a 	andeq	r0, r0, sl, lsr r0
    9824:	000031ef 	andeq	r3, r0, pc, ror #3
    9828:	13e71900 	mvnne	r1, #0, 18
    982c:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9830:	00005e01 	andeq	r5, r0, r1, lsl #28
    9834:	00645800 	rsbeq	r5, r4, r0, lsl #16
    9838:	00001008 	andeq	r1, r0, r8
    983c:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    9840:	00001226 	andeq	r1, r0, r6, lsr #4
    9844:	68018401 	stmdavs	r1, {r0, sl, pc}
    9848:	14080064 	strne	r0, [r8], #-100	; 0xffffff9c
    984c:	01000000 	mrseq	r0, (UNDEF: 0)
    9850:	0003819c 	muleq	r3, ip, r1
    9854:	2eea1700 	cdpcs	7, 14, cr1, cr10, cr0, {0}
    9858:	84010000 	strhi	r0, [r1], #-0
    985c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9860:	00321900 	eorseq	r1, r2, r0, lsl #18
    9864:	1e481800 	cdpne	8, 4, cr1, cr8, cr0, {0}
    9868:	86010000 	strhi	r0, [r1], -r0
    986c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9870:	00323a00 	eorseq	r3, r2, r0, lsl #20
    9874:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    9878:	01000012 	tsteq	r0, r2, lsl r0
    987c:	647c01a5 	ldrbtvs	r0, [ip], #-421	; 0xfffffe5b
    9880:	00140800 	andseq	r0, r4, r0, lsl #16
    9884:	9c010000 	stcls	0, cr0, [r1], {-0}
    9888:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    988c:	002d4517 	eoreq	r4, sp, r7, lsl r5
    9890:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    9894:	0000003a 	andeq	r0, r0, sl, lsr r0
    9898:	00003264 	andeq	r3, r0, r4, ror #4
    989c:	001e4818 	andseq	r4, lr, r8, lsl r8
    98a0:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    98a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    98a8:	00003285 	andeq	r3, r0, r5, lsl #5
    98ac:	0e521500 	cdpeq	5, 5, cr1, cr2, cr0, {0}
    98b0:	c6010000 	strgt	r0, [r1], -r0
    98b4:	00649001 	rsbeq	r9, r4, r1
    98b8:	00001408 	andeq	r1, r0, r8, lsl #8
    98bc:	ef9c0100 	svc	0x009c0100
    98c0:	17000003 	strne	r0, [r0, -r3]
    98c4:	00002d45 	andeq	r2, r0, r5, asr #26
    98c8:	3a01c601 	bcc	7b0d4 <__ram_size__+0x6b0d4>
    98cc:	af000000 	svcge	0x00000000
    98d0:	18000032 	stmdane	r0, {r1, r4, r5}
    98d4:	00001e48 	andeq	r1, r0, r8, asr #28
    98d8:	3a01c801 	bcc	7b8e4 <__ram_size__+0x6b8e4>
    98dc:	d0000000 	andle	r0, r0, r0
    98e0:	00000032 	andeq	r0, r0, r2, lsr r0
    98e4:	002f2b15 	eoreq	r2, pc, r5, lsl fp	; <UNPREDICTABLE>
    98e8:	01e90100 	mvneq	r0, r0, lsl #2
    98ec:	080064a4 	stmdaeq	r0, {r2, r5, r7, sl, sp, lr}
    98f0:	00000018 	andeq	r0, r0, r8, lsl r0
    98f4:	04249c01 	strteq	r9, [r4], #-3073	; 0xfffff3ff
    98f8:	f6170000 			; <UNDEFINED> instruction: 0xf6170000
    98fc:	0100002f 	tsteq	r0, pc, lsr #32
    9900:	005e01e9 	subseq	r0, lr, r9, ror #3
    9904:	32fa0000 	rscscc	r0, sl, #0
    9908:	65160000 	ldrvs	r0, [r6, #-0]
    990c:	0100000c 	tsteq	r0, ip
    9910:	00e701e9 	rsceq	r0, r7, r9, ror #3
    9914:	51010000 	mrspl	r0, (UNDEF: 1)
    9918:	2e1c1500 	cfmul32cs	mvfx1, mvfx12, mvfx0
    991c:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    9920:	0064bc02 	rsbeq	fp, r4, r2, lsl #24
    9924:	00000c08 	andeq	r0, r0, r8, lsl #24
    9928:	499c0100 	ldmibmi	ip, {r8}
    992c:	16000004 	strne	r0, [r0], -r4
    9930:	00002ed9 	ldrdeq	r2, [r0], -r9
    9934:	3a020801 	bcc	8b940 <__ram_size__+0x7b940>
    9938:	01000000 	mrseq	r0, (UNDEF: 0)
    993c:	4e150050 	mrcmi	0, 0, r0, cr5, cr0, {2}
    9940:	0100002d 	tsteq	r0, sp, lsr #32
    9944:	64c8021d 	strbvs	r0, [r8], #541	; 0x21d
    9948:	00140800 	andseq	r0, r4, r0, lsl #16
    994c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9950:	00000480 	andeq	r0, r0, r0, lsl #9
    9954:	002da117 	eoreq	sl, sp, r7, lsl r1
    9958:	021d0100 	andseq	r0, sp, #0, 2
    995c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9960:	00003334 	andeq	r3, r0, r4, lsr r3
    9964:	001e4818 	andseq	r4, lr, r8, lsl r8
    9968:	021f0100 	andseq	r0, pc, #0, 2
    996c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9970:	00003355 	andeq	r3, r0, r5, asr r3
    9974:	2f671500 	svccs	0x00671500
    9978:	3c010000 	stccc	0, cr0, [r1], {-0}
    997c:	0064dc02 	rsbeq	sp, r4, r2, lsl #24
    9980:	00002008 	andeq	r2, r0, r8
    9984:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    9988:	16000004 	strne	r0, [r0], -r4
    998c:	00002d75 	andeq	r2, r0, r5, ror sp
    9990:	5e023c01 	cdppl	12, 0, cr3, cr2, cr1, {0}
    9994:	01000000 	mrseq	r0, (UNDEF: 0)
    9998:	2d150050 	ldccs	0, cr0, [r5, #-320]	; 0xfffffec0
    999c:	0100002e 	tsteq	r0, lr, lsr #32
    99a0:	64fc0263 	ldrbtvs	r0, [ip], #611	; 0x263
    99a4:	000c0800 	andeq	r0, ip, r0, lsl #16
    99a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    99ac:	000004ca 	andeq	r0, r0, sl, asr #9
    99b0:	000c6516 	andeq	r6, ip, r6, lsl r5
    99b4:	02630100 	rsbeq	r0, r3, #0, 2
    99b8:	000000e7 	andeq	r0, r0, r7, ror #1
    99bc:	15005001 	strne	r5, [r0, #-1]
    99c0:	00002ec8 	andeq	r2, r0, r8, asr #29
    99c4:	08027901 	stmdaeq	r2, {r0, r8, fp, ip, sp, lr}
    99c8:	10080065 	andne	r0, r8, r5, rrx
    99cc:	01000000 	mrseq	r0, (UNDEF: 0)
    99d0:	0004f19c 	muleq	r4, ip, r1
    99d4:	2e031700 	cdpcs	7, 0, cr1, cr3, cr0, {0}
    99d8:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    99dc:	00003a02 	andeq	r3, r0, r2, lsl #20
    99e0:	00337f00 	eorseq	r7, r3, r0, lsl #30
    99e4:	ba150000 	blt	5499ec <__ram_size__+0x5399ec>
    99e8:	0100002f 	tsteq	r0, pc, lsr #32
    99ec:	6518028c 	ldrvs	r0, [r8, #-652]	; 0xfffffd74
    99f0:	000c0800 	andeq	r0, ip, r0, lsl #16
    99f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    99f8:	00000516 	andeq	r0, r0, r6, lsl r5
    99fc:	000c6516 	andeq	r6, ip, r6, lsl r5
    9a00:	028c0100 	addeq	r0, ip, #0, 2
    9a04:	000000e7 	andeq	r0, r0, r7, ror #1
    9a08:	15005001 	strne	r5, [r0, #-1]
    9a0c:	00002f86 	andeq	r2, r0, r6, lsl #31
    9a10:	24029c01 	strcs	r9, [r2], #-3073	; 0xfffff3ff
    9a14:	84080065 	strhi	r0, [r8], #-101	; 0xffffff9b
    9a18:	01000000 	mrseq	r0, (UNDEF: 0)
    9a1c:	00057b9c 	muleq	r5, ip, fp
    9a20:	2f101600 	svccs	0x00101600
    9a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    9a28:	00057b02 	andeq	r7, r5, r2, lsl #22
    9a2c:	1a500100 	bne	1409e34 <__ram_size__+0x13f9e34>
    9a30:	00706d74 	rsbseq	r6, r0, r4, ror sp
    9a34:	3a029e01 	bcc	b1240 <__ram_size__+0xa1240>
    9a38:	a0000000 	andge	r0, r0, r0
    9a3c:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    9a40:	00002e14 	andeq	r2, r0, r4, lsl lr
    9a44:	3a029e01 	bcc	b1250 <__ram_size__+0xa1250>
    9a48:	1d000000 	stcne	0, cr0, [r0, #-0]
    9a4c:	18000034 	stmdane	r0, {r2, r4, r5}
    9a50:	00002e50 	andeq	r2, r0, r0, asr lr
    9a54:	3a029e01 	bcc	b1260 <__ram_size__+0xa1260>
    9a58:	4d000000 	stcmi	0, cr0, [r0, #-0]
    9a5c:	18000034 	stmdane	r0, {r2, r4, r5}
    9a60:	00002f38 	andeq	r2, r0, r8, lsr pc
    9a64:	3a029e01 	bcc	b1270 <__ram_size__+0xa1270>
    9a68:	72000000 	andvc	r0, r0, #0
    9a6c:	00000034 	andeq	r0, r0, r4, lsr r0
    9a70:	01f9041b 	mvnseq	r0, fp, lsl r4
    9a74:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
    9a78:	0100002d 	tsteq	r0, sp, lsr #32
    9a7c:	65a80300 	strvs	r0, [r8, #768]!	; 0x300
    9a80:	00180800 	andseq	r0, r8, r0, lsl #16
    9a84:	9c010000 	stcls	0, cr0, [r1], {-0}
    9a88:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
    9a8c:	002ffd17 	eoreq	pc, pc, r7, lsl sp	; <UNPREDICTABLE>
    9a90:	03000100 	movweq	r0, #256	; 0x100
    9a94:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a98:	000034f6 	strdeq	r3, [r0], -r6
    9a9c:	000c6516 	andeq	r6, ip, r6, lsl r5
    9aa0:	03000100 	movweq	r0, #256	; 0x100
    9aa4:	000000e7 	andeq	r0, r0, r7, ror #1
    9aa8:	15005101 	strne	r5, [r0, #-257]	; 0xfffffeff
    9aac:	000014f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    9ab0:	c0032101 	andgt	r2, r3, r1, lsl #2
    9ab4:	18080065 	stmdane	r8, {r0, r2, r5, r6}
    9ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    9abc:	0005eb9c 	muleq	r5, ip, fp
    9ac0:	2d921700 	ldccs	7, cr1, [r2]
    9ac4:	21010000 	mrscs	r0, (UNDEF: 1)
    9ac8:	00003a03 	andeq	r3, r0, r3, lsl #20
    9acc:	00353000 	eorseq	r3, r5, r0
    9ad0:	0c651600 	stcleq	6, cr1, [r5], #-0
    9ad4:	21010000 	mrscs	r0, (UNDEF: 1)
    9ad8:	0000e703 	andeq	lr, r0, r3, lsl #14
    9adc:	00510100 	subseq	r0, r1, r0, lsl #2
    9ae0:	0010b515 	andseq	fp, r0, r5, lsl r5
    9ae4:	03430100 	movteq	r0, #12544	; 0x3100
    9ae8:	080065d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, sp, lr}
    9aec:	00000018 	andeq	r0, r0, r8, lsl r0
    9af0:	06209c01 	strteq	r9, [r0], -r1, lsl #24
    9af4:	41170000 	tstmi	r7, r0
    9af8:	0100002e 	tsteq	r0, lr, lsr #32
    9afc:	003a0343 	eorseq	r0, sl, r3, asr #6
    9b00:	356a0000 	strbcc	r0, [sl, #-0]!
    9b04:	65160000 	ldrvs	r0, [r6, #-0]
    9b08:	0100000c 	tsteq	r0, ip
    9b0c:	00e70343 	rsceq	r0, r7, r3, asr #6
    9b10:	51010000 	mrspl	r0, (UNDEF: 1)
    9b14:	1f2c1500 	svcne	0x002c1500
    9b18:	63010000 	movwvs	r0, #4096	; 0x1000
    9b1c:	0065f003 	rsbeq	pc, r5, r3
    9b20:	00001808 	andeq	r1, r0, r8, lsl #16
    9b24:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    9b28:	17000006 	strne	r0, [r0, -r6]
    9b2c:	00002d92 	muleq	r0, r2, sp
    9b30:	3a036301 	bcc	e273c <__ram_size__+0xd273c>
    9b34:	a4000000 	strge	r0, [r0], #-0
    9b38:	16000035 			; <UNDEFINED> instruction: 0x16000035
    9b3c:	00000c65 	andeq	r0, r0, r5, ror #24
    9b40:	e7036301 	str	r6, [r3, -r1, lsl #6]
    9b44:	01000000 	mrseq	r0, (UNDEF: 0)
    9b48:	fa150051 	blx	549c94 <__ram_size__+0x539c94>
    9b4c:	0100002c 	tsteq	r0, ip, lsr #32
    9b50:	66080384 	strvs	r0, [r8], -r4, lsl #7
    9b54:	00180800 	andseq	r0, r8, r0, lsl #16
    9b58:	9c010000 	stcls	0, cr0, [r1], {-0}
    9b5c:	0000068a 	andeq	r0, r0, sl, lsl #13
    9b60:	002e4117 	eoreq	r4, lr, r7, lsl r1
    9b64:	03840100 	orreq	r0, r4, #0, 2
    9b68:	0000003a 	andeq	r0, r0, sl, lsr r0
    9b6c:	000035de 	ldrdeq	r3, [r0], -lr
    9b70:	000c6516 	andeq	r6, ip, r6, lsl r5
    9b74:	03840100 	orreq	r0, r4, #0, 2
    9b78:	000000e7 	andeq	r0, r0, r7, ror #1
    9b7c:	15005101 	strne	r5, [r0, #-257]	; 0xfffffeff
    9b80:	0000226c 	andeq	r2, r0, ip, ror #4
    9b84:	20039c01 	andcs	r9, r3, r1, lsl #24
    9b88:	0c080066 	stceq	0, cr0, [r8], {102}	; 0x66
    9b8c:	01000000 	mrseq	r0, (UNDEF: 0)
    9b90:	0006af9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
    9b94:	0c651600 	stcleq	6, cr1, [r5], #-0
    9b98:	9c010000 	stcls	0, cr0, [r1], {-0}
    9b9c:	0000e703 	andeq	lr, r0, r3, lsl #14
    9ba0:	00500100 	subseq	r0, r0, r0, lsl #2
    9ba4:	002fc815 	eoreq	ip, pc, r5, lsl r8	; <UNPREDICTABLE>
    9ba8:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    9bac:	0800662c 	stmdaeq	r0, {r2, r3, r5, r9, sl, sp, lr}
    9bb0:	0000000c 	andeq	r0, r0, ip
    9bb4:	06d49c01 	ldrbeq	r9, [r4], r1, lsl #24
    9bb8:	65160000 	ldrvs	r0, [r6, #-0]
    9bbc:	0100000c 	tsteq	r0, ip
    9bc0:	00e703ac 	rsceq	r0, r7, ip, lsr #7
    9bc4:	50010000 	andpl	r0, r1, r0
    9bc8:	2df51500 	cfldr64cs	mvdx1, [r5]
    9bcc:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9bd0:	00663803 	rsbeq	r3, r6, r3, lsl #16
    9bd4:	00000c08 	andeq	r0, r0, r8, lsl #24
    9bd8:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    9bdc:	16000006 	strne	r0, [r0], -r6
    9be0:	00002fee 	andeq	r2, r0, lr, ror #31
    9be4:	5e03c101 	mvfpls	f4, f1
    9be8:	01000000 	mrseq	r0, (UNDEF: 0)
    9bec:	1b1c0050 	blne	709d34 <__ram_size__+0x6f9d34>
    9bf0:	01000013 	tsteq	r0, r3, lsl r0
    9bf4:	00b803dd 	ldrsbteq	r0, [r8], sp
    9bf8:	66440000 	strbvs	r0, [r4], -r0
    9bfc:	00280800 	eoreq	r0, r8, r0, lsl #16
    9c00:	9c010000 	stcls	0, cr0, [r1], {-0}
    9c04:	00000754 	andeq	r0, r0, r4, asr r7
    9c08:	002eb117 	eoreq	fp, lr, r7, lsl r1
    9c0c:	03dd0100 	bicseq	r0, sp, #0, 2
    9c10:	0000005e 	andeq	r0, r0, lr, asr r0
    9c14:	00003618 	andeq	r3, r0, r8, lsl r6
    9c18:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    9c1c:	03df0100 	bicseq	r0, pc, #0, 2
    9c20:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c24:	00003639 	andeq	r3, r0, r9, lsr r6
    9c28:	002e6118 	eoreq	r6, lr, r8, lsl r1
    9c2c:	03e00100 	mvneq	r0, #0, 2
    9c30:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c34:	00003682 	andeq	r3, r0, r2, lsl #13
    9c38:	001f5318 	andseq	r5, pc, r8, lsl r3	; <UNPREDICTABLE>
    9c3c:	03e10100 	mvneq	r0, #0, 2
    9c40:	000000b8 	strheq	r0, [r0], -r8
    9c44:	000036b8 			; <UNDEFINED> instruction: 0x000036b8
    9c48:	15591d00 	ldrbne	r1, [r9, #-3328]	; 0xfffff300
    9c4c:	c6010000 	strgt	r0, [r1], -r0
    9c50:	0000010b 	andeq	r0, r0, fp, lsl #2
    9c54:	0800666c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, sp, lr}
    9c58:	0000002e 	andeq	r0, r0, lr, lsr #32
    9c5c:	07be9c01 	ldreq	r9, [lr, r1, lsl #24]!
    9c60:	731e0000 	tstvc	lr, #0
    9c64:	0100002e 	tsteq	r0, lr, lsr #32
    9c68:	00007fc8 	andeq	r7, r0, r8, asr #31
    9c6c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    9c70:	001e1414 	andseq	r1, lr, r4, lsl r4
    9c74:	0bc90100 	bleq	ff24a07c <__ram_end__+0xdf23a07c>
    9c78:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
    9c7c:	14000036 	strne	r0, [r0], #-54	; 0xffffffca
    9c80:	00002ef5 	strdeq	r2, [r0], -r5
    9c84:	00b8ca01 	adcseq	ip, r8, r1, lsl #20
    9c88:	371c0000 	ldrcc	r0, [ip, -r0]
    9c8c:	781f0000 	ldmdavc	pc, {}	; <UNPREDICTABLE>
    9c90:	f9080066 			; <UNDEFINED> instruction: 0xf9080066
    9c94:	ad000006 	stcge	0, cr0, [r0, #-24]	; 0xffffffe8
    9c98:	20000007 	andcs	r0, r0, r7
    9c9c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    9ca0:	8e210031 	mcrhi	0, 1, r0, cr1, cr1, {1}
    9ca4:	f9080066 			; <UNDEFINED> instruction: 0xf9080066
    9ca8:	20000006 	andcs	r0, r0, r6
    9cac:	08025001 	stmdaeq	r2, {r0, ip, lr}
    9cb0:	22000031 	andcs	r0, r0, #49	; 0x31
    9cb4:	00001729 	andeq	r1, r0, r9, lsr #14
    9cb8:	9a041001 	bls	10dcc4 <__ram_size__+0xfdcc4>
    9cbc:	12080066 	andne	r0, r8, #102	; 0x66
    9cc0:	01000000 	mrseq	r0, (UNDEF: 0)
    9cc4:	2d7d1c9c 	ldclcs	12, cr1, [sp, #-624]!	; 0xfffffd90
    9cc8:	24010000 	strcs	r0, [r1], #-0
    9ccc:	0000c304 	andeq	ip, r0, r4, lsl #6
    9cd0:	0066ac00 	rsbeq	sl, r6, r0, lsl #24
    9cd4:	00001408 	andeq	r1, r0, r8, lsl #8
    9cd8:	0b9c0100 	bleq	fe70a0e0 <__ram_end__+0xde6fa0e0>
    9cdc:	17000008 	strne	r0, [r0, -r8]
    9ce0:	00002ff6 	strdeq	r2, [r0], -r6
    9ce4:	5e042401 	cdppl	4, 0, cr2, cr4, cr1, {0}
    9ce8:	2f000000 	svccs	0x00000000
    9cec:	18000037 	stmdane	r0, {r0, r1, r2, r4, r5}
    9cf0:	00001f53 	andeq	r1, r0, r3, asr pc
    9cf4:	c3042601 	movwgt	r2, #17921	; 0x4601
    9cf8:	50000000 	andpl	r0, r0, r0
    9cfc:	00000037 	andeq	r0, r0, r7, lsr r0
    9d00:	002d5f15 	eoreq	r5, sp, r5, lsl pc
    9d04:	04470100 	strbeq	r0, [r7], #-256	; 0xffffff00
    9d08:	080066c0 	stmdaeq	r0, {r6, r7, r9, sl, sp, lr}
    9d0c:	0000000c 	andeq	r0, r0, ip
    9d10:	08309c01 	ldmdaeq	r0!, {r0, sl, fp, ip, pc}
    9d14:	f6160000 			; <UNDEFINED> instruction: 0xf6160000
    9d18:	0100002f 	tsteq	r0, pc, lsr #32
    9d1c:	005e0447 	subseq	r0, lr, r7, asr #8
    9d20:	50010000 	andpl	r0, r1, r0
    9d24:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    9d28:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    9d2c:	16240000 	strtne	r0, [r4], -r0
    9d30:	0f000001 	svceq	0x00000001
    9d34:	2f751e00 	svccs	0x00751e00
    9d38:	6f010000 	svcvs	0x00010000
    9d3c:	00000851 	andeq	r0, r0, r1, asr r8
    9d40:	7b440305 	blvc	110a95c <__ram_size__+0x10fa95c>
    9d44:	30040800 	andcc	r0, r4, r0, lsl #16
    9d48:	23000008 	movwcs	r0, #8
    9d4c:	0000006f 	andeq	r0, r0, pc, rrx
    9d50:	00000866 	andeq	r0, r0, r6, ror #16
    9d54:	00011624 	andeq	r1, r1, r4, lsr #12
    9d58:	1e000300 	cdpne	3, 0, cr0, cr0, cr0, {0}
    9d5c:	0000300b 	andeq	r3, r0, fp
    9d60:	08777001 	ldmdaeq	r7!, {r0, ip, sp, lr}^
    9d64:	03050000 	movweq	r0, #20480	; 0x5000
    9d68:	08007b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, ip, sp, lr}
    9d6c:	00085604 	andeq	r5, r8, r4, lsl #12
    9d70:	093b0000 	ldmdbeq	fp!, {}	; <UNPREDICTABLE>
    9d74:	00040000 	andeq	r0, r4, r0
    9d78:	00002405 	andeq	r2, r0, r5, lsl #8
    9d7c:	03590104 	cmpeq	r9, #4, 2
    9d80:	e50c0000 	str	r0, [ip, #-0]
    9d84:	cf000031 	svcgt	0x00000031
    9d88:	cc000001 	stcgt	0, cr0, [r0], {1}
    9d8c:	ba080066 	blt	209f2c <__ram_size__+0x1f9f2c>
    9d90:	44000002 	strmi	r0, [r0], #-2
    9d94:	02000020 	andeq	r0, r0, #32
    9d98:	023c0504 	eorseq	r0, ip, #4, 10	; 0x1000000
    9d9c:	02020000 	andeq	r0, r2, #0
    9da0:	00008e05 	andeq	r8, r0, r5, lsl #28
    9da4:	06010200 	streq	r0, [r1], -r0, lsl #4
    9da8:	00000154 	andeq	r0, r0, r4, asr r1
    9dac:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9db0:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
    9db4:	02000000 	andeq	r0, r0, #0
    9db8:	01f20704 	mvnseq	r0, r4, lsl #14
    9dbc:	75030000 	strvc	r0, [r3, #-0]
    9dc0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    9dc4:	00005728 	andeq	r5, r0, r8, lsr #14
    9dc8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9dcc:	00000229 	andeq	r0, r0, r9, lsr #4
    9dd0:	00387503 	eorseq	r7, r8, r3, lsl #10
    9dd4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    9dd8:	01020000 	mrseq	r0, (UNDEF: 2)
    9ddc:	00015208 	andeq	r5, r1, r8, lsl #4
    9de0:	019e0400 	orrseq	r0, lr, r0, lsl #8
    9de4:	30020000 	andcc	r0, r2, r0
    9de8:	0000007a 	andeq	r0, r0, sl, ror r0
    9dec:	00005705 	andeq	r5, r0, r5, lsl #14
    9df0:	68010600 	stmdavs	r1, {r9, sl}
    9df4:	02000000 	andeq	r0, r0, #0
    9df8:	00009839 	andeq	r9, r0, r9, lsr r8
    9dfc:	08040700 	stmdaeq	r4, {r8, r9, sl}
    9e00:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9e04:	00544553 	subseq	r4, r4, r3, asr r5
    9e08:	22040001 	andcs	r0, r4, #1
    9e0c:	02000013 	andeq	r0, r0, #19
    9e10:	00007f39 	andeq	r7, r0, r9, lsr pc
    9e14:	2d840400 	cfstrscs	mvf0, [r4]
    9e18:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    9e1c:	0000007f 	andeq	r0, r0, pc, ror r0
    9e20:	00680106 	rsbeq	r0, r8, r6, lsl #2
    9e24:	3b020000 	blcc	89e2c <__ram_size__+0x79e2c>
    9e28:	000000c7 	andeq	r0, r0, r7, asr #1
    9e2c:	00097707 	andeq	r7, r9, r7, lsl #14
    9e30:	7f070000 	svcvc	0x00070000
    9e34:	0100001b 	tsteq	r0, fp, lsl r0
    9e38:	0d3c0400 	cfldrseq	mvf0, [ip, #-0]
    9e3c:	3b020000 	blcc	89e44 <__ram_size__+0x79e44>
    9e40:	000000ae 	andeq	r0, r0, lr, lsr #1
    9e44:	11070402 	tstne	r7, r2, lsl #8
    9e48:	09000003 	stmdbeq	r0, {r0, r1}
    9e4c:	01eb0324 	mvneq	r0, r4, lsr #6
    9e50:	000001cb 	andeq	r0, r0, fp, asr #3
    9e54:	3152430a 	cmpcc	r2, sl, lsl #6
    9e58:	01ed0300 	mvneq	r0, r0, lsl #6
    9e5c:	0000006f 	andeq	r0, r0, pc, rrx
    9e60:	026b0b00 	rsbeq	r0, fp, #0, 22
    9e64:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    9e68:	00004c01 	andeq	r4, r0, r1, lsl #24
    9e6c:	430a0200 	movwmi	r0, #41472	; 0xa200
    9e70:	03003252 	movweq	r3, #594	; 0x252
    9e74:	006f01ef 	rsbeq	r0, pc, pc, ror #3
    9e78:	0b040000 	bleq	109e80 <__ram_size__+0xf9e80>
    9e7c:	00000275 	andeq	r0, r0, r5, ror r2
    9e80:	4c01f003 	stcmi	0, cr15, [r1], {3}
    9e84:	06000000 	streq	r0, [r0], -r0
    9e88:	0052530a 	subseq	r5, r2, sl, lsl #6
    9e8c:	6f01f103 	svcvs	0x0001f103
    9e90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9e94:	0000a10b 	andeq	sl, r0, fp, lsl #2
    9e98:	01f20300 	mvnseq	r0, r0, lsl #6
    9e9c:	0000004c 	andeq	r0, r0, ip, asr #32
    9ea0:	52440a0a 	subpl	r0, r4, #40960	; 0xa000
    9ea4:	01f30300 	mvnseq	r0, r0, lsl #6
    9ea8:	0000006f 	andeq	r0, r0, pc, rrx
    9eac:	027f0b0c 	rsbseq	r0, pc, #12, 22	; 0x3000
    9eb0:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    9eb4:	00004c01 	andeq	r4, r0, r1, lsl #24
    9eb8:	280b0e00 	stmdacs	fp, {r9, sl, fp}
    9ebc:	03000014 	movweq	r0, #20
    9ec0:	006f01f5 	strdeq	r0, [pc], #-21	; <UNPREDICTABLE>
    9ec4:	0b100000 	bleq	409ecc <__ram_size__+0x3f9ecc>
    9ec8:	00000289 	andeq	r0, r0, r9, lsl #5
    9ecc:	4c01f603 	stcmi	6, cr15, [r1], {3}
    9ed0:	12000000 	andne	r0, r0, #0
    9ed4:	000d8b0b 	andeq	r8, sp, fp, lsl #22
    9ed8:	01f70300 	mvnseq	r0, r0, lsl #6
    9edc:	0000006f 	andeq	r0, r0, pc, rrx
    9ee0:	02930b14 	addseq	r0, r3, #20, 22	; 0x5000
    9ee4:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    9ee8:	00004c01 	andeq	r4, r0, r1, lsl #24
    9eec:	f70b1600 			; <UNDEFINED> instruction: 0xf70b1600
    9ef0:	0300000f 	movweq	r0, #15
    9ef4:	006f01f9 	strdeq	r0, [pc], #-25	; <UNPREDICTABLE>
    9ef8:	0b180000 	bleq	609f00 <__ram_size__+0x5f9f00>
    9efc:	0000029d 	muleq	r0, sp, r2
    9f00:	4c01fa03 	stcmi	10, cr15, [r1], {3}
    9f04:	1a000000 	bne	9f0c <_Minimum_Stack_Size+0x9e0c>
    9f08:	0014b50b 	andseq	fp, r4, fp, lsl #10
    9f0c:	01fb0300 	mvnseq	r0, r0, lsl #6
    9f10:	0000006f 	andeq	r0, r0, pc, rrx
    9f14:	02c70b1c 	sbceq	r0, r7, #28, 22	; 0x7000
    9f18:	fc030000 	stc2	0, cr0, [r3], {-0}
    9f1c:	00004c01 	andeq	r4, r0, r1, lsl #24
    9f20:	d10b1e00 	tstle	fp, r0, lsl #28
    9f24:	03000012 	movweq	r0, #18
    9f28:	006f01fd 	strdeq	r0, [pc], #-29	; <UNPREDICTABLE>
    9f2c:	0b200000 	bleq	809f34 <__ram_size__+0x7f9f34>
    9f30:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    9f34:	4c01fe03 	stcmi	14, cr15, [r1], {3}
    9f38:	22000000 	andcs	r0, r0, #0
    9f3c:	14bd0c00 	ldrtne	r0, [sp], #3072	; 0xc00
    9f40:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    9f44:	0000d901 	andeq	sp, r0, r1, lsl #18
    9f48:	04120d00 	ldreq	r0, [r2], #-3328	; 0xfffff300
    9f4c:	00024c1a 	andeq	r4, r2, sl, lsl ip
    9f50:	0ee30e00 	cdpeq	14, 14, cr0, cr3, cr0, {0}
    9f54:	1c040000 	stcne	0, cr0, [r4], {-0}
    9f58:	0000004c 	andeq	r0, r0, ip, asr #32
    9f5c:	10f10e00 	rscsne	r0, r1, r0, lsl #28
    9f60:	1d040000 	stcne	0, cr0, [r4, #-0]
    9f64:	0000004c 	andeq	r0, r0, ip, asr #32
    9f68:	15b10e02 	ldrne	r0, [r1, #3586]!	; 0xe02
    9f6c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    9f70:	0000004c 	andeq	r0, r0, ip, asr #32
    9f74:	15f70e04 	ldrbne	r0, [r7, #3588]!	; 0xe04
    9f78:	1f040000 	svcne	0x00040000
    9f7c:	0000004c 	andeq	r0, r0, ip, asr #32
    9f80:	119a0e06 	orrsne	r0, sl, r6, lsl #28
    9f84:	20040000 	andcs	r0, r4, r0
    9f88:	0000004c 	andeq	r0, r0, ip, asr #32
    9f8c:	0d220e08 	stceq	14, cr0, [r2, #-32]!	; 0xffffffe0
    9f90:	21040000 	mrscs	r0, (UNDEF: 4)
    9f94:	0000004c 	andeq	r0, r0, ip, asr #32
    9f98:	12350e0a 	eorsne	r0, r5, #10, 28	; 0xa0
    9f9c:	22040000 	andcs	r0, r4, #0
    9fa0:	0000004c 	andeq	r0, r0, ip, asr #32
    9fa4:	0df10e0c 	ldcleq	14, cr0, [r1, #48]!	; 0x30
    9fa8:	23040000 	movwcs	r0, #16384	; 0x4000
    9fac:	0000004c 	andeq	r0, r0, ip, asr #32
    9fb0:	0d920e0e 	ldceq	14, cr0, [r2, #56]	; 0x38
    9fb4:	24040000 	strcs	r0, [r4], #-0
    9fb8:	0000004c 	andeq	r0, r0, ip, asr #32
    9fbc:	c6040010 			; <UNDEFINED> instruction: 0xc6040010
    9fc0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    9fc4:	0001d725 	andeq	sp, r1, r5, lsr #14
    9fc8:	040c0d00 	streq	r0, [ip], #-3328	; 0xfffff300
    9fcc:	0002a828 	andeq	sl, r2, r8, lsr #16
    9fd0:	31dc0e00 	bicscc	r0, ip, r0, lsl #28
    9fd4:	2a040000 	bcs	109fdc <__ram_size__+0xf9fdc>
    9fd8:	0000004c 	andeq	r0, r0, ip, asr #32
    9fdc:	304a0e00 	subcc	r0, sl, r0, lsl #28
    9fe0:	2b040000 	blcs	109fe8 <__ram_size__+0xf9fe8>
    9fe4:	0000004c 	andeq	r0, r0, ip, asr #32
    9fe8:	31350e02 	teqcc	r5, r2, lsl #28
    9fec:	2c040000 	stccs	0, cr0, [r4], {-0}
    9ff0:	0000004c 	andeq	r0, r0, ip, asr #32
    9ff4:	30d90e04 	sbcscc	r0, r9, r4, lsl #28
    9ff8:	2d040000 	stccs	0, cr0, [r4, #-0]
    9ffc:	0000004c 	andeq	r0, r0, ip, asr #32
    a000:	30cb0e06 	sbccc	r0, fp, r6, lsl #28
    a004:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    a008:	0000004c 	andeq	r0, r0, ip, asr #32
    a00c:	30570e08 	subscc	r0, r7, r8, lsl #28
    a010:	2f040000 	svccs	0x00040000
    a014:	0000004c 	andeq	r0, r0, ip, asr #32
    a018:	8b04000a 	blhi	10a048 <__ram_size__+0xfa048>
    a01c:	04000030 	streq	r0, [r0], #-48	; 0xffffffd0
    a020:	00025730 	andeq	r5, r2, r0, lsr r7
    a024:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xfffff300
    a028:	0002f819 	andeq	pc, r2, r9, lsl r8	; <UNPREDICTABLE>
    a02c:	2eff0e00 	cdpcs	14, 15, cr0, cr15, cr0, {0}
    a030:	1b050000 	blne	14a038 <__ram_size__+0x13a038>
    a034:	0000003a 	andeq	r0, r0, sl, lsr r0
    a038:	2dde0e00 	ldclcs	14, cr0, [lr]
    a03c:	1c050000 	stcne	0, cr0, [r5], {-0}
    a040:	0000003a 	andeq	r0, r0, sl, lsr r0
    a044:	2f570e04 	svccs	0x00570e04
    a048:	1d050000 	stcne	0, cr0, [r5, #-0]
    a04c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a050:	2f1b0e08 	svccs	0x001b0e08
    a054:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    a058:	0000003a 	andeq	r0, r0, sl, lsr r0
    a05c:	2ea00e0c 	cdpcs	14, 10, cr0, cr0, cr12, {0}
    a060:	1f050000 	svcne	0x00050000
    a064:	0000003a 	andeq	r0, r0, sl, lsr r0
    a068:	ab040010 	blge	10a0b0 <__ram_size__+0xfa0b0>
    a06c:	0500002d 	streq	r0, [r0, #-45]	; 0xffffffd3
    a070:	0002b320 	andeq	fp, r2, r0, lsr #6
    a074:	31440f00 	cmpcc	r4, r0, lsl #30
    a078:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    a07c:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
    a080:	00000060 	andeq	r0, r0, r0, rrx
    a084:	03999c01 	orrseq	r9, r9, #256	; 0x100
    a088:	07100000 	ldreq	r0, [r0, -r0]
    a08c:	01000032 	tsteq	r0, r2, lsr r0
    a090:	0003993e 	andeq	r9, r3, lr, lsr r9
    a094:	00378f00 	eorseq	r8, r7, r0, lsl #30
    a098:	66ee1100 	strbtvs	r1, [lr], r0, lsl #2
    a09c:	091a0800 	ldmdbeq	sl, {fp}
    a0a0:	03410000 	movteq	r0, #4096	; 0x1000
    a0a4:	01120000 	tsteq	r2, r0
    a0a8:	000a0350 	andeq	r0, sl, r0, asr r3
    a0ac:	51011240 	tstpl	r1, r0, asr #4
    a0b0:	11003101 	tstne	r0, r1, lsl #2
    a0b4:	08006700 	stmdaeq	r0, {r8, r9, sl, sp, lr}
    a0b8:	00000926 	andeq	r0, r0, r6, lsr #18
    a0bc:	0000035b 	andeq	r0, r0, fp, asr r3
    a0c0:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    a0c4:	1210000a 	andsne	r0, r0, #10
    a0c8:	31015101 	tstcc	r1, r1, lsl #2
    a0cc:	670e1300 	strvs	r1, [lr, -r0, lsl #6]
    a0d0:	09260800 	stmdbeq	r6!, {fp}
    a0d4:	03750000 	cmneq	r5, #0
    a0d8:	01120000 	tsteq	r2, r0
    a0dc:	000a0350 	andeq	r0, sl, r0, asr r3
    a0e0:	51011210 	tstpl	r1, r0, lsl r2
    a0e4:	11003001 	tstne	r0, r1
    a0e8:	08006718 	stmdaeq	r0, {r3, r4, r8, r9, sl, sp, lr}
    a0ec:	0000091a 	andeq	r0, r0, sl, lsl r9
    a0f0:	0000038f 	andeq	r0, r0, pc, lsl #7
    a0f4:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    a0f8:	1280000a 	addne	r0, r0, #10
    a0fc:	31015101 	tstcc	r1, r1, lsl #2
    a100:	67261400 	strvs	r1, [r6, -r0, lsl #8]!
    a104:	091a0800 	ldmdbeq	sl, {fp}
    a108:	15000000 	strne	r0, [r0, #-0]
    a10c:	0001cb04 	andeq	ip, r1, r4, lsl #22
    a110:	0d590f00 	ldcleq	15, cr0, [r9, #-0]
    a114:	6a010000 	bvs	4a11c <__ram_size__+0x3a11c>
    a118:	0800672c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp, lr}
    a11c:	0000003e 	andeq	r0, r0, lr, lsr r0
    a120:	03de9c01 	bicseq	r9, lr, #256	; 0x100
    a124:	07160000 	ldreq	r0, [r6, -r0]
    a128:	01000032 	tsteq	r0, r2, lsr r0
    a12c:	0003996a 	andeq	r9, r3, sl, ror #18
    a130:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    a134:	0000324b 	andeq	r3, r0, fp, asr #4
    a138:	03de6a01 	bicseq	r6, lr, #4096	; 0x1000
    a13c:	51010000 	mrspl	r0, (UNDEF: 1)
    a140:	001e4817 	andseq	r4, lr, r7, lsl r8
    a144:	4c6c0100 	stfmie	f0, [ip], #-0
    a148:	ed000000 	stc	0, cr0, [r0, #-0]
    a14c:	00000037 	andeq	r0, r0, r7, lsr r0
    a150:	024c0415 	subeq	r0, ip, #352321536	; 0x15000000
    a154:	9b0f0000 	blls	3ca15c <__ram_size__+0x3ba15c>
    a158:	01000030 	tsteq	r0, r0, lsr r0
    a15c:	00676aa4 	rsbeq	r6, r7, r4, lsr #21
    a160:	0000a008 	andeq	sl, r0, r8
    a164:	819c0100 	orrshi	r0, ip, r0, lsl #2
    a168:	10000004 	andne	r0, r0, r4
    a16c:	00003207 	andeq	r3, r0, r7, lsl #4
    a170:	0399a401 	orrseq	sl, r9, #16777216	; 0x1000000
    a174:	387d0000 	ldmdacc	sp!, {}^	; <UNPREDICTABLE>
    a178:	7c100000 	ldcvc	0, cr0, [r0], {-0}
    a17c:	01000030 	tsteq	r0, r0, lsr r0
    a180:	000481a4 	andeq	r8, r4, r4, lsr #3
    a184:	0038b100 	eorseq	fp, r8, r0, lsl #2
    a188:	1e481700 	cdpne	7, 4, cr1, cr8, cr0, {0}
    a18c:	a6010000 	strge	r0, [r1], -r0
    a190:	0000004c 	andeq	r0, r0, ip, asr #32
    a194:	000038e5 	andeq	r3, r0, r5, ror #17
    a198:	0030b317 	eorseq	fp, r0, r7, lsl r3
    a19c:	4ca60100 	stfmis	f0, [r6]
    a1a0:	0f000000 	svceq	0x00000000
    a1a4:	17000039 	smladxne	r0, r9, r0, r0
    a1a8:	0000321c 	andeq	r3, r0, ip, lsl r2
    a1ac:	004ca601 	subeq	sl, ip, r1, lsl #12
    a1b0:	39450000 	stmdbcc	r5, {}^	; <UNPREDICTABLE>
    a1b4:	60170000 	andsvs	r0, r7, r0
    a1b8:	01000030 	tsteq	r0, r0, lsr r0
    a1bc:	00004ca6 	andeq	r4, r0, r6, lsr #25
    a1c0:	00399500 	eorseq	r9, r9, r0, lsl #10
    a1c4:	6d741800 	ldclvs	8, cr1, [r4, #-0]
    a1c8:	a7010070 	smlsdxge	r1, r0, r0, r0
    a1cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1d0:	000039c0 	andeq	r3, r0, r0, asr #19
    a1d4:	002f1019 	eoreq	r1, pc, r9, lsl r0	; <UNPREDICTABLE>
    a1d8:	f8a80100 			; <UNDEFINED> instruction: 0xf8a80100
    a1dc:	02000002 	andeq	r0, r0, #2
    a1e0:	a01a5491 	mulsge	sl, r1, r4
    a1e4:	32080067 	andcc	r0, r8, #103	; 0x67
    a1e8:	12000009 	andne	r0, r0, #9
    a1ec:	91025001 	tstls	r2, r1
    a1f0:	15000054 	strne	r0, [r0, #-84]	; 0xffffffac
    a1f4:	0002a804 	andeq	sl, r2, r4, lsl #16
    a1f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a1fc:	000001f7 	strdeq	r0, [r0], -r7
    a200:	0031b31b 	eorseq	fp, r1, fp, lsl r3
    a204:	01080100 	mrseq	r0, (UNDEF: 24)
    a208:	0800680a 	stmdaeq	r0, {r1, r3, fp, sp, lr}
    a20c:	00000018 	andeq	r0, r0, r8, lsl r0
    a210:	04b39c01 	ldrteq	r9, [r3], #3073	; 0xc01
    a214:	4b1c0000 	blmi	70a21c <__ram_size__+0x6fa21c>
    a218:	01000032 	tsteq	r0, r2, lsr r0
    a21c:	03de0108 	bicseq	r0, lr, #8, 2
    a220:	50010000 	andpl	r0, r1, r0
    a224:	30a41b00 	adccc	r1, r4, r0, lsl #22
    a228:	2f010000 	svccs	0x00010000
    a22c:	00682201 	rsbeq	r2, r8, r1, lsl #4
    a230:	00001208 	andeq	r1, r0, r8, lsl #4
    a234:	d89c0100 	ldmle	ip, {r8}
    a238:	1c000004 	stcne	0, cr0, [r0], {4}
    a23c:	0000307c 	andeq	r3, r0, ip, ror r0
    a240:	81012f01 	tsthi	r1, r1, lsl #30
    a244:	01000004 	tsteq	r0, r4
    a248:	ad1b0050 	ldcge	0, cr0, [fp, #-320]	; 0xfffffec0
    a24c:	01000010 	tsteq	r0, r0, lsl r0
    a250:	6834014e 	ldmdavs	r4!, {r1, r2, r3, r6, r8}
    a254:	00180800 	andseq	r0, r8, r0, lsl #16
    a258:	9c010000 	stcls	0, cr0, [r1], {-0}
    a25c:	0000050b 	andeq	r0, r0, fp, lsl #10
    a260:	0032071c 	eorseq	r0, r2, ip, lsl r7
    a264:	014e0100 	mrseq	r0, (UNDEF: 94)
    a268:	00000399 	muleq	r0, r9, r3
    a26c:	651c5001 	ldrvs	r5, [ip, #-1]
    a270:	0100000c 	tsteq	r0, ip
    a274:	00c7014e 	sbceq	r0, r7, lr, asr #2
    a278:	51010000 	mrspl	r0, (UNDEF: 1)
    a27c:	31ab1b00 			; <UNDEFINED> instruction: 0x31ab1b00
    a280:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    a284:	00684c01 	rsbeq	r4, r8, r1, lsl #24
    a288:	00001808 	andeq	r1, r0, r8, lsl #16
    a28c:	3e9c0100 	fmlcce	f0, f4, f0
    a290:	1c000005 	stcne	0, cr0, [r0], {5}
    a294:	00003207 	andeq	r3, r0, r7, lsl #4
    a298:	99016901 	stmdbls	r1, {r0, r8, fp, sp, lr}
    a29c:	01000003 	tsteq	r0, r3
    a2a0:	0c651c50 	stcleq	12, cr1, [r5], #-320	; 0xfffffec0
    a2a4:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    a2a8:	0000c701 	andeq	ip, r0, r1, lsl #14
    a2ac:	00510100 	subseq	r0, r1, r0, lsl #2
    a2b0:	0030ba1b 	eorseq	fp, r0, fp, lsl sl
    a2b4:	018c0100 	orreq	r0, ip, r0, lsl #2
    a2b8:	08006864 	stmdaeq	r0, {r2, r5, r6, fp, sp, lr}
    a2bc:	0000001c 	andeq	r0, r0, ip, lsl r0
    a2c0:	05a19c01 	streq	r9, [r1, #3073]!	; 0xc01
    a2c4:	071c0000 	ldreq	r0, [ip, -r0]
    a2c8:	01000032 	tsteq	r0, r2, lsr r0
    a2cc:	0399018c 	orrseq	r0, r9, #140, 2	; 0x23
    a2d0:	50010000 	andpl	r0, r1, r0
    a2d4:	00310c1d 	eorseq	r0, r1, sp, lsl ip
    a2d8:	018c0100 	orreq	r0, ip, r0, lsl #2
    a2dc:	0000005e 	andeq	r0, r0, lr, asr r0
    a2e0:	000039eb 	andeq	r3, r0, fp, ror #19
    a2e4:	000c651c 	andeq	r6, ip, ip, lsl r5
    a2e8:	018c0100 	orreq	r0, ip, r0, lsl #2
    a2ec:	000000c7 	andeq	r0, r0, r7, asr #1
    a2f0:	731e5201 	tstvc	lr, #268435456	; 0x10000000
    a2f4:	0100003d 	tsteq	r0, sp, lsr r0
    a2f8:	004c018e 	subeq	r0, ip, lr, lsl #3
    a2fc:	3a0c0000 	bcc	30a304 <__ram_size__+0x2fa304>
    a300:	321e0000 	andscc	r0, lr, #0
    a304:	01000020 	tsteq	r0, r0, lsr #32
    a308:	004c018e 	subeq	r0, ip, lr, lsl #3
    a30c:	3a390000 	bcc	e4a314 <__ram_size__+0xe3a314>
    a310:	1b000000 	blne	a318 <_Minimum_Stack_Size+0xa218>
    a314:	00003019 	andeq	r3, r0, r9, lsl r0
    a318:	8001b701 	andhi	fp, r1, r1, lsl #14
    a31c:	12080068 	andne	r0, r8, #104	; 0x68
    a320:	01000000 	mrseq	r0, (UNDEF: 0)
    a324:	0005e49c 	muleq	r5, ip, r4
    a328:	32071c00 	andcc	r1, r7, #0, 24
    a32c:	b7010000 	strlt	r0, [r1, -r0]
    a330:	00039901 	andeq	r9, r3, r1, lsl #18
    a334:	1d500100 	ldfnee	f0, [r0, #-0]
    a338:	0000306d 	andeq	r3, r0, sp, rrx
    a33c:	4c01b701 	stcmi	7, cr11, [r1], {1}
    a340:	63000000 	movwvs	r0, #0
    a344:	1c00003a 	stcne	0, cr0, [r0], {58}	; 0x3a
    a348:	00000c65 	andeq	r0, r0, r5, ror #24
    a34c:	c701b701 	strgt	fp, [r1, -r1, lsl #14]
    a350:	01000000 	mrseq	r0, (UNDEF: 0)
    a354:	4d1b0052 	ldcmi	0, cr0, [fp, #-328]	; 0xfffffeb8
    a358:	0100001b 	tsteq	r0, fp, lsl r0
    a35c:	689201d4 	ldmvs	r2, {r2, r4, r6, r7, r8}
    a360:	00040800 	andeq	r0, r4, r0, lsl #16
    a364:	9c010000 	stcls	0, cr0, [r1], {-0}
    a368:	00000617 	andeq	r0, r0, r7, lsl r6
    a36c:	0032071c 	eorseq	r0, r2, ip, lsl r7
    a370:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a374:	00000399 	muleq	r0, r9, r3
    a378:	4e1c5001 	cdpmi	0, 1, cr5, cr12, cr1, {0}
    a37c:	01000006 	tsteq	r0, r6
    a380:	004c01d4 	ldrdeq	r0, [ip], #-20	; 0xffffffec
    a384:	51010000 	mrspl	r0, (UNDEF: 1)
    a388:	1c741f00 	ldclne	15, cr1, [r4], #-0
    a38c:	e6010000 	str	r0, [r1], -r0
    a390:	00004c01 	andeq	r4, r0, r1, lsl #24
    a394:	00689600 	rsbeq	r9, r8, r0, lsl #12
    a398:	00000608 	andeq	r0, r0, r8, lsl #12
    a39c:	429c0100 	addsmi	r0, ip, #0, 2
    a3a0:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    a3a4:	00003207 	andeq	r3, r0, r7, lsl #4
    a3a8:	9901e601 	stmdbls	r1, {r0, r9, sl, sp, lr, pc}
    a3ac:	9d000003 	stcls	0, cr0, [r0, #-12]
    a3b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a3b4:	0031531b 	eorseq	r5, r1, fp, lsl r3
    a3b8:	01fb0100 	mvnseq	r0, r0, lsl #2
    a3bc:	0800689c 	stmdaeq	r0, {r2, r3, r4, r7, fp, sp, lr}
    a3c0:	0000001e 	andeq	r0, r0, lr, lsl r0
    a3c4:	06759c01 	ldrbteq	r9, [r5], -r1, lsl #24
    a3c8:	071c0000 	ldreq	r0, [ip, -r0]
    a3cc:	01000032 	tsteq	r0, r2, lsr r0
    a3d0:	039901fb 	orrseq	r0, r9, #-1073741762	; 0xc000003e
    a3d4:	50010000 	andpl	r0, r1, r0
    a3d8:	0031851c 	eorseq	r8, r1, ip, lsl r5
    a3dc:	01fb0100 	mvnseq	r0, r0, lsl #2
    a3e0:	0000004c 	andeq	r0, r0, ip, asr #32
    a3e4:	1b005101 	blne	1e7f0 <__ram_size__+0xe7f0>
    a3e8:	0000320c 	andeq	r3, r0, ip, lsl #4
    a3ec:	ba021601 	blt	8fbf8 <__ram_size__+0x7fbf8>
    a3f0:	18080068 	stmdane	r8, {r3, r5, r6}
    a3f4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3f8:	0006a89c 	muleq	r6, ip, r8
    a3fc:	32071c00 	andcc	r1, r7, #0, 24
    a400:	16010000 	strne	r0, [r1], -r0
    a404:	00039902 	andeq	r9, r3, r2, lsl #18
    a408:	1c500100 	ldfnee	f0, [r0], {-0}
    a40c:	00000c65 	andeq	r0, r0, r5, ror #24
    a410:	c7021601 	strgt	r1, [r2, -r1, lsl #12]
    a414:	01000000 	mrseq	r0, (UNDEF: 0)
    a418:	221b0051 	andscs	r0, fp, #81	; 0x51
    a41c:	01000031 	tsteq	r0, r1, lsr r0
    a420:	68d20233 	ldmvs	r2, {r0, r1, r4, r5, r9}^
    a424:	00160800 	andseq	r0, r6, r0, lsl #16
    a428:	9c010000 	stcls	0, cr0, [r1], {-0}
    a42c:	000006dd 	ldrdeq	r0, [r0], -sp
    a430:	0032071c 	eorseq	r0, r2, ip, lsl r7
    a434:	02330100 	eorseq	r0, r3, #0, 2
    a438:	00000399 	muleq	r0, r9, r3
    a43c:	b11d5001 	tstlt	sp, r1
    a440:	01000015 	tsteq	r0, r5, lsl r0
    a444:	004c0233 	subeq	r0, ip, r3, lsr r2
    a448:	3abe0000 	bcc	fef8a450 <__ram_end__+0xdef7a450>
    a44c:	1b000000 	blne	a454 <_Minimum_Stack_Size+0xa354>
    a450:	00003223 	andeq	r3, r0, r3, lsr #4
    a454:	e8024601 	stmda	r2, {r0, r9, sl, lr}
    a458:	0c080068 	stceq	0, cr0, [r8], {104}	; 0x68
    a45c:	01000000 	mrseq	r0, (UNDEF: 0)
    a460:	0007029c 	muleq	r7, ip, r2
    a464:	32071c00 	andcc	r1, r7, #0, 24
    a468:	46010000 	strmi	r0, [r1], -r0
    a46c:	00039902 	andeq	r9, r3, r2, lsl #18
    a470:	00500100 	subseq	r0, r0, r0, lsl #2
    a474:	0032331b 	eorseq	r3, r2, fp, lsl r3
    a478:	02590100 	subseq	r0, r9, #0, 2
    a47c:	080068f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, sp, lr}
    a480:	00000018 	andeq	r0, r0, r8, lsl r0
    a484:	07359c01 	ldreq	r9, [r5, -r1, lsl #24]!
    a488:	071c0000 	ldreq	r0, [ip, -r0]
    a48c:	01000032 	tsteq	r0, r2, lsr r0
    a490:	03990259 	orrseq	r0, r9, #-1879048187	; 0x90000005
    a494:	50010000 	andpl	r0, r1, r0
    a498:	000c651c 	andeq	r6, ip, ip, lsl r5
    a49c:	02590100 	subseq	r0, r9, #0, 2
    a4a0:	000000c7 	andeq	r0, r0, r7, asr #1
    a4a4:	1f005101 	svcne	0x00005101
    a4a8:	00003117 	andeq	r3, r0, r7, lsl r1
    a4ac:	4c027701 	stcmi	7, cr7, [r2], {1}
    a4b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    a4b4:	0c080069 	stceq	0, cr0, [r8], {105}	; 0x69
    a4b8:	01000000 	mrseq	r0, (UNDEF: 0)
    a4bc:	00077e9c 	muleq	r7, ip, lr
    a4c0:	32071d00 	andcc	r1, r7, #0, 26
    a4c4:	77010000 	strvc	r0, [r1, -r0]
    a4c8:	00039902 	andeq	r9, r3, r2, lsl #18
    a4cc:	003adf00 	eorseq	sp, sl, r0, lsl #30
    a4d0:	30e81c00 	rsccc	r1, r8, r0, lsl #24
    a4d4:	77010000 	strvc	r0, [r1, -r0]
    a4d8:	00005e02 	andeq	r5, r0, r2, lsl #28
    a4dc:	1e510100 	rdfnes	f0, f1, f0
    a4e0:	00003244 	andeq	r3, r0, r4, asr #4
    a4e4:	4c027901 	stcmi	9, cr7, [r2], {1}
    a4e8:	00000000 	andeq	r0, r0, r0
    a4ec:	0000003b 	andeq	r0, r0, fp, lsr r0
    a4f0:	0030281f 	eorseq	r2, r0, pc, lsl r8
    a4f4:	02950100 	addseq	r0, r5, #0, 2
    a4f8:	0000004c 	andeq	r0, r0, ip, asr #32
    a4fc:	08006918 	stmdaeq	r0, {r3, r4, r8, fp, sp, lr}
    a500:	00000006 	andeq	r0, r0, r6
    a504:	07a99c01 	streq	r9, [r9, r1, lsl #24]!
    a508:	071d0000 	ldreq	r0, [sp, -r0]
    a50c:	01000032 	tsteq	r0, r2, lsr r0
    a510:	03990295 	orrseq	r0, r9, #1342177289	; 0x50000009
    a514:	3b1f0000 	blcc	7ca51c <__ram_size__+0x7ba51c>
    a518:	1b000000 	blne	a520 <_Minimum_Stack_Size+0xa420>
    a51c:	000030f0 	strdeq	r3, [r0], -r0
    a520:	1e02ab01 	vmlane.f64	d10, d2, d1
    a524:	1c080069 	stcne	0, cr0, [r8], {105}	; 0x69
    a528:	01000000 	mrseq	r0, (UNDEF: 0)
    a52c:	0007dc9c 	muleq	r7, ip, ip
    a530:	32071c00 	andcc	r1, r7, #0, 24
    a534:	ab010000 	blge	4a53c <__ram_size__+0x3a53c>
    a538:	00039902 	andeq	r9, r3, r2, lsl #18
    a53c:	1c500100 	ldfnee	f0, [r0], {-0}
    a540:	00000ee3 	andeq	r0, r0, r3, ror #29
    a544:	4c02ab01 	stcmi	11, cr10, [r2], {1}
    a548:	01000000 	mrseq	r0, (UNDEF: 0)
    a54c:	ad1f0051 	ldcge	0, cr0, [pc, #-324]	; a410 <_Minimum_Stack_Size+0xa310>
    a550:	0100001c 	tsteq	r0, ip, lsl r0
    a554:	009802d0 			; <UNDEFINED> instruction: 0x009802d0
    a558:	693a0000 	ldmdbvs	sl!, {}	; <UNPREDICTABLE>
    a55c:	000c0800 	andeq	r0, ip, r0, lsl #16
    a560:	9c010000 	stcls	0, cr0, [r1], {-0}
    a564:	00000825 	andeq	r0, r0, r5, lsr #16
    a568:	0032071d 	eorseq	r0, r2, sp, lsl r7
    a56c:	02d00100 	sbcseq	r0, r0, #0, 2
    a570:	00000399 	muleq	r0, r9, r3
    a574:	00003b40 	andeq	r3, r0, r0, asr #22
    a578:	00303d1c 	eorseq	r3, r0, ip, lsl sp
    a57c:	02d00100 	sbcseq	r0, r0, #0, 2
    a580:	0000004c 	andeq	r0, r0, ip, asr #32
    a584:	531e5101 	tstpl	lr, #1073741824	; 0x40000000
    a588:	0100001f 	tsteq	r0, pc, lsl r0
    a58c:	009802d2 			; <UNDEFINED> instruction: 0x009802d2
    a590:	3b610000 	blcc	184a598 <__ram_size__+0x183a598>
    a594:	1b000000 	blne	a59c <_Minimum_Stack_Size+0xa49c>
    a598:	00003199 	muleq	r0, r9, r1
    a59c:	4602fd01 	strmi	pc, [r2], -r1, lsl #26
    a5a0:	08080069 	stmdaeq	r8, {r0, r3, r5, r6}
    a5a4:	01000000 	mrseq	r0, (UNDEF: 0)
    a5a8:	00085a9c 	muleq	r8, ip, sl
    a5ac:	32071c00 	andcc	r1, r7, #0, 24
    a5b0:	fd010000 	stc2	0, cr0, [r1, #-0]
    a5b4:	00039902 	andeq	r9, r3, r2, lsl #18
    a5b8:	1d500100 	ldfnee	f0, [r0, #-0]
    a5bc:	0000303d 	andeq	r3, r0, sp, lsr r0
    a5c0:	4c02fd01 	stcmi	13, cr15, [r2], {1}
    a5c4:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    a5c8:	0000003b 	andeq	r0, r0, fp, lsr r0
    a5cc:	0031711f 	eorseq	r7, r1, pc, lsl r1
    a5d0:	03180100 	tsteq	r8, #0, 2
    a5d4:	000000a3 	andeq	r0, r0, r3, lsr #1
    a5d8:	0800694e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, sp, lr}
    a5dc:	00000026 	andeq	r0, r0, r6, lsr #32
    a5e0:	08d59c01 	ldmeq	r5, {r0, sl, fp, ip, pc}^
    a5e4:	071d0000 	ldreq	r0, [sp, -r0]
    a5e8:	01000032 	tsteq	r0, r2, lsr r0
    a5ec:	03990318 	orrseq	r0, r9, #24, 6	; 0x60000000
    a5f0:	3baa0000 	blcc	fea8a5f8 <__ram_end__+0xdea7a5f8>
    a5f4:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
    a5f8:	01000031 	tsteq	r0, r1, lsr r0
    a5fc:	005e0318 	subseq	r0, lr, r8, lsl r3
    a600:	3bcb0000 	blcc	ff2ca608 <__ram_end__+0xdf2ba608>
    a604:	531e0000 	tstpl	lr, #0
    a608:	0100001f 	tsteq	r0, pc, lsl r0
    a60c:	00a3031a 	adceq	r0, r3, sl, lsl r3
    a610:	3bec0000 	blcc	ffb0a618 <__ram_end__+0xdfafa618>
    a614:	731e0000 	tstvc	lr, #0
    a618:	0100003d 	tsteq	r0, sp, lsr r0
    a61c:	004c031b 	subeq	r0, ip, fp, lsl r3
    a620:	3c0b0000 	stccc	0, cr0, [fp], {-0}
    a624:	321e0000 	andscc	r0, lr, #0
    a628:	01000020 	tsteq	r0, r0, lsr #32
    a62c:	004c031b 	subeq	r0, ip, fp, lsl r3
    a630:	3c3c0000 	ldccc	0, cr0, [ip], #-0
    a634:	0e1e0000 	cdpeq	0, 1, cr0, cr14, cr0, {0}
    a638:	0100001e 	tsteq	r0, lr, lsl r0
    a63c:	004c031b 	subeq	r0, ip, fp, lsl r3
    a640:	3c6d0000 	stclcc	0, cr0, [sp], #-0
    a644:	1b000000 	blne	a64c <_Minimum_Stack_Size+0xa54c>
    a648:	000031c2 	andeq	r3, r0, r2, asr #3
    a64c:	74035101 	strvc	r5, [r3], #-257	; 0xfffffeff
    a650:	12080069 	andne	r0, r8, #105	; 0x69
    a654:	01000000 	mrseq	r0, (UNDEF: 0)
    a658:	00091a9c 	muleq	r9, ip, sl
    a65c:	32071c00 	andcc	r1, r7, #0, 24
    a660:	51010000 	mrspl	r0, (UNDEF: 1)
    a664:	00039903 	andeq	r9, r3, r3, lsl #18
    a668:	1d500100 	ldfnee	f0, [r0, #-0]
    a66c:	0000310c 	andeq	r3, r0, ip, lsl #2
    a670:	5e035101 	adfpls	f5, f3, f1
    a674:	b0000000 	andlt	r0, r0, r0
    a678:	1e00003c 	mcrne	0, 0, r0, cr0, cr12, {1}
    a67c:	00003d73 	andeq	r3, r0, r3, ror sp
    a680:	4c035301 	stcmi	3, cr5, [r3], {1}
    a684:	d1000000 	mrsle	r0, (UNDEF: 0)
    a688:	0000003c 	andeq	r0, r0, ip, lsr r0
    a68c:	002cfa20 	eoreq	pc, ip, r0, lsr #20
    a690:	002cfa00 	eoreq	pc, ip, r0, lsl #20
    a694:	01150500 	tsteq	r5, r0, lsl #10
    a698:	001f2c20 	andseq	r2, pc, r0, lsr #24
    a69c:	001f2c00 	andseq	r2, pc, r0, lsl #24
    a6a0:	01140500 	tsteq	r4, r0, lsl #10
    a6a4:	002f8620 	eoreq	r8, pc, r0, lsr #12
    a6a8:	002f8600 	eoreq	r8, pc, r0, lsl #12
    a6ac:	01100500 	tsteq	r0, r0, lsl #10
    a6b0:	00020f00 	andeq	r0, r2, r0, lsl #30
    a6b4:	de000400 	cfcpysle	mvf0, mvf0
    a6b8:	04000025 	streq	r0, [r0], #-37	; 0xffffffdb
    a6bc:	00035901 	andeq	r5, r3, r1, lsl #18
    a6c0:	32ae0c00 	adccc	r0, lr, #0, 24
    a6c4:	01cf0000 	biceq	r0, pc, r0
    a6c8:	69880000 	stmibvs	r8, {}	; <UNPREDICTABLE>
    a6cc:	008c0800 	addeq	r0, ip, r0, lsl #16
    a6d0:	21fa0000 	mvnscs	r0, r0
    a6d4:	04020000 	streq	r0, [r2], #-0
    a6d8:	00023c05 	andeq	r3, r2, r5, lsl #24
    a6dc:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    a6e0:	0000008e 	andeq	r0, r0, lr, lsl #1
    a6e4:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    a6e8:	03000001 	movweq	r0, #1
    a6ec:	00323375 	eorseq	r3, r2, r5, ror r3
    a6f0:	00452702 	subeq	r2, r5, r2, lsl #14
    a6f4:	04020000 	streq	r0, [r2], #-0
    a6f8:	0001f207 	andeq	pc, r1, r7, lsl #4
    a6fc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a700:	00000229 	andeq	r0, r0, r9, lsr #4
    a704:	00387503 	eorseq	r7, r8, r3, lsl #10
    a708:	005d2902 	subseq	r2, sp, r2, lsl #18
    a70c:	01020000 	mrseq	r0, (UNDEF: 2)
    a710:	00015208 	andeq	r5, r1, r8, lsl #4
    a714:	00170400 	andseq	r0, r7, r0, lsl #8
    a718:	2f020000 	svccs	0x00020000
    a71c:	0000006f 	andeq	r0, r0, pc, rrx
    a720:	00004505 	andeq	r4, r0, r5, lsl #10
    a724:	2b460400 	blcs	118b72c <__ram_size__+0x117b72c>
    a728:	33020000 	movwcc	r0, #8192	; 0x2000
    a72c:	0000007f 	andeq	r0, r0, pc, ror r0
    a730:	00006f06 	andeq	r6, r0, r6, lsl #30
    a734:	5d010700 	stcpl	7, cr0, [r1, #-0]
    a738:	02000000 	andeq	r0, r0, #0
    a73c:	00009d39 	andeq	r9, r0, r9, lsr sp
    a740:	08040800 	stmdaeq	r4, {fp}
    a744:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a748:	00544553 	subseq	r4, r4, r3, asr r5
    a74c:	22040001 	andcs	r0, r4, #1
    a750:	02000013 	andeq	r0, r0, #19
    a754:	00008439 	andeq	r8, r0, r9, lsr r4
    a758:	5d010700 	stcpl	7, cr0, [r1, #-0]
    a75c:	02000000 	andeq	r0, r0, #0
    a760:	0000c13b 	andeq	ip, r0, fp, lsr r1
    a764:	09770800 	ldmdbeq	r7!, {fp}^
    a768:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a76c:	00001b7f 	andeq	r1, r0, pc, ror fp
    a770:	3c040001 	stccc	0, cr0, [r4], {1}
    a774:	0200000d 	andeq	r0, r0, #13
    a778:	0000a83b 	andeq	sl, r0, fp, lsr r8
    a77c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a780:	00000311 	andeq	r0, r0, r1, lsl r3
    a784:	0203100a 	andeq	r1, r3, #10
    a788:	00011102 	andeq	r1, r1, r2, lsl #2
    a78c:	32d40b00 	sbcscc	r0, r4, #0, 22
    a790:	04030000 	streq	r0, [r3], #-0
    a794:	00006402 	andeq	r6, r0, r2, lsl #8
    a798:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
    a79c:	03000032 	movweq	r0, #50	; 0x32
    a7a0:	00640205 	rsbeq	r0, r4, r5, lsl #4
    a7a4:	0c040000 	stceq	0, cr0, [r4], {-0}
    a7a8:	004c4156 	subeq	r4, ip, r6, asr r1
    a7ac:	64020603 	strvs	r0, [r2], #-1539	; 0xfffff9fd
    a7b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a7b4:	0032a80b 	eorseq	sl, r2, fp, lsl #16
    a7b8:	02070300 	andeq	r0, r7, #0, 6
    a7bc:	00000074 	andeq	r0, r0, r4, ror r0
    a7c0:	ee0d000c 	cdp	0, 0, cr0, cr13, cr12, {0}
    a7c4:	03000032 	movweq	r0, #50	; 0x32
    a7c8:	00d30208 	sbcseq	r0, r3, r8, lsl #4
    a7cc:	6d0e0000 	stcvs	0, cr0, [lr, #-0]
    a7d0:	01000032 	tsteq	r0, r2, lsr r0
    a7d4:	0069882b 	rsbeq	r8, r9, fp, lsr #16
    a7d8:	00001808 	andeq	r1, r0, r8, lsl #16
    a7dc:	409c0100 	addsmi	r0, ip, r0, lsl #2
    a7e0:	0f000001 	svceq	0x00000001
    a7e4:	000032fe 	strdeq	r3, [r0], -lr
    a7e8:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    a7ec:	50010000 	andpl	r0, r1, r0
    a7f0:	0e360e00 	cdpeq	14, 3, cr0, cr6, cr0, {0}
    a7f4:	42010000 	andmi	r0, r1, #0
    a7f8:	080069a0 	stmdaeq	r0, {r5, r7, r8, fp, sp, lr}
    a7fc:	0000000c 	andeq	r0, r0, ip
    a800:	01639c01 	cmneq	r3, r1, lsl #24
    a804:	410f0000 	mrsmi	r0, CPSR
    a808:	0100000e 	tsteq	r0, lr
    a80c:	00003a42 	andeq	r3, r0, r2, asr #20
    a810:	00500100 	subseq	r0, r0, r0, lsl #2
    a814:	0016310e 	andseq	r3, r6, lr, lsl #2
    a818:	ac550100 	ldfgee	f0, [r5], {-0}
    a81c:	28080069 	stmdacs	r8, {r0, r3, r5, r6}
    a820:	01000000 	mrseq	r0, (UNDEF: 0)
    a824:	0001889c 	muleq	r1, ip, r8
    a828:	32d91000 	sbcscc	r1, r9, #0
    a82c:	55010000 	strpl	r0, [r1, #-0]
    a830:	0000003a 	andeq	r0, r0, sl, lsr r0
    a834:	00003d02 	andeq	r3, r0, r2, lsl #26
    a838:	130a0e00 	movwne	r0, #44544	; 0xae00
    a83c:	70010000 	andvc	r0, r1, r0
    a840:	080069d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, sp, lr}
    a844:	00000018 	andeq	r0, r0, r8, lsl r0
    a848:	01ab9c01 			; <UNDEFINED> instruction: 0x01ab9c01
    a84c:	650f0000 	strvs	r0, [pc, #-0]	; a854 <_Minimum_Stack_Size+0xa754>
    a850:	0100000c 	tsteq	r0, ip
    a854:	0000c170 	andeq	ip, r0, r0, ror r1
    a858:	00500100 	subseq	r0, r0, r0, lsl #2
    a85c:	00325a11 	eorseq	r5, r2, r1, lsl sl
    a860:	3a860100 	bcc	fe18ac68 <__ram_end__+0xde17ac68>
    a864:	ec000000 	stc	0, cr0, [r0], {-0}
    a868:	0c080069 	stceq	0, cr0, [r8], {105}	; 0x69
    a86c:	01000000 	mrseq	r0, (UNDEF: 0)
    a870:	3285129c 	addcc	r1, r5, #156, 4	; 0xc0000009
    a874:	96010000 	strls	r0, [r1], -r0
    a878:	0000009d 	muleq	r0, sp, r0
    a87c:	080069f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr}
    a880:	0000001c 	andeq	r0, r0, ip, lsl r0
    a884:	9b109c01 	blls	431890 <__ram_size__+0x421890>
    a888:	01000032 	tsteq	r0, r2, lsr r0
    a88c:	00005396 	muleq	r0, r6, r3
    a890:	003d3d00 	eorseq	r3, sp, r0, lsl #26
    a894:	2e611300 	cdpcs	3, 6, cr1, cr1, cr0, {0}
    a898:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    a89c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a8a0:	00003d5e 	andeq	r3, r0, lr, asr sp
    a8a4:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    a8a8:	3a980100 	bcc	fe60acb0 <__ram_end__+0xde5facb0>
    a8ac:	7d000000 	stcvc	0, cr0, [r0, #-0]
    a8b0:	1300003d 	movwne	r0, #61	; 0x3d
    a8b4:	00001f53 	andeq	r1, r0, r3, asr pc
    a8b8:	009d9901 	addseq	r9, sp, r1, lsl #18
    a8bc:	3daa0000 	stccc	0, cr0, [sl]
    a8c0:	00000000 	andeq	r0, r0, r0
    a8c4:	00001e7d 	andeq	r1, r0, sp, ror lr
    a8c8:	27080004 	strcs	r0, [r8, -r4]
    a8cc:	01040000 	mrseq	r0, (UNDEF: 4)
    a8d0:	00000359 	andeq	r0, r0, r9, asr r3
    a8d4:	0035f80c 	eorseq	pc, r5, ip, lsl #16
    a8d8:	0001cf00 	andeq	ip, r1, r0, lsl #30
    a8dc:	006a1400 	rsbeq	r1, sl, r0, lsl #8
    a8e0:	000a2a08 	andeq	r2, sl, r8, lsl #20
    a8e4:	0022af00 	eoreq	sl, r2, r0, lsl #30
    a8e8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    a8ec:	0000023c 	andeq	r0, r0, ip, lsr r2
    a8f0:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    a8f4:	02000000 	andeq	r0, r0, #0
    a8f8:	01540601 	cmpeq	r4, r1, lsl #12
    a8fc:	75030000 	strvc	r0, [r3, #-0]
    a900:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    a904:	00004527 	andeq	r4, r0, r7, lsr #10
    a908:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a90c:	000001f2 	strdeq	r0, [r0], -r2
    a910:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    a914:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    a918:	02000000 	andeq	r0, r0, #0
    a91c:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    a920:	75030000 	strvc	r0, [r3, #-0]
    a924:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a928:	00000068 	andeq	r0, r0, r8, rrx
    a92c:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    a930:	04000001 	streq	r0, [r0], #-1
    a934:	00000017 	andeq	r0, r0, r7, lsl r0
    a938:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    a93c:	45050000 	strmi	r0, [r5, #-0]
    a940:	04000000 	streq	r0, [r0], #-0
    a944:	0000019e 	muleq	r0, lr, r1
    a948:	008a3002 	addeq	r3, sl, r2
    a94c:	57050000 	strpl	r0, [r5, -r0]
    a950:	06000000 	streq	r0, [r0], -r0
    a954:	00006801 	andeq	r6, r0, r1, lsl #16
    a958:	a8390200 	ldmdage	r9!, {r9}
    a95c:	07000000 	streq	r0, [r0, -r0]
    a960:	00000804 	andeq	r0, r0, r4, lsl #16
    a964:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    a968:	00010054 	andeq	r0, r1, r4, asr r0
    a96c:	00132204 	andseq	r2, r3, r4, lsl #4
    a970:	8f390200 	svchi	0x00390200
    a974:	04000000 	streq	r0, [r0], #-0
    a978:	00002d84 	andeq	r2, r0, r4, lsl #27
    a97c:	008f3902 	addeq	r3, pc, r2, lsl #18
    a980:	01060000 	mrseq	r0, (UNDEF: 6)
    a984:	00000068 	andeq	r0, r0, r8, rrx
    a988:	00d73b02 	sbcseq	r3, r7, r2, lsl #22
    a98c:	77070000 	strvc	r0, [r7, -r0]
    a990:	00000009 	andeq	r0, r0, r9
    a994:	001b7f07 	andseq	r7, fp, r7, lsl #30
    a998:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    a99c:	00000d3c 	andeq	r0, r0, ip, lsr sp
    a9a0:	00be3b02 	adcseq	r3, lr, r2, lsl #22
    a9a4:	04020000 	streq	r0, [r2], #-0
    a9a8:	00031107 	andeq	r1, r3, r7, lsl #2
    a9ac:	03500900 	cmpeq	r0, #0, 18
    a9b0:	02fa020b 	rscseq	r0, sl, #-1342177280	; 0xb0000000
    a9b4:	430a0000 	movwmi	r0, #40960	; 0xa000
    a9b8:	03003152 	movweq	r3, #338	; 0x152
    a9bc:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    a9c0:	0b000000 	bleq	a9c8 <_Minimum_Stack_Size+0xa8c8>
    a9c4:	0000026b 	andeq	r0, r0, fp, ror #4
    a9c8:	4c020e03 	stcmi	14, cr0, [r2], {3}
    a9cc:	02000000 	andeq	r0, r0, #0
    a9d0:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    a9d4:	020f0300 	andeq	r0, pc, #0, 6
    a9d8:	0000007f 	andeq	r0, r0, pc, ror r0
    a9dc:	02750b04 	rsbseq	r0, r5, #4, 22	; 0x1000
    a9e0:	10030000 	andne	r0, r3, r0
    a9e4:	00004c02 	andeq	r4, r0, r2, lsl #24
    a9e8:	4d0b0600 	stcmi	6, cr0, [fp, #-0]
    a9ec:	03000001 	movweq	r0, #1
    a9f0:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    a9f4:	0b080000 	bleq	20a9fc <__ram_size__+0x1fa9fc>
    a9f8:	000000a1 	andeq	r0, r0, r1, lsr #1
    a9fc:	4c021203 	sfmmi	f1, 4, [r2], {3}
    aa00:	0a000000 	beq	aa08 <_Minimum_Stack_Size+0xa908>
    aa04:	0002170b 	andeq	r1, r2, fp, lsl #14
    aa08:	02130300 	andseq	r0, r3, #0, 6
    aa0c:	0000007f 	andeq	r0, r0, pc, ror r0
    aa10:	027f0b0c 	rsbseq	r0, pc, #12, 22	; 0x3000
    aa14:	14030000 	strne	r0, [r3], #-0
    aa18:	00004c02 	andeq	r4, r0, r2, lsl #24
    aa1c:	530a0e00 	movwpl	r0, #44544	; 0xae00
    aa20:	15030052 	strne	r0, [r3, #-82]	; 0xffffffae
    aa24:	00007f02 	andeq	r7, r0, r2, lsl #30
    aa28:	890b1000 	stmdbhi	fp, {ip}
    aa2c:	03000002 	movweq	r0, #2
    aa30:	004c0216 	subeq	r0, ip, r6, lsl r2
    aa34:	0a120000 	beq	48aa3c <__ram_size__+0x47aa3c>
    aa38:	00524745 	subseq	r4, r2, r5, asr #14
    aa3c:	7f021703 	svcvc	0x00021703
    aa40:	14000000 	strne	r0, [r0], #-0
    aa44:	0002930b 	andeq	r9, r2, fp, lsl #6
    aa48:	02180300 	andseq	r0, r8, #0, 6
    aa4c:	0000004c 	andeq	r0, r0, ip, asr #32
    aa50:	00300b16 	eorseq	r0, r0, r6, lsl fp
    aa54:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    aa58:	00007f02 	andeq	r7, r0, r2, lsl #30
    aa5c:	9d0b1800 	stcls	8, cr1, [fp, #-0]
    aa60:	03000002 	movweq	r0, #2
    aa64:	004c021a 	subeq	r0, ip, sl, lsl r2
    aa68:	0b1a0000 	bleq	68aa70 <__ram_size__+0x67aa70>
    aa6c:	00000036 	andeq	r0, r0, r6, lsr r0
    aa70:	7f021b03 	svcvc	0x00021b03
    aa74:	1c000000 	stcne	0, cr0, [r0], {-0}
    aa78:	0002c70b 	andeq	ip, r2, fp, lsl #14
    aa7c:	021c0300 	andseq	r0, ip, #0, 6
    aa80:	0000004c 	andeq	r0, r0, ip, asr #32
    aa84:	00120b1e 	andseq	r0, r2, lr, lsl fp
    aa88:	1d030000 	stcne	0, cr0, [r3, #-0]
    aa8c:	00007f02 	andeq	r7, r0, r2, lsl #30
    aa90:	b30b2000 	movwlt	r2, #45056	; 0xb000
    aa94:	03000002 	movweq	r0, #2
    aa98:	004c021e 	subeq	r0, ip, lr, lsl r2
    aa9c:	0a220000 	beq	88aaa4 <__ram_size__+0x87aaa4>
    aaa0:	00544e43 	subseq	r4, r4, r3, asr #28
    aaa4:	7f021f03 	svcvc	0x00021f03
    aaa8:	24000000 	strcs	r0, [r0], #-0
    aaac:	0002bd0b 	andeq	fp, r2, fp, lsl #26
    aab0:	02200300 	eoreq	r0, r0, #0, 6
    aab4:	0000004c 	andeq	r0, r0, ip, asr #32
    aab8:	53500a26 	cmppl	r0, #155648	; 0x26000
    aabc:	21030043 	tstcs	r3, r3, asr #32
    aac0:	00007f02 	andeq	r7, r0, r2, lsl #30
    aac4:	600b2800 	andvs	r2, fp, r0, lsl #16
    aac8:	03000001 	movweq	r0, #1
    aacc:	004c0222 	subeq	r0, ip, r2, lsr #4
    aad0:	0a2a0000 	beq	a8aad8 <__ram_size__+0xa7aad8>
    aad4:	00525241 	subseq	r5, r2, r1, asr #4
    aad8:	7f022303 	svcvc	0x00022303
    aadc:	2c000000 	stccs	0, cr0, [r0], {-0}
    aae0:	00016b0b 	andeq	r6, r1, fp, lsl #22
    aae4:	02240300 	eoreq	r0, r4, #0, 6
    aae8:	0000004c 	andeq	r0, r0, ip, asr #32
    aaec:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    aaf0:	25030052 	strcs	r0, [r3, #-82]	; 0xffffffae
    aaf4:	00007f02 	andeq	r7, r0, r2, lsl #30
    aaf8:	760b3000 	strvc	r3, [fp], -r0
    aafc:	03000001 	movweq	r0, #1
    ab00:	004c0226 	subeq	r0, ip, r6, lsr #4
    ab04:	0b320000 	bleq	c8ab0c <__ram_size__+0xc7ab0c>
    ab08:	000000ea 	andeq	r0, r0, sl, ror #1
    ab0c:	7f022703 	svcvc	0x00022703
    ab10:	34000000 	strcc	r0, [r0], #-0
    ab14:	0001810b 	andeq	r8, r1, fp, lsl #2
    ab18:	02280300 	eoreq	r0, r8, #0, 6
    ab1c:	0000004c 	andeq	r0, r0, ip, asr #32
    ab20:	00ef0b36 	rsceq	r0, pc, r6, lsr fp	; <UNPREDICTABLE>
    ab24:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    ab28:	00007f02 	andeq	r7, r0, r2, lsl #30
    ab2c:	190b3800 	stmdbne	fp, {fp, ip, sp}
    ab30:	03000001 	movweq	r0, #1
    ab34:	004c022a 	subeq	r0, ip, sl, lsr #4
    ab38:	0b3a0000 	bleq	e8ab40 <__ram_size__+0xe7ab40>
    ab3c:	000000f4 	strdeq	r0, [r0], -r4
    ab40:	7f022b03 	svcvc	0x00022b03
    ab44:	3c000000 	stccc	0, cr0, [r0], {-0}
    ab48:	0001240b 	andeq	r2, r1, fp, lsl #8
    ab4c:	022c0300 	eoreq	r0, ip, #0, 6
    ab50:	0000004c 	andeq	r0, r0, ip, asr #32
    ab54:	00f90b3e 	rscseq	r0, r9, lr, lsr fp
    ab58:	2d030000 	stccs	0, cr0, [r3, #-0]
    ab5c:	00007f02 	andeq	r7, r0, r2, lsl #30
    ab60:	a30b4000 	movwge	r4, #45056	; 0xb000
    ab64:	03000001 	movweq	r0, #1
    ab68:	004c022e 	subeq	r0, ip, lr, lsr #4
    ab6c:	0b420000 	bleq	108ab74 <__ram_size__+0x107ab74>
    ab70:	00000259 	andeq	r0, r0, r9, asr r2
    ab74:	7f022f03 	svcvc	0x00022f03
    ab78:	44000000 	strmi	r0, [r0], #-0
    ab7c:	0001ae0b 	andeq	sl, r1, fp, lsl #28
    ab80:	02300300 	eorseq	r0, r0, #0, 6
    ab84:	0000004c 	andeq	r0, r0, ip, asr #32
    ab88:	43440a46 	movtmi	r0, #19014	; 0x4a46
    ab8c:	31030052 	qaddcc	r0, r2, r3
    ab90:	00007f02 	andeq	r7, r0, r2, lsl #30
    ab94:	b90b4800 	stmdblt	fp, {fp, lr}
    ab98:	03000001 	movweq	r0, #1
    ab9c:	004c0232 	subeq	r0, ip, r2, lsr r2
    aba0:	0b4a0000 	bleq	128aba8 <__ram_size__+0x127aba8>
    aba4:	00000266 	andeq	r0, r0, r6, ror #4
    aba8:	7f023303 	svcvc	0x00023303
    abac:	4c000000 	stcmi	0, cr0, [r0], {-0}
    abb0:	0001c40b 	andeq	ip, r1, fp, lsl #8
    abb4:	02340300 	eorseq	r0, r4, #0, 6
    abb8:	0000004c 	andeq	r0, r0, ip, asr #32
    abbc:	410c004e 	tstmi	ip, lr, asr #32
    abc0:	03000001 	movweq	r0, #1
    abc4:	00e90235 	rsceq	r0, r9, r5, lsr r2
    abc8:	0a0d0000 	beq	34abd0 <__ram_size__+0x33abd0>
    abcc:	034b1b04 	movteq	r1, #47876	; 0xbb04
    abd0:	cf0e0000 	svcgt	0x000e0000
    abd4:	0400000c 	streq	r0, [r0], #-12
    abd8:	00004c1d 	andeq	r4, r0, sp, lsl ip
    abdc:	fa0e0000 	blx	38abe4 <__ram_size__+0x37abe4>
    abe0:	04000010 	streq	r0, [r0], #-16
    abe4:	00004c1e 	andeq	r4, r0, lr, lsl ip
    abe8:	d70e0200 	strle	r0, [lr, -r0, lsl #4]
    abec:	0400000d 	streq	r0, [r0], #-13
    abf0:	00004c1f 	andeq	r4, r0, pc, lsl ip
    abf4:	b60e0400 	strlt	r0, [lr], -r0, lsl #8
    abf8:	0400000e 	streq	r0, [r0], #-14
    abfc:	00004c20 	andeq	r4, r0, r0, lsr #24
    ac00:	120e0600 	andne	r0, lr, #0, 12
    ac04:	04000010 	streq	r0, [r0], #-16
    ac08:	00005e21 	andeq	r5, r0, r1, lsr #28
    ac0c:	04000800 	streq	r0, [r0], #-2048	; 0xfffff800
    ac10:	00001528 	andeq	r1, r0, r8, lsr #10
    ac14:	03062204 	movweq	r2, #25092	; 0x6204
    ac18:	100d0000 	andne	r0, sp, r0
    ac1c:	03bf2504 			; <UNDEFINED> instruction: 0x03bf2504
    ac20:	3f0e0000 	svccc	0x000e0000
    ac24:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    ac28:	00004c27 	andeq	r4, r0, r7, lsr #24
    ac2c:	f10e0000 	cpsid	,#0
    ac30:	0400000e 	streq	r0, [r0], #-14
    ac34:	00004c28 	andeq	r4, r0, r8, lsr #24
    ac38:	d60e0200 	strle	r0, [lr], -r0, lsl #4
    ac3c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    ac40:	00004c29 	andeq	r4, r0, r9, lsr #24
    ac44:	9d0e0400 	cfstrsls	mvf0, [lr, #-0]
    ac48:	0400000e 	streq	r0, [r0], #-14
    ac4c:	00004c2a 	andeq	r4, r0, sl, lsr #24
    ac50:	0a0e0600 	beq	38c458 <__ram_size__+0x37c458>
    ac54:	0400000d 	streq	r0, [r0], #-13
    ac58:	00004c2b 	andeq	r4, r0, fp, lsr #24
    ac5c:	3a0e0800 	bcc	38cc64 <__ram_size__+0x37cc64>
    ac60:	04000010 	streq	r0, [r0], #-16
    ac64:	00004c2c 	andeq	r4, r0, ip, lsr #24
    ac68:	260e0a00 	strcs	r0, [lr], -r0, lsl #20
    ac6c:	0400000e 	streq	r0, [r0], #-14
    ac70:	00004c2d 	andeq	r4, r0, sp, lsr #24
    ac74:	cb0e0c00 	blgt	38dc7c <__ram_size__+0x37dc7c>
    ac78:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    ac7c:	00004c2e 	andeq	r4, r0, lr, lsr #24
    ac80:	04000e00 	streq	r0, [r0], #-3584	; 0xfffff200
    ac84:	00000cee 	andeq	r0, r0, lr, ror #25
    ac88:	03562f04 	cmpeq	r6, #4, 30
    ac8c:	0a0d0000 	beq	34ac94 <__ram_size__+0x33ac94>
    ac90:	040f3204 	streq	r3, [pc], #-516	; ac98 <_Minimum_Stack_Size+0xab98>
    ac94:	ef0e0000 	svc	0x000e0000
    ac98:	04000038 	streq	r0, [r0], #-56	; 0xffffffc8
    ac9c:	00004c34 	andeq	r4, r0, r4, lsr ip
    aca0:	df0e0000 	svcle	0x000e0000
    aca4:	04000039 	streq	r0, [r0], #-57	; 0xffffffc7
    aca8:	00004c35 	andeq	r4, r0, r5, lsr ip
    acac:	7a0e0200 	bvc	38b4b4 <__ram_size__+0x37b4b4>
    acb0:	04000039 	streq	r0, [r0], #-57	; 0xffffffc7
    acb4:	00004c36 	andeq	r4, r0, r6, lsr ip
    acb8:	e20e0400 	and	r0, lr, #0, 8
    acbc:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
    acc0:	00004c37 	andeq	r4, r0, r7, lsr ip
    acc4:	5f0e0600 	svcpl	0x000e0600
    acc8:	0400003b 	streq	r0, [r0], #-59	; 0xffffffc5
    accc:	00004c38 	andeq	r4, r0, r8, lsr ip
    acd0:	04000800 	streq	r0, [r0], #-2048	; 0xfffff800
    acd4:	000033d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    acd8:	03ca3904 	biceq	r3, sl, #4, 18	; 0x10000
    acdc:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    ace0:	04773c04 	ldrbteq	r3, [r7], #-3076	; 0xfffff3fc
    ace4:	d10e0000 	mrsle	r0, (UNDEF: 14)
    ace8:	04000039 	streq	r0, [r0], #-57	; 0xffffffc7
    acec:	00004c3e 	andeq	r4, r0, lr, lsr ip
    acf0:	140e0000 	strne	r0, [lr], #-0
    acf4:	04000035 	streq	r0, [r0], #-53	; 0xffffffcb
    acf8:	00004c3f 	andeq	r4, r0, pc, lsr ip
    acfc:	b50e0200 	strlt	r0, [lr, #-512]	; 0xfffffe00
    ad00:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
    ad04:	00004c40 	andeq	r4, r0, r0, asr #24
    ad08:	9d0e0400 	cfstrsls	mvf0, [lr, #-0]
    ad0c:	0400003a 	streq	r0, [r0], #-58	; 0xffffffc6
    ad10:	00004c41 	andeq	r4, r0, r1, asr #24
    ad14:	ab0e0600 	blge	38c51c <__ram_size__+0x37c51c>
    ad18:	04000037 	streq	r0, [r0], #-55	; 0xffffffc9
    ad1c:	00004c42 	andeq	r4, r0, r2, asr #24
    ad20:	5c0e0800 	stcpl	8, cr0, [lr], {-0}
    ad24:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
    ad28:	00004c43 	andeq	r4, r0, r3, asr #24
    ad2c:	4f0e0a00 	svcmi	0x000e0a00
    ad30:	0400003a 	streq	r0, [r0], #-58	; 0xffffffc6
    ad34:	00004c44 	andeq	r4, r0, r4, asr #24
    ad38:	04000c00 	streq	r0, [r0], #-3072	; 0xfffff400
    ad3c:	00003738 	andeq	r3, r0, r8, lsr r7
    ad40:	041a4504 	ldreq	r4, [sl], #-1284	; 0xfffffafc
    ad44:	940f0000 	strls	r0, [pc], #-0	; ad4c <_Minimum_Stack_Size+0xac4c>
    ad48:	0100003b 	tsteq	r0, fp, lsr r0
    ad4c:	b4010518 	strlt	r0, [r1], #-1304	; 0xfffffae8
    ad50:	10000004 	andne	r0, r0, r4
    ad54:	000034dc 	ldrdeq	r3, [r0], -ip
    ad58:	b4051801 	strlt	r1, [r5], #-2049	; 0xfffff7ff
    ad5c:	10000004 	andne	r0, r0, r4
    ad60:	000033e5 	andeq	r3, r0, r5, ror #7
    ad64:	4c051801 	stcmi	8, cr1, [r5], {1}
    ad68:	11000000 	mrsne	r0, (UNDEF: 0)
    ad6c:	000034c2 	andeq	r3, r0, r2, asr #9
    ad70:	4c051a01 	stcmi	10, cr1, [r5], {1}
    ad74:	00000000 	andeq	r0, r0, r0
    ad78:	02fa0412 	rscseq	r0, sl, #301989888	; 0x12000000
    ad7c:	4d130000 	ldcmi	0, cr0, [r3, #-0]
    ad80:	01000035 	tsteq	r0, r5, lsr r0
    ad84:	6a140bed 	bvs	50dd40 <__ram_size__+0x4fdd40>
    ad88:	00320800 	eorseq	r0, r2, r0, lsl #16
    ad8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ad90:	0000052f 	andeq	r0, r0, pc, lsr #10
    ad94:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    ad98:	0bed0100 	bleq	ffb4b1a0 <__ram_end__+0xdfb3b1a0>
    ad9c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    ada0:	df155001 	svcle	0x00155001
    ada4:	01000039 	tsteq	r0, r9, lsr r0
    ada8:	004c0bed 	subeq	r0, ip, sp, ror #23
    adac:	3de50000 	stclcc	0, cr0, [r5]
    adb0:	7a150000 	bvc	54adb8 <__ram_size__+0x53adb8>
    adb4:	01000039 	tsteq	r0, r9, lsr r0
    adb8:	004c0bed 	subeq	r0, ip, sp, ror #23
    adbc:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
    adc0:	5f150000 	svcpl	0x00150000
    adc4:	0100003b 	tsteq	r0, fp, lsr r0
    adc8:	004c0bee 	subeq	r0, ip, lr, ror #23
    adcc:	3e270000 	cdpcc	0, 2, cr0, cr7, cr0, {0}
    add0:	dd160000 	ldcle	0, cr0, [r6, #-0]
    add4:	01000038 	tsteq	r0, r8, lsr r0
    add8:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    addc:	3e480000 	cdpcc	0, 4, cr0, cr8, cr0, {0}
    ade0:	2d160000 	ldccs	0, cr0, [r6, #-0]
    ade4:	01000036 	tsteq	r0, r6, lsr r0
    ade8:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    adec:	3e830000 	cdpcc	0, 8, cr0, cr3, cr0, {0}
    adf0:	13000000 	movwne	r0, #0
    adf4:	000033b5 			; <UNDEFINED> instruction: 0x000033b5
    adf8:	460c1b01 	strmi	r1, [ip], -r1, lsl #22
    adfc:	3a08006a 	bcc	20afac <__ram_size__+0x1fafac>
    ae00:	01000000 	mrseq	r0, (UNDEF: 0)
    ae04:	0005b49c 	muleq	r5, ip, r4
    ae08:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    ae0c:	1b010000 	blne	4ae14 <__ram_size__+0x3ae14>
    ae10:	0004b40c 	andeq	fp, r4, ip, lsl #8
    ae14:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    ae18:	000039df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    ae1c:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    ae20:	ad000000 	stcge	0, cr0, [r0, #-0]
    ae24:	1500003e 	strne	r0, [r0, #-62]	; 0xffffffc2
    ae28:	0000397a 	andeq	r3, r0, sl, ror r9
    ae2c:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    ae30:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    ae34:	1500003e 	strne	r0, [r0, #-62]	; 0xffffffc2
    ae38:	00003b5f 	andeq	r3, r0, pc, asr fp
    ae3c:	4c0c1c01 	stcmi	12, cr1, [ip], {1}
    ae40:	ef000000 	svc	0x00000000
    ae44:	1600003e 			; <UNDEFINED> instruction: 0x1600003e
    ae48:	000038dd 	ldrdeq	r3, [r0], -sp
    ae4c:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    ae50:	10000000 	andne	r0, r0, r0
    ae54:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    ae58:	0000362d 	andeq	r3, r0, sp, lsr #12
    ae5c:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    ae60:	3a000000 	bcc	ae68 <_Minimum_Stack_Size+0xad68>
    ae64:	1700003f 	smladxne	r0, pc, r0, r0	; <UNPREDICTABLE>
    ae68:	00706d74 	rsbseq	r6, r0, r4, ror sp
    ae6c:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    ae70:	64000000 	strvs	r0, [r0], #-0
    ae74:	0000003f 	andeq	r0, r0, pc, lsr r0
    ae78:	00144818 	andseq	r4, r4, r8, lsl r8
    ae7c:	80860100 	addhi	r0, r6, r0, lsl #2
    ae80:	d408006a 	strle	r0, [r8], #-106	; 0xffffff96
    ae84:	01000000 	mrseq	r0, (UNDEF: 0)
    ae88:	0006b09c 	muleq	r6, ip, r0
    ae8c:	34dc1900 	ldrbcc	r1, [ip], #2304	; 0x900
    ae90:	86010000 	strhi	r0, [r1], -r0
    ae94:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    ae98:	00003f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    ae9c:	006aa81a 	rsbeq	sl, sl, sl, lsl r8
    aea0:	001e6808 	andseq	r6, lr, r8, lsl #16
    aea4:	0005f000 	andeq	pc, r5, r0
    aea8:	50011b00 	andpl	r1, r1, r0, lsl #22
    aeac:	011b3101 	tsteq	fp, r1, lsl #2
    aeb0:	00310151 	eorseq	r0, r1, r1, asr r1
    aeb4:	006ada1a 	rsbeq	sp, sl, sl, lsl sl
    aeb8:	001e7408 	andseq	r7, lr, r8, lsl #8
    aebc:	00060a00 	andeq	r0, r6, r0, lsl #20
    aec0:	50011b00 	andpl	r1, r1, r0, lsl #22
    aec4:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    aec8:	0151011b 	cmpeq	r1, fp, lsl r1
    aecc:	ea1a0031 	b	68af98 <__ram_size__+0x67af98>
    aed0:	6808006a 	stmdavs	r8, {r1, r3, r5, r6}
    aed4:	2200001e 	andcs	r0, r0, #30
    aed8:	1b000006 	blne	aef8 <_Minimum_Stack_Size+0xadf8>
    aedc:	32015001 	andcc	r5, r1, #1
    aee0:	0151011b 	cmpeq	r1, fp, lsl r1
    aee4:	f61c0031 			; <UNDEFINED> instruction: 0xf61c0031
    aee8:	6808006a 	stmdavs	r8, {r1, r3, r5, r6}
    aeec:	1a00001e 	bne	af6c <_Minimum_Stack_Size+0xae6c>
    aef0:	08006afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr}
    aef4:	00001e68 	andeq	r1, r0, r8, ror #28
    aef8:	00000643 	andeq	r0, r0, r3, asr #12
    aefc:	0150011b 	cmpeq	r0, fp, lsl r1
    af00:	51011b34 	tstpl	r1, r4, lsr fp
    af04:	1a003101 	bne	17310 <__ram_size__+0x7310>
    af08:	08006b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, sp, lr}
    af0c:	00001e68 	andeq	r1, r0, r8, ror #28
    af10:	0000065b 	andeq	r0, r0, fp, asr r6
    af14:	0150011b 	cmpeq	r0, fp, lsl r1
    af18:	51011b38 	tstpl	r1, r8, lsr fp
    af1c:	1a003101 	bne	17328 <__ram_size__+0x7328>
    af20:	08006b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp, sp, lr}
    af24:	00001e68 	andeq	r1, r0, r8, ror #28
    af28:	00000673 	andeq	r0, r0, r3, ror r6
    af2c:	0150011b 	cmpeq	r0, fp, lsl r1
    af30:	51011b40 	tstpl	r1, r0, asr #22
    af34:	1a003101 	bne	17340 <__ram_size__+0x7340>
    af38:	08006b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, sp, lr}
    af3c:	00001e68 	andeq	r1, r0, r8, ror #28
    af40:	0000068c 	andeq	r0, r0, ip, lsl #13
    af44:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    af48:	011b2008 	tsteq	fp, r8
    af4c:	00310151 	eorseq	r0, r1, r1, asr r1
    af50:	006b381a 	rsbeq	r3, fp, sl, lsl r8
    af54:	001e7408 	andseq	r7, lr, r8, lsl #8
    af58:	0006a600 	andeq	sl, r6, r0, lsl #12
    af5c:	50011b00 	andpl	r1, r1, r0, lsl #22
    af60:	20000a03 	andcs	r0, r0, r3, lsl #20
    af64:	0151011b 	cmpeq	r1, fp, lsl r1
    af68:	461c0031 			; <UNDEFINED> instruction: 0x461c0031
    af6c:	7408006b 	strvc	r0, [r8], #-107	; 0xffffff95
    af70:	0000001e 	andeq	r0, r0, lr, lsl r0
    af74:	00105e18 	andseq	r5, r0, r8, lsl lr
    af78:	54c60100 	strbpl	r0, [r6], #256	; 0x100
    af7c:	3c08006b 	stccc	0, cr0, [r8], {107}	; 0x6b
    af80:	01000000 	mrseq	r0, (UNDEF: 0)
    af84:	0006e09c 	muleq	r6, ip, r0
    af88:	34dc1d00 	ldrbcc	r1, [ip], #3328	; 0xd00
    af8c:	c6010000 	strgt	r0, [r1], -r0
    af90:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    af94:	861d5001 	ldrhi	r5, [sp], -r1
    af98:	01000036 	tsteq	r0, r6, lsr r0
    af9c:	0006e0c6 	andeq	lr, r6, r6, asr #1
    afa0:	00510100 	subseq	r0, r1, r0, lsl #2
    afa4:	034b0412 	movteq	r0, #46098	; 0xb412
    afa8:	81180000 	tsthi	r8, r0
    afac:	01000034 	tsteq	r0, r4, lsr r0
    afb0:	006b90ed 	rsbeq	r9, fp, sp, ror #1
    afb4:	00007408 	andeq	r7, r0, r8, lsl #8
    afb8:	439c0100 	orrsmi	r0, ip, #0, 2
    afbc:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    afc0:	000034dc 	ldrdeq	r3, [r0], -ip
    afc4:	04b4ed01 	ldrteq	lr, [r4], #3329	; 0xd01
    afc8:	50010000 	andpl	r0, r1, r0
    afcc:	00386c1d 	eorseq	r6, r8, sp, lsl ip
    afd0:	43ed0100 	mvnmi	r0, #0, 2
    afd4:	01000007 	tsteq	r0, r7
    afd8:	39a21e51 	stmibcc	r2!, {r0, r4, r6, r9, sl, fp, ip}
    afdc:	ef010000 	svc	0x00010000
    afe0:	0000004c 	andeq	r0, r0, ip, asr #32
    afe4:	00004072 	andeq	r4, r0, r2, ror r0
    afe8:	00362d1e 	eorseq	r2, r6, lr, lsl sp
    afec:	4cef0100 	stfmie	f0, [pc]	; aff4 <_Minimum_Stack_Size+0xaef4>
    aff0:	91000000 	mrsls	r0, (UNDEF: 0)
    aff4:	1e000040 	cdpne	0, 0, cr0, cr0, cr0, {2}
    aff8:	00003b32 	andeq	r3, r0, r2, lsr fp
    affc:	004cef01 	subeq	lr, ip, r1, lsl #30
    b000:	40bb0000 	adcsmi	r0, fp, r0
    b004:	12000000 	andne	r0, r0, #0
    b008:	0003bf04 	andeq	fp, r3, r4, lsl #30
    b00c:	35291f00 	strcc	r1, [r9, #-3840]!	; 0xfffff100
    b010:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    b014:	006c0401 	rsbeq	r0, ip, r1, lsl #8
    b018:	00008808 	andeq	r8, r0, r8, lsl #16
    b01c:	ac9c0100 	ldfges	f0, [ip], {0}
    b020:	14000007 	strne	r0, [r0], #-7
    b024:	000034dc 	ldrdeq	r3, [r0], -ip
    b028:	b4014801 	strlt	r4, [r1], #-2049	; 0xfffff7ff
    b02c:	01000004 	tsteq	r0, r4
    b030:	386c1450 	stmdacc	ip!, {r4, r6, sl, ip}^
    b034:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    b038:	00074301 	andeq	r4, r7, r1, lsl #6
    b03c:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    b040:	000039a2 	andeq	r3, r0, r2, lsr #19
    b044:	4c014a01 	stcmi	10, cr4, [r1], {1}
    b048:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    b04c:	16000040 	strne	r0, [r0], -r0, asr #32
    b050:	0000362d 	andeq	r3, r0, sp, lsr #12
    b054:	4c014a01 	stcmi	10, cr4, [r1], {1}
    b058:	16000000 	strne	r0, [r0], -r0
    b05c:	16000041 	strne	r0, [r0], -r1, asr #32
    b060:	00003b32 	andeq	r3, r0, r2, lsr fp
    b064:	4c014a01 	stcmi	10, cr4, [r1], {1}
    b068:	77000000 	strvc	r0, [r0, -r0]
    b06c:	00000041 	andeq	r0, r0, r1, asr #32
    b070:	00358b1f 	eorseq	r8, r5, pc, lsl fp
    b074:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    b078:	08006c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, sp, lr}
    b07c:	00000084 	andeq	r0, r0, r4, lsl #1
    b080:	080f9c01 	stmdaeq	pc, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    b084:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b088:	01000034 	tsteq	r0, r4, lsr r0
    b08c:	04b401a4 	ldrteq	r0, [r4], #420	; 0x1a4
    b090:	50010000 	andpl	r0, r1, r0
    b094:	00386c14 	eorseq	r6, r8, r4, lsl ip
    b098:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    b09c:	00000743 	andeq	r0, r0, r3, asr #14
    b0a0:	a2165101 	andsge	r5, r6, #1073741824	; 0x40000000
    b0a4:	01000039 	tsteq	r0, r9, lsr r0
    b0a8:	004c01a6 	subeq	r0, ip, r6, lsr #3
    b0ac:	41ac0000 			; <UNDEFINED> instruction: 0x41ac0000
    b0b0:	2d160000 	ldccs	0, cr0, [r6, #-0]
    b0b4:	01000036 	tsteq	r0, r6, lsr r0
    b0b8:	004c01a6 	subeq	r0, ip, r6, lsr #3
    b0bc:	41cb0000 	bicmi	r0, fp, r0
    b0c0:	32160000 	andscc	r0, r6, #0
    b0c4:	0100003b 	tsteq	r0, fp, lsr r0
    b0c8:	004c01a6 	subeq	r0, ip, r6, lsr #3
    b0cc:	422c0000 	eormi	r0, ip, #0
    b0d0:	1f000000 	svcne	0x00000000
    b0d4:	00001156 	andeq	r1, r0, r6, asr r1
    b0d8:	10020001 	andne	r0, r2, r1
    b0dc:	6808006d 	stmdavs	r8, {r0, r2, r3, r5, r6}
    b0e0:	01000000 	mrseq	r0, (UNDEF: 0)
    b0e4:	0008749c 	muleq	r8, ip, r4
    b0e8:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b0ec:	00010000 	andeq	r0, r1, r0
    b0f0:	0004b402 	andeq	fp, r4, r2, lsl #8
    b0f4:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b0f8:	0000386c 	andeq	r3, r0, ip, ror #16
    b0fc:	43020001 	movwmi	r0, #8193	; 0x2001
    b100:	61000007 	tstvs	r0, r7
    b104:	16000042 	strne	r0, [r0], -r2, asr #32
    b108:	000039a2 	andeq	r3, r0, r2, lsr #19
    b10c:	4c020201 	sfmmi	f0, 4, [r2], {1}
    b110:	82000000 	andhi	r0, r0, #0
    b114:	16000042 	strne	r0, [r0], -r2, asr #32
    b118:	0000362d 	andeq	r3, r0, sp, lsr #12
    b11c:	4c020201 	sfmmi	f0, 4, [r2], {1}
    b120:	a1000000 	mrsge	r0, (UNDEF: 0)
    b124:	16000042 	strne	r0, [r0], -r2, asr #32
    b128:	00003b32 	andeq	r3, r0, r2, lsr fp
    b12c:	4c020201 	sfmmi	f0, 4, [r2], {1}
    b130:	cb000000 	blgt	b138 <_Minimum_Stack_Size+0xb038>
    b134:	00000042 	andeq	r0, r0, r2, asr #32
    b138:	003a011f 	eorseq	r0, sl, pc, lsl r1
    b13c:	02d10100 	sbcseq	r0, r1, #0, 2
    b140:	08006d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr}
    b144:	00000022 	andeq	r0, r0, r2, lsr #32
    b148:	08a79c01 	stmiaeq	r7!, {r0, sl, fp, ip, pc}
    b14c:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b150:	01000034 	tsteq	r0, r4, lsr r0
    b154:	04b402d1 	ldrteq	r0, [r4], #721	; 0x2d1
    b158:	50010000 	andpl	r0, r1, r0
    b15c:	00361a14 	eorseq	r1, r6, r4, lsl sl
    b160:	02d10100 	sbcseq	r0, r1, #0, 2
    b164:	000008a7 	andeq	r0, r0, r7, lsr #17
    b168:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    b16c:	00047704 	andeq	r7, r4, r4, lsl #14
    b170:	13fb1f00 	mvnsne	r1, #0, 30
    b174:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    b178:	006d9a02 	rsbeq	r9, sp, r2, lsl #20
    b17c:	00001208 	andeq	r1, r0, r8, lsl #4
    b180:	d29c0100 	addsle	r0, ip, #0, 2
    b184:	14000008 	strne	r0, [r0], #-8
    b188:	00003686 	andeq	r3, r0, r6, lsl #13
    b18c:	e002ee01 	and	lr, r2, r1, lsl #28
    b190:	01000006 	tsteq	r0, r6
    b194:	dd1f0050 	ldcle	0, cr0, [pc, #-320]	; b05c <_Minimum_Stack_Size+0xaf5c>
    b198:	0100000c 	tsteq	r0, ip
    b19c:	6dac0300 	stcvs	3, cr0, [ip]
    b1a0:	00140800 	andseq	r0, r4, r0, lsl #16
    b1a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    b1a8:	000008f7 	strdeq	r0, [r0], -r7
    b1ac:	00386c14 	eorseq	r6, r8, r4, lsl ip
    b1b0:	03000100 	movweq	r0, #256	; 0x100
    b1b4:	00000743 	andeq	r0, r0, r3, asr #14
    b1b8:	1f005001 	svcne	0x00005001
    b1bc:	00003338 	andeq	r3, r0, r8, lsr r3
    b1c0:	c0031501 	andgt	r1, r3, r1, lsl #10
    b1c4:	1008006d 	andne	r0, r8, sp, rrx
    b1c8:	01000000 	mrseq	r0, (UNDEF: 0)
    b1cc:	00091c9c 	muleq	r9, ip, ip
    b1d0:	37f71400 	ldrbcc	r1, [r7, r0, lsl #8]!
    b1d4:	15010000 	strne	r0, [r1, #-0]
    b1d8:	00091c03 	andeq	r1, r9, r3, lsl #24
    b1dc:	00500100 	subseq	r0, r0, r0, lsl #2
    b1e0:	040f0412 	streq	r0, [pc], #-1042	; b1e8 <_Minimum_Stack_Size+0xb0e8>
    b1e4:	d71f0000 	ldrle	r0, [pc, -r0]
    b1e8:	0100003a 	tsteq	r0, sl, lsr r0
    b1ec:	6dd00327 	ldclvs	3, cr0, [r0, #156]	; 0x9c
    b1f0:	00120800 	andseq	r0, r2, r0, lsl #16
    b1f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    b1f8:	00000947 	andeq	r0, r0, r7, asr #18
    b1fc:	00361a14 	eorseq	r1, r6, r4, lsl sl
    b200:	03270100 			; <UNDEFINED> instruction: 0x03270100
    b204:	000008a7 	andeq	r0, r0, r7, lsr #17
    b208:	1f005001 	svcne	0x00005001
    b20c:	0000156f 	andeq	r1, r0, pc, ror #10
    b210:	e2033c01 	and	r3, r3, #256	; 0x100
    b214:	1808006d 	stmdane	r8, {r0, r2, r3, r5, r6}
    b218:	01000000 	mrseq	r0, (UNDEF: 0)
    b21c:	00097a9c 	muleq	r9, ip, sl
    b220:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b224:	3c010000 	stccc	0, cr0, [r1], {-0}
    b228:	0004b403 	andeq	fp, r4, r3, lsl #8
    b22c:	14500100 	ldrbne	r0, [r0], #-256	; 0xffffff00
    b230:	00000c65 	andeq	r0, r0, r5, ror #24
    b234:	d7033c01 	strle	r3, [r3, -r1, lsl #24]
    b238:	01000000 	mrseq	r0, (UNDEF: 0)
    b23c:	a21f0051 	andsge	r0, pc, #81	; 0x51
    b240:	01000013 	tsteq	r0, r3, lsl r0
    b244:	6dfa0357 	ldclvs	3, cr0, [sl, #348]!	; 0x15c
    b248:	001c0800 	andseq	r0, ip, r0, lsl #16
    b24c:	9c010000 	stcls	0, cr0, [r1], {-0}
    b250:	000009ad 	andeq	r0, r0, sp, lsr #19
    b254:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    b258:	03570100 	cmpeq	r7, #0, 2
    b25c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b260:	65145001 	ldrvs	r5, [r4, #-1]
    b264:	0100000c 	tsteq	r0, ip
    b268:	00d70357 	sbcseq	r0, r7, r7, asr r3
    b26c:	51010000 	mrspl	r0, (UNDEF: 1)
    b270:	37611f00 	strbcc	r1, [r1, -r0, lsl #30]!
    b274:	a0010000 	andge	r0, r1, r0
    b278:	006e1603 	rsbeq	r1, lr, r3, lsl #12
    b27c:	00000408 	andeq	r0, r0, r8, lsl #8
    b280:	e09c0100 	adds	r0, ip, r0, lsl #2
    b284:	14000009 	strne	r0, [r0], #-9
    b288:	000034dc 	ldrdeq	r3, [r0], -ip
    b28c:	b403a001 	strlt	sl, [r3], #-1
    b290:	01000004 	tsteq	r0, r4
    b294:	38cd1450 	stmiacc	sp, {r4, r6, sl, ip}^
    b298:	a0010000 	andge	r0, r1, r0
    b29c:	00004c03 	andeq	r4, r0, r3, lsl #24
    b2a0:	00510100 	subseq	r0, r1, r0, lsl #2
    b2a4:	0035d51f 	eorseq	sp, r5, pc, lsl r5
    b2a8:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    b2ac:	08006e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp, sp, lr}
    b2b0:	00000008 	andeq	r0, r0, r8
    b2b4:	0a239c01 	beq	8f22c0 <__ram_size__+0x8e22c0>
    b2b8:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b2bc:	01000034 	tsteq	r0, r4, lsr r0
    b2c0:	04b403bf 	ldrteq	r0, [r4], #959	; 0x3bf
    b2c4:	50010000 	andpl	r0, r1, r0
    b2c8:	00372c14 	eorseq	r2, r7, r4, lsl ip
    b2cc:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    b2d0:	0000004c 	andeq	r0, r0, ip, asr #32
    b2d4:	78155101 	ldmdavc	r5, {r0, r8, ip, lr}
    b2d8:	01000035 	tsteq	r0, r5, lsr r0
    b2dc:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    b2e0:	42f50000 	rscsmi	r0, r5, #0
    b2e4:	1f000000 	svcne	0x00000000
    b2e8:	00003a63 	andeq	r3, r0, r3, ror #20
    b2ec:	2203dc01 	andcs	sp, r3, #256	; 0x100
    b2f0:	1208006e 	andne	r0, r8, #110	; 0x6e
    b2f4:	01000000 	mrseq	r0, (UNDEF: 0)
    b2f8:	000a669c 	muleq	sl, ip, r6
    b2fc:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b300:	dc010000 	stcle	0, cr0, [r1], {-0}
    b304:	0004b403 	andeq	fp, r4, r3, lsl #8
    b308:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b30c:	00003b6c 	andeq	r3, r0, ip, ror #22
    b310:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    b314:	16000000 	strne	r0, [r0], -r0
    b318:	14000043 	strne	r0, [r0], #-67	; 0xffffffbd
    b31c:	00000c65 	andeq	r0, r0, r5, ror #24
    b320:	d703dc01 	strle	sp, [r3, -r1, lsl #24]
    b324:	01000000 	mrseq	r0, (UNDEF: 0)
    b328:	321f0052 	andscc	r0, pc, #82	; 0x52
    b32c:	01000039 	tsteq	r0, r9, lsr r0
    b330:	6e3803f8 	mrcvs	3, 1, r0, cr8, cr8, {7}
    b334:	000e0800 	andeq	r0, lr, r0, lsl #16
    b338:	9c010000 	stcls	0, cr0, [r1], {-0}
    b33c:	00000a8b 	andeq	r0, r0, fp, lsl #21
    b340:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    b344:	03f80100 	mvnseq	r0, #0, 2
    b348:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b34c:	1f005001 	svcne	0x00005001
    b350:	000035a7 	andeq	r3, r0, r7, lsr #11
    b354:	46040e01 	strmi	r0, [r4], -r1, lsl #28
    b358:	1a08006e 	bne	20b518 <__ram_size__+0x1fb518>
    b35c:	01000000 	mrseq	r0, (UNDEF: 0)
    b360:	000af69c 	muleq	sl, ip, r6
    b364:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b368:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    b36c:	0004b404 	andeq	fp, r4, r4, lsl #8
    b370:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b374:	000033e5 	andeq	r3, r0, r5, ror #7
    b378:	4c040e01 	stcmi	14, cr0, [r4], {1}
    b37c:	50000000 	andpl	r0, r0, r0
    b380:	20000043 	andcs	r0, r0, r3, asr #32
    b384:	00000482 	andeq	r0, r0, r2, lsl #9
    b388:	08006e46 	stmdaeq	r0, {r1, r2, r6, r9, sl, fp, sp, lr}
    b38c:	0000000e 	andeq	r0, r0, lr
    b390:	21041501 	tstcs	r4, r1, lsl #10
    b394:	0000049b 	muleq	r0, fp, r4
    b398:	00004371 	andeq	r4, r0, r1, ror r3
    b39c:	00048f21 	andeq	r8, r4, r1, lsr #30
    b3a0:	00439200 	subeq	r9, r3, r0, lsl #4
    b3a4:	6e462200 	cdpvs	2, 4, cr2, cr6, cr0, {0}
    b3a8:	000e0800 	andeq	r0, lr, r0, lsl #16
    b3ac:	a7230000 	strge	r0, [r3, -r0]!
    b3b0:	a5000004 	strge	r0, [r0, #-4]
    b3b4:	00000043 	andeq	r0, r0, r3, asr #32
    b3b8:	201f0000 	andscs	r0, pc, r0
    b3bc:	0100003a 	tsteq	r0, sl, lsr r0
    b3c0:	6e60042d 	cdpvs	4, 6, cr0, cr0, cr13, {1}
    b3c4:	00340800 	eorseq	r0, r4, r0, lsl #16
    b3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    b3cc:	00000ba9 	andeq	r0, r0, r9, lsr #23
    b3d0:	0034dc15 	eorseq	sp, r4, r5, lsl ip
    b3d4:	042d0100 	strteq	r0, [sp], #-256	; 0xffffff00
    b3d8:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b3dc:	000043da 	ldrdeq	r4, [r0], -sl
    b3e0:	0037b515 	eorseq	fp, r7, r5, lsl r5
    b3e4:	042d0100 	strteq	r0, [sp], #-256	; 0xffffff00
    b3e8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3ec:	0000440e 	andeq	r4, r0, lr, lsl #8
    b3f0:	0039df15 	eorseq	sp, r9, r5, lsl pc
    b3f4:	042e0100 	strteq	r0, [lr], #-256	; 0xffffff00
    b3f8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3fc:	0000442f 	andeq	r4, r0, pc, lsr #8
    b400:	003b6315 	eorseq	r6, fp, r5, lsl r3
    b404:	042e0100 	strteq	r0, [lr], #-256	; 0xffffff00
    b408:	0000004c 	andeq	r0, r0, ip, asr #32
    b40c:	00004450 	andeq	r4, r0, r0, asr r4
    b410:	00048224 	andeq	r8, r4, r4, lsr #4
    b414:	006e7a00 	rsbeq	r7, lr, r0, lsl #20
    b418:	00000e08 	andeq	r0, r0, r8, lsl #28
    b41c:	04410100 	strbeq	r0, [r1], #-256	; 0xffffff00
    b420:	00000b86 	andeq	r0, r0, r6, lsl #23
    b424:	00049b21 	andeq	r9, r4, r1, lsr #22
    b428:	00448a00 	subeq	r8, r4, r0, lsl #20
    b42c:	048f2100 	streq	r2, [pc], #256	; b434 <_Minimum_Stack_Size+0xb334>
    b430:	449d0000 	ldrmi	r0, [sp], #0
    b434:	7a220000 	bvc	88b43c <__ram_size__+0x87b43c>
    b438:	0e08006e 	cdpeq	0, 0, cr0, cr8, cr14, {3}
    b43c:	23000000 	movwcs	r0, #0
    b440:	000004a7 	andeq	r0, r0, r7, lsr #9
    b444:	000044b0 			; <UNDEFINED> instruction: 0x000044b0
    b448:	741a0000 	ldrvc	r0, [sl], #-0
    b44c:	2f08006e 	svccs	0x0008006e
    b450:	9f000005 	svcls	0x00000005
    b454:	1b00000b 	blne	b488 <_Minimum_Stack_Size+0xb388>
    b458:	74025001 	strvc	r5, [r2], #-1
    b45c:	52011b00 	andpl	r1, r1, #0, 22
    b460:	25003101 	strcs	r3, [r0, #-257]	; 0xfffffeff
    b464:	08006e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
    b468:	000004ba 			; <UNDEFINED> instruction: 0x000004ba
    b46c:	389e1f00 	ldmcc	lr, {r8, r9, sl, fp, ip}
    b470:	b1010000 	mrslt	r0, (UNDEF: 1)
    b474:	006e9404 	rsbeq	r9, lr, r4, lsl #8
    b478:	00001408 	andeq	r1, r0, r8, lsl #8
    b47c:	0c9c0100 	ldfeqs	f0, [ip], {0}
    b480:	1400000c 	strne	r0, [r0], #-12
    b484:	000034dc 	ldrdeq	r3, [r0], -ip
    b488:	b404b101 	strlt	fp, [r4], #-257	; 0xfffffeff
    b48c:	01000004 	tsteq	r0, r4
    b490:	33fc1550 	mvnscc	r1, #80, 10	; 0x14000000
    b494:	b1010000 	mrslt	r0, (UNDEF: 1)
    b498:	00004c04 	andeq	r4, r0, r4, lsl #24
    b49c:	0044da00 	subeq	sp, r4, r0, lsl #20
    b4a0:	3b101400 	blcc	4104a8 <__ram_size__+0x4004a8>
    b4a4:	b1010000 	mrslt	r0, (UNDEF: 1)
    b4a8:	00004c04 	andeq	r4, r0, r4, lsl #24
    b4ac:	15520100 	ldrbne	r0, [r2, #-256]	; 0xffffff00
    b4b0:	0000387d 	andeq	r3, r0, sp, ror r8
    b4b4:	4c04b201 	sfmmi	f3, 1, [r4], {1}
    b4b8:	fb000000 	blx	b4c2 <_Minimum_Stack_Size+0xb3c2>
    b4bc:	16000044 	strne	r0, [r0], -r4, asr #32
    b4c0:	000034c2 	andeq	r3, r0, r2, asr #9
    b4c4:	4c04b401 	cfstrsmi	mvf11, [r4], {1}
    b4c8:	1c000000 	stcne	0, cr0, [r0], {-0}
    b4cc:	00000045 	andeq	r0, r0, r5, asr #32
    b4d0:	00398a1f 	eorseq	r8, r9, pc, lsl sl
    b4d4:	045b0100 	ldrbeq	r0, [fp], #-256	; 0xffffff00
    b4d8:	08006ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, sp, lr}
    b4dc:	00000018 	andeq	r0, r0, r8, lsl r0
    b4e0:	0c849c01 	stceq	12, cr9, [r4], {1}
    b4e4:	dc150000 	ldcle	0, cr0, [r5], {-0}
    b4e8:	01000034 	tsteq	r0, r4, lsr r0
    b4ec:	04b4045b 	ldrteq	r0, [r4], #1115	; 0x45b
    b4f0:	454b0000 	strbmi	r0, [fp, #-0]
    b4f4:	fc150000 	ldc2	0, cr0, [r5], {-0}
    b4f8:	01000033 	tsteq	r0, r3, lsr r0
    b4fc:	004c045b 	subeq	r0, ip, fp, asr r4
    b500:	456c0000 	strbmi	r0, [ip, #-0]!
    b504:	10150000 	andsne	r0, r5, r0
    b508:	0100003b 	tsteq	r0, fp, lsr r0
    b50c:	004c045b 	subeq	r0, ip, fp, asr r4
    b510:	458d0000 	strmi	r0, [sp]
    b514:	7d150000 	ldcvc	0, cr0, [r5, #-0]
    b518:	01000038 	tsteq	r0, r8, lsr r0
    b51c:	004c045c 	subeq	r0, ip, ip, asr r4
    b520:	45ae0000 	strmi	r0, [lr, #0]!
    b524:	c2160000 	andsgt	r0, r6, #0
    b528:	01000034 	tsteq	r0, r4, lsr r0
    b52c:	004c045e 	subeq	r0, ip, lr, asr r4
    b530:	45cf0000 	strbmi	r0, [pc]	; b538 <_Minimum_Stack_Size+0xb438>
    b534:	ae260000 	cdpge	0, 2, cr0, cr6, cr0, {0}
    b538:	a908006e 	stmdbge	r8, {r1, r2, r3, r5, r6}
    b53c:	1b00000b 	blne	b570 <_Minimum_Stack_Size+0xb470>
    b540:	f3035001 	vhadd.u8	d5, d3, d1
    b544:	00005001 	andeq	r5, r0, r1
    b548:	0035351f 	eorseq	r3, r5, pc, lsl r5
    b54c:	048d0100 	streq	r0, [sp], #256	; 0x100
    b550:	08006ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, sp, lr}
    b554:	00000012 	andeq	r0, r0, r2, lsl r0
    b558:	0cec9c01 	stcleq	12, cr9, [ip], #4
    b55c:	dc150000 	ldcle	0, cr0, [r5], {-0}
    b560:	01000034 	tsteq	r0, r4, lsr r0
    b564:	04b4048d 	ldrteq	r0, [r4], #1165	; 0x48d
    b568:	460c0000 	strmi	r0, [ip], -r0
    b56c:	fc150000 	ldc2	0, cr0, [r5], {-0}
    b570:	01000033 	tsteq	r0, r3, lsr r0
    b574:	004c048d 	subeq	r0, ip, sp, lsl #9
    b578:	462d0000 	strtmi	r0, [sp], -r0
    b57c:	10150000 	andsne	r0, r5, r0
    b580:	0100003b 	tsteq	r0, fp, lsr r0
    b584:	004c048e 	subeq	r0, ip, lr, lsl #9
    b588:	464e0000 	strbmi	r0, [lr], -r0
    b58c:	7d150000 	ldcvc	0, cr0, [r5, #-0]
    b590:	01000038 	tsteq	r0, r8, lsr r0
    b594:	004c048e 	subeq	r0, ip, lr, lsl #9
    b598:	466f0000 	strbtmi	r0, [pc], -r0
    b59c:	c6260000 	strtgt	r0, [r6], -r0
    b5a0:	a908006e 	stmdbge	r8, {r1, r2, r3, r5, r6}
    b5a4:	1b00000b 	blne	b5d8 <_Minimum_Stack_Size+0xb4d8>
    b5a8:	f3035001 	vhadd.u8	d5, d3, d1
    b5ac:	00005001 	andeq	r5, r0, r1
    b5b0:	0015d41f 	andseq	sp, r5, pc, lsl r4
    b5b4:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    b5b8:	08006ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr}
    b5bc:	00000006 	andeq	r0, r0, r6
    b5c0:	0d2d9c01 	stceq	12, cr9, [sp, #-4]!
    b5c4:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b5c8:	01000034 	tsteq	r0, r4, lsr r0
    b5cc:	04b404d6 	ldrteq	r0, [r4], #1238	; 0x4d6
    b5d0:	50010000 	andpl	r0, r1, r0
    b5d4:	00395414 	eorseq	r5, r9, r4, lsl r4
    b5d8:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    b5dc:	0000004c 	andeq	r0, r0, ip, asr #32
    b5e0:	fe145101 	cdp2	1, 1, cr5, cr4, cr1, {0}
    b5e4:	01000036 	tsteq	r0, r6, lsr r0
    b5e8:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    b5ec:	52010000 	andpl	r0, r1, #0
    b5f0:	38131f00 	ldmdacc	r3, {r8, r9, sl, fp, ip}
    b5f4:	f2010000 	vhadd.s8	d0, d1, d0
    b5f8:	006ed804 	rsbeq	sp, lr, r4, lsl #16
    b5fc:	00001008 	andeq	r1, r0, r8
    b600:	729c0100 	addsvc	r0, ip, #0, 2
    b604:	1400000d 	strne	r0, [r0], #-13
    b608:	000034dc 	ldrdeq	r3, [r0], -ip
    b60c:	b404f201 	strlt	pc, [r4], #-513	; 0xfffffdff
    b610:	01000004 	tsteq	r0, r4
    b614:	10fa1550 	rscsne	r1, sl, r0, asr r5
    b618:	f2010000 	vhadd.s8	d0, d1, d0
    b61c:	00004c04 	andeq	r4, r0, r4, lsl #24
    b620:	00469000 	subeq	r9, r6, r0
    b624:	35221600 	strcc	r1, [r2, #-1536]!	; 0xfffffa00
    b628:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    b62c:	00004c04 	andeq	r4, r0, r4, lsl #24
    b630:	0046b100 	subeq	fp, r6, r0, lsl #2
    b634:	82270000 	eorhi	r0, r7, #0
    b638:	e8000004 	stmda	r0, {r2}
    b63c:	1008006e 	andne	r0, r8, lr, rrx
    b640:	01000000 	mrseq	r0, (UNDEF: 0)
    b644:	000d9f9c 	muleq	sp, ip, pc	; <UNPREDICTABLE>
    b648:	048f2800 	streq	r2, [pc], #2048	; b650 <_Minimum_Stack_Size+0xb550>
    b64c:	50010000 	andpl	r0, r1, r0
    b650:	00049b21 	andeq	r9, r4, r1, lsr #22
    b654:	0046e600 	subeq	lr, r6, r0, lsl #12
    b658:	04a72300 	strteq	r2, [r7], #768	; 0x300
    b65c:	47070000 	strmi	r0, [r7, -r0]
    b660:	1f000000 	svcne	0x00000000
    b664:	00003787 	andeq	r3, r0, r7, lsl #15
    b668:	f8054501 			; <UNDEFINED> instruction: 0xf8054501
    b66c:	3c08006e 	stccc	0, cr0, [r8], {110}	; 0x6e
    b670:	01000000 	mrseq	r0, (UNDEF: 0)
    b674:	000e249c 	muleq	lr, ip, r4
    b678:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b67c:	45010000 	strmi	r0, [r1, #-0]
    b680:	0004b405 	andeq	fp, r4, r5, lsl #8
    b684:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b688:	000036d2 	ldrdeq	r3, [r0], -r2
    b68c:	4c054501 	cfstr32mi	mvfx4, [r5], {1}
    b690:	3c000000 	stccc	0, cr0, [r0], {-0}
    b694:	15000047 	strne	r0, [r0, #-71]	; 0xffffffb9
    b698:	000034a2 	andeq	r3, r0, r2, lsr #9
    b69c:	4c054601 	stcmi	6, cr4, [r5], {1}
    b6a0:	5d000000 	stcpl	0, cr0, [r0, #-0]
    b6a4:	15000047 	strne	r0, [r0, #-71]	; 0xffffffb9
    b6a8:	00003a6e 	andeq	r3, r0, lr, ror #20
    b6ac:	4c054601 	stcmi	6, cr4, [r5], {1}
    b6b0:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    b6b4:	16000047 	strne	r0, [r0], -r7, asr #32
    b6b8:	000034c2 	andeq	r3, r0, r2, asr #9
    b6bc:	4c054801 	stcmi	8, cr4, [r5], {1}
    b6c0:	9f000000 	svcls	0x00000000
    b6c4:	16000047 	strne	r0, [r0], -r7, asr #32
    b6c8:	000038dd 	ldrdeq	r3, [r0], -sp
    b6cc:	4c054901 	stcmi	9, cr4, [r5], {1}
    b6d0:	d4000000 	strle	r0, [r0], #-0
    b6d4:	16000047 	strne	r0, [r0], -r7, asr #32
    b6d8:	0000362d 	andeq	r3, r0, sp, lsr #12
    b6dc:	4c054a01 	stcmi	10, cr4, [r5], {1}
    b6e0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    b6e4:	00000047 	andeq	r0, r0, r7, asr #32
    b6e8:	003a7e1f 	eorseq	r7, sl, pc, lsl lr
    b6ec:	057f0100 	ldrbeq	r0, [pc, #-256]!	; b5f4 <_Minimum_Stack_Size+0xb4f4>
    b6f0:	08006f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr}
    b6f4:	00000010 	andeq	r0, r0, r0, lsl r0
    b6f8:	0e699c01 	cdpeq	12, 6, cr9, cr9, cr1, {0}
    b6fc:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b700:	01000034 	tsteq	r0, r4, lsr r0
    b704:	04b4057f 	ldrteq	r0, [r4], #1407	; 0x57f
    b708:	50010000 	andpl	r0, r1, r0
    b70c:	0034e115 	eorseq	lr, r4, r5, lsl r1
    b710:	057f0100 	ldrbeq	r0, [pc, #-256]!	; b618 <_Minimum_Stack_Size+0xb518>
    b714:	0000004c 	andeq	r0, r0, ip, asr #32
    b718:	00004828 	andeq	r4, r0, r8, lsr #16
    b71c:	0038dd16 	eorseq	sp, r8, r6, lsl sp
    b720:	05810100 	streq	r0, [r1, #256]	; 0x100
    b724:	0000004c 	andeq	r0, r0, ip, asr #32
    b728:	00004849 	andeq	r4, r0, r9, asr #16
    b72c:	343a1f00 	ldrtcc	r1, [sl], #-3840	; 0xfffff100
    b730:	a1010000 	mrsge	r0, (UNDEF: 1)
    b734:	006f4405 	rsbeq	r4, pc, r5, lsl #8
    b738:	00001408 	andeq	r1, r0, r8, lsl #8
    b73c:	ae9c0100 	fmlgee	f0, f4, f0
    b740:	1400000e 	strne	r0, [r0], #-14
    b744:	000034dc 	ldrdeq	r3, [r0], -ip
    b748:	b405a101 	strlt	sl, [r5], #-257	; 0xfffffeff
    b74c:	01000004 	tsteq	r0, r4
    b750:	34e11550 	strbtcc	r1, [r1], #1360	; 0x550
    b754:	a1010000 	mrsge	r0, (UNDEF: 1)
    b758:	00004c05 	andeq	r4, r0, r5, lsl #24
    b75c:	00487e00 	subeq	r7, r8, r0, lsl #28
    b760:	38dd1600 	ldmcc	sp, {r9, sl, ip}^
    b764:	a3010000 	movwge	r0, #4096	; 0x1000
    b768:	00004c05 	andeq	r4, r0, r5, lsl #24
    b76c:	00489f00 	subeq	r9, r8, r0, lsl #30
    b770:	401f0000 	andsmi	r0, pc, r0
    b774:	0100003b 	tsteq	r0, fp, lsr r0
    b778:	6f5805c3 	svcvs	0x005805c3
    b77c:	00100800 	andseq	r0, r0, r0, lsl #16
    b780:	9c010000 	stcls	0, cr0, [r1], {-0}
    b784:	00000ef3 	strdeq	r0, [r0], -r3
    b788:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    b78c:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    b790:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b794:	e1155001 	tst	r5, r1
    b798:	01000034 	tsteq	r0, r4, lsr r0
    b79c:	004c05c3 	subeq	r0, ip, r3, asr #11
    b7a0:	48d40000 	ldmmi	r4, {}^	; <UNPREDICTABLE>
    b7a4:	e6160000 	ldr	r0, [r6], -r0
    b7a8:	01000038 	tsteq	r0, r8, lsr r0
    b7ac:	004c05c5 	subeq	r0, ip, r5, asr #11
    b7b0:	48f50000 	ldmmi	r5!, {}^	; <UNPREDICTABLE>
    b7b4:	1f000000 	svcne	0x00000000
    b7b8:	00003849 	andeq	r3, r0, r9, asr #16
    b7bc:	6805e501 	stmdavs	r5, {r0, r8, sl, sp, lr, pc}
    b7c0:	1408006f 	strne	r0, [r8], #-111	; 0xffffff91
    b7c4:	01000000 	mrseq	r0, (UNDEF: 0)
    b7c8:	000f389c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
    b7cc:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b7d0:	e5010000 	str	r0, [r1, #-0]
    b7d4:	0004b405 	andeq	fp, r4, r5, lsl #8
    b7d8:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b7dc:	000034e1 	andeq	r3, r0, r1, ror #9
    b7e0:	4c05e501 	cfstr32mi	mvfx14, [r5], {1}
    b7e4:	2a000000 	bcs	b7ec <_Minimum_Stack_Size+0xb6ec>
    b7e8:	16000049 	strne	r0, [r0], -r9, asr #32
    b7ec:	000038e6 	andeq	r3, r0, r6, ror #17
    b7f0:	4c05e701 	stcmi	7, cr14, [r5], {1}
    b7f4:	4b000000 	blmi	b7fc <_Minimum_Stack_Size+0xb6fc>
    b7f8:	00000049 	andeq	r0, r0, r9, asr #32
    b7fc:	0035e31f 	eorseq	lr, r5, pc, lsl r3
    b800:	06020100 	streq	r0, [r2], -r0, lsl #2
    b804:	08006f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    b808:	00000018 	andeq	r0, r0, r8, lsl r0
    b80c:	0f6b9c01 	svceq	0x006b9c01
    b810:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b814:	01000034 	tsteq	r0, r4, lsr r0
    b818:	04b40602 	ldrteq	r0, [r4], #1538	; 0x602
    b81c:	50010000 	andpl	r0, r1, r0
    b820:	000c6514 	andeq	r6, ip, r4, lsl r5
    b824:	06020100 	streq	r0, [r2], -r0, lsl #2
    b828:	000000d7 	ldrdeq	r0, [r0], -r7
    b82c:	1f005101 	svcne	0x00005101
    b830:	000038fb 	strdeq	r3, [r0], -fp
    b834:	94061d01 	strls	r1, [r6], #-3329	; 0xfffff2ff
    b838:	1808006f 	stmdane	r8, {r0, r1, r2, r3, r5, r6}
    b83c:	01000000 	mrseq	r0, (UNDEF: 0)
    b840:	000f9e9c 	muleq	pc, ip, lr	; <UNPREDICTABLE>
    b844:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b848:	1d010000 	stcne	0, cr0, [r1, #-0]
    b84c:	0004b406 	andeq	fp, r4, r6, lsl #8
    b850:	14500100 	ldrbne	r0, [r0], #-256	; 0xffffff00
    b854:	00000c65 	andeq	r0, r0, r5, ror #24
    b858:	d7061d01 	strle	r1, [r6, -r1, lsl #26]
    b85c:	01000000 	mrseq	r0, (UNDEF: 0)
    b860:	661f0051 			; <UNDEFINED> instruction: 0x661f0051
    b864:	01000034 	tsteq	r0, r4, lsr r0
    b868:	6fac0639 	svcvs	0x00ac0639
    b86c:	00180800 	andseq	r0, r8, r0, lsl #16
    b870:	9c010000 	stcls	0, cr0, [r1], {-0}
    b874:	00000fd1 	ldrdeq	r0, [r0], -r1
    b878:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    b87c:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    b880:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b884:	65145001 	ldrvs	r5, [r4, #-1]
    b888:	0100000c 	tsteq	r0, ip
    b88c:	00d70639 	sbcseq	r0, r7, r9, lsr r6
    b890:	51010000 	mrspl	r0, (UNDEF: 1)
    b894:	39091f00 	stmdbcc	r9, {r8, r9, sl, fp, ip}
    b898:	55010000 	strpl	r0, [r1, #-0]
    b89c:	006fc406 	rsbeq	ip, pc, r6, lsl #8
    b8a0:	00001808 	andeq	r1, r0, r8, lsl #16
    b8a4:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    b8a8:	14000010 	strne	r0, [r0], #-16
    b8ac:	000034dc 	ldrdeq	r3, [r0], -ip
    b8b0:	b4065501 	strlt	r5, [r6], #-1281	; 0xfffffaff
    b8b4:	01000004 	tsteq	r0, r4
    b8b8:	0c651450 	cfstrdeq	mvd1, [r5], #-320	; 0xfffffec0
    b8bc:	55010000 	strpl	r0, [r1, #-0]
    b8c0:	0000d706 	andeq	sp, r0, r6, lsl #14
    b8c4:	00510100 	subseq	r0, r1, r0, lsl #2
    b8c8:	00348d1f 	eorseq	r8, r4, pc, lsl sp
    b8cc:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    b8d0:	08006fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    b8d4:	00000010 	andeq	r0, r0, r0, lsl r0
    b8d8:	10499c01 	subne	r9, r9, r1, lsl #24
    b8dc:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b8e0:	01000034 	tsteq	r0, r4, lsr r0
    b8e4:	04b40674 	ldrteq	r0, [r4], #1652	; 0x674
    b8e8:	50010000 	andpl	r0, r1, r0
    b8ec:	00338015 	eorseq	r8, r3, r5, lsl r0
    b8f0:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    b8f4:	0000004c 	andeq	r0, r0, ip, asr #32
    b8f8:	00004980 	andeq	r4, r0, r0, lsl #19
    b8fc:	0038dd16 	eorseq	sp, r8, r6, lsl sp
    b900:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    b904:	0000004c 	andeq	r0, r0, ip, asr #32
    b908:	000049a1 	andeq	r4, r0, r1, lsr #19
    b90c:	34251f00 	strtcc	r1, [r5], #-3840	; 0xfffff100
    b910:	95010000 	strls	r0, [r1, #-0]
    b914:	006fec06 	rsbeq	lr, pc, r6, lsl #24
    b918:	00001408 	andeq	r1, r0, r8, lsl #8
    b91c:	8e9c0100 	fmlhie	f0, f4, f0
    b920:	14000010 	strne	r0, [r0], #-16
    b924:	000034dc 	ldrdeq	r3, [r0], -ip
    b928:	b4069501 	strlt	r9, [r6], #-1281	; 0xfffffaff
    b92c:	01000004 	tsteq	r0, r4
    b930:	33801550 	orrcc	r1, r0, #80, 10	; 0x14000000
    b934:	95010000 	strls	r0, [r1, #-0]
    b938:	00004c06 	andeq	r4, r0, r6, lsl #24
    b93c:	0049d600 	subeq	sp, r9, r0, lsl #12
    b940:	38dd1600 	ldmcc	sp, {r9, sl, ip}^
    b944:	97010000 	strls	r0, [r1, -r0]
    b948:	00004c06 	andeq	r4, r0, r6, lsl #24
    b94c:	0049f700 	subeq	pc, r9, r0, lsl #14
    b950:	8e1f0000 	cdphi	0, 1, cr0, cr15, cr0, {0}
    b954:	01000033 	tsteq	r0, r3, lsr r0
    b958:	700006b6 			; <UNDEFINED> instruction: 0x700006b6
    b95c:	00100800 	andseq	r0, r0, r0, lsl #16
    b960:	9c010000 	stcls	0, cr0, [r1], {-0}
    b964:	000010d3 	ldrdeq	r1, [r0], -r3
    b968:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    b96c:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    b970:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    b974:	80155001 	andshi	r5, r5, r1
    b978:	01000033 	tsteq	r0, r3, lsr r0
    b97c:	004c06b6 	strheq	r0, [ip], #-102	; 0xffffff9a
    b980:	4a2c0000 	bmi	b0b988 <__ram_size__+0xafb988>
    b984:	e6160000 	ldr	r0, [r6], -r0
    b988:	01000038 	tsteq	r0, r8, lsr r0
    b98c:	004c06b8 	strheq	r0, [ip], #-104	; 0xffffff98
    b990:	4a4d0000 	bmi	134b998 <__ram_size__+0x133b998>
    b994:	1f000000 	svcne	0x00000000
    b998:	00000cba 			; <UNDEFINED> instruction: 0x00000cba
    b99c:	1006d701 	andne	sp, r6, r1, lsl #14
    b9a0:	14080070 	strne	r0, [r8], #-112	; 0xffffff90
    b9a4:	01000000 	mrseq	r0, (UNDEF: 0)
    b9a8:	0011189c 	mulseq	r1, ip, r8
    b9ac:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    b9b0:	d7010000 	strle	r0, [r1, -r0]
    b9b4:	0004b406 	andeq	fp, r4, r6, lsl #8
    b9b8:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    b9bc:	00003380 	andeq	r3, r0, r0, lsl #7
    b9c0:	4c06d701 	stcmi	7, cr13, [r6], {1}
    b9c4:	82000000 	andhi	r0, r0, #0
    b9c8:	1600004a 	strne	r0, [r0], -sl, asr #32
    b9cc:	000038e6 	andeq	r3, r0, r6, ror #17
    b9d0:	4c06d901 	stcmi	9, cr13, [r6], {1}
    b9d4:	a3000000 	movwge	r0, #0
    b9d8:	0000004a 	andeq	r0, r0, sl, asr #32
    b9dc:	0035c31f 	eorseq	ip, r5, pc, lsl r3
    b9e0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    b9e4:	08007024 	stmdaeq	r0, {r2, r5, ip, sp, lr}
    b9e8:	00000010 	andeq	r0, r0, r0, lsl r0
    b9ec:	115d9c01 	cmpne	sp, r1, lsl #24
    b9f0:	dc140000 	ldcle	0, cr0, [r4], {-0}
    b9f4:	01000034 	tsteq	r0, r4, lsr r0
    b9f8:	04b406f7 	ldrteq	r0, [r4], #1783	; 0x6f7
    b9fc:	50010000 	andpl	r0, r1, r0
    ba00:	0033c015 	eorseq	ip, r3, r5, lsl r0
    ba04:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    ba08:	0000004c 	andeq	r0, r0, ip, asr #32
    ba0c:	00004ad8 	ldrdeq	r4, [r0], -r8
    ba10:	0038dd16 	eorseq	sp, r8, r6, lsl sp
    ba14:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    ba18:	0000004c 	andeq	r0, r0, ip, asr #32
    ba1c:	00004af9 	strdeq	r4, [r0], -r9
    ba20:	364a1f00 	strbcc	r1, [sl], -r0, lsl #30
    ba24:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    ba28:	00703407 	rsbseq	r3, r0, r7, lsl #8
    ba2c:	00001408 	andeq	r1, r0, r8, lsl #8
    ba30:	a29c0100 	addsge	r0, ip, #0, 2
    ba34:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    ba38:	000034dc 	ldrdeq	r3, [r0], -ip
    ba3c:	b4071801 	strlt	r1, [r7], #-2049	; 0xfffff7ff
    ba40:	01000004 	tsteq	r0, r4
    ba44:	33c01550 	biccc	r1, r0, #80, 10	; 0x14000000
    ba48:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    ba4c:	00004c07 	andeq	r4, r0, r7, lsl #24
    ba50:	004b2e00 	subeq	r2, fp, r0, lsl #28
    ba54:	38dd1600 	ldmcc	sp, {r9, sl, ip}^
    ba58:	1a010000 	bne	4ba60 <__ram_size__+0x3ba60>
    ba5c:	00004c07 	andeq	r4, r0, r7, lsl #24
    ba60:	004b4f00 	subeq	r4, fp, r0, lsl #30
    ba64:	ca1f0000 	bgt	7cba6c <__ram_size__+0x7bba6c>
    ba68:	01000034 	tsteq	r0, r4, lsr r0
    ba6c:	70480739 	subvc	r0, r8, r9, lsr r7
    ba70:	00100800 	andseq	r0, r0, r0, lsl #16
    ba74:	9c010000 	stcls	0, cr0, [r1], {-0}
    ba78:	000011e7 	andeq	r1, r0, r7, ror #3
    ba7c:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    ba80:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    ba84:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    ba88:	c0155001 	andsgt	r5, r5, r1
    ba8c:	01000033 	tsteq	r0, r3, lsr r0
    ba90:	004c0739 	subeq	r0, ip, r9, lsr r7
    ba94:	4b840000 	blmi	fe10ba9c <__ram_end__+0xde0fba9c>
    ba98:	e6160000 	ldr	r0, [r6], -r0
    ba9c:	01000038 	tsteq	r0, r8, lsr r0
    baa0:	004c073b 	subeq	r0, ip, fp, lsr r7
    baa4:	4ba50000 	blmi	fe94baac <__ram_end__+0xde93baac>
    baa8:	1f000000 	svcne	0x00000000
    baac:	00003310 	andeq	r3, r0, r0, lsl r3
    bab0:	58075a01 	stmdapl	r7, {r0, r9, fp, ip, lr}
    bab4:	14080070 	strne	r0, [r8], #-112	; 0xffffff90
    bab8:	01000000 	mrseq	r0, (UNDEF: 0)
    babc:	00122c9c 	mulseq	r2, ip, ip
    bac0:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    bac4:	5a010000 	bpl	4bacc <__ram_size__+0x3bacc>
    bac8:	0004b407 	andeq	fp, r4, r7, lsl #8
    bacc:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    bad0:	000033c0 	andeq	r3, r0, r0, asr #7
    bad4:	4c075a01 	stcmi	10, cr5, [r7], {1}
    bad8:	da000000 	ble	bae0 <_Minimum_Stack_Size+0xb9e0>
    badc:	1600004b 	strne	r0, [r0], -fp, asr #32
    bae0:	000038e6 	andeq	r3, r0, r6, ror #17
    bae4:	4c075c01 	stcmi	12, cr5, [r7], {1}
    bae8:	fb000000 	blx	baf2 <_Minimum_Stack_Size+0xb9f2>
    baec:	0000004b 	andeq	r0, r0, fp, asr #32
    baf0:	003aea1f 	eorseq	lr, sl, pc, lsl sl
    baf4:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    baf8:	0800706c 	stmdaeq	r0, {r2, r3, r5, r6, ip, sp, lr}
    bafc:	00000010 	andeq	r0, r0, r0, lsl r0
    bb00:	12719c01 	rsbsne	r9, r1, #256	; 0x100
    bb04:	dc140000 	ldcle	0, cr0, [r4], {-0}
    bb08:	01000034 	tsteq	r0, r4, lsr r0
    bb0c:	04b4077b 	ldrteq	r0, [r4], #1915	; 0x77b
    bb10:	50010000 	andpl	r0, r1, r0
    bb14:	0036f215 	eorseq	pc, r6, r5, lsl r2	; <UNPREDICTABLE>
    bb18:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    bb1c:	0000004c 	andeq	r0, r0, ip, asr #32
    bb20:	00004c30 	andeq	r4, r0, r0, lsr ip
    bb24:	0038dd16 	eorseq	sp, r8, r6, lsl sp
    bb28:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    bb2c:	0000004c 	andeq	r0, r0, ip, asr #32
    bb30:	00004c51 	andeq	r4, r0, r1, asr ip
    bb34:	3a101f00 	bcc	41373c <__ram_size__+0x40373c>
    bb38:	9b010000 	blls	4bb40 <__ram_size__+0x3bb40>
    bb3c:	00707c07 	rsbseq	r7, r0, r7, lsl #24
    bb40:	00001008 	andeq	r1, r0, r8
    bb44:	b69c0100 	ldrlt	r0, [ip], r0, lsl #2
    bb48:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
    bb4c:	000034dc 	ldrdeq	r3, [r0], -ip
    bb50:	b4079b01 	strlt	r9, [r7], #-2817	; 0xfffff4ff
    bb54:	01000004 	tsteq	r0, r4
    bb58:	36f21550 	usatcc	r1, #18, r0, asr #10
    bb5c:	9b010000 	blls	4bb64 <__ram_size__+0x3bb64>
    bb60:	00004c07 	andeq	r4, r0, r7, lsl #24
    bb64:	004c8600 	subeq	r8, ip, r0, lsl #12
    bb68:	38dd1600 	ldmcc	sp, {r9, sl, ip}^
    bb6c:	9d010000 	stcls	0, cr0, [r1, #-0]
    bb70:	00004c07 	andeq	r4, r0, r7, lsl #24
    bb74:	004ca700 	subeq	sl, ip, r0, lsl #14
    bb78:	391f0000 	ldmdbcc	pc, {}	; <UNPREDICTABLE>
    bb7c:	01000038 	tsteq	r0, r8, lsr r0
    bb80:	708c07bb 			; <UNDEFINED> instruction: 0x708c07bb
    bb84:	00100800 	andseq	r0, r0, r0, lsl #16
    bb88:	9c010000 	stcls	0, cr0, [r1], {-0}
    bb8c:	000012fb 	strdeq	r1, [r0], -fp
    bb90:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    bb94:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    bb98:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    bb9c:	f2155001 	vhadd.s16	d5, d5, d1
    bba0:	01000036 	tsteq	r0, r6, lsr r0
    bba4:	004c07bb 	strheq	r0, [ip], #-123	; 0xffffff85
    bba8:	4cd10000 	ldclmi	0, cr0, [r1], {0}
    bbac:	e6160000 	ldr	r0, [r6], -r0
    bbb0:	01000038 	tsteq	r0, r8, lsr r0
    bbb4:	004c07bd 	strheq	r0, [ip], #-125	; 0xffffff83
    bbb8:	4cf20000 	ldclmi	0, cr0, [r2]
    bbbc:	1f000000 	svcne	0x00000000
    bbc0:	00003597 	muleq	r0, r7, r5
    bbc4:	9c07db01 	stcls	11, cr13, [r7], {1}
    bbc8:	10080070 	andne	r0, r8, r0, ror r0
    bbcc:	01000000 	mrseq	r0, (UNDEF: 0)
    bbd0:	0013409c 	mulseq	r3, ip, r0
    bbd4:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    bbd8:	db010000 	blle	4bbe0 <__ram_size__+0x3bbe0>
    bbdc:	0004b407 	andeq	fp, r4, r7, lsl #8
    bbe0:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    bbe4:	000036f2 	strdeq	r3, [r0], -r2
    bbe8:	4c07db01 	stcmi	11, cr13, [r7], {1}
    bbec:	27000000 	strcs	r0, [r0, -r0]
    bbf0:	1600004d 	strne	r0, [r0], -sp, asr #32
    bbf4:	000038e6 	andeq	r3, r0, r6, ror #17
    bbf8:	4c07dd01 	stcmi	13, cr13, [r7], {1}
    bbfc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    bc00:	0000004d 	andeq	r0, r0, sp, asr #32
    bc04:	0033221f 	eorseq	r2, r3, pc, lsl r2
    bc08:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    bc0c:	080070ac 	stmdaeq	r0, {r2, r3, r5, r7, ip, sp, lr}
    bc10:	00000010 	andeq	r0, r0, r0, lsl r0
    bc14:	13859c01 	orrne	r9, r5, #256	; 0x100
    bc18:	dc140000 	ldcle	0, cr0, [r4], {-0}
    bc1c:	01000034 	tsteq	r0, r4, lsr r0
    bc20:	04b407fb 	ldrteq	r0, [r4], #2043	; 0x7fb
    bc24:	50010000 	andpl	r0, r1, r0
    bc28:	000d0a15 	andeq	r0, sp, r5, lsl sl
    bc2c:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    bc30:	0000004c 	andeq	r0, r0, ip, asr #32
    bc34:	00004d72 	andeq	r4, r0, r2, ror sp
    bc38:	00362d16 	eorseq	r2, r6, r6, lsl sp
    bc3c:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    bc40:	0000004c 	andeq	r0, r0, ip, asr #32
    bc44:	00004d93 	muleq	r0, r3, sp
    bc48:	38ac1f00 	stmiacc	ip!, {r8, r9, sl, fp, ip}
    bc4c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    bc50:	0070bc08 	rsbseq	fp, r0, r8, lsl #24
    bc54:	00001008 	andeq	r1, r0, r8
    bc58:	ca9c0100 	bgt	fe70c060 <__ram_end__+0xde6fc060>
    bc5c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    bc60:	000034dc 	ldrdeq	r3, [r0], -ip
    bc64:	b4081801 	strlt	r1, [r8], #-2049	; 0xfffff7ff
    bc68:	01000004 	tsteq	r0, r4
    bc6c:	103a1550 	eorsne	r1, sl, r0, asr r5
    bc70:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    bc74:	00004c08 	andeq	r4, r0, r8, lsl #24
    bc78:	004dc800 	subeq	ip, sp, r0, lsl #16
    bc7c:	362d1600 	strtcc	r1, [sp], -r0, lsl #12
    bc80:	1a010000 	bne	4bc88 <__ram_size__+0x3bc88>
    bc84:	00004c08 	andeq	r4, r0, r8, lsl #24
    bc88:	004de900 	subeq	lr, sp, r0, lsl #18
    bc8c:	ab1f0000 	blge	7cbc94 <__ram_size__+0x7bbc94>
    bc90:	0100003b 	tsteq	r0, fp, lsr r0
    bc94:	70cc0836 	sbcvc	r0, ip, r6, lsr r8
    bc98:	00140800 	andseq	r0, r4, r0, lsl #16
    bc9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    bca0:	0000140f 	andeq	r1, r0, pc, lsl #8
    bca4:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    bca8:	08360100 	ldmdaeq	r6!, {r8}
    bcac:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    bcb0:	0a155001 	beq	55fcbc <__ram_size__+0x54fcbc>
    bcb4:	0100000d 	tsteq	r0, sp
    bcb8:	004c0836 	subeq	r0, ip, r6, lsr r8
    bcbc:	4e1e0000 	cdpmi	0, 1, cr0, cr14, cr0, {0}
    bcc0:	2d160000 	ldccs	0, cr0, [r6, #-0]
    bcc4:	01000036 	tsteq	r0, r6, lsr r0
    bcc8:	004c0838 	subeq	r0, ip, r8, lsr r8
    bccc:	4e3f0000 	cdpmi	0, 3, cr0, cr15, cr0, {0}
    bcd0:	1f000000 	svcne	0x00000000
    bcd4:	00003aaa 	andeq	r3, r0, sl, lsr #21
    bcd8:	e0085301 	and	r5, r8, r1, lsl #6
    bcdc:	14080070 	strne	r0, [r8], #-112	; 0xffffff90
    bce0:	01000000 	mrseq	r0, (UNDEF: 0)
    bce4:	0014549c 	mulseq	r4, ip, r4
    bce8:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    bcec:	53010000 	movwpl	r0, #4096	; 0x1000
    bcf0:	0004b408 	andeq	fp, r4, r8, lsl #8
    bcf4:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    bcf8:	0000103a 	andeq	r1, r0, sl, lsr r0
    bcfc:	4c085301 	stcmi	3, cr5, [r8], {1}
    bd00:	74000000 	strvc	r0, [r0], #-0
    bd04:	1600004e 	strne	r0, [r0], -lr, asr #32
    bd08:	0000362d 	andeq	r3, r0, sp, lsr #12
    bd0c:	4c085501 	cfstr32mi	mvfx5, [r8], {1}
    bd10:	95000000 	strls	r0, [r0, #-0]
    bd14:	0000004e 	andeq	r0, r0, lr, asr #32
    bd18:	003afa1f 	eorseq	pc, sl, pc, lsl sl	; <UNPREDICTABLE>
    bd1c:	08710100 	ldmdaeq	r1!, {r8}^
    bd20:	080070f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip, sp, lr}
    bd24:	00000014 	andeq	r0, r0, r4, lsl r0
    bd28:	14999c01 	ldrne	r9, [r9], #3073	; 0xc01
    bd2c:	dc140000 	ldcle	0, cr0, [r4], {-0}
    bd30:	01000034 	tsteq	r0, r4, lsr r0
    bd34:	04b40871 	ldrteq	r0, [r4], #2161	; 0x871
    bd38:	50010000 	andpl	r0, r1, r0
    bd3c:	000d0a15 	andeq	r0, sp, r5, lsl sl
    bd40:	08710100 	ldmdaeq	r1!, {r8}^
    bd44:	0000004c 	andeq	r0, r0, ip, asr #32
    bd48:	00004eca 	andeq	r4, r0, sl, asr #29
    bd4c:	00362d16 	eorseq	r2, r6, r6, lsl sp
    bd50:	08730100 	ldmdaeq	r3!, {r8}^
    bd54:	0000004c 	andeq	r0, r0, ip, asr #32
    bd58:	00004eeb 	andeq	r4, r0, fp, ror #29
    bd5c:	33691f00 	cmncc	r9, #0, 30
    bd60:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    bd64:	00710808 	rsbseq	r0, r1, r8, lsl #16
    bd68:	00001408 	andeq	r1, r0, r8, lsl #8
    bd6c:	de9c0100 	fmllee	f0, f4, f0
    bd70:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
    bd74:	000034dc 	ldrdeq	r3, [r0], -ip
    bd78:	b4088e01 	strlt	r8, [r8], #-3585	; 0xfffff1ff
    bd7c:	01000004 	tsteq	r0, r4
    bd80:	103a1550 	eorsne	r1, sl, r0, asr r5
    bd84:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    bd88:	00004c08 	andeq	r4, r0, r8, lsl #24
    bd8c:	004f2000 	subeq	r2, pc, r0
    bd90:	362d1600 	strtcc	r1, [sp], -r0, lsl #12
    bd94:	90010000 	andls	r0, r1, r0
    bd98:	00004c08 	andeq	r4, r0, r8, lsl #24
    bd9c:	004f4100 	subeq	r4, pc, r0, lsl #2
    bda0:	c11f0000 	tstgt	pc, r0
    bda4:	0100003a 	tsteq	r0, sl, lsr r0
    bda8:	711c08ac 	tstvc	ip, ip, lsr #17
    bdac:	00140800 	andseq	r0, r4, r0, lsl #16
    bdb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    bdb4:	00001523 	andeq	r1, r0, r3, lsr #10
    bdb8:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    bdbc:	08ac0100 	stmiaeq	ip!, {r8}
    bdc0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    bdc4:	0a155001 	beq	55fdd0 <__ram_size__+0x54fdd0>
    bdc8:	0100000d 	tsteq	r0, sp
    bdcc:	004c08ac 	subeq	r0, ip, ip, lsr #17
    bdd0:	4f760000 	svcmi	0x00760000
    bdd4:	2d160000 	ldccs	0, cr0, [r6, #-0]
    bdd8:	01000036 	tsteq	r0, r6, lsr r0
    bddc:	004c08ae 	subeq	r0, ip, lr, lsr #17
    bde0:	4f970000 	svcmi	0x00970000
    bde4:	1f000000 	svcne	0x00000000
    bde8:	00003710 	andeq	r3, r0, r0, lsl r7
    bdec:	3008ce01 	andcc	ip, r8, r1, lsl #28
    bdf0:	1c080071 	stcne	0, cr0, [r8], {113}	; 0x71
    bdf4:	01000000 	mrseq	r0, (UNDEF: 0)
    bdf8:	0015669c 	mulseq	r5, ip, r6
    bdfc:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    be00:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    be04:	0004b408 	andeq	fp, r4, r8, lsl #8
    be08:	14500100 	ldrbne	r0, [r0], #-256	; 0xffffff00
    be0c:	000038ef 	andeq	r3, r0, pc, ror #17
    be10:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    be14:	01000000 	mrseq	r0, (UNDEF: 0)
    be18:	395e1551 	ldmdbcc	lr, {r0, r4, r6, r8, sl, ip}^
    be1c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    be20:	00004c08 	andeq	r4, r0, r8, lsl #24
    be24:	004fcc00 	subeq	ip, pc, r0, lsl #24
    be28:	101f0000 	andsne	r0, pc, r0
    be2c:	01000034 	tsteq	r0, r4, lsr r0
    be30:	714c08ea 	smlalttvc	r0, ip, sl, r8
    be34:	001c0800 	andseq	r0, ip, r0, lsl #16
    be38:	9c010000 	stcls	0, cr0, [r1], {-0}
    be3c:	000015a9 	andeq	r1, r0, r9, lsr #11
    be40:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    be44:	08ea0100 	stmiaeq	sl!, {r8}^
    be48:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    be4c:	ef145001 	svc	0x00145001
    be50:	01000038 	tsteq	r0, r8, lsr r0
    be54:	004c08ea 	subeq	r0, ip, sl, ror #17
    be58:	51010000 	mrspl	r0, (UNDEF: 1)
    be5c:	0037a215 	eorseq	sl, r7, r5, lsl r2
    be60:	08ea0100 	stmiaeq	sl!, {r8}^
    be64:	0000004c 	andeq	r0, r0, ip, asr #32
    be68:	00004fed 	andeq	r4, r0, sp, ror #31
    be6c:	369d1f00 	ldrcc	r1, [sp], r0, lsl #30
    be70:	12010000 	andne	r0, r1, #0
    be74:	00716809 	rsbseq	r6, r1, r9, lsl #16
    be78:	00004408 	andeq	r4, r0, r8, lsl #8
    be7c:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    be80:	15000015 	strne	r0, [r0, #-21]	; 0xffffffeb
    be84:	000034dc 	ldrdeq	r3, [r0], -ip
    be88:	b4091201 	strlt	r1, [r9], #-513	; 0xfffffdff
    be8c:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    be90:	15000050 	strne	r0, [r0, #-80]	; 0xffffffb0
    be94:	000038ef 	andeq	r3, r0, pc, ror #17
    be98:	4c091201 	sfmmi	f1, 4, [r9], {1}
    be9c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    bea0:	15000050 	strne	r0, [r0, #-80]	; 0xffffffb0
    bea4:	0000133f 	andeq	r1, r0, pc, lsr r3
    bea8:	4c091201 	sfmmi	f1, 4, [r9], {1}
    beac:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    beb0:	00000050 	andeq	r0, r0, r0, asr r0
    beb4:	0037ce1f 	eorseq	ip, r7, pc, lsl lr
    beb8:	09380100 	ldmdbeq	r8!, {r8}
    bebc:	080071ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp, lr}
    bec0:	00000018 	andeq	r0, r0, r8, lsl r0
    bec4:	16239c01 	strtne	r9, [r3], -r1, lsl #24
    bec8:	dc140000 	ldcle	0, cr0, [r4], {-0}
    becc:	01000034 	tsteq	r0, r4, lsr r0
    bed0:	04b40938 	ldrteq	r0, [r4], #2360	; 0x938
    bed4:	50010000 	andpl	r0, r1, r0
    bed8:	000c6514 	andeq	r6, ip, r4, lsl r5
    bedc:	09380100 	ldmdbeq	r8!, {r8}
    bee0:	000000d7 	ldrdeq	r0, [r0], -r7
    bee4:	1f005101 	svcne	0x00005101
    bee8:	0000344e 	andeq	r3, r0, lr, asr #8
    beec:	c4095501 	strgt	r5, [r9], #-1281	; 0xfffffaff
    bef0:	18080071 	stmdane	r8, {r0, r4, r5, r6}
    bef4:	01000000 	mrseq	r0, (UNDEF: 0)
    bef8:	0016569c 	mulseq	r6, ip, r6
    befc:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    bf00:	55010000 	strpl	r0, [r1, #-0]
    bf04:	0004b409 	andeq	fp, r4, r9, lsl #8
    bf08:	14500100 	ldrbne	r0, [r0], #-256	; 0xffffff00
    bf0c:	000037e6 	andeq	r3, r0, r6, ror #15
    bf10:	4c095501 	cfstr32mi	mvfx5, [r9], {1}
    bf14:	01000000 	mrseq	r0, (UNDEF: 0)
    bf18:	4c1f0051 	ldcmi	0, cr0, [pc], {81}	; 0x51
    bf1c:	01000037 	tsteq	r0, r7, lsr r0
    bf20:	71dc0970 	bicsvc	r0, ip, r0, ror r9
    bf24:	00180800 	andseq	r0, r8, r0, lsl #16
    bf28:	9c010000 	stcls	0, cr0, [r1], {-0}
    bf2c:	00001689 	andeq	r1, r0, r9, lsl #13
    bf30:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    bf34:	09700100 	ldmdbeq	r0!, {r8}^
    bf38:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    bf3c:	65145001 	ldrvs	r5, [r4, #-1]
    bf40:	0100000c 	tsteq	r0, ip
    bf44:	00d70970 	sbcseq	r0, r7, r0, ror r9
    bf48:	51010000 	mrspl	r0, (UNDEF: 1)
    bf4c:	39ab1f00 	stmibcc	fp!, {r8, r9, sl, fp, ip}
    bf50:	8d010000 	stchi	0, cr0, [r1, #-0]
    bf54:	0071f409 	rsbseq	pc, r1, r9, lsl #8
    bf58:	00001608 	andeq	r1, r0, r8, lsl #12
    bf5c:	be9c0100 	fmllte	f0, f4, f0
    bf60:	14000016 	strne	r0, [r0], #-22	; 0xffffffea
    bf64:	000034dc 	ldrdeq	r3, [r0], -ip
    bf68:	b4098d01 	strlt	r8, [r9], #-3329	; 0xfffff2ff
    bf6c:	01000004 	tsteq	r0, r4
    bf70:	34761550 	ldrbtcc	r1, [r6], #-1360	; 0xfffffab0
    bf74:	8d010000 	stchi	0, cr0, [r1, #-0]
    bf78:	00004c09 	andeq	r4, r0, r9, lsl #24
    bf7c:	00508900 	subseq	r8, r0, r0, lsl #18
    bf80:	6e1f0000 	cdpvs	0, 1, cr0, cr15, cr0, {0}
    bf84:	01000036 	tsteq	r0, r6, lsr r0
    bf88:	720a09ae 	andvc	r0, sl, #2850816	; 0x2b8000
    bf8c:	00160800 	andseq	r0, r6, r0, lsl #16
    bf90:	9c010000 	stcls	0, cr0, [r1], {-0}
    bf94:	000016f3 	strdeq	r1, [r0], -r3
    bf98:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    bf9c:	09ae0100 	stmibeq	lr!, {r8}
    bfa0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    bfa4:	c2155001 	andsgt	r5, r5, #1
    bfa8:	01000039 	tsteq	r0, r9, lsr r0
    bfac:	004c09ae 	subeq	r0, ip, lr, lsr #19
    bfb0:	50aa0000 	adcpl	r0, sl, r0
    bfb4:	1f000000 	svcne	0x00000000
    bfb8:	0000388a 	andeq	r3, r0, sl, lsl #17
    bfbc:	2009ca01 	andcs	ip, r9, r1, lsl #20
    bfc0:	16080072 			; <UNDEFINED> instruction: 0x16080072
    bfc4:	01000000 	mrseq	r0, (UNDEF: 0)
    bfc8:	0017289c 	mulseq	r7, ip, r8
    bfcc:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    bfd0:	ca010000 	bgt	4bfd8 <__ram_size__+0x3bfd8>
    bfd4:	0004b409 	andeq	fp, r4, r9, lsl #8
    bfd8:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    bfdc:	00003506 	andeq	r3, r0, r6, lsl #10
    bfe0:	4c09ca01 	stcmi	10, cr12, [r9], {1}
    bfe4:	cb000000 	blgt	bfec <_Minimum_Stack_Size+0xbeec>
    bfe8:	00000050 	andeq	r0, r0, r0, asr r0
    bfec:	003b7a1f 	eorseq	r7, fp, pc, lsl sl
    bff0:	09e40100 	stmibeq	r4!, {r8}^
    bff4:	08007236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip, sp, lr}
    bff8:	00000016 	andeq	r0, r0, r6, lsl r0
    bffc:	175d9c01 	ldrbne	r9, [sp, -r1, lsl #24]
    c000:	dc140000 	ldcle	0, cr0, [r4], {-0}
    c004:	01000034 	tsteq	r0, r4, lsr r0
    c008:	04b409e4 	ldrteq	r0, [r4], #2532	; 0x9e4
    c00c:	50010000 	andpl	r0, r1, r0
    c010:	003a3b15 	eorseq	r3, sl, r5, lsl fp
    c014:	09e40100 	stmibeq	r4!, {r8}^
    c018:	0000004c 	andeq	r0, r0, ip, asr #32
    c01c:	000050ec 	andeq	r5, r0, ip, ror #1
    c020:	36c31f00 	strbcc	r1, [r3], r0, lsl #30
    c024:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    c028:	00724c09 	rsbseq	r4, r2, r9, lsl #24
    c02c:	00000408 	andeq	r0, r0, r8, lsl #8
    c030:	909c0100 	addsls	r0, ip, r0, lsl #2
    c034:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    c038:	000034dc 	ldrdeq	r3, [r0], -ip
    c03c:	b409f901 	strlt	pc, [r9], #-2305	; 0xfffff6ff
    c040:	01000004 	tsteq	r0, r4
    c044:	05cf1450 	strbeq	r1, [pc, #1104]	; c49c <_Minimum_Stack_Size+0xc39c>
    c048:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    c04c:	00004c09 	andeq	r4, r0, r9, lsl #24
    c050:	00510100 	subseq	r0, r1, r0, lsl #2
    c054:	001a831f 	andseq	r8, sl, pc, lsl r3
    c058:	0a0a0100 	beq	28c460 <__ram_size__+0x27c460>
    c05c:	08007250 	stmdaeq	r0, {r4, r6, r9, ip, sp, lr}
    c060:	00000004 	andeq	r0, r0, r4
    c064:	17c39c01 	strbne	r9, [r3, r1, lsl #24]
    c068:	dc140000 	ldcle	0, cr0, [r4], {-0}
    c06c:	01000034 	tsteq	r0, r4, lsr r0
    c070:	04b40a0a 	ldrteq	r0, [r4], #2570	; 0xa0a
    c074:	50010000 	andpl	r0, r1, r0
    c078:	001a8a14 	andseq	r8, sl, r4, lsl sl
    c07c:	0a0a0100 	beq	28c484 <__ram_size__+0x27c484>
    c080:	0000004c 	andeq	r0, r0, ip, asr #32
    c084:	1f005101 	svcne	0x00005101
    c088:	00003349 	andeq	r3, r0, r9, asr #6
    c08c:	540a1c01 	strpl	r1, [sl], #-3073	; 0xfffff3ff
    c090:	04080072 	streq	r0, [r8], #-114	; 0xffffff8e
    c094:	01000000 	mrseq	r0, (UNDEF: 0)
    c098:	0017f69c 	mulseq	r7, ip, r6
    c09c:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    c0a0:	1c010000 	stcne	0, cr0, [r1], {-0}
    c0a4:	0004b40a 	andeq	fp, r4, sl, lsl #8
    c0a8:	14500100 	ldrbne	r0, [r0], #-256	; 0xffffff00
    c0ac:	00003350 	andeq	r3, r0, r0, asr r3
    c0b0:	4c0a1c01 	stcmi	12, cr1, [sl], {1}
    c0b4:	01000000 	mrseq	r0, (UNDEF: 0)
    c0b8:	591f0051 	ldmdbpl	pc, {r0, r4, r6}	; <UNPREDICTABLE>
    c0bc:	01000033 	tsteq	r0, r3, lsr r0
    c0c0:	72580a2e 	subsvc	r0, r8, #188416	; 0x2e000
    c0c4:	00040800 	andeq	r0, r4, r0, lsl #16
    c0c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c0cc:	00001829 	andeq	r1, r0, r9, lsr #16
    c0d0:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    c0d4:	0a2e0100 	beq	b8c4dc <__ram_size__+0xb7c4dc>
    c0d8:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    c0dc:	60145001 	andsvs	r5, r4, r1
    c0e0:	01000033 	tsteq	r0, r3, lsr r0
    c0e4:	004c0a2e 	subeq	r0, ip, lr, lsr #20
    c0e8:	51010000 	mrspl	r0, (UNDEF: 1)
    c0ec:	38291f00 	stmdacc	r9!, {r8, r9, sl, fp, ip}
    c0f0:	40010000 	andmi	r0, r1, r0
    c0f4:	00725c0a 	rsbseq	r5, r2, sl, lsl #24
    c0f8:	00000408 	andeq	r0, r0, r8, lsl #8
    c0fc:	5c9c0100 	ldfpls	f0, [ip], {0}
    c100:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    c104:	000034dc 	ldrdeq	r3, [r0], -ip
    c108:	b40a4001 	strlt	r4, [sl], #-1
    c10c:	01000004 	tsteq	r0, r4
    c110:	38301450 	ldmdacc	r0!, {r4, r6, sl, ip}
    c114:	40010000 	andmi	r0, r1, r0
    c118:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c11c:	00510100 	subseq	r0, r1, r0, lsl #2
    c120:	0003491f 	andeq	r4, r3, pc, lsl r9
    c124:	0a520100 	beq	148c52c <__ram_size__+0x147c52c>
    c128:	08007260 	stmdaeq	r0, {r5, r6, r9, ip, sp, lr}
    c12c:	00000006 	andeq	r0, r0, r6
    c130:	188f9c01 	stmne	pc, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    c134:	dc140000 	ldcle	0, cr0, [r4], {-0}
    c138:	01000034 	tsteq	r0, r4, lsr r0
    c13c:	04b40a52 	ldrteq	r0, [r4], #2642	; 0xa52
    c140:	50010000 	andpl	r0, r1, r0
    c144:	00035014 	andeq	r5, r3, r4, lsl r0
    c148:	0a520100 	beq	148c550 <__ram_size__+0x147c550>
    c14c:	0000004c 	andeq	r0, r0, ip, asr #32
    c150:	1f005101 	svcne	0x00005101
    c154:	0000394a 	andeq	r3, r0, sl, asr #18
    c158:	660a6a01 	strvs	r6, [sl], -r1, lsl #20
    c15c:	16080072 			; <UNDEFINED> instruction: 0x16080072
    c160:	01000000 	mrseq	r0, (UNDEF: 0)
    c164:	0018c49c 	mulseq	r8, ip, r4
    c168:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    c16c:	6a010000 	bvs	4c174 <__ram_size__+0x3c174>
    c170:	0004b40a 	andeq	fp, r4, sl, lsl #8
    c174:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    c178:	000038c3 	andeq	r3, r0, r3, asr #17
    c17c:	4c0a6a01 	stcmi	10, cr6, [sl], {1}
    c180:	0d000000 	stceq	0, cr0, [r0, #-0]
    c184:	00000051 	andeq	r0, r0, r1, asr r0
    c188:	0037731f 	eorseq	r7, r7, pc, lsl r3
    c18c:	0a860100 	beq	fe18c594 <__ram_end__+0xde17c594>
    c190:	0800727c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp, lr}
    c194:	0000001a 	andeq	r0, r0, sl, lsl r0
    c198:	18f99c01 	ldmne	r9!, {r0, sl, fp, ip, pc}^
    c19c:	dc140000 	ldcle	0, cr0, [r4], {-0}
    c1a0:	01000034 	tsteq	r0, r4, lsr r0
    c1a4:	04b40a86 	ldrteq	r0, [r4], #2694	; 0xa86
    c1a8:	50010000 	andpl	r0, r1, r0
    c1ac:	0038c315 	eorseq	ip, r8, r5, lsl r3
    c1b0:	0a860100 	beq	fe18c5b8 <__ram_end__+0xde17c5b8>
    c1b4:	0000004c 	andeq	r0, r0, ip, asr #32
    c1b8:	0000512e 	andeq	r5, r0, lr, lsr #2
    c1bc:	3b231f00 	blcc	8d3dc4 <__ram_size__+0x8c3dc4>
    c1c0:	8a010000 	bhi	4c1c8 <__ram_size__+0x3c1c8>
    c1c4:	00729602 	rsbseq	r9, r2, r2, lsl #12
    c1c8:	00006008 	andeq	r6, r0, r8
    c1cc:	c69c0100 	ldrgt	r0, [ip], r0, lsl #2
    c1d0:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
    c1d4:	000034dc 	ldrdeq	r3, [r0], -ip
    c1d8:	b4028a01 	strlt	r8, [r2], #-2561	; 0xfffff5ff
    c1dc:	4f000004 	svcmi	0x00000004
    c1e0:	15000051 	strne	r0, [r0, #-81]	; 0xffffffaf
    c1e4:	000037f7 	strdeq	r3, [r0], -r7
    c1e8:	1c028a01 	stcne	10, cr8, [r2], {1}
    c1ec:	89000009 	stmdbhi	r0, {r0, r3}
    c1f0:	16000051 			; <UNDEFINED> instruction: 0x16000051
    c1f4:	000039ee 	andeq	r3, r0, lr, ror #19
    c1f8:	4c028c01 	stcmi	12, cr8, [r2], {1}
    c1fc:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    c200:	16000051 			; <UNDEFINED> instruction: 0x16000051
    c204:	0000391e 	andeq	r3, r0, lr, lsl r9
    c208:	4c028d01 	stcmi	13, cr8, [r2], {1}
    c20c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    c210:	1a000051 	bne	c35c <_Minimum_Stack_Size+0xc25c>
    c214:	080072be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip, sp, lr}
    c218:	000004ba 			; <UNDEFINED> instruction: 0x000004ba
    c21c:	00001964 	andeq	r1, r0, r4, ror #18
    c220:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    c224:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    c228:	0072c425 	rsbseq	ip, r2, r5, lsr #8
    c22c:	00188f08 	andseq	r8, r8, r8, lsl #30
    c230:	72ce1a00 	sbcvc	r1, lr, #0, 20
    c234:	052f0800 	streq	r0, [pc, #-2048]!	; ba3c <_Minimum_Stack_Size+0xb93c>
    c238:	19870000 	stmibne	r7, {}	; <UNPREDICTABLE>
    c23c:	011b0000 	tsteq	fp, r0
    c240:	00760251 	rsbseq	r0, r6, r1, asr r2
    c244:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    c248:	1c000077 	stcne	0, cr0, [r0], {119}	; 0x77
    c24c:	080072d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp, lr}
    c250:	000018c4 	andeq	r1, r0, r4, asr #17
    c254:	0072dc25 	rsbseq	sp, r2, r5, lsr #24
    c258:	00052f08 	andeq	r2, r5, r8, lsl #30
    c25c:	72e22500 	rscvc	r2, r2, #0, 10
    c260:	18c40800 	stmiane	r4, {fp}^
    c264:	ec1a0000 	ldc	0, cr0, [sl], {-0}
    c268:	ba080072 	blt	20c438 <__ram_size__+0x1fc438>
    c26c:	bc000004 	stclt	0, cr0, [r0], {4}
    c270:	1b000019 	blne	c2dc <_Minimum_Stack_Size+0xc1dc>
    c274:	76025101 	strvc	r5, [r2], -r1, lsl #2
    c278:	52011b00 	andpl	r1, r1, #0, 22
    c27c:	00007702 	andeq	r7, r0, r2, lsl #14
    c280:	0072f61c 	rsbseq	pc, r2, ip, lsl r6	; <UNPREDICTABLE>
    c284:	00188f08 	andseq	r8, r8, r8, lsl #30
    c288:	661f0000 	ldrvs	r0, [pc], -r0
    c28c:	01000039 	tsteq	r0, r9, lsr r0
    c290:	72f60aa2 	rscsvc	r0, r6, #663552	; 0xa2000
    c294:	00160800 	andseq	r0, r6, r0, lsl #16
    c298:	9c010000 	stcls	0, cr0, [r1], {-0}
    c29c:	000019fb 	strdeq	r1, [r0], -fp
    c2a0:	0034dc14 	eorseq	sp, r4, r4, lsl ip
    c2a4:	0aa20100 	beq	fe88c6ac <__ram_end__+0xde87c6ac>
    c2a8:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    c2ac:	c3155001 	tstgt	r5, #1
    c2b0:	01000038 	tsteq	r0, r8, lsr r0
    c2b4:	004c0aa2 	subeq	r0, ip, r2, lsr #21
    c2b8:	52220000 	eorpl	r0, r2, #0
    c2bc:	1f000000 	svcne	0x00000000
    c2c0:	000034f2 	strdeq	r3, [r0], -r2
    c2c4:	0c0abe01 	stceq	14, cr11, [sl], {1}
    c2c8:	1a080073 	bne	20c49c <__ram_size__+0x1fc49c>
    c2cc:	01000000 	mrseq	r0, (UNDEF: 0)
    c2d0:	001a309c 	mulseq	sl, ip, r0
    c2d4:	34dc1400 	ldrbcc	r1, [ip], #1024	; 0x400
    c2d8:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    c2dc:	0004b40a 	andeq	fp, r4, sl, lsl #8
    c2e0:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
    c2e4:	000038c3 	andeq	r3, r0, r3, asr #17
    c2e8:	4c0abe01 	stcmi	14, cr11, [sl], {1}
    c2ec:	43000000 	movwmi	r0, #0
    c2f0:	00000052 	andeq	r0, r0, r2, asr r0
    c2f4:	00380829 	eorseq	r0, r8, r9, lsr #16
    c2f8:	0c4b0100 	stfeqe	f0, [fp], {-0}
    c2fc:	001a9201 	andseq	r9, sl, r1, lsl #4
    c300:	34dc1000 	ldrbcc	r1, [ip], #0
    c304:	4b010000 	blmi	4c30c <__ram_size__+0x3c30c>
    c308:	0004b40c 	andeq	fp, r4, ip, lsl #8
    c30c:	39df1000 	ldmibcc	pc, {ip}^	; <UNPREDICTABLE>
    c310:	4b010000 	blmi	4c318 <__ram_size__+0x3c318>
    c314:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c318:	397a1000 	ldmdbcc	sl!, {ip}^
    c31c:	4b010000 	blmi	4c324 <__ram_size__+0x3c324>
    c320:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c324:	3b5f1000 	blcc	17d032c <__ram_size__+0x17c032c>
    c328:	4c010000 	stcmi	0, cr0, [r1], {-0}
    c32c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c330:	38e61100 	stmiacc	r6!, {r8, ip}^
    c334:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    c338:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c33c:	362d1100 	strtcc	r1, [sp], -r0, lsl #2
    c340:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    c344:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c348:	6d742a00 	vldmdbvs	r4!, {s5-s4}
    c34c:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    c350:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c354:	92290000 	eorls	r0, r9, #0
    c358:	0100003a 	tsteq	r0, sl, lsr r0
    c35c:	f4010c7a 			; <UNDEFINED> instruction: 0xf4010c7a
    c360:	1000001a 	andne	r0, r0, sl, lsl r0
    c364:	000034dc 	ldrdeq	r3, [r0], -ip
    c368:	b40c7a01 	strlt	r7, [ip], #-2561	; 0xfffff5ff
    c36c:	10000004 	andne	r0, r0, r4
    c370:	000039df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    c374:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    c378:	10000000 	andne	r0, r0, r0
    c37c:	0000397a 	andeq	r3, r0, sl, ror r9
    c380:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    c384:	10000000 	andne	r0, r0, r0
    c388:	00003b5f 	andeq	r3, r0, pc, asr fp
    c38c:	4c0c7b01 	stcmi	11, cr7, [ip], {1}
    c390:	11000000 	mrsne	r0, (UNDEF: 0)
    c394:	000038e6 	andeq	r3, r0, r6, ror #17
    c398:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    c39c:	11000000 	mrsne	r0, (UNDEF: 0)
    c3a0:	0000362d 	andeq	r3, r0, sp, lsr #12
    c3a4:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    c3a8:	2a000000 	bcs	c3b0 <_Minimum_Stack_Size+0xc2b0>
    c3ac:	00706d74 	rsbseq	r6, r0, r4, ror sp
    c3b0:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    c3b4:	00000000 	andeq	r0, r0, r0
    c3b8:	003b541f 	eorseq	r5, fp, pc, lsl r4
    c3bc:	02490100 	subeq	r0, r9, #0, 2
    c3c0:	08007326 	stmdaeq	r0, {r1, r2, r5, r8, r9, ip, sp, lr}
    c3c4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    c3c8:	1c359c01 	ldcne	12, cr9, [r5], #-4
    c3cc:	dc150000 	ldcle	0, cr0, [r5], {-0}
    c3d0:	01000034 	tsteq	r0, r4, lsr r0
    c3d4:	04b40249 	ldrteq	r0, [r4], #585	; 0x249
    c3d8:	52640000 	rsbpl	r0, r4, #0
    c3dc:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    c3e0:	01000037 	tsteq	r0, r7, lsr r0
    c3e4:	091c0249 	ldmdbeq	ip, {r0, r3, r6, r9}
    c3e8:	52d00000 	sbcspl	r0, r0, #0
    c3ec:	302b0000 	eorcc	r0, fp, r0
    c3f0:	5a00001a 	bpl	c460 <_Minimum_Stack_Size+0xc360>
    c3f4:	b8080073 	stmdalt	r8, {r0, r1, r4, r5, r6}
    c3f8:	01000000 	mrseq	r0, (UNDEF: 0)
    c3fc:	1b84026a 	blne	fe10cdac <__ram_end__+0xde0fcdac>
    c400:	61210000 			; <UNDEFINED> instruction: 0x61210000
    c404:	2e00001a 	mcrcs	0, 0, r0, cr0, cr10, {0}
    c408:	21000053 	qaddcs	r0, r3, r0
    c40c:	00001a55 	andeq	r1, r0, r5, asr sl
    c410:	00005341 	andeq	r5, r0, r1, asr #6
    c414:	001a4921 	andseq	r4, sl, r1, lsr #18
    c418:	00535400 	subseq	r5, r3, r0, lsl #8
    c41c:	1a3d2100 	bne	f54824 <__ram_size__+0xf44824>
    c420:	53670000 	cmnpl	r7, #0
    c424:	b82c0000 	stmdalt	ip!, {}	; <UNPREDICTABLE>
    c428:	23000000 	movwcs	r0, #0
    c42c:	00001a6d 	andeq	r1, r0, sp, ror #20
    c430:	0000537a 	andeq	r5, r0, sl, ror r3
    c434:	001a7923 	andseq	r7, sl, r3, lsr #18
    c438:	0053a400 	subseq	sl, r3, r0, lsl #8
    c43c:	1a852300 	bne	fe155044 <__ram_end__+0xde145044>
    c440:	53df0000 	bicspl	r0, pc, #0
    c444:	00000000 	andeq	r0, r0, r0
    c448:	001a922b 	andseq	r9, sl, fp, lsr #4
    c44c:	00739800 	rsbseq	r9, r3, r0, lsl #16
    c450:	0000d808 	andeq	sp, r0, r8, lsl #16
    c454:	02740100 	rsbseq	r0, r4, #0, 2
    c458:	00001bde 	ldrdeq	r1, [r0], -lr
    c45c:	001ac321 	andseq	ip, sl, r1, lsr #6
    c460:	00540200 	subseq	r0, r4, r0, lsl #4
    c464:	1ab72100 	bne	fedd486c <__ram_end__+0xdedc486c>
    c468:	54150000 	ldrpl	r0, [r5], #-0
    c46c:	ab210000 	blge	84c474 <__ram_size__+0x83c474>
    c470:	2800001a 	stmdacs	r0, {r1, r3, r4}
    c474:	21000054 	qaddcs	r0, r4, r0
    c478:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    c47c:	0000543b 	andeq	r5, r0, fp, lsr r4
    c480:	0000d82c 	andeq	sp, r0, ip, lsr #16
    c484:	1acf2300 	bne	ff3d508c <__ram_end__+0xdf3c508c>
    c488:	544e0000 	strbpl	r0, [lr], #-0
    c48c:	db230000 	blle	8cc494 <__ram_size__+0x8bc494>
    c490:	9500001a 	strls	r0, [r0, #-26]	; 0xffffffe6
    c494:	23000054 	movwcs	r0, #84	; 0x54
    c498:	00001ae7 	andeq	r1, r0, r7, ror #21
    c49c:	000054d0 	ldrdeq	r5, [r0], -r0
    c4a0:	381a0000 	ldmdacc	sl, {}	; <UNPREDICTABLE>
    c4a4:	ba080073 	blt	20c678 <__ram_size__+0x1fc678>
    c4a8:	f3000004 	vhadd.u8	d0, d0, d4
    c4ac:	1b00001b 	blne	c520 <_Minimum_Stack_Size+0xc420>
    c4b0:	f3035001 	vhadd.u8	d5, d3, d1
    c4b4:	1c005001 	stcne	0, cr5, [r0], {1}
    c4b8:	08007342 	stmdaeq	r0, {r1, r6, r8, r9, ip, sp, lr}
    c4bc:	0000188f 	andeq	r1, r0, pc, lsl #17
    c4c0:	00734a25 	rsbseq	r4, r3, r5, lsr #20
    c4c4:	00052f08 	andeq	r2, r5, r8, lsl #30
    c4c8:	73541c00 	cmpvc	r4, #0, 24
    c4cc:	18c40800 	stmiane	r4, {fp}^
    c4d0:	982d0000 	stmdals	sp!, {}	; <UNPREDICTABLE>
    c4d4:	c6080073 			; <UNDEFINED> instruction: 0xc6080073
    c4d8:	23000019 	movwcs	r0, #25
    c4dc:	1b00001c 	blne	c554 <_Minimum_Stack_Size+0xc454>
    c4e0:	f3035001 	vhadd.u8	d5, d3, d1
    c4e4:	2e005001 	cdpcs	0, 0, cr5, cr0, cr1, {0}
    c4e8:	080073d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, ip, sp, lr}
    c4ec:	000019fb 	strdeq	r1, [r0], -fp
    c4f0:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    c4f4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    c4f8:	36351f00 	ldrtcc	r1, [r5], -r0, lsl #30
    c4fc:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    c500:	0073d60a 	rsbseq	sp, r3, sl, lsl #12
    c504:	00001008 	andeq	r1, r0, r8
    c508:	6a9c0100 	bvs	fe70c910 <__ram_end__+0xde6fc910>
    c50c:	1400001c 	strne	r0, [r0], #-28	; 0xffffffe4
    c510:	000034dc 	ldrdeq	r3, [r0], -ip
    c514:	b40ad801 	strlt	sp, [sl], #-2049	; 0xfffff7ff
    c518:	01000004 	tsteq	r0, r4
    c51c:	33cb1550 	biccc	r1, fp, #80, 10	; 0x14000000
    c520:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    c524:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c528:	0054f300 	subseq	pc, r4, r0, lsl #6
    c52c:	b22f0000 	eorlt	r0, pc, #0
    c530:	01000034 	tsteq	r0, r4, lsr r0
    c534:	004c0aec 	subeq	r0, ip, ip, ror #21
    c538:	73e60000 	mvnvc	r0, #0
    c53c:	00060800 	andeq	r0, r6, r0, lsl #16
    c540:	9c010000 	stcls	0, cr0, [r1], {-0}
    c544:	00001c95 	muleq	r0, r5, ip
    c548:	0034dc15 	eorseq	sp, r4, r5, lsl ip
    c54c:	0aec0100 	beq	ffb0c954 <__ram_end__+0xdfafc954>
    c550:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    c554:	00005514 	andeq	r5, r0, r4, lsl r5
    c558:	35582f00 	ldrbcc	r2, [r8, #-3840]	; 0xfffff100
    c55c:	fd010000 	stc2	0, cr0, [r1, #-0]
    c560:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c564:	0073ec00 	rsbseq	lr, r3, r0, lsl #24
    c568:	00000608 	andeq	r0, r0, r8, lsl #12
    c56c:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    c570:	1500001c 	strne	r0, [r0, #-28]	; 0xffffffe4
    c574:	000034dc 	ldrdeq	r3, [r0], -ip
    c578:	b40afd01 	strlt	pc, [sl], #-3329	; 0xfffff2ff
    c57c:	35000004 	strcc	r0, [r0, #-4]
    c580:	00000055 	andeq	r0, r0, r5, asr r0
    c584:	0035682f 	eorseq	r6, r5, pc, lsr #16
    c588:	0b0e0100 	bleq	38c990 <__ram_size__+0x37c990>
    c58c:	0000004c 	andeq	r0, r0, ip, asr #32
    c590:	080073f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    c594:	00000006 	andeq	r0, r0, r6
    c598:	1ceb9c01 	stclne	12, cr9, [fp], #4
    c59c:	dc150000 	ldcle	0, cr0, [r5], {-0}
    c5a0:	01000034 	tsteq	r0, r4, lsr r0
    c5a4:	04b40b0e 	ldrteq	r0, [r4], #2830	; 0xb0e
    c5a8:	55560000 	ldrbpl	r0, [r6, #-0]
    c5ac:	2f000000 	svccs	0x00000000
    c5b0:	0000003c 	andeq	r0, r0, ip, lsr r0
    c5b4:	4c0b1f01 	stcmi	15, cr1, [fp], {1}
    c5b8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    c5bc:	08080073 	stmdaeq	r8, {r0, r1, r4, r5, r6}
    c5c0:	01000000 	mrseq	r0, (UNDEF: 0)
    c5c4:	001d169c 	mulseq	sp, ip, r6
    c5c8:	34dc1500 	ldrbcc	r1, [ip], #1280	; 0x500
    c5cc:	1f010000 	svcne	0x00010000
    c5d0:	0004b40b 	andeq	fp, r4, fp, lsl #8
    c5d4:	00557700 	subseq	r7, r5, r0, lsl #14
    c5d8:	5d2f0000 	stcpl	0, cr0, [pc, #-0]	; c5e0 <_Minimum_Stack_Size+0xc4e0>
    c5dc:	01000038 	tsteq	r0, r8, lsr r0
    c5e0:	004c0b2f 	subeq	r0, ip, pc, lsr #22
    c5e4:	74000000 	strvc	r0, [r0], #-0
    c5e8:	00060800 	andeq	r0, r6, r0, lsl #16
    c5ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    c5f0:	00001d41 	andeq	r1, r0, r1, asr #26
    c5f4:	0034dc15 	eorseq	sp, r4, r5, lsl ip
    c5f8:	0b2f0100 	bleq	bcca00 <__ram_size__+0xbbca00>
    c5fc:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    c600:	00005598 	muleq	r0, r8, r5
    c604:	371b2f00 	ldrcc	r2, [fp, -r0, lsl #30]
    c608:	3f010000 	svccc	0x00010000
    c60c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    c610:	00740600 	rsbseq	r0, r4, r0, lsl #12
    c614:	00000608 	andeq	r0, r0, r8, lsl #12
    c618:	6c9c0100 	ldfvss	f0, [ip], {0}
    c61c:	1500001d 	strne	r0, [r0, #-29]	; 0xffffffe3
    c620:	000034dc 	ldrdeq	r3, [r0], -ip
    c624:	b40b3f01 	strlt	r3, [fp], #-3841	; 0xfffff0ff
    c628:	b9000004 	stmdblt	r0, {r2}
    c62c:	00000055 	andeq	r0, r0, r5, asr r0
    c630:	0033a32f 	eorseq	sl, r3, pc, lsr #6
    c634:	0b5d0100 	bleq	174ca3c <__ram_size__+0x173ca3c>
    c638:	000000a8 	andeq	r0, r0, r8, lsr #1
    c63c:	0800740c 	stmdaeq	r0, {r2, r3, sl, ip, sp, lr}
    c640:	0000000c 	andeq	r0, r0, ip
    c644:	1db59c01 	ldcne	12, cr9, [r5, #4]!
    c648:	dc150000 	ldcle	0, cr0, [r5], {-0}
    c64c:	01000034 	tsteq	r0, r4, lsr r0
    c650:	04b40b5d 	ldrteq	r0, [r4], #2909	; 0xb5d
    c654:	55da0000 	ldrbpl	r0, [sl]
    c658:	ac140000 	ldcge	0, cr0, [r4], {-0}
    c65c:	01000036 	tsteq	r0, r6, lsr r0
    c660:	004c0b5d 	subeq	r0, ip, sp, asr fp
    c664:	51010000 	mrspl	r0, (UNDEF: 1)
    c668:	001f5316 	andseq	r5, pc, r6, lsl r3	; <UNPREDICTABLE>
    c66c:	0b5f0100 	bleq	17cca74 <__ram_size__+0x17bca74>
    c670:	000000b3 	strheq	r0, [r0], -r3
    c674:	000055fb 	strdeq	r5, [r0], -fp
    c678:	01092f00 	tsteq	r9, r0, lsl #30
    c67c:	a2010000 	andge	r0, r1, #0
    c680:	0000b30b 	andeq	fp, r0, fp, lsl #6
    c684:	00742000 	rsbseq	r2, r4, r0
    c688:	00001608 	andeq	r1, r0, r8, lsl #12
    c68c:	1e9c0100 	fmlnee	f0, f4, f0
    c690:	1500001e 	strne	r0, [r0, #-30]	; 0xffffffe2
    c694:	000034dc 	ldrdeq	r3, [r0], -ip
    c698:	b40ba201 	strlt	sl, [fp], #-513	; 0xfffffdff
    c69c:	23000004 	movwcs	r0, #4
    c6a0:	14000056 	strne	r0, [r0], #-86	; 0xffffffaa
    c6a4:	00003b39 	andeq	r3, r0, r9, lsr fp
    c6a8:	4c0ba201 	sfmmi	f2, 1, [fp], {1}
    c6ac:	01000000 	mrseq	r0, (UNDEF: 0)
    c6b0:	1f531651 	svcne	0x00531651
    c6b4:	a4010000 	strge	r0, [r1], #-0
    c6b8:	0000b30b 	andeq	fp, r0, fp, lsl #6
    c6bc:	00564400 	subseq	r4, r6, r0, lsl #8
    c6c0:	1f541600 	svcne	0x00541600
    c6c4:	a5010000 	strge	r0, [r1, #-0]
    c6c8:	00004c0b 	andeq	r4, r0, fp, lsl #24
    c6cc:	00566300 	subseq	r6, r6, r0, lsl #6
    c6d0:	341c1600 	ldrcc	r1, [ip], #-1536	; 0xfffffa00
    c6d4:	a5010000 	strge	r0, [r1, #-0]
    c6d8:	00004c0b 	andeq	r4, r0, fp, lsl #24
    c6dc:	00568700 	subseq	r8, r6, r0, lsl #14
    c6e0:	5c0f0000 	stcpl	0, cr0, [pc], {-0}
    c6e4:	01000000 	mrseq	r0, (UNDEF: 0)
    c6e8:	44010bcd 	strmi	r0, [r1], #-3021	; 0xfffff433
    c6ec:	1000001e 	andne	r0, r0, lr, lsl r0
    c6f0:	000034dc 	ldrdeq	r3, [r0], -ip
    c6f4:	b40bcd01 	strlt	ip, [fp], #-3329	; 0xfffff2ff
    c6f8:	10000004 	andne	r0, r0, r4
    c6fc:	00003b39 	andeq	r3, r0, r9, lsr fp
    c700:	4c0bcd01 	stcmi	13, cr12, [fp], {1}
    c704:	00000000 	andeq	r0, r0, r0
    c708:	001e1e27 	andseq	r1, lr, r7, lsr #28
    c70c:	00743600 	rsbseq	r3, r4, r0, lsl #12
    c710:	00000808 	andeq	r0, r0, r8, lsl #16
    c714:	689c0100 	ldmvs	ip, {r8}
    c718:	2800001e 	stmdacs	r0, {r1, r2, r3, r4}
    c71c:	00001e2b 	andeq	r1, r0, fp, lsr #28
    c720:	37215001 	strcc	r5, [r1, -r1]!
    c724:	ab00001e 	blge	c7a4 <_Minimum_Stack_Size+0xc6a4>
    c728:	00000056 	andeq	r0, r0, r6, asr r0
    c72c:	002cfa30 	eoreq	pc, ip, r0, lsr sl	; <UNPREDICTABLE>
    c730:	002cfa00 	eoreq	pc, ip, r0, lsl #20
    c734:	01150500 	tsteq	r5, r0, lsl #10
    c738:	001f2c30 	andseq	r2, pc, r0, lsr ip	; <UNPREDICTABLE>
    c73c:	001f2c00 	andseq	r2, pc, r0, lsl #24
    c740:	01140500 	tsteq	r4, r0, lsl #10
    c744:	000a0a00 	andeq	r0, sl, r0, lsl #20
    c748:	bc000400 	cfstrslt	mvf0, [r0], {-0}
    c74c:	04000029 	streq	r0, [r0], #-41	; 0xffffffd7
    c750:	00035901 	andeq	r5, r3, r1, lsl #18
    c754:	3e610c00 	cdpcc	12, 6, cr0, cr1, cr0, {0}
    c758:	01cf0000 	biceq	r0, pc, r0
    c75c:	74400000 	strbvc	r0, [r0], #-0
    c760:	034c0800 	movteq	r0, #51200	; 0xc800
    c764:	27610000 	strbcs	r0, [r1, -r0]!
    c768:	04020000 	streq	r0, [r2], #-0
    c76c:	0001f707 	andeq	pc, r1, r7, lsl #14
    c770:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    c774:	0000023c 	andeq	r0, r0, ip, lsr r2
    c778:	8e050202 	cdphi	2, 0, cr0, cr5, cr2, {0}
    c77c:	02000000 	andeq	r0, r0, #0
    c780:	01540601 	cmpeq	r4, r1, lsl #12
    c784:	75030000 	strvc	r0, [r3, #-0]
    c788:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    c78c:	00004c27 	andeq	r4, r0, r7, lsr #24
    c790:	07040200 	streq	r0, [r4, -r0, lsl #4]
    c794:	000001f2 	strdeq	r0, [r0], -r2
    c798:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    c79c:	5e280200 	cdppl	2, 2, cr0, cr8, cr0, {0}
    c7a0:	02000000 	andeq	r0, r0, #0
    c7a4:	02290702 	eoreq	r0, r9, #524288	; 0x80000
    c7a8:	75030000 	strvc	r0, [r3, #-0]
    c7ac:	29020038 	stmdbcs	r2, {r3, r4, r5}
    c7b0:	0000006f 	andeq	r0, r0, pc, rrx
    c7b4:	52080102 	andpl	r0, r8, #-2147483648	; 0x80000000
    c7b8:	04000001 	streq	r0, [r0], #-1
    c7bc:	00000017 	andeq	r0, r0, r7, lsl r0
    c7c0:	00812f02 	addeq	r2, r1, r2, lsl #30
    c7c4:	4c050000 	stcmi	0, cr0, [r5], {-0}
    c7c8:	04000000 	streq	r0, [r0], #-0
    c7cc:	0000019e 	muleq	r0, lr, r1
    c7d0:	00913002 	addseq	r3, r1, r2
    c7d4:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    c7d8:	06000000 	streq	r0, [r0], -r0
    c7dc:	00006f01 	andeq	r6, r0, r1, lsl #30
    c7e0:	af390200 	svcge	0x00390200
    c7e4:	07000000 	streq	r0, [r0, -r0]
    c7e8:	00000804 	andeq	r0, r0, r4, lsl #16
    c7ec:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    c7f0:	00010054 	andeq	r0, r1, r4, asr r0
    c7f4:	00132204 	andseq	r2, r3, r4, lsl #4
    c7f8:	96390200 	ldrtls	r0, [r9], -r0, lsl #4
    c7fc:	04000000 	streq	r0, [r0], #-0
    c800:	00002d84 	andeq	r2, r0, r4, lsl #27
    c804:	00963902 	addseq	r3, r6, r2, lsl #18
    c808:	01060000 	mrseq	r0, (UNDEF: 6)
    c80c:	0000006f 	andeq	r0, r0, pc, rrx
    c810:	00de3b02 	sbcseq	r3, lr, r2, lsl #22
    c814:	77070000 	strvc	r0, [r7, -r0]
    c818:	00000009 	andeq	r0, r0, r9
    c81c:	001b7f07 	andseq	r7, fp, r7, lsl #30
    c820:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    c824:	00000d3c 	andeq	r0, r0, ip, lsr sp
    c828:	00c53b02 	sbceq	r3, r5, r2, lsl #22
    c82c:	04020000 	streq	r0, [r2], #-0
    c830:	00031107 	andeq	r1, r3, r7, lsl #2
    c834:	031c0900 	tsteq	ip, #0, 18
    c838:	01ae0238 			; <UNDEFINED> instruction: 0x01ae0238
    c83c:	530a0000 	movwpl	r0, #40960	; 0xa000
    c840:	3a030052 	bcc	cc990 <__ram_size__+0xbc990>
    c844:	00008602 	andeq	r8, r0, r2, lsl #12
    c848:	6b0b0000 	blvs	2cc850 <__ram_size__+0x2bc850>
    c84c:	03000002 	movweq	r0, #2
    c850:	0053023b 	subseq	r0, r3, fp, lsr r2
    c854:	0a020000 	beq	8c85c <__ram_size__+0x7c85c>
    c858:	03005244 	movweq	r5, #580	; 0x244
    c85c:	0086023c 	addeq	r0, r6, ip, lsr r2
    c860:	0b040000 	bleq	10c868 <__ram_size__+0xfc868>
    c864:	00000275 	andeq	r0, r0, r5, ror r2
    c868:	53023d03 	movwpl	r3, #11523	; 0x2d03
    c86c:	06000000 	streq	r0, [r0], -r0
    c870:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    c874:	023e0300 	eorseq	r0, lr, #0, 6
    c878:	00000086 	andeq	r0, r0, r6, lsl #1
    c87c:	00a10b08 	adceq	r0, r1, r8, lsl #22
    c880:	3f030000 	svccc	0x00030000
    c884:	00005302 	andeq	r5, r0, r2, lsl #6
    c888:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    c88c:	03003152 	movweq	r3, #338	; 0x152
    c890:	00860240 	addeq	r0, r6, r0, asr #4
    c894:	0b0c0000 	bleq	30c89c <__ram_size__+0x2fc89c>
    c898:	0000027f 	andeq	r0, r0, pc, ror r2
    c89c:	53024103 	movwpl	r4, #8451	; 0x2103
    c8a0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c8a4:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    c8a8:	02420300 	subeq	r0, r2, #0, 6
    c8ac:	00000086 	andeq	r0, r0, r6, lsl #1
    c8b0:	02890b10 	addeq	r0, r9, #16, 22	; 0x4000
    c8b4:	43030000 	movwmi	r0, #12288	; 0x3000
    c8b8:	00005302 	andeq	r5, r0, r2, lsl #6
    c8bc:	430a1200 	movwmi	r1, #41472	; 0xa200
    c8c0:	03003352 	movweq	r3, #850	; 0x352
    c8c4:	00860244 	addeq	r0, r6, r4, asr #4
    c8c8:	0b140000 	bleq	50c8d0 <__ram_size__+0x4fc8d0>
    c8cc:	00000293 	muleq	r0, r3, r2
    c8d0:	53024503 	movwpl	r4, #9475	; 0x2503
    c8d4:	16000000 	strne	r0, [r0], -r0
    c8d8:	0008a00b 	andeq	sl, r8, fp
    c8dc:	02460300 	subeq	r0, r6, #0, 6
    c8e0:	00000086 	andeq	r0, r0, r6, lsl #1
    c8e4:	029d0b18 	addseq	r0, sp, #24, 22	; 0x6000
    c8e8:	47030000 	strmi	r0, [r3, -r0]
    c8ec:	00005302 	andeq	r5, r0, r2, lsl #6
    c8f0:	0c001a00 	stceq	10, cr1, [r0], {-0}
    c8f4:	00000943 	andeq	r0, r0, r3, asr #18
    c8f8:	f0024803 			; <UNDEFINED> instruction: 0xf0024803
    c8fc:	0d000000 	stceq	0, cr0, [r0, #-0]
    c900:	0b1a0410 	bleq	68d948 <__ram_size__+0x67d948>
    c904:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    c908:	00000ea7 	andeq	r0, r0, r7, lsr #29
    c90c:	00411c04 	subeq	r1, r1, r4, lsl #24
    c910:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c914:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    c918:	00531d04 	subseq	r1, r3, r4, lsl #26
    c91c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    c920:	00000de2 	andeq	r0, r0, r2, ror #27
    c924:	00531e04 	subseq	r1, r3, r4, lsl #28
    c928:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    c92c:	000014e4 	andeq	r1, r0, r4, ror #9
    c930:	00531f04 	subseq	r1, r3, r4, lsl #30
    c934:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    c938:	0000110a 	andeq	r1, r0, sl, lsl #2
    c93c:	00532004 	subseq	r2, r3, r4
    c940:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    c944:	0000116e 	andeq	r1, r0, lr, ror #2
    c948:	00532104 	subseq	r2, r3, r4, lsl #2
    c94c:	000c0000 	andeq	r0, ip, r0
    c950:	00102804 	andseq	r2, r0, r4, lsl #16
    c954:	ba220400 	blt	88d95c <__ram_size__+0x87d95c>
    c958:	0d000001 	stceq	0, cr0, [r0, #-4]
    c95c:	4f250408 	svcmi	0x00250408
    c960:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    c964:	00003d9a 	muleq	r0, sl, sp
    c968:	00532704 	subseq	r2, r3, r4, lsl #14
    c96c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c970:	00003e48 	andeq	r3, r0, r8, asr #28
    c974:	00532804 	subseq	r2, r3, r4, lsl #16
    c978:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    c97c:	00003bd0 	ldrdeq	r3, [r0], -r0
    c980:	00532904 	subseq	r2, r3, r4, lsl #18
    c984:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    c988:	00003e53 	andeq	r3, r0, r3, asr lr
    c98c:	00532a04 	subseq	r2, r3, r4, lsl #20
    c990:	00060000 	andeq	r0, r6, r0
    c994:	003c0904 	eorseq	r0, ip, r4, lsl #18
    c998:	162b0400 	strtne	r0, [fp], -r0, lsl #8
    c99c:	0d000002 	stceq	0, cr0, [r0, #-8]
    c9a0:	9f190514 	svcls	0x00190514
    c9a4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    c9a8:	00002eff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    c9ac:	00411b05 	subeq	r1, r1, r5, lsl #22
    c9b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c9b4:	00002dde 	ldrdeq	r2, [r0], -lr
    c9b8:	00411c05 	subeq	r1, r1, r5, lsl #24
    c9bc:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    c9c0:	00002f57 	andeq	r2, r0, r7, asr pc
    c9c4:	00411d05 	subeq	r1, r1, r5, lsl #26
    c9c8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    c9cc:	00002f1b 	andeq	r2, r0, fp, lsl pc
    c9d0:	00411e05 	subeq	r1, r1, r5, lsl #28
    c9d4:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    c9d8:	00002ea0 	andeq	r2, r0, r0, lsr #29
    c9dc:	00411f05 	subeq	r1, r1, r5, lsl #30
    c9e0:	00100000 	andseq	r0, r0, r0
    c9e4:	002dab04 	eoreq	sl, sp, r4, lsl #22
    c9e8:	5a200500 	bpl	80ddf0 <__ram_size__+0x7fddf0>
    c9ec:	0f000002 	svceq	0x00000002
    c9f0:	00001482 	andeq	r1, r0, r2, lsl #9
    c9f4:	74405a01 	strbvc	r5, [r0], #-2561	; 0xfffff5ff
    c9f8:	009c0800 	addseq	r0, ip, r0, lsl #16
    c9fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    ca00:	00000374 	andeq	r0, r0, r4, ror r3
    ca04:	003d4c10 	eorseq	r4, sp, r0, lsl ip
    ca08:	745a0100 	ldrbvc	r0, [sl], #-256	; 0xffffff00
    ca0c:	cc000003 	stcgt	0, cr0, [r0], {3}
    ca10:	11000056 	qaddne	r0, r6, r0
    ca14:	08007474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip, sp, lr}
    ca18:	000009e9 	andeq	r0, r0, r9, ror #19
    ca1c:	000002e8 	andeq	r0, r0, r8, ror #5
    ca20:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    ca24:	1240000a 	subne	r0, r0, #10
    ca28:	31015101 	tstcc	r1, r1, lsl #2
    ca2c:	74821300 	strvc	r1, [r2], #768	; 0x300
    ca30:	09e90800 	stmibeq	r9!, {fp}^
    ca34:	03020000 	movweq	r0, #8192	; 0x2000
    ca38:	01120000 	tsteq	r2, r0
    ca3c:	000a0350 	andeq	r0, sl, r0, asr r3
    ca40:	51011240 	tstpl	r1, r0, asr #4
    ca44:	11003001 	tstne	r0, r1
    ca48:	0800748c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp, lr}
    ca4c:	000009f5 	strdeq	r0, [r0], -r5
    ca50:	0000031c 	andeq	r0, r0, ip, lsl r3
    ca54:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    ca58:	12243d40 	eorne	r3, r4, #64, 26	; 0x1000
    ca5c:	31015101 	tstcc	r1, r1, lsl #2
    ca60:	749e1100 	ldrvc	r1, [lr], #256	; 0x100
    ca64:	09f50800 	ldmibeq	r5!, {fp}^
    ca68:	03360000 	teqeq	r6, #0
    ca6c:	01120000 	tsteq	r2, r0
    ca70:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    ca74:	51011224 	tstpl	r1, r4, lsr #4
    ca78:	11003101 	tstne	r0, r1, lsl #2
    ca7c:	080074b0 	stmdaeq	r0, {r4, r5, r7, sl, ip, sp, lr}
    ca80:	000009f5 	strdeq	r0, [r0], -r5
    ca84:	00000350 	andeq	r0, r0, r0, asr r3
    ca88:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    ca8c:	12243f40 	eorne	r3, r4, #64, 30	; 0x100
    ca90:	31015101 	tstcc	r1, r1, lsl #2
    ca94:	74c21100 	strbvc	r1, [r2], #256	; 0x100
    ca98:	09f50800 	ldmibeq	r5!, {fp}^
    ca9c:	036a0000 	cmneq	sl, #0
    caa0:	01120000 	tsteq	r2, r0
    caa4:	40400350 	submi	r0, r0, r0, asr r3
    caa8:	51011224 	tstpl	r1, r4, lsr #4
    caac:	14003101 	strne	r3, [r0], #-257	; 0xfffffeff
    cab0:	080074d0 	stmdaeq	r0, {r4, r6, r7, sl, ip, sp, lr}
    cab4:	000009f5 	strdeq	r0, [r0], -r5
    cab8:	ae041500 	cfsh32ge	mvfx1, mvfx4, #0
    cabc:	0f000001 	svceq	0x00000001
    cac0:	00000d62 	andeq	r0, r0, r2, ror #26
    cac4:	74dc8c01 	ldrbvc	r8, [ip], #3073	; 0xc01
    cac8:	00880800 	addeq	r0, r8, r0, lsl #16
    cacc:	9c010000 	stcls	0, cr0, [r1], {-0}
    cad0:	00000417 	andeq	r0, r0, r7, lsl r4
    cad4:	003d4c10 	eorseq	r4, sp, r0, lsl ip
    cad8:	748c0100 	strvc	r0, [ip], #256	; 0x100
    cadc:	5c000003 	stcpl	0, cr0, [r0], {3}
    cae0:	10000057 	andne	r0, r0, r7, asr r0
    cae4:	00003d53 	andeq	r3, r0, r3, asr sp
    cae8:	04178c01 	ldreq	r8, [r7], #-3073	; 0xfffff3ff
    caec:	57880000 	strpl	r0, [r8, r0]
    caf0:	48160000 	ldmdami	r6, {}	; <UNPREDICTABLE>
    caf4:	0100001e 	tsteq	r0, lr, lsl r0
    caf8:	0000418e 	andeq	r4, r0, lr, lsl #3
    cafc:	0057b400 	subseq	fp, r7, r0, lsl #8
    cb00:	3c661600 	stclcc	6, cr1, [r6], #-0
    cb04:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    cb08:	00000041 	andeq	r0, r0, r1, asr #32
    cb0c:	000058a1 	andeq	r5, r0, r1, lsr #17
    cb10:	003bc116 	eorseq	ip, fp, r6, lsl r1
    cb14:	418f0100 	orrmi	r0, pc, r0, lsl #2
    cb18:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    cb1c:	16000059 			; <UNDEFINED> instruction: 0x16000059
    cb20:	00003dd9 	ldrdeq	r3, [r0], -r9
    cb24:	00419001 	subeq	r9, r1, r1
    cb28:	59910000 	ldmibpl	r1, {}	; <UNPREDICTABLE>
    cb2c:	fc160000 	ldc2	0, cr0, [r6], {-0}
    cb30:	0100003c 	tsteq	r0, ip, lsr r0
    cb34:	00004191 	muleq	r0, r1, r1
    cb38:	005a2f00 	subseq	r2, sl, r0, lsl #30
    cb3c:	3d071700 	stccc	7, cr1, [r7, #-0]
    cb40:	92010000 	andls	r0, r1, #0
    cb44:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    cb48:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    cb4c:	08007522 	stmdaeq	r0, {r1, r5, r8, sl, ip, sp, lr}
    cb50:	00000a01 	andeq	r0, r0, r1, lsl #20
    cb54:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    cb58:	00005c91 	muleq	r0, r1, ip
    cb5c:	020b0415 	andeq	r0, fp, #352321536	; 0x15000000
    cb60:	b50f0000 	strlt	r0, [pc, #-0]	; cb68 <_Minimum_Stack_Size+0xca68>
    cb64:	0100000f 	tsteq	r0, pc
    cb68:	007564e8 	rsbseq	r6, r5, r8, ror #9
    cb6c:	00001608 	andeq	r1, r0, r8, lsl #12
    cb70:	409c0100 	addsmi	r0, ip, r0, lsl #2
    cb74:	19000004 	stmdbne	r0, {r2}
    cb78:	00003d53 	andeq	r3, r0, r3, asr sp
    cb7c:	0417e801 	ldreq	lr, [r7], #-2049	; 0xfffff7ff
    cb80:	50010000 	andpl	r0, r1, r0
    cb84:	3e150f00 	cdpcc	15, 1, cr0, cr5, cr0, {0}
    cb88:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    cb8c:	0800757a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip, sp, lr}
    cb90:	00000020 	andeq	r0, r0, r0, lsr #32
    cb94:	04829c01 	streq	r9, [r2], #3073	; 0xc01
    cb98:	4c190000 	ldcmi	0, cr0, [r9], {-0}
    cb9c:	0100003d 	tsteq	r0, sp, lsr r0
    cba0:	000374ff 	strdeq	r7, [r3], -pc	; <UNPREDICTABLE>
    cba4:	10500100 	subsne	r0, r0, r0, lsl #2
    cba8:	00003cc3 	andeq	r3, r0, r3, asr #25
    cbac:	0482ff01 	streq	pc, [r2], #3841	; 0xf01
    cbb0:	5a5b0000 	bpl	16ccbb8 <__ram_size__+0x16bcbb8>
    cbb4:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    cbb8:	0100001e 	tsteq	r0, lr, lsl r0
    cbbc:	00410101 	subeq	r0, r1, r1, lsl #2
    cbc0:	5a7c0000 	bpl	1f0cbc8 <__ram_size__+0x1efcbc8>
    cbc4:	15000000 	strne	r0, [r0, #-0]
    cbc8:	00024f04 	andeq	r4, r2, r4, lsl #30
    cbcc:	3ce61b00 	vstmiacc	r6!, {d17-d16}
    cbd0:	23010000 	movwcs	r0, #4096	; 0x1000
    cbd4:	00759a01 	rsbseq	r9, r5, r1, lsl #20
    cbd8:	00000c08 	andeq	r0, r0, r8, lsl #24
    cbdc:	ad9c0100 	ldfges	f0, [ip]
    cbe0:	1c000004 	stcne	0, cr0, [r0], {4}
    cbe4:	00003cc3 	andeq	r3, r0, r3, asr #25
    cbe8:	82012301 	andhi	r2, r1, #67108864	; 0x4000000
    cbec:	01000004 	tsteq	r0, r4
    cbf0:	a51b0050 	ldrge	r0, [fp, #-80]	; 0xffffffb0
    cbf4:	0100000c 	tsteq	r0, ip
    cbf8:	75a60137 	strvc	r0, [r6, #311]!	; 0x137
    cbfc:	00180800 	andseq	r0, r8, r0, lsl #16
    cc00:	9c010000 	stcls	0, cr0, [r1], {-0}
    cc04:	000004e0 	andeq	r0, r0, r0, ror #9
    cc08:	003d4c1c 	eorseq	r4, sp, ip, lsl ip
    cc0c:	01370100 	teqeq	r7, r0, lsl #2
    cc10:	00000374 	andeq	r0, r0, r4, ror r3
    cc14:	651c5001 	ldrvs	r5, [ip, #-1]
    cc18:	0100000c 	tsteq	r0, ip
    cc1c:	00de0137 	sbcseq	r0, lr, r7, lsr r1
    cc20:	51010000 	mrspl	r0, (UNDEF: 1)
    cc24:	0b1b1b00 	bleq	6d382c <__ram_size__+0x6c382c>
    cc28:	62010000 	andvs	r0, r1, #0
    cc2c:	0075be01 	rsbseq	fp, r5, r1, lsl #28
    cc30:	00003008 	andeq	r3, r0, r8
    cc34:	639c0100 	orrsvs	r0, ip, #0, 2
    cc38:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    cc3c:	00003d4c 	andeq	r3, r0, ip, asr #26
    cc40:	74016201 	strvc	r6, [r1], #-513	; 0xfffffdff
    cc44:	b6000003 	strlt	r0, [r0], -r3
    cc48:	1d00005a 	stcne	0, cr0, [r0, #-360]	; 0xfffffe98
    cc4c:	00003c4e 	andeq	r3, r0, lr, asr #24
    cc50:	53016201 	movwpl	r6, #4609	; 0x1201
    cc54:	ef000000 	svc	0x00000000
    cc58:	1c00005a 	stcne	0, cr0, [r0], {90}	; 0x5a
    cc5c:	00000c65 	andeq	r0, r0, r5, ror #24
    cc60:	de016201 	cdple	2, 0, cr6, cr1, cr1, {0}
    cc64:	01000000 	mrseq	r0, (UNDEF: 0)
    cc68:	3e851a52 	mcrcc	10, 4, r1, cr5, cr2, {2}
    cc6c:	64010000 	strvs	r0, [r1], #-0
    cc70:	00004101 	andeq	r4, r0, r1, lsl #2
    cc74:	005b1000 	subseq	r1, fp, r0
    cc78:	3d731a00 	vldmdbcc	r3!, {s3-s2}
    cc7c:	64010000 	strvs	r0, [r1], #-0
    cc80:	00004101 	andeq	r4, r0, r1, lsl #2
    cc84:	005b3400 	subseq	r3, fp, r0, lsl #8
    cc88:	20321a00 	eorscs	r1, r2, r0, lsl #20
    cc8c:	64010000 	strvs	r0, [r1], #-0
    cc90:	00004101 	andeq	r4, r0, r1, lsl #2
    cc94:	005b6f00 	subseq	r6, fp, r0, lsl #30
    cc98:	3cfc1e00 	ldclcc	14, cr1, [ip]
    cc9c:	65010000 	strvs	r0, [r1, #-0]
    cca0:	00004101 	andeq	r4, r0, r1, lsl #2
    cca4:	00500100 	subseq	r0, r0, r0, lsl #2
    cca8:	003c411b 	eorseq	r4, ip, fp, lsl r1
    ccac:	019d0100 	orrseq	r0, sp, r0, lsl #2
    ccb0:	080075ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, sl, ip, sp, lr}
    ccb4:	00000012 	andeq	r0, r0, r2, lsl r0
    ccb8:	05a69c01 	streq	r9, [r6, #3073]!	; 0xc01
    ccbc:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    ccc0:	0100003d 	tsteq	r0, sp, lsr r0
    ccc4:	0374019d 	cmneq	r4, #1073741863	; 0x40000027
    ccc8:	50010000 	andpl	r0, r1, r0
    cccc:	003cd91d 	eorseq	sp, ip, sp, lsl r9
    ccd0:	019d0100 	orrseq	r0, sp, r0, lsl #2
    ccd4:	00000053 	andeq	r0, r0, r3, asr r0
    ccd8:	00005b99 	muleq	r0, r9, fp
    ccdc:	000c651c 	andeq	r6, ip, ip, lsl r5
    cce0:	019d0100 	orrseq	r0, sp, r0, lsl #2
    cce4:	000000de 	ldrdeq	r0, [r0], -lr
    cce8:	1b005201 	blne	214f4 <__ram_size__+0x114f4>
    ccec:	00003d18 	andeq	r3, r0, r8, lsl sp
    ccf0:	0001bc01 	andeq	fp, r1, r1, lsl #24
    ccf4:	16080076 			; <UNDEFINED> instruction: 0x16080076
    ccf8:	01000000 	mrseq	r0, (UNDEF: 0)
    ccfc:	0005db9c 	muleq	r5, ip, fp
    cd00:	3d4c1c00 	stclcc	12, cr1, [ip, #-0]
    cd04:	bc010000 	stclt	0, cr0, [r1], {-0}
    cd08:	00037401 	andeq	r7, r3, r1, lsl #8
    cd0c:	1d500100 	ldfnee	f0, [r0, #-0]
    cd10:	00003d64 	andeq	r3, r0, r4, ror #26
    cd14:	6501bc01 	strvs	fp, [r1, #-3073]	; 0xfffff3ff
    cd18:	d3000000 	movwle	r0, #0
    cd1c:	0000005b 	andeq	r0, r0, fp, asr r0
    cd20:	003e251b 	eorseq	r2, lr, fp, lsl r5
    cd24:	01d50100 	bicseq	r0, r5, r0, lsl #2
    cd28:	08007616 	stmdaeq	r0, {r1, r2, r4, r9, sl, ip, sp, lr}
    cd2c:	00000016 	andeq	r0, r0, r6, lsl r0
    cd30:	06109c01 	ldreq	r9, [r0], -r1, lsl #24
    cd34:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    cd38:	0100003d 	tsteq	r0, sp, lsr r0
    cd3c:	037401d5 	cmneq	r4, #1073741877	; 0x40000035
    cd40:	50010000 	andpl	r0, r1, r0
    cd44:	003c341d 	eorseq	r3, ip, sp, lsl r4
    cd48:	01d50100 	bicseq	r0, r5, r0, lsl #2
    cd4c:	00000053 	andeq	r0, r0, r3, asr r0
    cd50:	00005bf4 	strdeq	r5, [r0], -r4
    cd54:	3da61b00 	stccc	11, cr1, [r6]
    cd58:	ea010000 	b	4cd60 <__ram_size__+0x3cd60>
    cd5c:	00762c01 	rsbseq	r2, r6, r1, lsl #24
    cd60:	00001808 	andeq	r1, r0, r8, lsl #16
    cd64:	439c0100 	orrsmi	r0, ip, #0, 2
    cd68:	1c000006 	stcne	0, cr0, [r0], {6}
    cd6c:	00003d4c 	andeq	r3, r0, ip, asr #26
    cd70:	7401ea01 	strvc	lr, [r1], #-2561	; 0xfffff5ff
    cd74:	01000003 	tsteq	r0, r3
    cd78:	0c651c50 	stcleq	12, cr1, [r5], #-320	; 0xfffffec0
    cd7c:	ea010000 	b	4cd84 <__ram_size__+0x3cd84>
    cd80:	0000de01 	andeq	sp, r0, r1, lsl #28
    cd84:	00510100 	subseq	r0, r1, r0, lsl #2
    cd88:	003c971b 	eorseq	r9, ip, fp, lsl r7
    cd8c:	020a0100 	andeq	r0, sl, #0, 2
    cd90:	08007644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp, lr}
    cd94:	00000016 	andeq	r0, r0, r6, lsl r0
    cd98:	06789c01 	ldrbteq	r9, [r8], -r1, lsl #24
    cd9c:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    cda0:	0100003d 	tsteq	r0, sp, lsr r0
    cda4:	0374020a 	cmneq	r4, #-1610612736	; 0xa0000000
    cda8:	50010000 	andpl	r0, r1, r0
    cdac:	003bee1d 	eorseq	lr, fp, sp, lsl lr
    cdb0:	020a0100 	andeq	r0, sl, #0, 2
    cdb4:	00000053 	andeq	r0, r0, r3, asr r0
    cdb8:	00005c15 	andeq	r5, r0, r5, lsl ip
    cdbc:	3dcc1b00 	vstrcc	d17, [ip]
    cdc0:	1f010000 	svcne	0x00010000
    cdc4:	00765a02 	rsbseq	r5, r6, r2, lsl #20
    cdc8:	00001808 	andeq	r1, r0, r8, lsl #16
    cdcc:	ab9c0100 	blge	fe70d1d4 <__ram_end__+0xde6fd1d4>
    cdd0:	1c000006 	stcne	0, cr0, [r0], {6}
    cdd4:	00003d4c 	andeq	r3, r0, ip, asr #26
    cdd8:	74021f01 	strvc	r1, [r2], #-3841	; 0xfffff0ff
    cddc:	01000003 	tsteq	r0, r3
    cde0:	0c651c50 	stcleq	12, cr1, [r5], #-320	; 0xfffffec0
    cde4:	1f010000 	svcne	0x00010000
    cde8:	0000de02 	andeq	sp, r0, r2, lsl #28
    cdec:	00510100 	subseq	r0, r1, r0, lsl #2
    cdf0:	0008f71b 	andeq	pc, r8, fp, lsl r7	; <UNPREDICTABLE>
    cdf4:	023b0100 	eorseq	r0, fp, #0, 2
    cdf8:	08007672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip, sp, lr}
    cdfc:	00000008 	andeq	r0, r0, r8
    ce00:	06e09c01 	strbteq	r9, [r0], r1, lsl #24
    ce04:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    ce08:	0100003d 	tsteq	r0, sp, lsr r0
    ce0c:	0374023b 	cmneq	r4, #-1342177277	; 0xb0000003
    ce10:	50010000 	andpl	r0, r1, r0
    ce14:	00064e1d 	andeq	r4, r6, sp, lsl lr
    ce18:	023b0100 	eorseq	r0, fp, #0, 2
    ce1c:	00000053 	andeq	r0, r0, r3, asr r0
    ce20:	00005c36 	andeq	r5, r0, r6, lsr ip
    ce24:	18551f00 	ldmdane	r5, {r8, r9, sl, fp, ip}^
    ce28:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    ce2c:	00005302 	andeq	r5, r0, r2, lsl #6
    ce30:	00767a00 	rsbseq	r7, r6, r0, lsl #20
    ce34:	00000808 	andeq	r0, r0, r8, lsl #16
    ce38:	0b9c0100 	bleq	fe70d240 <__ram_end__+0xde6fd240>
    ce3c:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    ce40:	00003d4c 	andeq	r3, r0, ip, asr #26
    ce44:	74024e01 	strvc	r4, [r2], #-3585	; 0xfffff1ff
    ce48:	57000003 	strpl	r0, [r0, -r3]
    ce4c:	0000005c 	andeq	r0, r0, ip, asr r0
    ce50:	003d3c1b 	eorseq	r3, sp, fp, lsl ip
    ce54:	02600100 	rsbeq	r0, r0, #0, 2
    ce58:	08007682 	stmdaeq	r0, {r1, r7, r9, sl, ip, sp, lr}
    ce5c:	0000000c 	andeq	r0, r0, ip
    ce60:	07309c01 	ldreq	r9, [r0, -r1, lsl #24]!
    ce64:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    ce68:	0100003d 	tsteq	r0, sp, lsr r0
    ce6c:	03740260 	cmneq	r4, #96, 4
    ce70:	50010000 	andpl	r0, r1, r0
    ce74:	3d291b00 	vstmdbcc	r9!, {d1-d0}
    ce78:	73010000 	movwvc	r0, #4096	; 0x1000
    ce7c:	00768e02 	rsbseq	r8, r6, r2, lsl #28
    ce80:	00001208 	andeq	r1, r0, r8, lsl #4
    ce84:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    ce88:	1c000007 	stcne	0, cr0, [r0], {7}
    ce8c:	00003d4c 	andeq	r3, r0, ip, asr #26
    ce90:	74027301 	strvc	r7, [r2], #-769	; 0xfffffcff
    ce94:	01000003 	tsteq	r0, r3
    ce98:	3c871d50 	stccc	13, cr1, [r7], {80}	; 0x50
    ce9c:	73010000 	movwvc	r0, #4096	; 0x1000
    cea0:	00006502 	andeq	r6, r0, r2, lsl #10
    cea4:	005c7800 	subseq	r7, ip, r0, lsl #16
    cea8:	db1b0000 	blle	6cceb0 <__ram_size__+0x6bceb0>
    ceac:	0100003b 	tsteq	r0, fp, lsr r0
    ceb0:	76a00289 	strtvc	r0, [r0], r9, lsl #5
    ceb4:	00120800 	andseq	r0, r2, r0, lsl #16
    ceb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    cebc:	0000079a 	muleq	r0, sl, r7
    cec0:	003d4c1c 	eorseq	r4, sp, ip, lsl ip
    cec4:	02890100 	addeq	r0, r9, #0, 2
    cec8:	00000374 	andeq	r0, r0, r4, ror r3
    cecc:	381d5001 	ldmdacc	sp, {r0, ip, lr}
    ced0:	0100003e 	tsteq	r0, lr, lsr r0
    ced4:	00650289 	rsbeq	r0, r5, r9, lsl #5
    ced8:	5c990000 	ldcpl	0, cr0, [r9], {0}
    cedc:	1b000000 	blne	cee4 <_Minimum_Stack_Size+0xcde4>
    cee0:	00003e02 	andeq	r3, r0, r2, lsl #28
    cee4:	b2029f01 	andlt	r9, r2, #1, 30
    cee8:	18080076 	stmdane	r8, {r1, r2, r4, r5, r6}
    ceec:	01000000 	mrseq	r0, (UNDEF: 0)
    cef0:	0007cd9c 	muleq	r7, ip, sp
    cef4:	3d4c1c00 	stclcc	12, cr1, [ip, #-0]
    cef8:	9f010000 	svcls	0x00010000
    cefc:	00037402 	andeq	r7, r3, r2, lsl #8
    cf00:	1c500100 	ldfnee	f0, [r0], {-0}
    cf04:	00000c65 	andeq	r0, r0, r5, ror #24
    cf08:	de029f01 	cdple	15, 0, cr9, cr2, cr1, {0}
    cf0c:	01000000 	mrseq	r0, (UNDEF: 0)
    cf10:	eb1b0051 	bl	6cd05c <__ram_size__+0x6bd05c>
    cf14:	0100003d 	tsteq	r0, sp, lsr r0
    cf18:	76ca02bc 			; <UNDEFINED> instruction: 0x76ca02bc
    cf1c:	00180800 	andseq	r0, r8, r0, lsl #16
    cf20:	9c010000 	stcls	0, cr0, [r1], {-0}
    cf24:	00000800 	andeq	r0, r0, r0, lsl #16
    cf28:	003d4c1c 	eorseq	r4, sp, ip, lsl ip
    cf2c:	02bc0100 	adcseq	r0, ip, #0, 2
    cf30:	00000374 	andeq	r0, r0, r4, ror r3
    cf34:	651c5001 	ldrvs	r5, [ip, #-1]
    cf38:	0100000c 	tsteq	r0, ip
    cf3c:	00de02bc 	ldrheq	r0, [lr], #44	; 0x2c
    cf40:	51010000 	mrspl	r0, (UNDEF: 1)
    cf44:	3c201b00 	stccc	11, cr1, [r0], #-0
    cf48:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    cf4c:	0076e202 	rsbseq	lr, r6, r2, lsl #4
    cf50:	00001808 	andeq	r1, r0, r8, lsl #16
    cf54:	339c0100 	orrscc	r0, ip, #0, 2
    cf58:	1c000008 	stcne	0, cr0, [r0], {8}
    cf5c:	00003d4c 	andeq	r3, r0, ip, asr #26
    cf60:	7402d901 	strvc	sp, [r2], #-2305	; 0xfffff6ff
    cf64:	01000003 	tsteq	r0, r3
    cf68:	0c651c50 	stcleq	12, cr1, [r5], #-320	; 0xfffffec0
    cf6c:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    cf70:	0000de02 	andeq	sp, r0, r2, lsl #28
    cf74:	00510100 	subseq	r0, r1, r0, lsl #2
    cf78:	003d891b 	eorseq	r8, sp, fp, lsl r9
    cf7c:	02f80100 	rscseq	r0, r8, #0, 2
    cf80:	080076fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr}
    cf84:	00000016 	andeq	r0, r0, r6, lsl r0
    cf88:	08689c01 	stmdaeq	r8!, {r0, sl, fp, ip, pc}^
    cf8c:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    cf90:	0100003d 	tsteq	r0, sp, lsr r0
    cf94:	037402f8 	cmneq	r4, #248, 4	; 0x8000000f
    cf98:	50010000 	andpl	r0, r1, r0
    cf9c:	003c571d 	eorseq	r5, ip, sp, lsl r7
    cfa0:	02f80100 	rscseq	r0, r8, #0, 2
    cfa4:	00000053 	andeq	r0, r0, r3, asr r0
    cfa8:	00005cba 			; <UNDEFINED> instruction: 0x00005cba
    cfac:	3dbe1b00 	ldccc	11, cr1, [lr]
    cfb0:	0d010000 	stceq	0, cr0, [r1, #-0]
    cfb4:	00771003 	rsbseq	r1, r7, r3
    cfb8:	00001808 	andeq	r1, r0, r8, lsl #16
    cfbc:	9b9c0100 	blls	fe70d3c4 <__ram_end__+0xde6fd3c4>
    cfc0:	1c000008 	stcne	0, cr0, [r0], {8}
    cfc4:	00003d4c 	andeq	r3, r0, ip, asr #26
    cfc8:	74030d01 	strvc	r0, [r3], #-3329	; 0xfffff2ff
    cfcc:	01000003 	tsteq	r0, r3
    cfd0:	0c651c50 	stcleq	12, cr1, [r5], #-320	; 0xfffffec0
    cfd4:	0d010000 	stceq	0, cr0, [r1, #-0]
    cfd8:	0000de03 	andeq	sp, r0, r3, lsl #28
    cfdc:	00510100 	subseq	r0, r1, r0, lsl #2
    cfe0:	0018411f 	andseq	r4, r8, pc, lsl r1
    cfe4:	03350100 	teqeq	r5, #0, 2
    cfe8:	000000af 	andeq	r0, r0, pc, lsr #1
    cfec:	08007728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp, lr}
    cff0:	0000000c 	andeq	r0, r0, ip
    cff4:	08e49c01 	stmiaeq	r4!, {r0, sl, fp, ip, pc}^
    cff8:	4c1d0000 	ldcmi	0, cr0, [sp], {-0}
    cffc:	0100003d 	tsteq	r0, sp, lsr r0
    d000:	03740335 	cmneq	r4, #-738197504	; 0xd4000000
    d004:	5cdb0000 	ldclpl	0, cr0, [fp], {0}
    d008:	b81c0000 	ldmdalt	ip, {}	; <UNPREDICTABLE>
    d00c:	0100003c 	tsteq	r0, ip, lsr r0
    d010:	00530335 	subseq	r0, r3, r5, lsr r3
    d014:	51010000 	mrspl	r0, (UNDEF: 1)
    d018:	001f531a 	andseq	r5, pc, sl, lsl r3	; <UNPREDICTABLE>
    d01c:	03370100 	teqeq	r7, #0, 2
    d020:	000000af 	andeq	r0, r0, pc, lsr #1
    d024:	00005cfc 	strdeq	r5, [r0], -ip
    d028:	3d791b00 	vldmdbcc	r9!, {d17-d16}
    d02c:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    d030:	00773403 	rsbseq	r3, r7, r3, lsl #8
    d034:	00000808 	andeq	r0, r0, r8, lsl #16
    d038:	199c0100 	ldmibne	ip, {r8}
    d03c:	1c000009 	stcne	0, cr0, [r0], {9}
    d040:	00003d4c 	andeq	r3, r0, ip, asr #26
    d044:	74036901 	strvc	r6, [r3], #-2305	; 0xfffff6ff
    d048:	01000003 	tsteq	r0, r3
    d04c:	3cb81d50 	ldccc	13, cr1, [r8], #320	; 0x140
    d050:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    d054:	00005303 	andeq	r5, r0, r3, lsl #6
    d058:	005d2400 	subseq	r2, sp, r0, lsl #8
    d05c:	171f0000 	ldrne	r0, [pc, -r0]
    d060:	01000018 	tsteq	r0, r8, lsl r0
    d064:	00ba038a 	adcseq	r0, sl, sl, lsl #7
    d068:	773c0000 	ldrvc	r0, [ip, -r0]!
    d06c:	00400800 	subeq	r0, r0, r0, lsl #16
    d070:	9c010000 	stcls	0, cr0, [r1], {-0}
    d074:	00000994 	muleq	r0, r4, r9
    d078:	003d4c1d 	eorseq	r4, sp, sp, lsl ip
    d07c:	038a0100 	orreq	r0, sl, #0, 2
    d080:	00000374 	andeq	r0, r0, r4, ror r3
    d084:	00005d45 	andeq	r5, r0, r5, asr #26
    d088:	003c4e1d 	eorseq	r4, ip, sp, lsl lr
    d08c:	038a0100 	orreq	r0, sl, #0, 2
    d090:	00000053 	andeq	r0, r0, r3, asr r0
    d094:	00005d7f 	andeq	r5, r0, pc, ror sp
    d098:	003d721a 	eorseq	r7, sp, sl, lsl r2
    d09c:	038c0100 	orreq	r0, ip, #0, 2
    d0a0:	00000041 	andeq	r0, r0, r1, asr #32
    d0a4:	00005dab 	andeq	r5, r0, fp, lsr #27
    d0a8:	0020321a 	eoreq	r3, r0, sl, lsl r2
    d0ac:	038c0100 	orreq	r0, ip, #0, 2
    d0b0:	00000041 	andeq	r0, r0, r1, asr #32
    d0b4:	00005e29 	andeq	r5, r0, r9, lsr #28
    d0b8:	003e851a 	eorseq	r8, lr, sl, lsl r5
    d0bc:	038c0100 	orreq	r0, ip, #0, 2
    d0c0:	00000041 	andeq	r0, r0, r1, asr #32
    d0c4:	00005e5e 	andeq	r5, r0, lr, asr lr
    d0c8:	001f531a 	andseq	r5, pc, sl, lsl r3	; <UNPREDICTABLE>
    d0cc:	038d0100 	orreq	r0, sp, #0, 2
    d0d0:	000000ba 	strheq	r0, [r0], -sl
    d0d4:	00005e82 	andeq	r5, r0, r2, lsl #29
    d0d8:	3c6f1b00 	stclcc	11, cr1, [pc], #-0	; d0e0 <_Minimum_Stack_Size+0xcfe0>
    d0dc:	da010000 	ble	4d0e4 <__ram_size__+0x3d0e4>
    d0e0:	00777c03 	rsbseq	r7, r7, r3, lsl #24
    d0e4:	00001008 	andeq	r1, r0, r8
    d0e8:	e99c0100 	ldmib	ip, {r8}
    d0ec:	1c000009 	stcne	0, cr0, [r0], {9}
    d0f0:	00003d4c 	andeq	r3, r0, ip, asr #26
    d0f4:	7403da01 	strvc	sp, [r3], #-2561	; 0xfffff5ff
    d0f8:	01000003 	tsteq	r0, r3
    d0fc:	3c4e1d50 	mcrrcc	13, 5, r1, lr, cr0
    d100:	da010000 	ble	4d108 <__ram_size__+0x3d108>
    d104:	00005303 	andeq	r5, r0, r3, lsl #6
    d108:	005ea100 	subseq	sl, lr, r0, lsl #2
    d10c:	3d721a00 	vldmdbcc	r2!, {s3-s2}
    d110:	dc010000 	stcle	0, cr0, [r1], {-0}
    d114:	00005303 	andeq	r5, r0, r3, lsl #6
    d118:	005ec200 	subseq	ip, lr, r0, lsl #4
    d11c:	20321a00 	eorscs	r1, r2, r0, lsl #20
    d120:	dc010000 	stcle	0, cr0, [r1], {-0}
    d124:	00005303 	andeq	r5, r0, r3, lsl #6
    d128:	005ee900 	subseq	lr, lr, r0, lsl #18
    d12c:	2c200000 	stccs	0, cr0, [r0], #-0
    d130:	2c00001f 	stccs	0, cr0, [r0], {31}
    d134:	0500001f 	streq	r0, [r0, #-31]	; 0xffffffe1
    d138:	fa200114 	blx	80d590 <__ram_size__+0x7fd590>
    d13c:	fa00002c 	blx	d1f4 <_Minimum_Stack_Size+0xd0f4>
    d140:	0500002c 	streq	r0, [r0, #-44]	; 0xffffffd4
    d144:	86200115 			; <UNDEFINED> instruction: 0x86200115
    d148:	8600002f 	strhi	r0, [r0], -pc, lsr #32
    d14c:	0500002f 	streq	r0, [r0, #-47]	; 0xffffffd1
    d150:	6a000110 	bvs	d598 <_Minimum_Stack_Size+0xd498>
    d154:	02000000 	andeq	r0, r0, #0
    d158:	002b9500 	eoreq	r9, fp, r0, lsl #10
    d15c:	1a010400 	bne	4e164 <__ram_size__+0x3e164>
    d160:	8c000029 	stchi	0, cr0, [r0], {41}	; 0x29
    d164:	fa080077 	blx	20d348 <__ram_size__+0x1fd348>
    d168:	73080077 	movwvc	r0, #32887	; 0x8077
    d16c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    d170:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    d174:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    d178:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    d17c:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    d180:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    d184:	616d5f33 	cmnvs	sp, r3, lsr pc
    d188:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    d18c:	3a430073 	bcc	10cd360 <__ram_size__+0x10bd360>
    d190:	374d435c 	smlsldcc	r4, sp, ip, r3
    d194:	465f3033 			; <UNDEFINED> instruction: 0x465f3033
    d198:	574d5249 	strbpl	r5, [sp, -r9, asr #4]
    d19c:	5f455241 	svcpl	0x00455241
    d1a0:	30524556 	subscc	r4, r2, r6, asr r5
    d1a4:	5f333178 	svcpl	0x00333178
    d1a8:	31313032 	teqcc	r1, r2, lsr r0
    d1ac:	32323930 	eorscc	r3, r2, #48, 18	; 0xc0000
    d1b0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    d1b4:	20534120 	subscs	r4, r3, r0, lsr #2
    d1b8:	36322e32 			; <UNDEFINED> instruction: 0x36322e32
    d1bc:	0100302e 	tsteq	r0, lr, lsr #32
    d1c0:	00010d80 	andeq	r0, r1, r0, lsl #27
    d1c4:	a9000400 	stmdbge	r0, {sl}
    d1c8:	0400002b 	streq	r0, [r0], #-43	; 0xffffffd5
    d1cc:	00035901 	andeq	r5, r3, r1, lsl #18
    d1d0:	3ec80c00 	cdpcc	12, 12, cr0, cr8, cr0, {0}
    d1d4:	01cf0000 	biceq	r0, pc, r0
    d1d8:	77fc0000 	ldrbvc	r0, [ip, r0]!
    d1dc:	00500800 	subseq	r0, r0, r0, lsl #16
    d1e0:	29be0000 	ldmibcs	lr!, {}	; <UNPREDICTABLE>
    d1e4:	04020000 	streq	r0, [r2], #-0
    d1e8:	00023c05 	andeq	r3, r2, r5, lsl #24
    d1ec:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    d1f0:	0000008e 	andeq	r0, r0, lr, lsl #1
    d1f4:	54060102 	strpl	r0, [r6], #-258	; 0xfffffefe
    d1f8:	02000001 	andeq	r0, r0, #1
    d1fc:	01f20704 	mvnseq	r0, r4, lsl #14
    d200:	02020000 	andeq	r0, r2, #0
    d204:	00022907 	andeq	r2, r2, r7, lsl #18
    d208:	08010200 	stmdaeq	r1, {r9}
    d20c:	00000152 	andeq	r0, r0, r2, asr r1
    d210:	11070402 	tstne	r7, r2, lsl #8
    d214:	03000003 	movweq	r0, #3
    d218:	00003e9d 	muleq	r0, sp, lr
    d21c:	77fc9101 	ldrbvc	r9, [ip, r1, lsl #2]!
    d220:	00500800 	subseq	r0, r0, r0, lsl #16
    d224:	9c010000 	stcls	0, cr0, [r1], {-0}
    d228:	0000008f 	andeq	r0, r0, pc, lsl #1
    d22c:	003efa04 	eorseq	pc, lr, r4, lsl #20
    d230:	8f930100 	svchi	0x00930100
    d234:	05000000 	streq	r0, [r0, #-0]
    d238:	00003eab 	andeq	r3, r0, fp, lsr #29
    d23c:	008f9301 	addeq	r9, pc, r1, lsl #6
    d240:	5f140000 	svcpl	0x00140000
    d244:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    d248:	05080078 	streq	r0, [r8, #-120]	; 0xffffff88
    d24c:	00000001 	andeq	r0, r0, r1
    d250:	003a0407 	eorseq	r0, sl, r7, lsl #8
    d254:	b3080000 	movwlt	r0, #32768	; 0x8000
    d258:	0100003e 	tsteq	r0, lr, lsr r0
    d25c:	00003a19 	andeq	r3, r0, r9, lsl sl
    d260:	3e960800 	cdpcc	8, 9, cr0, cr6, cr0, {0}
    d264:	1b010000 	blne	4d26c <__ram_size__+0x3d26c>
    d268:	0000003a 	andeq	r0, r0, sl, lsr r0
    d26c:	003ec108 	eorseq	ip, lr, r8, lsl #2
    d270:	3a1d0100 	bcc	74d678 <__ram_size__+0x73d678>
    d274:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d278:	00003f01 	andeq	r3, r0, r1, lsl #30
    d27c:	003a2001 	eorseq	r2, sl, r1
    d280:	bb080000 	bllt	20d288 <__ram_size__+0x1fd288>
    d284:	0100003e 	tsteq	r0, lr, lsr r0
    d288:	00003a22 	andeq	r3, r0, r2, lsr #20
    d28c:	3e8e0900 	cdpcc	9, 8, cr0, cr14, cr0, {0}
    d290:	25010000 	strcs	r0, [r1, #-0]
    d294:	0000ea0a 	andeq	lr, r0, sl, lsl #20
    d298:	0000e300 	andeq	lr, r0, r0, lsl #6
    d29c:	004f0b00 	subeq	r0, pc, r0, lsl #22
    d2a0:	004c0000 	subeq	r0, ip, r0
    d2a4:	00e90407 	rsceq	r0, r9, r7, lsl #8
    d2a8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    d2ac:	000000e3 	andeq	r0, r0, r3, ror #1
    d2b0:	003eed0e 	eorseq	lr, lr, lr, lsl #26
    d2b4:	00390100 	eorseq	r0, r9, r0, lsl #2
    d2b8:	05000001 	streq	r0, [r0, #-1]
    d2bc:	00300003 	eorseq	r0, r0, r3
    d2c0:	00d30d08 	sbcseq	r0, r3, r8, lsl #26
    d2c4:	170f0000 	strne	r0, [pc, -r0]
    d2c8:	17000004 	strne	r0, [r0, -r4]
    d2cc:	01000004 	tsteq	r0, r4
    d2d0:	Address 0x0000d2d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__ram_size__+0x2b00ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__ram_size__+0x1f0c28>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__ram_size__+0xeb2d20>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__ram_size__+0x2b0458>
      44:	0b3a1349 	bleq	e84d70 <__ram_size__+0xe74d70>
      48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      4c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
      50:	1c0e0300 	stcne	3, cr0, [lr], {-0}
      54:	0800000b 	stmdaeq	r0, {r0, r1, r3}
      58:	08030028 	stmdaeq	r3, {r3, r5}
      5c:	00000b1c 	andeq	r0, r0, ip, lsl fp
      60:	0b011309 	bleq	44c8c <__ram_size__+0x34c8c>
      64:	3b0b3a0b 	blcc	2ce898 <__ram_size__+0x2be898>
      68:	00130105 	andseq	r0, r3, r5, lsl #2
      6c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      70:	0b3a0803 	bleq	e82084 <__ram_size__+0xe72084>
      74:	1349053b 	movtne	r0, #38203	; 0x953b
      78:	00000b38 	andeq	r0, r0, r8, lsr fp
      7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      80:	3b0b3a0e 	blcc	2ce8c0 <__ram_size__+0x2be8c0>
      84:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      88:	0c00000b 	stceq	0, cr0, [r0], {11}
      8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      94:	00001349 	andeq	r1, r0, r9, asr #6
      98:	3f002e0d 	svccc	0x00002e0d
      9c:	3a0e0319 	bcc	380d08 <__ram_size__+0x370d08>
      a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      a4:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
      a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
      ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      b0:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
      b4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      b8:	0b3a0e03 	bleq	e838cc <__ram_size__+0xe738cc>
      bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
      c4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      c8:	00130119 	andseq	r0, r3, r9, lsl r1
      cc:	82890f00 	addhi	r0, r9, #0, 30
      d0:	01110001 	tsteq	r1, r1
      d4:	31194295 			; <UNDEFINED> instruction: 0x31194295
      d8:	10000013 	andne	r0, r0, r3, lsl r0
      dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      e0:	0b3a0e03 	bleq	e838f4 <__ram_size__+0xe738f4>
      e4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
      e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
      ec:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      f0:	00130119 	andseq	r0, r3, r9, lsl r1
      f4:	00341100 	eorseq	r1, r4, r0, lsl #2
      f8:	0b3a0e03 	bleq	e8390c <__ram_size__+0xe7390c>
      fc:	1349053b 	movtne	r0, #38203	; 0x953b
     100:	00001802 	andeq	r1, r0, r2, lsl #16
     104:	11010b12 	tstne	r1, r2, lsl fp
     108:	01061201 	tsteq	r6, r1, lsl #4
     10c:	13000013 	movwne	r0, #19
     110:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     114:	0b3a0e03 	bleq	e83928 <__ram_size__+0xe73928>
     118:	1349053b 	movtne	r0, #38203	; 0x953b
     11c:	1301193c 	movwne	r1, #6460	; 0x193c
     120:	18140000 	ldmdane	r4, {}	; <UNPREDICTABLE>
     124:	15000000 	strne	r0, [r0, #-0]
     128:	00018289 	andeq	r8, r1, r9, lsl #5
     12c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     130:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     134:	11010182 	smlabbne	r1, r2, r1, r0
     138:	01133101 	tsteq	r3, r1, lsl #2
     13c:	17000013 	smladne	r0, r3, r0, r0
     140:	0001828a 	andeq	r8, r1, sl, lsl #5
     144:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     148:	18000018 	stmdane	r0, {r3, r4}
     14c:	0b0b0024 	bleq	2c01e4 <__ram_size__+0x2b01e4>
     150:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     154:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     158:	03193f00 	tsteq	r9, #0, 30
     15c:	3b0b3a0e 	blcc	2ce99c <__ram_size__+0x2be99c>
     160:	20192705 	andscs	r2, r9, r5, lsl #14
     164:	1a00000b 	bne	198 <_Minimum_Stack_Size+0x98>
     168:	1331002e 	teqne	r1, #46	; 0x2e
     16c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     170:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     174:	1b000019 	blne	1e0 <_Minimum_Stack_Size+0xe0>
     178:	13490101 	movtne	r0, #37121	; 0x9101
     17c:	00001301 	andeq	r1, r0, r1, lsl #6
     180:	0000211c 	andeq	r2, r0, ip, lsl r1
     184:	00341d00 	eorseq	r1, r4, r0, lsl #26
     188:	0b3a0e03 	bleq	e8399c <__ram_size__+0xe7399c>
     18c:	1349053b 	movtne	r0, #38203	; 0x953b
     190:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     194:	341e0000 	ldrcc	r0, [lr], #-0
     198:	3a0e0300 	bcc	380da0 <__ram_size__+0x370da0>
     19c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1a0:	3c193f13 	ldccc	15, cr3, [r9], {19}
     1a4:	1f000019 	svcne	0x00000019
     1a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ac:	0b3b0b3a 	bleq	ec2e9c <__ram_size__+0xeb2e9c>
     1b0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     1b4:	00001802 	andeq	r1, r0, r2, lsl #16
     1b8:	3f002e20 	svccc	0x00002e20
     1bc:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
     1c0:	3a0e030e 	bcc	380e00 <__ram_size__+0x370e00>
     1c4:	000b3b0b 	andeq	r3, fp, fp, lsl #22
     1c8:	002e2100 	eoreq	r2, lr, r0, lsl #2
     1cc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     1d0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
     1d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     1e0:	0e030b13 	vmoveq.32	d3[0], r0
     1e4:	17550e1b 	smmlane	r5, fp, lr, r0
     1e8:	17100111 			; <UNDEFINED> instruction: 0x17100111
     1ec:	24020000 	strcs	r0, [r2], #-0
     1f0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1f4:	000e030b 	andeq	r0, lr, fp, lsl #6
     1f8:	00160300 	andseq	r0, r6, r0, lsl #6
     1fc:	0b3a0803 	bleq	e82210 <__ram_size__+0xe72210>
     200:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     204:	04040000 	streq	r0, [r4], #-0
     208:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
     20c:	3b0b3a13 	blcc	2cea60 <__ram_size__+0x2bea60>
     210:	0013010b 	andseq	r0, r3, fp, lsl #2
     214:	00280500 	eoreq	r0, r8, r0, lsl #10
     218:	0b1c0803 	bleq	70222c <__ram_size__+0x6f222c>
     21c:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     220:	03193f01 	tsteq	r9, #1, 30
     224:	3b0b3a0e 	blcc	2cea64 <__ram_size__+0x2bea64>
     228:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     22c:	19018713 	stmdbne	r1, {r0, r1, r4, r8, r9, sl, pc}
     230:	06120111 			; <UNDEFINED> instruction: 0x06120111
     234:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     238:	00130119 	andseq	r0, r3, r9, lsl r1
     23c:	00340700 	eorseq	r0, r4, r0, lsl #14
     240:	0b3a0e03 	bleq	e83a54 <__ram_size__+0xe73a54>
     244:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     248:	00001702 	andeq	r1, r0, r2, lsl #14
     24c:	03003408 	movweq	r3, #1032	; 0x408
     250:	3b0b3a0e 	blcc	2cea90 <__ram_size__+0x2bea90>
     254:	0013490b 	andseq	r4, r3, fp, lsl #18
     258:	82890900 	addhi	r0, r9, #0, 18
     25c:	01110001 	tsteq	r1, r1
     260:	00001331 	andeq	r1, r0, r1, lsr r3
     264:	0182890a 	orreq	r8, r2, sl, lsl #18
     268:	31011101 	tstcc	r1, r1, lsl #2
     26c:	00130113 	andseq	r0, r3, r3, lsl r1
     270:	828a0b00 	addhi	r0, sl, #0, 22
     274:	18020001 	stmdane	r2, {r0}
     278:	00184291 	mulseq	r8, r1, r2
     27c:	00240c00 	eoreq	r0, r4, r0, lsl #24
     280:	0b3e0b0b 	bleq	f82eb4 <__ram_size__+0xf72eb4>
     284:	00000803 	andeq	r0, r0, r3, lsl #16
     288:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
     28c:	00130113 	andseq	r0, r3, r3, lsl r1
     290:	00210e00 	eoreq	r0, r1, r0, lsl #28
     294:	340f0000 	strcc	r0, [pc], #-0	; 29c <_Minimum_Stack_Size+0x19c>
     298:	3a0e0300 	bcc	380ea0 <__ram_size__+0x370ea0>
     29c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     2a0:	3c193f13 	ldccc	15, cr3, [r9], {19}
     2a4:	10000019 	andne	r0, r0, r9, lsl r0
     2a8:	13490035 	movtne	r0, #36917	; 0x9035
     2ac:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     2b0:	3c193f00 	ldccc	15, cr3, [r9], {-0}
     2b4:	030e6e19 	movweq	r6, #60953	; 0xee19
     2b8:	3b0b3a0e 	blcc	2ceaf8 <__ram_size__+0x2beaf8>
     2bc:	12000005 	andne	r0, r0, #5
     2c0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     2c4:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
     2c8:	0b3a0e03 	bleq	e83adc <__ram_size__+0xe73adc>
     2cc:	00000b3b 	andeq	r0, r0, fp, lsr fp
     2d0:	01110100 	tsteq	r1, r0, lsl #2
     2d4:	0b130e25 	bleq	4c3b70 <__ram_size__+0x4b3b70>
     2d8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     2dc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2e0:	00001710 	andeq	r1, r0, r0, lsl r7
     2e4:	0b002402 	bleq	92f4 <_Minimum_Stack_Size+0x91f4>
     2e8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2ec:	0300000e 	movweq	r0, #14
     2f0:	08030016 	stmdaeq	r3, {r1, r2, r4}
     2f4:	0b3b0b3a 	bleq	ec2fe4 <__ram_size__+0xeb2fe4>
     2f8:	00001349 	andeq	r1, r0, r9, asr #6
     2fc:	03001604 	movweq	r1, #1540	; 0x604
     300:	3b0b3a0e 	blcc	2ceb40 <__ram_size__+0x2beb40>
     304:	0013490b 	andseq	r4, r3, fp, lsl #18
     308:	00350500 	eorseq	r0, r5, r0, lsl #10
     30c:	00001349 	andeq	r1, r0, r9, asr #6
     310:	0b010406 	bleq	41330 <__ram_size__+0x31330>
     314:	3a13490b 	bcc	4d2748 <__ram_size__+0x4c2748>
     318:	010b3b0b 	tsteq	fp, fp, lsl #22
     31c:	07000013 	smladeq	r0, r3, r0, r0
     320:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     324:	00000b1c 	andeq	r0, r0, ip, lsl fp
     328:	03002808 	movweq	r2, #2056	; 0x808
     32c:	000b1c08 	andeq	r1, fp, r8, lsl #24
     330:	01130900 	tsteq	r3, r0, lsl #18
     334:	0b3a0b0b 	bleq	e82f68 <__ram_size__+0xe72f68>
     338:	1301053b 	movwne	r0, #5435	; 0x153b
     33c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     340:	3a080300 	bcc	200f48 <__ram_size__+0x1f0f48>
     344:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     348:	000b3813 	andeq	r3, fp, r3, lsl r8
     34c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     350:	0b3a0e03 	bleq	e83b64 <__ram_size__+0xe73b64>
     354:	1349053b 	movtne	r0, #38203	; 0x953b
     358:	00000b38 	andeq	r0, r0, r8, lsr fp
     35c:	0300160c 	movweq	r1, #1548	; 0x60c
     360:	3b0b3a0e 	blcc	2ceba0 <__ram_size__+0x2beba0>
     364:	00134905 	andseq	r4, r3, r5, lsl #18
     368:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
     36c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     370:	0b3b0b3a 	bleq	ec3060 <__ram_size__+0xeb3060>
     374:	01111927 	tsteq	r1, r7, lsr #18
     378:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     37c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     380:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     384:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     388:	0b3b0b3a 	bleq	ec3078 <__ram_size__+0xeb3078>
     38c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     390:	0b0f0000 	bleq	3c0398 <__ram_size__+0x3b0398>
     394:	01175501 	tsteq	r7, r1, lsl #10
     398:	10000013 	andne	r0, r0, r3, lsl r0
     39c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     3a0:	0b3a0e03 	bleq	e83bb4 <__ram_size__+0xe73bb4>
     3a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a8:	1301193c 	movwne	r1, #6460	; 0x193c
     3ac:	18110000 	ldmdane	r1, {}	; <UNPREDICTABLE>
     3b0:	12000000 	andne	r0, r0, #0
     3b4:	0111010b 	tsteq	r1, fp, lsl #2
     3b8:	13010612 	movwne	r0, #5650	; 0x1612
     3bc:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     3c0:	11000182 	smlabbne	r0, r2, r1, r0
     3c4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     3c8:	00001331 	andeq	r1, r0, r1, lsr r3
     3cc:	01828914 	orreq	r8, r2, r4, lsl r9
     3d0:	31011100 	mrscc	r1, (UNDEF: 17)
     3d4:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     3d8:	01018289 	smlabbeq	r1, r9, r2, r8
     3dc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     3e0:	00001301 	andeq	r1, r0, r1, lsl #6
     3e4:	01828a16 	orreq	r8, r2, r6, lsl sl
     3e8:	91180200 	tstls	r8, r0, lsl #4
     3ec:	00001842 	andeq	r1, r0, r2, asr #16
     3f0:	01828917 	orreq	r8, r2, r7, lsl r9
     3f4:	31011101 	tstcc	r1, r1, lsl #2
     3f8:	18000013 	stmdane	r0, {r0, r1, r4}
     3fc:	0b0b0024 	bleq	2c0494 <__ram_size__+0x2b0494>
     400:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     404:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     408:	03193f00 	tsteq	r9, #0, 30
     40c:	3b0b3a0e 	blcc	2cec4c <__ram_size__+0x2bec4c>
     410:	1119270b 	tstne	r9, fp, lsl #14
     414:	40061201 	andmi	r1, r6, r1, lsl #4
     418:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     41c:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     420:	03193f00 	tsteq	r9, #0, 30
     424:	3b0b3a0e 	blcc	2cec64 <__ram_size__+0x2bec64>
     428:	2019270b 	andscs	r2, r9, fp, lsl #14
     42c:	1b00000b 	blne	460 <_Minimum_Stack_Size+0x360>
     430:	1331002e 	teqne	r1, #46	; 0x2e
     434:	06120111 			; <UNDEFINED> instruction: 0x06120111
     438:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     43c:	1c000019 	stcne	0, cr0, [r0], {25}
     440:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     444:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     448:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     44c:	0000193c 	andeq	r1, r0, ip, lsr r9
     450:	4901011d 	stmdbmi	r1, {r0, r2, r3, r4, r8}
     454:	00130113 	andseq	r0, r3, r3, lsl r1
     458:	00211e00 	eoreq	r1, r1, r0, lsl #28
     45c:	341f0000 	ldrcc	r0, [pc], #-0	; 464 <_Minimum_Stack_Size+0x364>
     460:	3a0e0300 	bcc	381068 <__ram_size__+0x371068>
     464:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     468:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     46c:	20000018 	andcs	r0, r0, r8, lsl r0
     470:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     474:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
     478:	0b3a0e03 	bleq	e83c8c <__ram_size__+0xe73c8c>
     47c:	00000b3b 	andeq	r0, r0, fp, lsr fp
     480:	01110100 	tsteq	r1, r0, lsl #2
     484:	0b130e25 	bleq	4c3d20 <__ram_size__+0x4b3d20>
     488:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     48c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     490:	00001710 	andeq	r1, r0, r0, lsl r7
     494:	0b002402 	bleq	94a4 <_Minimum_Stack_Size+0x93a4>
     498:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     49c:	0300000e 	movweq	r0, #14
     4a0:	08030016 	stmdaeq	r3, {r1, r2, r4}
     4a4:	0b3b0b3a 	bleq	ec3194 <__ram_size__+0xeb3194>
     4a8:	00001349 	andeq	r1, r0, r9, asr #6
     4ac:	03001604 	movweq	r1, #1540	; 0x604
     4b0:	3b0b3a0e 	blcc	2cecf0 <__ram_size__+0x2becf0>
     4b4:	0013490b 	andseq	r4, r3, fp, lsl #18
     4b8:	00350500 	eorseq	r0, r5, r0, lsl #10
     4bc:	00001349 	andeq	r1, r0, r9, asr #6
     4c0:	0b010406 	bleq	414e0 <__ram_size__+0x314e0>
     4c4:	3a13490b 	bcc	4d28f8 <__ram_size__+0x4c28f8>
     4c8:	010b3b0b 	tsteq	fp, fp, lsl #22
     4cc:	07000013 	smladeq	r0, r3, r0, r0
     4d0:	08030028 	stmdaeq	r3, {r3, r5}
     4d4:	00000b1c 	andeq	r0, r0, ip, lsl fp
     4d8:	0b011308 	bleq	45100 <__ram_size__+0x35100>
     4dc:	3b0b3a0b 	blcc	2ced10 <__ram_size__+0x2bed10>
     4e0:	00130105 	andseq	r0, r3, r5, lsl #2
     4e4:	000d0900 	andeq	r0, sp, r0, lsl #18
     4e8:	0b3a0803 	bleq	e824fc <__ram_size__+0xe724fc>
     4ec:	1349053b 	movtne	r0, #38203	; 0x953b
     4f0:	00000b38 	andeq	r0, r0, r8, lsr fp
     4f4:	03000d0a 	movweq	r0, #3338	; 0xd0a
     4f8:	3b0b3a0e 	blcc	2ced38 <__ram_size__+0x2bed38>
     4fc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     500:	0b00000b 	bleq	534 <_Minimum_Stack_Size+0x434>
     504:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     508:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     50c:	00001349 	andeq	r1, r0, r9, asr #6
     510:	3f012e0c 	svccc	0x00012e0c
     514:	3a0e0319 	bcc	381180 <__ram_size__+0x371180>
     518:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     51c:	010b2019 	tsteq	fp, r9, lsl r0
     520:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     524:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     528:	0b3b0b3a 	bleq	ec3218 <__ram_size__+0xeb3218>
     52c:	00001349 	andeq	r1, r0, r9, asr #6
     530:	3f012e0e 	svccc	0x00012e0e
     534:	3a0e0319 	bcc	3811a0 <__ram_size__+0x3711a0>
     538:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     53c:	11134919 	tstne	r3, r9, lsl r9
     540:	40061201 	andmi	r1, r6, r1, lsl #4
     544:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     548:	00001301 	andeq	r1, r0, r1, lsl #6
     54c:	0300050f 	movweq	r0, #1295	; 0x50f
     550:	3b0b3a0e 	blcc	2ced90 <__ram_size__+0x2bed90>
     554:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     558:	10000017 	andne	r0, r0, r7, lsl r0
     55c:	01018289 	smlabbeq	r1, r9, r2, r8
     560:	13310111 	teqne	r1, #1073741828	; 0x40000004
     564:	8a110000 	bhi	44056c <__ram_size__+0x43056c>
     568:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     56c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     570:	24120000 	ldrcs	r0, [r2], #-0
     574:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     578:	0008030b 	andeq	r0, r8, fp, lsl #6
     57c:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
     580:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     584:	0b3b0b3a 	bleq	ec3274 <__ram_size__+0xeb3274>
     588:	01111927 	tsteq	r1, r7, lsr #18
     58c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     590:	01194297 			; <UNDEFINED> instruction: 0x01194297
     594:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     598:	00018289 	andeq	r8, r1, r9, lsl #5
     59c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     5a0:	00133119 	andseq	r3, r3, r9, lsl r1
     5a4:	00341500 	eorseq	r1, r4, r0, lsl #10
     5a8:	0b3a0e03 	bleq	e83dbc <__ram_size__+0xe73dbc>
     5ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5b0:	00001802 	andeq	r1, r0, r2, lsl #16
     5b4:	03003416 	movweq	r3, #1046	; 0x416
     5b8:	3b0b3a08 	blcc	2cede0 <__ram_size__+0x2bede0>
     5bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5c0:	17000017 	smladne	r0, r7, r0, r0
     5c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5c8:	0b3b0b3a 	bleq	ec32b8 <__ram_size__+0xeb32b8>
     5cc:	17021349 	strne	r1, [r2, -r9, asr #6]
     5d0:	01180000 	tsteq	r8, r0
     5d4:	01134901 	tsteq	r3, r1, lsl #18
     5d8:	19000013 	stmdbne	r0, {r0, r1, r4}
     5dc:	13490021 	movtne	r0, #36897	; 0x9021
     5e0:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5e4:	0182891a 	orreq	r8, r2, sl, lsl r9
     5e8:	31011100 	mrscc	r1, (UNDEF: 17)
     5ec:	1b000013 	blne	640 <_Minimum_Stack_Size+0x540>
     5f0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     5f4:	0b3a0e03 	bleq	e83e08 <__ram_size__+0xe73e08>
     5f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5fc:	01111349 	tsteq	r1, r9, asr #6
     600:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     604:	00194297 	mulseq	r9, r7, r2
     608:	012e1c00 			; <UNDEFINED> instruction: 0x012e1c00
     60c:	01111331 	tsteq	r1, r1, lsr r3
     610:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     614:	01194297 			; <UNDEFINED> instruction: 0x01194297
     618:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     61c:	13310005 	teqne	r1, #5
     620:	00001702 	andeq	r1, r0, r2, lsl #14
     624:	55010b1e 	strpl	r0, [r1, #-2846]	; 0xfffff4e2
     628:	00130117 	andseq	r0, r3, r7, lsl r1
     62c:	82891f00 	addhi	r1, r9, #0, 30
     630:	01110101 	tsteq	r1, r1, lsl #2
     634:	31194295 			; <UNDEFINED> instruction: 0x31194295
     638:	20000013 	andcs	r0, r0, r3, lsl r0
     63c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     640:	0b3a0e03 	bleq	e83e54 <__ram_size__+0xe73e54>
     644:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     648:	1301193c 	movwne	r1, #6460	; 0x193c
     64c:	18210000 	stmdane	r1!, {}	; <UNPREDICTABLE>
     650:	22000000 	andcs	r0, r0, #0
     654:	0111010b 	tsteq	r1, fp, lsl #2
     658:	13010612 	movwne	r0, #5650	; 0x1612
     65c:	1d230000 	stcne	0, cr0, [r3, #-0]
     660:	11133101 	tstne	r3, r1, lsl #2
     664:	58061201 	stmdapl	r6, {r0, r9, ip}
     668:	010b590b 	tsteq	fp, fp, lsl #18
     66c:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
     670:	0111010b 	tsteq	r1, fp, lsl #2
     674:	00000612 	andeq	r0, r0, r2, lsl r6
     678:	01828925 	orreq	r8, r2, r5, lsr #18
     67c:	31011101 	tstcc	r1, r1, lsl #2
     680:	00130113 	andseq	r0, r3, r3, lsl r1
     684:	00342600 	eorseq	r2, r4, r0, lsl #12
     688:	0b3a0e03 	bleq	e83e9c <__ram_size__+0xe73e9c>
     68c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     690:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     694:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     698:	3c193f00 	ldccc	15, cr3, [r9], {-0}
     69c:	030e6e19 	movweq	r6, #60953	; 0xee19
     6a0:	3b0b3a0e 	blcc	2ceee0 <__ram_size__+0x2beee0>
     6a4:	0000000b 	andeq	r0, r0, fp
     6a8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     6ac:	030b130e 	movweq	r1, #45838	; 0xb30e
     6b0:	110e1b0e 	tstne	lr, lr, lsl #22
     6b4:	10061201 	andne	r1, r6, r1, lsl #4
     6b8:	02000017 	andeq	r0, r0, #23
     6bc:	0b0b0024 	bleq	2c0754 <__ram_size__+0x2b0754>
     6c0:	0e030b3e 	vmoveq.16	d3[0], r0
     6c4:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     6c8:	03193f01 	tsteq	r9, #1, 30
     6cc:	3b0b3a0e 	blcc	2cef0c <__ram_size__+0x2bef0c>
     6d0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     6d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     6d8:	97184006 	ldrls	r4, [r8, -r6]
     6dc:	13011942 	movwne	r1, #6466	; 0x1942
     6e0:	05040000 	streq	r0, [r4, #-0]
     6e4:	3a0e0300 	bcc	3812ec <__ram_size__+0x3712ec>
     6e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6ec:	00170213 	andseq	r0, r7, r3, lsl r2
     6f0:	82890500 	addhi	r0, r9, #0, 10
     6f4:	01110101 	tsteq	r1, r1, lsl #2
     6f8:	00001331 	andeq	r1, r0, r1, lsr r3
     6fc:	01828a06 	orreq	r8, r2, r6, lsl #20
     700:	91180200 	tstls	r8, r0, lsl #4
     704:	00001842 	andeq	r1, r0, r2, asr #16
     708:	0b002407 	bleq	972c <_Minimum_Stack_Size+0x962c>
     70c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     710:	08000008 	stmdaeq	r0, {r3}
     714:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <__ram_size__+0xe73f2c>
     71c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     720:	06120111 			; <UNDEFINED> instruction: 0x06120111
     724:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     728:	09000019 	stmdbeq	r0, {r0, r3, r4}
     72c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     730:	0b3b0b3a 	bleq	ec3420 <__ram_size__+0xeb3420>
     734:	17021349 	strne	r1, [r2, -r9, asr #6]
     738:	0f0a0000 	svceq	0x000a0000
     73c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     740:	0b000013 	bleq	794 <_Minimum_Stack_Size+0x694>
     744:	01018289 	smlabbeq	r1, r9, r2, r8
     748:	13310111 	teqne	r1, #1073741828	; 0x40000004
     74c:	00001301 	andeq	r1, r0, r1, lsl #6
     750:	3f002e0c 	svccc	0x00002e0c
     754:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
     758:	3a0e030e 	bcc	381398 <__ram_size__+0x371398>
     75c:	00053b0b 	andeq	r3, r5, fp, lsl #22
     760:	002e0d00 	eoreq	r0, lr, r0, lsl #26
     764:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     768:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
     76c:	0b3b0b3a 	bleq	ec345c <__ram_size__+0xeb345c>
     770:	01000000 	mrseq	r0, (UNDEF: 0)
     774:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     778:	0e030b13 	vmoveq.32	d3[0], r0
     77c:	01110e1b 	tsteq	r1, fp, lsl lr
     780:	17100612 			; <UNDEFINED> instruction: 0x17100612
     784:	24020000 	strcs	r0, [r2], #-0
     788:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     78c:	000e030b 	andeq	r0, lr, fp, lsl #6
     790:	00160300 	andseq	r0, r6, r0, lsl #6
     794:	0b3a0803 	bleq	e827a8 <__ram_size__+0xe727a8>
     798:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     79c:	16040000 	strne	r0, [r4], -r0
     7a0:	3a0e0300 	bcc	3813a8 <__ram_size__+0x3713a8>
     7a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7a8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     7ac:	13490035 	movtne	r0, #36917	; 0x9035
     7b0:	04060000 	streq	r0, [r6], #-0
     7b4:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
     7b8:	3b0b3a13 	blcc	2cf00c <__ram_size__+0x2bf00c>
     7bc:	0013010b 	andseq	r0, r3, fp, lsl #2
     7c0:	00280700 	eoreq	r0, r8, r0, lsl #14
     7c4:	0b1c0e03 	bleq	703fd8 <__ram_size__+0x6f3fd8>
     7c8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     7cc:	1c080300 	stcne	3, cr0, [r8], {-0}
     7d0:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     7d4:	0b0b0113 	bleq	2c0c28 <__ram_size__+0x2b0c28>
     7d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7dc:	00001301 	andeq	r1, r0, r1, lsl #6
     7e0:	03000d0a 	movweq	r0, #3338	; 0xd0a
     7e4:	3b0b3a08 	blcc	2cf00c <__ram_size__+0x2bf00c>
     7e8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     7ec:	0b00000b 	bleq	820 <_Minimum_Stack_Size+0x720>
     7f0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     7f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7f8:	0b381349 	bleq	e05524 <__ram_size__+0xdf5524>
     7fc:	160c0000 	strne	r0, [ip], -r0
     800:	3a0e0300 	bcc	381408 <__ram_size__+0x371408>
     804:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     808:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     80c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     810:	0b3a0e03 	bleq	e84024 <__ram_size__+0xe74024>
     814:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     818:	06120111 			; <UNDEFINED> instruction: 0x06120111
     81c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     820:	00130119 	andseq	r0, r3, r9, lsl r1
     824:	00340e00 	eorseq	r0, r4, r0, lsl #28
     828:	0b3a0e03 	bleq	e8403c <__ram_size__+0xe7403c>
     82c:	1349053b 	movtne	r0, #38203	; 0x953b
     830:	00001702 	andeq	r1, r0, r2, lsl #14
     834:	0182890f 	orreq	r8, r2, pc, lsl #18
     838:	31011100 	mrscc	r1, (UNDEF: 17)
     83c:	10000013 	andne	r0, r0, r3, lsl r0
     840:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     844:	0b3a0e03 	bleq	e84058 <__ram_size__+0xe74058>
     848:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     84c:	01111349 	tsteq	r1, r9, asr #6
     850:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     854:	01194297 			; <UNDEFINED> instruction: 0x01194297
     858:	11000013 	tstne	r0, r3, lsl r0
     85c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     860:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     864:	17021349 	strne	r1, [r2, -r9, asr #6]
     868:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
     86c:	11010182 	smlabbne	r1, r2, r1, r0
     870:	01133101 	tsteq	r3, r1, lsl #2
     874:	13000013 	movwne	r0, #19
     878:	0001828a 	andeq	r8, r1, sl, lsl #5
     87c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     880:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
     884:	01018289 	smlabbeq	r1, r9, r2, r8
     888:	13310111 	teqne	r1, #1073741828	; 0x40000004
     88c:	34150000 	ldrcc	r0, [r5], #-0
     890:	3a0e0300 	bcc	381498 <__ram_size__+0x371498>
     894:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     898:	000b1c13 	andeq	r1, fp, r3, lsl ip
     89c:	00341600 	eorseq	r1, r4, r0, lsl #12
     8a0:	0b3a0e03 	bleq	e840b4 <__ram_size__+0xe740b4>
     8a4:	1349053b 	movtne	r0, #38203	; 0x953b
     8a8:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     8ac:	03193f01 	tsteq	r9, #1, 30
     8b0:	3b0b3a0e 	blcc	2cf0f0 <__ram_size__+0x2bf0f0>
     8b4:	87192705 	ldrhi	r2, [r9, -r5, lsl #14]
     8b8:	01111901 	tsteq	r1, r1, lsl #18
     8bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     8c4:	18000013 	stmdane	r0, {r0, r1, r4}
     8c8:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
     8cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     8d0:	0b190000 	bleq	6408d8 <__ram_size__+0x6308d8>
     8d4:	01175501 	tsteq	r7, r1, lsl #10
     8d8:	1a000013 	bne	92c <_Minimum_Stack_Size+0x82c>
     8dc:	0111010b 	tsteq	r1, fp, lsl #2
     8e0:	13010612 	movwne	r0, #5650	; 0x1612
     8e4:	011b0000 	tsteq	fp, r0
     8e8:	01134901 	tsteq	r3, r1, lsl #18
     8ec:	1c000013 	stcne	0, cr0, [r0], {19}
     8f0:	13490021 	movtne	r0, #36897	; 0x9021
     8f4:	00000b2f 	andeq	r0, r0, pc, lsr #22
     8f8:	0300341d 	movweq	r3, #1053	; 0x41d
     8fc:	3b0b3a0e 	blcc	2cf13c <__ram_size__+0x2bf13c>
     900:	3f134905 	svccc	0x00134905
     904:	00180219 	andseq	r0, r8, r9, lsl r2
     908:	00341e00 	eorseq	r1, r4, r0, lsl #28
     90c:	0b3a0e03 	bleq	e84120 <__ram_size__+0xe74120>
     910:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     914:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     918:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     91c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
     920:	030e6e19 	movweq	r6, #60953	; 0xee19
     924:	3b0b3a0e 	blcc	2cf164 <__ram_size__+0x2bf164>
     928:	2000000b 	andcs	r0, r0, fp
     92c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     930:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
     934:	0b3a0e03 	bleq	e84148 <__ram_size__+0xe74148>
     938:	0000053b 	andeq	r0, r0, fp, lsr r5
     93c:	01110100 	tsteq	r1, r0, lsl #2
     940:	0b130e25 	bleq	4c41dc <__ram_size__+0x4b41dc>
     944:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     948:	06120111 			; <UNDEFINED> instruction: 0x06120111
     94c:	00001710 	andeq	r1, r0, r0, lsl r7
     950:	0b002402 	bleq	9960 <_Minimum_Stack_Size+0x9860>
     954:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     958:	0300000e 	movweq	r0, #14
     95c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     960:	0b3b0b3a 	bleq	ec3650 <__ram_size__+0xeb3650>
     964:	00001349 	andeq	r1, r0, r9, asr #6
     968:	03001604 	movweq	r1, #1540	; 0x604
     96c:	3b0b3a0e 	blcc	2cf1ac <__ram_size__+0x2bf1ac>
     970:	0013490b 	andseq	r4, r3, fp, lsl #18
     974:	00350500 	eorseq	r0, r5, r0, lsl #10
     978:	00001349 	andeq	r1, r0, r9, asr #6
     97c:	0b010406 	bleq	4199c <__ram_size__+0x3199c>
     980:	3a13490b 	bcc	4d2db4 <__ram_size__+0x4c2db4>
     984:	010b3b0b 	tsteq	fp, fp, lsl #22
     988:	07000013 	smladeq	r0, r3, r0, r0
     98c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     990:	00000b1c 	andeq	r0, r0, ip, lsl fp
     994:	03002808 	movweq	r2, #2056	; 0x808
     998:	000b1c08 	andeq	r1, fp, r8, lsl #24
     99c:	01130900 	tsteq	r3, r0, lsl #18
     9a0:	0b3a0b0b 	bleq	e835d4 <__ram_size__+0xe735d4>
     9a4:	1301053b 	movwne	r0, #5435	; 0x153b
     9a8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     9ac:	3a080300 	bcc	2015b4 <__ram_size__+0x1f15b4>
     9b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9b4:	000b3813 	andeq	r3, fp, r3, lsl r8
     9b8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     9bc:	0b3a0e03 	bleq	e841d0 <__ram_size__+0xe741d0>
     9c0:	1349053b 	movtne	r0, #38203	; 0x953b
     9c4:	00000b38 	andeq	r0, r0, r8, lsr fp
     9c8:	0300160c 	movweq	r1, #1548	; 0x60c
     9cc:	3b0b3a0e 	blcc	2cf20c <__ram_size__+0x2bf20c>
     9d0:	00134905 	andseq	r4, r3, r5, lsl #18
     9d4:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
     9d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__ram_size__+0xeb36cc>
     9e0:	13491927 	movtne	r1, #39207	; 0x9927
     9e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9ec:	00130119 	andseq	r0, r3, r9, lsl r1
     9f0:	00340e00 	eorseq	r0, r4, r0, lsl #28
     9f4:	0b3a0e03 	bleq	e84208 <__ram_size__+0xe74208>
     9f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9fc:	00001702 	andeq	r1, r0, r2, lsl #14
     a00:	0182890f 	orreq	r8, r2, pc, lsl #18
     a04:	31011101 	tstcc	r1, r1, lsl #2
     a08:	00130113 	andseq	r0, r3, r3, lsl r1
     a0c:	828a1000 	addhi	r1, sl, #0
     a10:	18020001 	stmdane	r2, {r0}
     a14:	00184291 	mulseq	r8, r1, r2
     a18:	82891100 	addhi	r1, r9, #0, 2
     a1c:	01110101 	tsteq	r1, r1, lsl #2
     a20:	00001331 	andeq	r1, r0, r1, lsr r3
     a24:	3f002e12 	svccc	0x00002e12
     a28:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
     a2c:	3a0e030e 	bcc	38166c <__ram_size__+0x37166c>
     a30:	000b3b0b 	andeq	r3, fp, fp, lsl #22
     a34:	11010000 	mrsne	r0, (UNDEF: 1)
     a38:	130e2501 	movwne	r2, #58625	; 0xe501
     a3c:	1b0e030b 	blne	381670 <__ram_size__+0x371670>
     a40:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     a44:	00171006 	andseq	r1, r7, r6
     a48:	00240200 	eoreq	r0, r4, r0, lsl #4
     a4c:	0b3e0b0b 	bleq	f83680 <__ram_size__+0xf73680>
     a50:	00000e03 	andeq	r0, r0, r3, lsl #28
     a54:	03001603 	movweq	r1, #1539	; 0x603
     a58:	3b0b3a08 	blcc	2cf280 <__ram_size__+0x2bf280>
     a5c:	0013490b 	andseq	r4, r3, fp, lsl #18
     a60:	00160400 	andseq	r0, r6, r0, lsl #8
     a64:	0b3a0e03 	bleq	e84278 <__ram_size__+0xe74278>
     a68:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a6c:	35050000 	strcc	r0, [r5, #-0]
     a70:	00134900 	andseq	r4, r3, r0, lsl #18
     a74:	01040600 	tsteq	r4, r0, lsl #12
     a78:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     a7c:	0b3b0b3a 	bleq	ec376c <__ram_size__+0xeb376c>
     a80:	00001301 	andeq	r1, r0, r1, lsl #6
     a84:	03002807 	movweq	r2, #2055	; 0x807
     a88:	000b1c0e 	andeq	r1, fp, lr, lsl #24
     a8c:	00280800 	eoreq	r0, r8, r0, lsl #16
     a90:	0b1c0803 	bleq	702aa4 <__ram_size__+0x6f2aa4>
     a94:	13090000 	movwne	r0, #36864	; 0x9000
     a98:	3a0b0b01 	bcc	2c36a4 <__ram_size__+0x2b36a4>
     a9c:	01053b0b 	tsteq	r5, fp, lsl #22
     aa0:	0a000013 	beq	af4 <_Minimum_Stack_Size+0x9f4>
     aa4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     aa8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     aac:	0b381349 	bleq	e057d8 <__ram_size__+0xdf57d8>
     ab0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     ab4:	3a0e0300 	bcc	3816bc <__ram_size__+0x3716bc>
     ab8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     abc:	000b3813 	andeq	r3, fp, r3, lsl r8
     ac0:	00160c00 	andseq	r0, r6, r0, lsl #24
     ac4:	0b3a0e03 	bleq	e842d8 <__ram_size__+0xe742d8>
     ac8:	1349053b 	movtne	r0, #38203	; 0x953b
     acc:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     ad0:	03193f01 	tsteq	r9, #1, 30
     ad4:	3b0b3a0e 	blcc	2cf314 <__ram_size__+0x2bf314>
     ad8:	1119270b 	tstne	r9, fp, lsl #14
     adc:	40061201 	andmi	r1, r6, r1, lsl #4
     ae0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ae4:	00001301 	andeq	r1, r0, r1, lsl #6
     ae8:	0300050e 	movweq	r0, #1294	; 0x50e
     aec:	3b0b3a0e 	blcc	2cf32c <__ram_size__+0x2bf32c>
     af0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     af4:	0f000017 	svceq	0x00000017
     af8:	01018289 	smlabbeq	r1, r9, r2, r8
     afc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b00:	00001301 	andeq	r1, r0, r1, lsl #6
     b04:	01828a10 	orreq	r8, r2, r0, lsl sl
     b08:	91180200 	tstls	r8, r0, lsl #4
     b0c:	00001842 	andeq	r1, r0, r2, asr #16
     b10:	01828911 	orreq	r8, r2, r1, lsl r9
     b14:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     b18:	13311942 	teqne	r1, #1081344	; 0x108000
     b1c:	00001301 	andeq	r1, r0, r1, lsl #6
     b20:	01828912 	orreq	r8, r2, r2, lsl r9
     b24:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     b28:	13311942 	teqne	r1, #1081344	; 0x108000
     b2c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     b30:	03193f01 	tsteq	r9, #1, 30
     b34:	3b0b3a0e 	blcc	2cf374 <__ram_size__+0x2bf374>
     b38:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b3c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b40:	97184006 	ldrls	r4, [r8, -r6]
     b44:	13011942 	movwne	r1, #6466	; 0x1942
     b48:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     b4c:	11000182 	smlabbne	r0, r2, r1, r0
     b50:	00133101 	andseq	r3, r3, r1, lsl #2
     b54:	00051500 	andeq	r1, r5, r0, lsl #10
     b58:	0b3a0803 	bleq	e82b6c <__ram_size__+0xe72b6c>
     b5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b60:	00001702 	andeq	r1, r0, r2, lsl #14
     b64:	01828916 	orreq	r8, r2, r6, lsl r9
     b68:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     b6c:	13311942 	teqne	r1, #1081344	; 0x108000
     b70:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     b74:	03193f01 	tsteq	r9, #1, 30
     b78:	3b0b3a0e 	blcc	2cf3b8 <__ram_size__+0x2bf3b8>
     b7c:	1113490b 	tstne	r3, fp, lsl #18
     b80:	40061201 	andmi	r1, r6, r1, lsl #4
     b84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b88:	00001301 	andeq	r1, r0, r1, lsl #6
     b8c:	03003418 	movweq	r3, #1048	; 0x418
     b90:	3b0b3a08 	blcc	2cf3b8 <__ram_size__+0x2bf3b8>
     b94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b98:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     b9c:	01018289 	smlabbeq	r1, r9, r2, r8
     ba0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ba4:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     ba8:	3c193f00 	ldccc	15, cr3, [r9], {-0}
     bac:	030e6e19 	movweq	r6, #60953	; 0xee19
     bb0:	3b0b3a0e 	blcc	2cf3f0 <__ram_size__+0x2bf3f0>
     bb4:	0000000b 	andeq	r0, r0, fp
     bb8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     bbc:	030b130e 	movweq	r1, #45838	; 0xb30e
     bc0:	110e1b0e 	tstne	lr, lr, lsl #22
     bc4:	10061201 	andne	r1, r6, r1, lsl #4
     bc8:	02000017 	andeq	r0, r0, #23
     bcc:	0b0b0024 	bleq	2c0c64 <__ram_size__+0x2b0c64>
     bd0:	0e030b3e 	vmoveq.16	d3[0], r0
     bd4:	16030000 	strne	r0, [r3], -r0
     bd8:	3a080300 	bcc	2017e0 <__ram_size__+0x1f17e0>
     bdc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     be0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     be4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     be8:	0b3b0b3a 	bleq	ec38d8 <__ram_size__+0xeb38d8>
     bec:	00001349 	andeq	r1, r0, r9, asr #6
     bf0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     bf4:	06000013 			; <UNDEFINED> instruction: 0x06000013
     bf8:	0b0b0104 	bleq	2c1010 <__ram_size__+0x2b1010>
     bfc:	0b3a1349 	bleq	e85928 <__ram_size__+0xe75928>
     c00:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     c04:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     c08:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     c0c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     c10:	08030028 	stmdaeq	r3, {r3, r5}
     c14:	00000b1c 	andeq	r0, r0, ip, lsl fp
     c18:	0b011309 	bleq	45844 <__ram_size__+0x35844>
     c1c:	3b0b3a0b 	blcc	2cf450 <__ram_size__+0x2bf450>
     c20:	0013010b 	andseq	r0, r3, fp, lsl #2
     c24:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c28:	0b3a0803 	bleq	e82c3c <__ram_size__+0xe72c3c>
     c2c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c30:	00000b38 	andeq	r0, r0, r8, lsr fp
     c34:	03000d0b 	movweq	r0, #3339	; 0xd0b
     c38:	3b0b3a0e 	blcc	2cf478 <__ram_size__+0x2bf478>
     c3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     c40:	0c00000b 	stceq	0, cr0, [r0], {11}
     c44:	0b0b0113 	bleq	2c1098 <__ram_size__+0x2b1098>
     c48:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c4c:	00001301 	andeq	r1, r0, r1, lsl #6
     c50:	03000d0d 	movweq	r0, #3341	; 0xd0d
     c54:	3b0b3a08 	blcc	2cf47c <__ram_size__+0x2bf47c>
     c58:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c5c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     c60:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c68:	0b381349 	bleq	e05994 <__ram_size__+0xdf5994>
     c6c:	160f0000 	strne	r0, [pc], -r0
     c70:	3a0e0300 	bcc	381878 <__ram_size__+0x371878>
     c74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c78:	10000013 	andne	r0, r0, r3, lsl r0
     c7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c80:	0b3a0e03 	bleq	e84494 <__ram_size__+0xe74494>
     c84:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c8c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c90:	00130119 	andseq	r0, r3, r9, lsl r1
     c94:	00341100 	eorseq	r1, r4, r0, lsl #2
     c98:	0b3a0e03 	bleq	e844ac <__ram_size__+0xe744ac>
     c9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ca0:	00001802 	andeq	r1, r0, r2, lsl #16
     ca4:	01828912 	orreq	r8, r2, r2, lsl r9
     ca8:	31011101 	tstcc	r1, r1, lsl #2
     cac:	00130113 	andseq	r0, r3, r3, lsl r1
     cb0:	828a1300 	addhi	r1, sl, #0, 6
     cb4:	18020001 	stmdane	r2, {r0}
     cb8:	00184291 	mulseq	r8, r1, r2
     cbc:	82891400 	addhi	r1, r9, #0, 8
     cc0:	01110101 	tsteq	r1, r1, lsl #2
     cc4:	00001331 	andeq	r1, r0, r1, lsr r3
     cc8:	01828915 	orreq	r8, r2, r5, lsl r9
     ccc:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     cd0:	13311942 	teqne	r1, #1081344	; 0x108000
     cd4:	34160000 	ldrcc	r0, [r6], #-0
     cd8:	3a0e0300 	bcc	3818e0 <__ram_size__+0x3718e0>
     cdc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ce0:	00170213 	andseq	r0, r7, r3, lsl r2
     ce4:	82891700 	addhi	r1, r9, #0, 14
     ce8:	01110001 	tsteq	r1, r1
     cec:	00001331 	andeq	r1, r0, r1, lsr r3
     cf0:	01828918 	orreq	r8, r2, r8, lsl r9
     cf4:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     cf8:	13311942 	teqne	r1, #1081344	; 0x108000
     cfc:	00001301 	andeq	r1, r0, r1, lsl #6
     d00:	3f012e19 	svccc	0x00012e19
     d04:	3a0e0319 	bcc	381970 <__ram_size__+0x371970>
     d08:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d0c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d10:	97184006 	ldrls	r4, [r8, -r6]
     d14:	13011942 	movwne	r1, #6466	; 0x1942
     d18:	051a0000 	ldreq	r0, [sl, #-0]
     d1c:	3a0e0300 	bcc	381924 <__ram_size__+0x371924>
     d20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d24:	00170213 	andseq	r0, r7, r3, lsl r2
     d28:	00341b00 	eorseq	r1, r4, r0, lsl #22
     d2c:	0b3a0e03 	bleq	e84540 <__ram_size__+0xe74540>
     d30:	1349053b 	movtne	r0, #38203	; 0x953b
     d34:	00001802 	andeq	r1, r0, r2, lsl #16
     d38:	3f012e1c 	svccc	0x00012e1c
     d3c:	3a0e0319 	bcc	3819a8 <__ram_size__+0x3719a8>
     d40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d44:	11134919 	tstne	r3, r9, lsl r9
     d48:	40061201 	andmi	r1, r6, r1, lsl #4
     d4c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d50:	00001301 	andeq	r1, r0, r1, lsl #6
     d54:	3f012e1d 	svccc	0x00012e1d
     d58:	3a0e0319 	bcc	3819c4 <__ram_size__+0x3719c4>
     d5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d60:	01193c13 	tsteq	r9, r3, lsl ip
     d64:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	0182891f 	orreq	r8, r2, pc, lsl r9
     d70:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     d74:	13311942 	teqne	r1, #1081344	; 0x108000
     d78:	24200000 	strtcs	r0, [r0], #-0
     d7c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     d80:	0008030b 	andeq	r0, r8, fp, lsl #6
     d84:	00342100 	eorseq	r2, r4, r0, lsl #2
     d88:	0b3a0e03 	bleq	e8459c <__ram_size__+0xe7459c>
     d8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d90:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     d94:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     d98:	3c193f00 	ldccc	15, cr3, [r9], {-0}
     d9c:	030e6e19 	movweq	r6, #60953	; 0xee19
     da0:	3b0b3a0e 	blcc	2cf5e0 <__ram_size__+0x2bf5e0>
     da4:	23000005 	movwcs	r0, #5
     da8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     dac:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
     db0:	0b3a0e03 	bleq	e845c4 <__ram_size__+0xe745c4>
     db4:	00000b3b 	andeq	r0, r0, fp, lsr fp
     db8:	01110100 	tsteq	r1, r0, lsl #2
     dbc:	0b130e25 	bleq	4c4658 <__ram_size__+0x4b4658>
     dc0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     dc4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     dc8:	00001710 	andeq	r1, r0, r0, lsl r7
     dcc:	0b002402 	bleq	9ddc <_Minimum_Stack_Size+0x9cdc>
     dd0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     dd4:	0300000e 	movweq	r0, #14
     dd8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     ddc:	0b3b0b3a 	bleq	ec3acc <__ram_size__+0xeb3acc>
     de0:	00001349 	andeq	r1, r0, r9, asr #6
     de4:	03001604 	movweq	r1, #1540	; 0x604
     de8:	3b0b3a0e 	blcc	2cf628 <__ram_size__+0x2bf628>
     dec:	0013490b 	andseq	r4, r3, fp, lsl #18
     df0:	00350500 	eorseq	r0, r5, r0, lsl #10
     df4:	00001349 	andeq	r1, r0, r9, asr #6
     df8:	0b010406 	bleq	41e18 <__ram_size__+0x31e18>
     dfc:	3a13490b 	bcc	4d3230 <__ram_size__+0x4c3230>
     e00:	010b3b0b 	tsteq	fp, fp, lsl #22
     e04:	07000013 	smladeq	r0, r3, r0, r0
     e08:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e0c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     e10:	03002808 	movweq	r2, #2056	; 0x808
     e14:	000b1c08 	andeq	r1, fp, r8, lsl #24
     e18:	01130900 	tsteq	r3, r0, lsl #18
     e1c:	0b3a0b0b 	bleq	e83a50 <__ram_size__+0xe73a50>
     e20:	1301053b 	movwne	r0, #5435	; 0x153b
     e24:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e28:	3a080300 	bcc	201a30 <__ram_size__+0x1f1a30>
     e2c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e30:	000b3813 	andeq	r3, fp, r3, lsl r8
     e34:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e38:	0b3a0e03 	bleq	e8464c <__ram_size__+0xe7464c>
     e3c:	1349053b 	movtne	r0, #38203	; 0x953b
     e40:	00000b38 	andeq	r0, r0, r8, lsr fp
     e44:	0300160c 	movweq	r1, #1548	; 0x60c
     e48:	3b0b3a0e 	blcc	2cf688 <__ram_size__+0x2bf688>
     e4c:	00134905 	andseq	r4, r3, r5, lsl #18
     e50:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
     e54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e58:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e5c:	13491927 	movtne	r1, #39207	; 0x9927
     e60:	13010b20 	movwne	r0, #6944	; 0x1b20
     e64:	050e0000 	streq	r0, [lr, #-0]
     e68:	3a080300 	bcc	201a70 <__ram_size__+0x1f1a70>
     e6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e70:	0f000013 	svceq	0x00000013
     e74:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e7c:	00001349 	andeq	r1, r0, r9, asr #6
     e80:	03003410 	movweq	r3, #1040	; 0x410
     e84:	3b0b3a08 	blcc	2cf6ac <__ram_size__+0x2bf6ac>
     e88:	00134905 	andseq	r4, r3, r5, lsl #18
     e8c:	000f1100 	andeq	r1, pc, r0, lsl #2
     e90:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     e94:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     e98:	03193f01 	tsteq	r9, #1, 30
     e9c:	3b0b3a0e 	blcc	2cf6dc <__ram_size__+0x2bf6dc>
     ea0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     ea4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ea8:	97184006 	ldrls	r4, [r8, -r6]
     eac:	13011942 	movwne	r1, #6466	; 0x1942
     eb0:	34130000 	ldrcc	r0, [r3], #-0
     eb4:	3a0e0300 	bcc	381abc <__ram_size__+0x371abc>
     eb8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ebc:	00170213 	andseq	r0, r7, r3, lsl r2
     ec0:	82891400 	addhi	r1, r9, #0, 8
     ec4:	01110101 	tsteq	r1, r1, lsl #2
     ec8:	13011331 	movwne	r1, #4913	; 0x1331
     ecc:	8a150000 	bhi	540ed4 <__ram_size__+0x530ed4>
     ed0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     ed4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ed8:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     edc:	11000182 	smlabbne	r0, r2, r1, r0
     ee0:	00133101 	andseq	r3, r3, r1, lsl #2
     ee4:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
     ee8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     eec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ef0:	01111927 	tsteq	r1, r7, lsr #18
     ef4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ef8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     efc:	18000013 	stmdane	r0, {r0, r1, r4}
     f00:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f04:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     f08:	17021349 	strne	r1, [r2, -r9, asr #6]
     f0c:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
     f10:	11000182 	smlabbne	r0, r2, r1, r0
     f14:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     f18:	00001331 	andeq	r1, r0, r1, lsr r3
     f1c:	31012e1a 	tstcc	r1, sl, lsl lr
     f20:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f24:	97184006 	ldrls	r4, [r8, -r6]
     f28:	13011942 	movwne	r1, #6466	; 0x1942
     f2c:	051b0000 	ldreq	r0, [fp, #-0]
     f30:	02133100 	andseq	r3, r3, #0, 2
     f34:	1c000018 	stcne	0, cr0, [r0], {24}
     f38:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f3c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     f40:	17021349 	strne	r1, [r2, -r9, asr #6]
     f44:	341d0000 	ldrcc	r0, [sp], #-0
     f48:	3a080300 	bcc	201b50 <__ram_size__+0x1f1b50>
     f4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f50:	00180213 	andseq	r0, r8, r3, lsl r2
     f54:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     f58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     f60:	01111927 	tsteq	r1, r7, lsr #18
     f64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f68:	00194297 	mulseq	r9, r7, r2
     f6c:	82891f00 	addhi	r1, r9, #0, 30
     f70:	01110101 	tsteq	r1, r1, lsl #2
     f74:	31194295 			; <UNDEFINED> instruction: 0x31194295
     f78:	00130113 	andseq	r0, r3, r3, lsl r1
     f7c:	82892000 	addhi	r2, r9, #0
     f80:	01110101 	tsteq	r1, r1, lsl #2
     f84:	00001331 	andeq	r1, r0, r1, lsr r3
     f88:	31000521 	tstcc	r0, r1, lsr #10
     f8c:	00170213 	andseq	r0, r7, r3, lsl r2
     f90:	00342200 	eorseq	r2, r4, r0, lsl #4
     f94:	17021331 	smladxne	r2, r1, r3, r1
     f98:	34230000 	strtcc	r0, [r3], #-0
     f9c:	3a0e0300 	bcc	381ba4 <__ram_size__+0x371ba4>
     fa0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fa4:	00180213 	andseq	r0, r8, r3, lsl r2
     fa8:	011d2400 	tsteq	sp, r0, lsl #8
     fac:	01111331 	tsteq	r1, r1, lsr r3
     fb0:	0b580612 	bleq	1602800 <__ram_size__+0x15f2800>
     fb4:	13010559 	movwne	r0, #5465	; 0x1559
     fb8:	05250000 	streq	r0, [r5, #-0]!
     fbc:	00133100 	andseq	r3, r3, r0, lsl #2
     fc0:	010b2600 	tsteq	fp, r0, lsl #12
     fc4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fc8:	34270000 	strtcc	r0, [r7], #-0
     fcc:	00133100 	andseq	r3, r3, r0, lsl #2
     fd0:	01012800 	tsteq	r1, r0, lsl #16
     fd4:	13011349 	movwne	r1, #4937	; 0x1349
     fd8:	21290000 			; <UNDEFINED> instruction: 0x21290000
     fdc:	2f134900 	svccs	0x00134900
     fe0:	2a000005 	bcs	ffc <_Minimum_Stack_Size+0xefc>
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__ram_size__+0xeb3cd8>
     fec:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     ff0:	00001802 	andeq	r1, r0, r2, lsl #16
     ff4:	4900212b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sp}
     ff8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     ffc:	002e2c00 	eoreq	r2, lr, r0, lsl #24
    1000:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1004:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    1008:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    100c:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    1010:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    1014:	030e6e19 	movweq	r6, #60953	; 0xee19
    1018:	3b0b3a0e 	blcc	2cf858 <__ram_size__+0x2bf858>
    101c:	0000000b 	andeq	r0, r0, fp
    1020:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1024:	030b130e 	movweq	r1, #45838	; 0xb30e
    1028:	110e1b0e 	tstne	lr, lr, lsl #22
    102c:	10061201 	andne	r1, r6, r1, lsl #4
    1030:	02000017 	andeq	r0, r0, #23
    1034:	0b0b0024 	bleq	2c10cc <__ram_size__+0x2b10cc>
    1038:	0e030b3e 	vmoveq.16	d3[0], r0
    103c:	16030000 	strne	r0, [r3], -r0
    1040:	3a080300 	bcc	201c48 <__ram_size__+0x1f1c48>
    1044:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1048:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    104c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1050:	0b3b0b3a 	bleq	ec3d40 <__ram_size__+0xeb3d40>
    1054:	00001349 	andeq	r1, r0, r9, asr #6
    1058:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    105c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1060:	0b0b0113 	bleq	2c14b4 <__ram_size__+0x2b14b4>
    1064:	0b3b0b3a 	bleq	ec3d54 <__ram_size__+0xeb3d54>
    1068:	00001301 	andeq	r1, r0, r1, lsl #6
    106c:	03000d07 	movweq	r0, #3335	; 0xd07
    1070:	3b0b3a08 	blcc	2cf898 <__ram_size__+0x2bf898>
    1074:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1078:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    107c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1080:	0b3b0b3a 	bleq	ec3d70 <__ram_size__+0xeb3d70>
    1084:	0b381349 	bleq	e05db0 <__ram_size__+0xdf5db0>
    1088:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    108c:	03193f01 	tsteq	r9, #1, 30
    1090:	3b0b3a0e 	blcc	2cf8d0 <__ram_size__+0x2bf8d0>
    1094:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1098:	010b2013 	tsteq	fp, r3, lsl r0
    109c:	0a000013 	beq	10f0 <_Minimum_Stack_Size+0xff0>
    10a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    10a4:	0b3b0b3a 	bleq	ec3d94 <__ram_size__+0xeb3d94>
    10a8:	00001349 	andeq	r1, r0, r9, asr #6
    10ac:	31012e0b 	tstcc	r1, fp, lsl #28
    10b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    10b4:	97184006 	ldrls	r4, [r8, -r6]
    10b8:	13011942 	movwne	r1, #6466	; 0x1942
    10bc:	050c0000 	streq	r0, [ip, #-0]
    10c0:	02133100 	andseq	r3, r3, #0, 2
    10c4:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
    10c8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    10cc:	0b3a0e03 	bleq	e848e0 <__ram_size__+0xe748e0>
    10d0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    10d4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    10d8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    10dc:	00130119 	andseq	r0, r3, r9, lsl r1
    10e0:	010b0e00 	tsteq	fp, r0, lsl #28
    10e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    10e8:	00001301 	andeq	r1, r0, r1, lsl #6
    10ec:	0300340f 	movweq	r3, #1039	; 0x40f
    10f0:	3b0b3a0e 	blcc	2cf930 <__ram_size__+0x2bf930>
    10f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10f8:	10000017 	andne	r0, r0, r7, lsl r0
    10fc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1100:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1104:	0b590b58 	bleq	1643e6c <__ram_size__+0x1633e6c>
    1108:	05110000 	ldreq	r0, [r1, #-0]
    110c:	00133100 	andseq	r3, r3, r0, lsl #2
    1110:	82891200 	addhi	r1, r9, #0, 4
    1114:	01110101 	tsteq	r1, r1, lsl #2
    1118:	13011331 	movwne	r1, #4913	; 0x1331
    111c:	8a130000 	bhi	4c1124 <__ram_size__+0x4b1124>
    1120:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1124:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1128:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    112c:	11010182 	smlabbne	r1, r2, r1, r0
    1130:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1134:	00001331 	andeq	r1, r0, r1, lsr r3
    1138:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
    113c:	00130113 	andseq	r0, r3, r3, lsl r1
    1140:	00211600 	eoreq	r1, r1, r0, lsl #12
    1144:	34170000 	ldrcc	r0, [r7], #-0
    1148:	3a0e0300 	bcc	381d50 <__ram_size__+0x371d50>
    114c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1150:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1154:	18000019 	stmdane	r0, {r0, r3, r4}
    1158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    115c:	0b3b0b3a 	bleq	ec3e4c <__ram_size__+0xeb3e4c>
    1160:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1164:	00001802 	andeq	r1, r0, r2, lsl #16
    1168:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
    116c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1170:	002e1a00 	eoreq	r1, lr, r0, lsl #20
    1174:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1178:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    117c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1180:	01000000 	mrseq	r0, (UNDEF: 0)
    1184:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1188:	0e030b13 	vmoveq.32	d3[0], r0
    118c:	01110e1b 	tsteq	r1, fp, lsl lr
    1190:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1194:	24020000 	strcs	r0, [r2], #-0
    1198:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    119c:	000e030b 	andeq	r0, lr, fp, lsl #6
    11a0:	00160300 	andseq	r0, r6, r0, lsl #6
    11a4:	0b3a0803 	bleq	e831b8 <__ram_size__+0xe731b8>
    11a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11ac:	16040000 	strne	r0, [r4], -r0
    11b0:	3a0e0300 	bcc	381db8 <__ram_size__+0x371db8>
    11b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    11bc:	13490035 	movtne	r0, #36917	; 0x9035
    11c0:	04060000 	streq	r0, [r6], #-0
    11c4:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
    11c8:	3b0b3a13 	blcc	2cfa1c <__ram_size__+0x2bfa1c>
    11cc:	0013010b 	andseq	r0, r3, fp, lsl #2
    11d0:	00280700 	eoreq	r0, r8, r0, lsl #14
    11d4:	0b1c0e03 	bleq	7049e8 <__ram_size__+0x6f49e8>
    11d8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    11dc:	1c080300 	stcne	3, cr0, [r8], {-0}
    11e0:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    11e4:	0b0b0113 	bleq	2c1638 <__ram_size__+0x2b1638>
    11e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    11ec:	00001301 	andeq	r1, r0, r1, lsl #6
    11f0:	03000d0a 	movweq	r0, #3338	; 0xd0a
    11f4:	3b0b3a08 	blcc	2cfa1c <__ram_size__+0x2bfa1c>
    11f8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11fc:	0b00000b 	bleq	1230 <_Minimum_Stack_Size+0x1130>
    1200:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1204:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1208:	0b381349 	bleq	e05f34 <__ram_size__+0xdf5f34>
    120c:	160c0000 	strne	r0, [ip], -r0
    1210:	3a0e0300 	bcc	381e18 <__ram_size__+0x371e18>
    1214:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1218:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    121c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1220:	0b3a0e03 	bleq	e84a34 <__ram_size__+0xe74a34>
    1224:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1228:	06120111 			; <UNDEFINED> instruction: 0x06120111
    122c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1230:	00130119 	andseq	r0, r3, r9, lsl r1
    1234:	00050e00 	andeq	r0, r5, r0, lsl #28
    1238:	0b3a0e03 	bleq	e84a4c <__ram_size__+0xe74a4c>
    123c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1240:	00001802 	andeq	r1, r0, r2, lsl #16
    1244:	3f012e0f 	svccc	0x00012e0f
    1248:	3a0e0319 	bcc	381eb4 <__ram_size__+0x371eb4>
    124c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1250:	11134919 	tstne	r3, r9, lsl r9
    1254:	40061201 	andmi	r1, r6, r1, lsl #4
    1258:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    125c:	00001301 	andeq	r1, r0, r1, lsl #6
    1260:	03000510 	movweq	r0, #1296	; 0x510
    1264:	3b0b3a0e 	blcc	2cfaa4 <__ram_size__+0x2bfaa4>
    1268:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    126c:	11000017 	tstne	r0, r7, lsl r0
    1270:	08030005 	stmdaeq	r3, {r0, r2}
    1274:	0b3b0b3a 	bleq	ec3f64 <__ram_size__+0xeb3f64>
    1278:	17021349 	strne	r1, [r2, -r9, asr #6]
    127c:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1280:	11010182 	smlabbne	r1, r2, r1, r0
    1284:	01133101 	tsteq	r3, r1, lsl #2
    1288:	13000013 	movwne	r0, #19
    128c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1290:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1294:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    1298:	01018289 	smlabbeq	r1, r9, r2, r8
    129c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    12a0:	01133119 	tsteq	r3, r9, lsl r1
    12a4:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    12a8:	01018289 	smlabbeq	r1, r9, r2, r8
    12ac:	13310111 	teqne	r1, #1073741828	; 0x40000004
    12b0:	34160000 	ldrcc	r0, [r6], #-0
    12b4:	3a0e0300 	bcc	381ebc <__ram_size__+0x371ebc>
    12b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12bc:	00170213 	andseq	r0, r7, r3, lsl r2
    12c0:	82891700 	addhi	r1, r9, #0, 14
    12c4:	01110001 	tsteq	r1, r1
    12c8:	31194295 			; <UNDEFINED> instruction: 0x31194295
    12cc:	18000013 	stmdane	r0, {r0, r1, r4}
    12d0:	13490101 	movtne	r0, #37121	; 0x9101
    12d4:	00001301 	andeq	r1, r0, r1, lsl #6
    12d8:	00002119 	andeq	r2, r0, r9, lsl r1
    12dc:	00341a00 	eorseq	r1, r4, r0, lsl #20
    12e0:	0b3a0e03 	bleq	e84af4 <__ram_size__+0xe74af4>
    12e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12e8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    12ec:	341b0000 	ldrcc	r0, [fp], #-0
    12f0:	3a0e0300 	bcc	381ef8 <__ram_size__+0x371ef8>
    12f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12f8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    12fc:	1c000019 	stcne	0, cr0, [r0], {25}
    1300:	13490021 	movtne	r0, #36897	; 0x9021
    1304:	0000052f 	andeq	r0, r0, pc, lsr #10
    1308:	0300341d 	movweq	r3, #1053	; 0x41d
    130c:	3b0b3a0e 	blcc	2cfb4c <__ram_size__+0x2bfb4c>
    1310:	3f13490b 	svccc	0x0013490b
    1314:	00180219 	andseq	r0, r8, r9, lsl r2
    1318:	002e1e00 	eoreq	r1, lr, r0, lsl #28
    131c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1320:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    1324:	0b3b0b3a 	bleq	ec4014 <__ram_size__+0xeb4014>
    1328:	01000000 	mrseq	r0, (UNDEF: 0)
    132c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1330:	0e030b13 	vmoveq.32	d3[0], r0
    1334:	01110e1b 	tsteq	r1, fp, lsl lr
    1338:	17100612 			; <UNDEFINED> instruction: 0x17100612
    133c:	24020000 	strcs	r0, [r2], #-0
    1340:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1344:	000e030b 	andeq	r0, lr, fp, lsl #6
    1348:	00160300 	andseq	r0, r6, r0, lsl #6
    134c:	0b3a0803 	bleq	e83360 <__ram_size__+0xe73360>
    1350:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1354:	16040000 	strne	r0, [r4], -r0
    1358:	3a0e0300 	bcc	381f60 <__ram_size__+0x371f60>
    135c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1360:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1364:	13490035 	movtne	r0, #36917	; 0x9035
    1368:	13060000 	movwne	r0, #24576	; 0x6000
    136c:	3a0b0b01 	bcc	2c3f78 <__ram_size__+0x2b3f78>
    1370:	01053b0b 	tsteq	r5, fp, lsl #22
    1374:	07000013 	smladeq	r0, r3, r0, r0
    1378:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    137c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1380:	0b381349 	bleq	e060ac <__ram_size__+0xdf60ac>
    1384:	0d080000 	stceq	0, cr0, [r8, #-0]
    1388:	3a0e0300 	bcc	381f90 <__ram_size__+0x371f90>
    138c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1390:	000b3813 	andeq	r3, fp, r3, lsl r8
    1394:	00160900 	andseq	r0, r6, r0, lsl #18
    1398:	0b3a0e03 	bleq	e84bac <__ram_size__+0xe74bac>
    139c:	1349053b 	movtne	r0, #38203	; 0x953b
    13a0:	040a0000 	streq	r0, [sl], #-0
    13a4:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
    13a8:	3b0b3a13 	blcc	2cfbfc <__ram_size__+0x2bfbfc>
    13ac:	0013010b 	andseq	r0, r3, fp, lsl #2
    13b0:	00280b00 	eoreq	r0, r8, r0, lsl #22
    13b4:	0b1c0e03 	bleq	704bc8 <__ram_size__+0x6f4bc8>
    13b8:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
    13bc:	1c080300 	stcne	3, cr0, [r8], {-0}
    13c0:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    13c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    13c8:	0b3a0e03 	bleq	e84bdc <__ram_size__+0xe74bdc>
    13cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    13d0:	13010b20 	movwne	r0, #6944	; 0x1b20
    13d4:	050e0000 	streq	r0, [lr, #-0]
    13d8:	3a0e0300 	bcc	381fe0 <__ram_size__+0x371fe0>
    13dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13e0:	0f000013 	svceq	0x00000013
    13e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    13e8:	0b3a0e03 	bleq	e84bfc <__ram_size__+0xe74bfc>
    13ec:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    13f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    13f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    13f8:	00130119 	andseq	r0, r3, r9, lsl r1
    13fc:	00051000 	andeq	r1, r5, r0
    1400:	0b3a0e03 	bleq	e84c14 <__ram_size__+0xe74c14>
    1404:	1349053b 	movtne	r0, #38203	; 0x953b
    1408:	00001802 	andeq	r1, r0, r2, lsl #16
    140c:	3f002e11 	svccc	0x00002e11
    1410:	3a0e0319 	bcc	38207c <__ram_size__+0x37207c>
    1414:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1418:	11134919 	tstne	r3, r9, lsl r9
    141c:	40061201 	andmi	r1, r6, r1, lsl #4
    1420:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1424:	05120000 	ldreq	r0, [r2, #-0]
    1428:	3a0e0300 	bcc	382030 <__ram_size__+0x372030>
    142c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1430:	00170213 	andseq	r0, r7, r3, lsl r2
    1434:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
    1438:	01111331 	tsteq	r1, r1, lsr r3
    143c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1440:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1444:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1448:	13310005 	teqne	r1, #5
    144c:	00001802 	andeq	r1, r0, r2, lsl #16
    1450:	11010b15 	tstne	r1, r5, lsl fp
    1454:	00061201 	andeq	r1, r6, r1, lsl #4
    1458:	00051600 	andeq	r1, r5, r0, lsl #12
    145c:	17021331 	smladxne	r2, r1, r3, r1
    1460:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    1464:	11000182 	smlabbne	r0, r2, r1, r0
    1468:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    146c:	00001331 	andeq	r1, r0, r1, lsr r3
    1470:	01828918 	orreq	r8, r2, r8, lsl r9
    1474:	31011101 	tstcc	r1, r1, lsl #2
    1478:	00130113 	andseq	r0, r3, r3, lsl r1
    147c:	828a1900 	addhi	r1, sl, #0, 18
    1480:	18020001 	stmdane	r2, {r0}
    1484:	00184291 	mulseq	r8, r1, r2
    1488:	82891a00 	addhi	r1, r9, #0, 20
    148c:	01110101 	tsteq	r1, r1, lsl #2
    1490:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1494:	1b000013 	blne	14e8 <_Minimum_Stack_Size+0x13e8>
    1498:	00018289 	andeq	r8, r1, r9, lsl #5
    149c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    14a0:	011c0000 	tsteq	ip, r0
    14a4:	01134901 	tsteq	r3, r1, lsl #18
    14a8:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    14ac:	13490021 	movtne	r0, #36897	; 0x9021
    14b0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    14b4:	4900261e 	stmdbmi	r0, {r1, r2, r3, r4, r9, sl, sp}
    14b8:	1f000013 	svcne	0x00000013
    14bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14c0:	0b3b0b3a 	bleq	ec41b0 <__ram_size__+0xeb41b0>
    14c4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    14c8:	00001802 	andeq	r1, r0, r2, lsl #16
    14cc:	03003420 	movweq	r3, #1056	; 0x420
    14d0:	3b0b3a0e 	blcc	2cfd10 <__ram_size__+0x2bfd10>
    14d4:	3f134905 	svccc	0x00134905
    14d8:	00180219 	andseq	r0, r8, r9, lsl r2
    14dc:	000f2100 	andeq	r2, pc, r0, lsl #2
    14e0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    14e4:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    14e8:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    14ec:	030e6e19 	movweq	r6, #60953	; 0xee19
    14f0:	3b0b3a0e 	blcc	2cfd30 <__ram_size__+0x2bfd30>
    14f4:	00000005 	andeq	r0, r0, r5
    14f8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    14fc:	030b130e 	movweq	r1, #45838	; 0xb30e
    1500:	110e1b0e 	tstne	lr, lr, lsl #22
    1504:	10061201 	andne	r1, r6, r1, lsl #4
    1508:	02000017 	andeq	r0, r0, #23
    150c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1510:	0b3b0b3a 	bleq	ec4200 <__ram_size__+0xeb4200>
    1514:	00001349 	andeq	r1, r0, r9, asr #6
    1518:	0b002403 	bleq	a52c <_Minimum_Stack_Size+0xa42c>
    151c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1520:	0400000e 	streq	r0, [r0], #-14
    1524:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1528:	0b3b0b3a 	bleq	ec4218 <__ram_size__+0xeb4218>
    152c:	00001349 	andeq	r1, r0, r9, asr #6
    1530:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1534:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1538:	0b0b0104 	bleq	2c1950 <__ram_size__+0x2b1950>
    153c:	0b3a1349 	bleq	e86268 <__ram_size__+0xe76268>
    1540:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1544:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1548:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    154c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    1550:	08030028 	stmdaeq	r3, {r3, r5}
    1554:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1558:	0b011309 	bleq	46184 <__ram_size__+0x36184>
    155c:	3b0b3a0b 	blcc	2cfd90 <__ram_size__+0x2bfd90>
    1560:	00130105 	andseq	r0, r3, r5, lsl #2
    1564:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1568:	0b3a0803 	bleq	e8357c <__ram_size__+0xe7357c>
    156c:	1349053b 	movtne	r0, #38203	; 0x953b
    1570:	00000b38 	andeq	r0, r0, r8, lsr fp
    1574:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1578:	3b0b3a0e 	blcc	2cfdb8 <__ram_size__+0x2bfdb8>
    157c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1580:	0c00000b 	stceq	0, cr0, [r0], {11}
    1584:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1588:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    158c:	00001349 	andeq	r1, r0, r9, asr #6
    1590:	3f002e0d 	svccc	0x00002e0d
    1594:	3a0e0319 	bcc	382200 <__ram_size__+0x372200>
    1598:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    159c:	000b2019 	andeq	r2, fp, r9, lsl r0
    15a0:	012e0e00 			; <UNDEFINED> instruction: 0x012e0e00
    15a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    15a8:	0b3b0b3a 	bleq	ec4298 <__ram_size__+0xeb4298>
    15ac:	01111927 	tsteq	r1, r7, lsr #18
    15b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    15b4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    15b8:	0f000013 	svceq	0x00000013
    15bc:	08030005 	stmdaeq	r3, {r0, r2}
    15c0:	0b3b0b3a 	bleq	ec42b0 <__ram_size__+0xeb42b0>
    15c4:	17021349 	strne	r1, [r2, -r9, asr #6]
    15c8:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
    15cc:	11133100 	tstne	r3, r0, lsl #2
    15d0:	40061201 	andmi	r1, r6, r1, lsl #4
    15d4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    15d8:	34110000 	ldrcc	r0, [r1], #-0
    15dc:	3a0e0300 	bcc	3821e4 <__ram_size__+0x3721e4>
    15e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e4:	00170213 	andseq	r0, r7, r3, lsl r2
    15e8:	002e1200 	eoreq	r1, lr, r0, lsl #4
    15ec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    15f0:	0b3b0b3a 	bleq	ec42e0 <__ram_size__+0xeb42e0>
    15f4:	13491927 	movtne	r1, #39207	; 0x9927
    15f8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    15fc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1600:	13000019 	movwne	r0, #25
    1604:	1331001d 	teqne	r1, #29
    1608:	06120111 			; <UNDEFINED> instruction: 0x06120111
    160c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    1610:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    1614:	11010182 	smlabbne	r1, r2, r1, r0
    1618:	01133101 	tsteq	r3, r1, lsl #2
    161c:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    1620:	0001828a 	andeq	r8, r1, sl, lsl #5
    1624:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1628:	16000018 			; <UNDEFINED> instruction: 0x16000018
    162c:	00018289 	andeq	r8, r1, r9, lsl #5
    1630:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1634:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    1638:	11010182 	smlabbne	r1, r2, r1, r0
    163c:	00133101 	andseq	r3, r3, r1, lsl #2
    1640:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
    1644:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1648:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    164c:	01111927 	tsteq	r1, r7, lsr #18
    1650:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1654:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1658:	19000013 	stmdbne	r0, {r0, r1, r4}
    165c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1660:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1664:	17021349 	strne	r1, [r2, -r9, asr #6]
    1668:	241a0000 	ldrcs	r0, [sl], #-0
    166c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1670:	0008030b 	andeq	r0, r8, fp, lsl #6
    1674:	01011b00 	tsteq	r1, r0, lsl #22
    1678:	13011349 	movwne	r1, #4937	; 0x1349
    167c:	211c0000 	tstcs	ip, r0
    1680:	1d000000 	stcne	0, cr0, [r0, #-0]
    1684:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1688:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    168c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1690:	0000193c 	andeq	r1, r0, ip, lsr r9
    1694:	0300341e 	movweq	r3, #1054	; 0x41e
    1698:	3b0b3a0e 	blcc	2cfed8 <__ram_size__+0x2bfed8>
    169c:	3f13490b 	svccc	0x0013490b
    16a0:	00180219 	andseq	r0, r8, r9, lsl r2
    16a4:	00211f00 	eoreq	r1, r1, r0, lsl #30
    16a8:	0b2f1349 	bleq	bc63d4 <__ram_size__+0xbb63d4>
    16ac:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    16b0:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    16b4:	030e6e19 	movweq	r6, #60953	; 0xee19
    16b8:	3b0b3a0e 	blcc	2cfef8 <__ram_size__+0x2bfef8>
    16bc:	21000005 	tstcs	r0, r5
    16c0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    16c4:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
    16c8:	0b3a0e03 	bleq	e84edc <__ram_size__+0xe74edc>
    16cc:	00000b3b 	andeq	r0, r0, fp, lsr fp
    16d0:	01110100 	tsteq	r1, r0, lsl #2
    16d4:	0b130e25 	bleq	4c4f70 <__ram_size__+0x4b4f70>
    16d8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    16dc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    16e0:	00001710 	andeq	r1, r0, r0, lsl r7
    16e4:	0b002402 	bleq	a6f4 <_Minimum_Stack_Size+0xa5f4>
    16e8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    16ec:	0300000e 	movweq	r0, #14
    16f0:	08030016 	stmdaeq	r3, {r1, r2, r4}
    16f4:	0b3b0b3a 	bleq	ec43e4 <__ram_size__+0xeb43e4>
    16f8:	00001349 	andeq	r1, r0, r9, asr #6
    16fc:	03001604 	movweq	r1, #1540	; 0x604
    1700:	3b0b3a0e 	blcc	2cff40 <__ram_size__+0x2bff40>
    1704:	0013490b 	andseq	r4, r3, fp, lsl #18
    1708:	00350500 	eorseq	r0, r5, r0, lsl #10
    170c:	00001349 	andeq	r1, r0, r9, asr #6
    1710:	0b010406 	bleq	42730 <__ram_size__+0x32730>
    1714:	3a13490b 	bcc	4d3b48 <__ram_size__+0x4c3b48>
    1718:	010b3b0b 	tsteq	fp, fp, lsl #22
    171c:	07000013 	smladeq	r0, r3, r0, r0
    1720:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1724:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1728:	03002808 	movweq	r2, #2056	; 0x808
    172c:	000b1c08 	andeq	r1, fp, r8, lsl #24
    1730:	01130900 	tsteq	r3, r0, lsl #18
    1734:	0b3a0b0b 	bleq	e84368 <__ram_size__+0xe74368>
    1738:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    173c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1740:	3a080300 	bcc	202348 <__ram_size__+0x1f2348>
    1744:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1748:	000b3813 	andeq	r3, fp, r3, lsl r8
    174c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1750:	0b3a0e03 	bleq	e84f64 <__ram_size__+0xe74f64>
    1754:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1758:	00000b38 	andeq	r0, r0, r8, lsr fp
    175c:	3f012e0c 	svccc	0x00012e0c
    1760:	3a0e0319 	bcc	3823cc <__ram_size__+0x3723cc>
    1764:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1768:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    176c:	97184006 	ldrls	r4, [r8, -r6]
    1770:	13011942 	movwne	r1, #6466	; 0x1942
    1774:	050d0000 	streq	r0, [sp, #-0]
    1778:	3a0e0300 	bcc	382380 <__ram_size__+0x372380>
    177c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1780:	00170213 	andseq	r0, r7, r3, lsl r2
    1784:	82890e00 	addhi	r0, r9, #0, 28
    1788:	01110101 	tsteq	r1, r1, lsl #2
    178c:	13011331 	movwne	r1, #4913	; 0x1331
    1790:	8a0f0000 	bhi	3c1798 <__ram_size__+0x3b1798>
    1794:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1798:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    179c:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
    17a0:	11000182 	smlabbne	r0, r2, r1, r0
    17a4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    17a8:	00001331 	andeq	r1, r0, r1, lsr r3
    17ac:	0b000f11 	bleq	53f8 <_Minimum_Stack_Size+0x52f8>
    17b0:	0013490b 	andseq	r4, r3, fp, lsl #18
    17b4:	00051200 	andeq	r1, r5, r0, lsl #4
    17b8:	0b3a0e03 	bleq	e84fcc <__ram_size__+0xe74fcc>
    17bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17c0:	00001802 	andeq	r1, r0, r2, lsl #16
    17c4:	03003413 	movweq	r3, #1043	; 0x413
    17c8:	3b0b3a0e 	blcc	2d0008 <__ram_size__+0x2c0008>
    17cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    17d0:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    17d4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    17d8:	0b3a0e03 	bleq	e84fec <__ram_size__+0xe74fec>
    17dc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    17e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    17e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    17e8:	00130119 	andseq	r0, r3, r9, lsl r1
    17ec:	00051500 	andeq	r1, r5, r0, lsl #10
    17f0:	0b3a0e03 	bleq	e85004 <__ram_size__+0xe75004>
    17f4:	1349053b 	movtne	r0, #38203	; 0x953b
    17f8:	00001802 	andeq	r1, r0, r2, lsl #16
    17fc:	03000516 	movweq	r0, #1302	; 0x516
    1800:	3b0b3a0e 	blcc	2d0040 <__ram_size__+0x2c0040>
    1804:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1808:	17000017 	smladne	r0, r7, r0, r0
    180c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1810:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1814:	17021349 	strne	r1, [r2, -r9, asr #6]
    1818:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    181c:	03193f01 	tsteq	r9, #1, 30
    1820:	3b0b3a0e 	blcc	2d0060 <__ram_size__+0x2c0060>
    1824:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1828:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    182c:	97184006 	ldrls	r4, [r8, -r6]
    1830:	13011942 	movwne	r1, #6466	; 0x1942
    1834:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    1838:	03193f00 	tsteq	r9, #0, 30
    183c:	3b0b3a0e 	blcc	2d007c <__ram_size__+0x2c007c>
    1840:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1844:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1848:	97184006 	ldrls	r4, [r8, -r6]
    184c:	00001942 	andeq	r1, r0, r2, asr #18
    1850:	3f002e1a 	svccc	0x00002e1a
    1854:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
    1858:	3a0e030e 	bcc	382498 <__ram_size__+0x372498>
    185c:	00053b0b 	andeq	r3, r5, fp, lsl #22
    1860:	11010000 	mrsne	r0, (UNDEF: 1)
    1864:	130e2501 	movwne	r2, #58625	; 0xe501
    1868:	1b0e030b 	blne	38249c <__ram_size__+0x37249c>
    186c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1870:	00171006 	andseq	r1, r7, r6
    1874:	00240200 	eoreq	r0, r4, r0, lsl #4
    1878:	0b3e0b0b 	bleq	f844ac <__ram_size__+0xf744ac>
    187c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1880:	03001603 	movweq	r1, #1539	; 0x603
    1884:	3b0b3a08 	blcc	2d00ac <__ram_size__+0x2c00ac>
    1888:	0013490b 	andseq	r4, r3, fp, lsl #18
    188c:	00160400 	andseq	r0, r6, r0, lsl #8
    1890:	0b3a0e03 	bleq	e850a4 <__ram_size__+0xe750a4>
    1894:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1898:	35050000 	strcc	r0, [r5, #-0]
    189c:	00134900 	andseq	r4, r3, r0, lsl #18
    18a0:	01040600 	tsteq	r4, r0, lsl #12
    18a4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    18a8:	0b3b0b3a 	bleq	ec4598 <__ram_size__+0xeb4598>
    18ac:	00001301 	andeq	r1, r0, r1, lsl #6
    18b0:	03002807 	movweq	r2, #2055	; 0x807
    18b4:	000b1c0e 	andeq	r1, fp, lr, lsl #24
    18b8:	00280800 	eoreq	r0, r8, r0, lsl #16
    18bc:	0b1c0803 	bleq	7038d0 <__ram_size__+0x6f38d0>
    18c0:	13090000 	movwne	r0, #36864	; 0x9000
    18c4:	3a0b0b01 	bcc	2c44d0 <__ram_size__+0x2b44d0>
    18c8:	010b3b0b 	tsteq	fp, fp, lsl #22
    18cc:	0a000013 	beq	1920 <_Minimum_Stack_Size+0x1820>
    18d0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    18d4:	0b3b0b3a 	bleq	ec45c4 <__ram_size__+0xeb45c4>
    18d8:	0b381349 	bleq	e06604 <__ram_size__+0xdf6604>
    18dc:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    18e0:	3a080300 	bcc	2024e8 <__ram_size__+0x1f24e8>
    18e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    18ec:	01010c00 	tsteq	r1, r0, lsl #24
    18f0:	13011349 	movwne	r1, #4937	; 0x1349
    18f4:	210d0000 	mrscs	r0, (UNDEF: 13)
    18f8:	2f134900 	svccs	0x00134900
    18fc:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1900:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1904:	0b3a0e03 	bleq	e85118 <__ram_size__+0xe75118>
    1908:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    190c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1910:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1914:	00130119 	andseq	r0, r3, r9, lsl r1
    1918:	82890f00 	addhi	r0, r9, #0, 30
    191c:	01110101 	tsteq	r1, r1, lsl #2
    1920:	13011331 	movwne	r1, #4913	; 0x1331
    1924:	8a100000 	bhi	40192c <__ram_size__+0x3f192c>
    1928:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    192c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1930:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1934:	11010182 	smlabbne	r1, r2, r1, r0
    1938:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    193c:	00001331 	andeq	r1, r0, r1, lsr r3
    1940:	03000512 	movweq	r0, #1298	; 0x512
    1944:	3b0b3a0e 	blcc	2d0184 <__ram_size__+0x2c0184>
    1948:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    194c:	13000018 	movwne	r0, #24
    1950:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1954:	0b3b0b3a 	bleq	ec4644 <__ram_size__+0xeb4644>
    1958:	17021349 	strne	r1, [r2, -r9, asr #6]
    195c:	34140000 	ldrcc	r0, [r4], #-0
    1960:	3a0e0300 	bcc	382568 <__ram_size__+0x372568>
    1964:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1968:	00170213 	andseq	r0, r7, r3, lsl r2
    196c:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    1970:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1974:	0b3b0b3a 	bleq	ec4664 <__ram_size__+0xeb4664>
    1978:	13491927 	movtne	r1, #39207	; 0x9927
    197c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1980:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1984:	00130119 	andseq	r0, r3, r9, lsl r1
    1988:	002e1600 	eoreq	r1, lr, r0, lsl #12
    198c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1990:	0b3b0b3a 	bleq	ec4680 <__ram_size__+0xeb4680>
    1994:	13491927 	movtne	r1, #39207	; 0x9927
    1998:	06120111 			; <UNDEFINED> instruction: 0x06120111
    199c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19a0:	17000019 	smladne	r0, r9, r0, r0
    19a4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    19a8:	0b3a0e03 	bleq	e851bc <__ram_size__+0xe751bc>
    19ac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    19b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19b8:	18000019 	stmdane	r0, {r0, r3, r4}
    19bc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    19c0:	0b3a0e03 	bleq	e851d4 <__ram_size__+0xe751d4>
    19c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    19c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19d0:	19000019 	stmdbne	r0, {r0, r3, r4}
    19d4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    19d8:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
    19dc:	0b3a0e03 	bleq	e851f0 <__ram_size__+0xe751f0>
    19e0:	0000053b 	andeq	r0, r0, fp, lsr r5
    19e4:	01110100 	tsteq	r1, r0, lsl #2
    19e8:	0b130e25 	bleq	4c5284 <__ram_size__+0x4b5284>
    19ec:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    19f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f4:	00001710 	andeq	r1, r0, r0, lsl r7
    19f8:	0b002402 	bleq	aa08 <_Minimum_Stack_Size+0xa908>
    19fc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a00:	0300000e 	movweq	r0, #14
    1a04:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1a08:	0b3b0b3a 	bleq	ec46f8 <__ram_size__+0xeb46f8>
    1a0c:	00001349 	andeq	r1, r0, r9, asr #6
    1a10:	03001604 	movweq	r1, #1540	; 0x604
    1a14:	3b0b3a0e 	blcc	2d0254 <__ram_size__+0x2c0254>
    1a18:	0013490b 	andseq	r4, r3, fp, lsl #18
    1a1c:	00350500 	eorseq	r0, r5, r0, lsl #10
    1a20:	00001349 	andeq	r1, r0, r9, asr #6
    1a24:	0b010406 	bleq	42a44 <__ram_size__+0x32a44>
    1a28:	3a13490b 	bcc	4d3e5c <__ram_size__+0x4c3e5c>
    1a2c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1a30:	07000013 	smladeq	r0, r3, r0, r0
    1a34:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1a38:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1a3c:	03002808 	movweq	r2, #2056	; 0x808
    1a40:	000b1c08 	andeq	r1, fp, r8, lsl #24
    1a44:	01130900 	tsteq	r3, r0, lsl #18
    1a48:	0b3a0b0b 	bleq	e8467c <__ram_size__+0xe7467c>
    1a4c:	1301053b 	movwne	r0, #5435	; 0x153b
    1a50:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1a54:	3a080300 	bcc	20265c <__ram_size__+0x1f265c>
    1a58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a5c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1a60:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1a64:	0b3a0e03 	bleq	e85278 <__ram_size__+0xe75278>
    1a68:	1349053b 	movtne	r0, #38203	; 0x953b
    1a6c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1a70:	0300160c 	movweq	r1, #1548	; 0x60c
    1a74:	3b0b3a0e 	blcc	2d02b4 <__ram_size__+0x2c02b4>
    1a78:	00134905 	andseq	r4, r3, r5, lsl #18
    1a7c:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
    1a80:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a84:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1a88:	13491927 	movtne	r1, #39207	; 0x9927
    1a8c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a90:	340e0000 	strcc	r0, [lr], #-0
    1a94:	3a0e0300 	bcc	38269c <__ram_size__+0x37269c>
    1a98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a9c:	0f000013 	svceq	0x00000013
    1aa0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1aa4:	0b3a0e03 	bleq	e852b8 <__ram_size__+0xe752b8>
    1aa8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1aac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1ab0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1ab4:	00130119 	andseq	r0, r3, r9, lsl r1
    1ab8:	00051000 	andeq	r1, r5, r0
    1abc:	0b3a0e03 	bleq	e852d0 <__ram_size__+0xe752d0>
    1ac0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ac4:	00001702 	andeq	r1, r0, r2, lsl #14
    1ac8:	3f002e11 	svccc	0x00002e11
    1acc:	3a0e0319 	bcc	382738 <__ram_size__+0x372738>
    1ad0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1ad4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1ad8:	97184006 	ldrls	r4, [r8, -r6]
    1adc:	00001942 	andeq	r1, r0, r2, asr #18
    1ae0:	3f002e12 	svccc	0x00002e12
    1ae4:	3a0e0319 	bcc	382750 <__ram_size__+0x372750>
    1ae8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1aec:	11134919 	tstne	r3, r9, lsl r9
    1af0:	40061201 	andmi	r1, r6, r1, lsl #4
    1af4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1af8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1afc:	03193f01 	tsteq	r9, #1, 30
    1b00:	3b0b3a0e 	blcc	2d0340 <__ram_size__+0x2c0340>
    1b04:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1b08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b0c:	97184006 	ldrls	r4, [r8, -r6]
    1b10:	13011942 	movwne	r1, #6466	; 0x1942
    1b14:	34140000 	ldrcc	r0, [r4], #-0
    1b18:	3a0e0300 	bcc	382720 <__ram_size__+0x372720>
    1b1c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b20:	00170213 	andseq	r0, r7, r3, lsl r2
    1b24:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    1b28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1b2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1b30:	01111927 	tsteq	r1, r7, lsr #18
    1b34:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1b38:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1b3c:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1b40:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1b44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1b48:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b4c:	05170000 	ldreq	r0, [r7, #-0]
    1b50:	3a0e0300 	bcc	382758 <__ram_size__+0x372758>
    1b54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b58:	00180213 	andseq	r0, r8, r3, lsl r2
    1b5c:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
    1b60:	01111331 	tsteq	r1, r1, lsr r3
    1b64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1b68:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1b6c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1b70:	13310034 	teqne	r1, #52	; 0x34
    1b74:	00001702 	andeq	r1, r0, r2, lsl #14
    1b78:	11010b1a 	tstne	r1, sl, lsl fp
    1b7c:	00061201 	andeq	r1, r6, r1, lsl #4
    1b80:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1b84:	00001331 	andeq	r1, r0, r1, lsr r3
    1b88:	03012e1c 	movweq	r2, #7708	; 0x1e1c
    1b8c:	3b0b3a0e 	blcc	2d03cc <__ram_size__+0x2c03cc>
    1b90:	20192705 	andscs	r2, r9, r5, lsl #14
    1b94:	0013010b 	andseq	r0, r3, fp, lsl #2
    1b98:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1b9c:	0b3a0803 	bleq	e83bb0 <__ram_size__+0xe73bb0>
    1ba0:	1349053b 	movtne	r0, #38203	; 0x953b
    1ba4:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
    1ba8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1bac:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1bb0:	0105590b 	tsteq	r5, fp, lsl #18
    1bb4:	1f000013 	svcne	0x00000013
    1bb8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    1bbc:	34200000 	strtcc	r0, [r0], #-0
    1bc0:	02133100 	andseq	r3, r3, #0, 2
    1bc4:	21000018 	tstcs	r0, r8, lsl r0
    1bc8:	00018289 	andeq	r8, r1, r9, lsl #5
    1bcc:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1bd0:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1bd4:	03193f01 	tsteq	r9, #1, 30
    1bd8:	3b0b3a0e 	blcc	2d0418 <__ram_size__+0x2c0418>
    1bdc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1be0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1be4:	97184006 	ldrls	r4, [r8, -r6]
    1be8:	13011942 	movwne	r1, #6466	; 0x1942
    1bec:	34230000 	strtcc	r0, [r3], #-0
    1bf0:	3a0e0300 	bcc	3827f8 <__ram_size__+0x3727f8>
    1bf4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bf8:	00170213 	andseq	r0, r7, r3, lsl r2
    1bfc:	82892400 	addhi	r2, r9, #0, 8
    1c00:	01110101 	tsteq	r1, r1, lsl #2
    1c04:	13011331 	movwne	r1, #4913	; 0x1331
    1c08:	8a250000 	bhi	941c10 <__ram_size__+0x931c10>
    1c0c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1c10:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1c14:	89260000 	stmdbhi	r6!, {}	; <UNPREDICTABLE>
    1c18:	11010182 	smlabbne	r1, r2, r1, r0
    1c1c:	00133101 	andseq	r3, r3, r1, lsl #2
    1c20:	012e2700 			; <UNDEFINED> instruction: 0x012e2700
    1c24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1c2c:	13491927 	movtne	r1, #39207	; 0x9927
    1c30:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c38:	00000019 	andeq	r0, r0, r9, lsl r0
    1c3c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1c40:	030b130e 	movweq	r1, #45838	; 0xb30e
    1c44:	110e1b0e 	tstne	lr, lr, lsl #22
    1c48:	10061201 	andne	r1, r6, r1, lsl #4
    1c4c:	02000017 	andeq	r0, r0, #23
    1c50:	0b0b0024 	bleq	2c1ce8 <__ram_size__+0x2b1ce8>
    1c54:	0e030b3e 	vmoveq.16	d3[0], r0
    1c58:	16030000 	strne	r0, [r3], -r0
    1c5c:	3a080300 	bcc	202864 <__ram_size__+0x1f2864>
    1c60:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c64:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    1c68:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1c6c:	0b3b0b3a 	bleq	ec495c <__ram_size__+0xeb495c>
    1c70:	00001349 	andeq	r1, r0, r9, asr #6
    1c74:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1c78:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c7c:	0b0b0104 	bleq	2c2094 <__ram_size__+0x2b2094>
    1c80:	0b3a1349 	bleq	e869ac <__ram_size__+0xe769ac>
    1c84:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c88:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1c8c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1c90:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    1c94:	0b0b0113 	bleq	2c20e8 <__ram_size__+0x2b20e8>
    1c98:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1c9c:	00001301 	andeq	r1, r0, r1, lsl #6
    1ca0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ca4:	3b0b3a08 	blcc	2d04cc <__ram_size__+0x2c04cc>
    1ca8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1cac:	0a00000b 	beq	1ce0 <_Minimum_Stack_Size+0x1be0>
    1cb0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1cb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1cb8:	0b381349 	bleq	e069e4 <__ram_size__+0xdf69e4>
    1cbc:	160b0000 	strne	r0, [fp], -r0
    1cc0:	3a0e0300 	bcc	3828c8 <__ram_size__+0x3728c8>
    1cc4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc8:	0c000013 	stceq	0, cr0, [r0], {19}
    1ccc:	13490101 	movtne	r0, #37121	; 0x9101
    1cd0:	00001301 	andeq	r1, r0, r1, lsl #6
    1cd4:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    1cd8:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1cdc:	01130e00 	tsteq	r3, r0, lsl #28
    1ce0:	0b3a0b0b 	bleq	e84914 <__ram_size__+0xe74914>
    1ce4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ce8:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1cf0 <_Minimum_Stack_Size+0x1bf0>
    1cec:	3a0e0300 	bcc	3828f4 <__ram_size__+0x3728f4>
    1cf0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cf4:	000b3813 	andeq	r3, fp, r3, lsl r8
    1cf8:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
    1cfc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d00:	0b3b0b3a 	bleq	ec49f0 <__ram_size__+0xeb49f0>
    1d04:	01111927 	tsteq	r1, r7, lsr #18
    1d08:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d0c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d10:	11000013 	tstne	r0, r3, lsl r0
    1d14:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d18:	0b3b0b3a 	bleq	ec4a08 <__ram_size__+0xeb4a08>
    1d1c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1d20:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1d24:	11010182 	smlabbne	r1, r2, r1, r0
    1d28:	01133101 	tsteq	r3, r1, lsl #2
    1d2c:	13000013 	movwne	r0, #19
    1d30:	0001828a 	andeq	r8, r1, sl, lsl #5
    1d34:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1d38:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    1d3c:	00018289 	andeq	r8, r1, r9, lsl #5
    1d40:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1d44:	00133119 	andseq	r3, r3, r9, lsl r1
    1d48:	000f1500 	andeq	r1, pc, r0, lsl #10
    1d4c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1d50:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
    1d54:	11010182 	smlabbne	r1, r2, r1, r0
    1d58:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1d5c:	00001331 	andeq	r1, r0, r1, lsr r3
    1d60:	03000517 	movweq	r0, #1303	; 0x517
    1d64:	3b0b3a0e 	blcc	2d05a4 <__ram_size__+0x2c05a4>
    1d68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d6c:	18000018 	stmdane	r0, {r3, r4}
    1d70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d74:	0b3b0b3a 	bleq	ec4a64 <__ram_size__+0xeb4a64>
    1d78:	17021349 	strne	r1, [r2, -r9, asr #6]
    1d7c:	34190000 	ldrcc	r0, [r9], #-0
    1d80:	3a080300 	bcc	202988 <__ram_size__+0x1f2988>
    1d84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d88:	00170213 	andseq	r0, r7, r3, lsl r2
    1d8c:	012e1a00 			; <UNDEFINED> instruction: 0x012e1a00
    1d90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d94:	0b3b0b3a 	bleq	ec4a84 <__ram_size__+0xeb4a84>
    1d98:	13491927 	movtne	r1, #39207	; 0x9927
    1d9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1da0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1da4:	00130119 	andseq	r0, r3, r9, lsl r1
    1da8:	012e1b00 			; <UNDEFINED> instruction: 0x012e1b00
    1dac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1db0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1db4:	13491927 	movtne	r1, #39207	; 0x9927
    1db8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1dbc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1dc0:	00130119 	andseq	r0, r3, r9, lsl r1
    1dc4:	00051c00 	andeq	r1, r5, r0, lsl #24
    1dc8:	0b3a0e03 	bleq	e855dc <__ram_size__+0xe755dc>
    1dcc:	1349053b 	movtne	r0, #38203	; 0x953b
    1dd0:	00001702 	andeq	r1, r0, r2, lsl #14
    1dd4:	0300051d 	movweq	r0, #1309	; 0x51d
    1dd8:	3b0b3a0e 	blcc	2d0618 <__ram_size__+0x2c0618>
    1ddc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1de0:	1e000018 	mcrne	0, 0, r0, cr0, cr8, {0}
    1de4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1de8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1dec:	17021349 	strne	r1, [r2, -r9, asr #6]
    1df0:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1df4:	03193f01 	tsteq	r9, #1, 30
    1df8:	3b0b3a0e 	blcc	2d0638 <__ram_size__+0x2c0638>
    1dfc:	11192705 	tstne	r9, r5, lsl #14
    1e00:	40061201 	andmi	r1, r6, r1, lsl #4
    1e04:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1e08:	00001301 	andeq	r1, r0, r1, lsl #6
    1e0c:	03003420 	movweq	r3, #1056	; 0x420
    1e10:	3b0b3a08 	blcc	2d0638 <__ram_size__+0x2c0638>
    1e14:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1e18:	21000017 	tstcs	r0, r7, lsl r0
    1e1c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1e20:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
    1e24:	0b3a0e03 	bleq	e85638 <__ram_size__+0xe75638>
    1e28:	0000053b 	andeq	r0, r0, fp, lsr r5
    1e2c:	01110100 	tsteq	r1, r0, lsl #2
    1e30:	0b130e25 	bleq	4c56cc <__ram_size__+0x4b56cc>
    1e34:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1e38:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1e3c:	00001710 	andeq	r1, r0, r0, lsl r7
    1e40:	0b002402 	bleq	ae50 <_Minimum_Stack_Size+0xad50>
    1e44:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e48:	0300000e 	movweq	r0, #14
    1e4c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1e50:	0b3b0b3a 	bleq	ec4b40 <__ram_size__+0xeb4b40>
    1e54:	00001349 	andeq	r1, r0, r9, asr #6
    1e58:	03001604 	movweq	r1, #1540	; 0x604
    1e5c:	3b0b3a0e 	blcc	2d069c <__ram_size__+0x2c069c>
    1e60:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e64:	00350500 	eorseq	r0, r5, r0, lsl #10
    1e68:	00001349 	andeq	r1, r0, r9, asr #6
    1e6c:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    1e70:	07000013 	smladeq	r0, r3, r0, r0
    1e74:	0b0b0104 	bleq	2c228c <__ram_size__+0x2b228c>
    1e78:	0b3a1349 	bleq	e86ba4 <__ram_size__+0xe76ba4>
    1e7c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1e80:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1e84:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1e88:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    1e8c:	08030028 	stmdaeq	r3, {r3, r5}
    1e90:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1e94:	0b01130a 	bleq	46ac4 <__ram_size__+0x36ac4>
    1e98:	3b0b3a05 	blcc	2d06b4 <__ram_size__+0x2c06b4>
    1e9c:	00130105 	andseq	r0, r3, r5, lsl #2
    1ea0:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1ea4:	0b3a0e03 	bleq	e856b8 <__ram_size__+0xe756b8>
    1ea8:	1349053b 	movtne	r0, #38203	; 0x953b
    1eac:	00000b38 	andeq	r0, r0, r8, lsr fp
    1eb0:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1eb4:	3b0b3a0e 	blcc	2d06f4 <__ram_size__+0x2c06f4>
    1eb8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1ebc:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    1ec0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1ec4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1ec8:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
    1ecc:	010e0000 	mrseq	r0, (UNDEF: 14)
    1ed0:	01134901 	tsteq	r3, r1, lsl #18
    1ed4:	0f000013 	svceq	0x00000013
    1ed8:	13490021 	movtne	r0, #36897	; 0x9021
    1edc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1ee0:	03001610 	movweq	r1, #1552	; 0x610
    1ee4:	3b0b3a0e 	blcc	2d0724 <__ram_size__+0x2c0724>
    1ee8:	00134905 	andseq	r4, r3, r5, lsl #18
    1eec:	01131100 	tsteq	r3, r0, lsl #2
    1ef0:	0b3a0b0b 	bleq	e84b24 <__ram_size__+0xe74b24>
    1ef4:	1301053b 	movwne	r0, #5435	; 0x153b
    1ef8:	0d120000 	ldceq	0, cr0, [r2, #-0]
    1efc:	3a080300 	bcc	202b04 <__ram_size__+0x1f2b04>
    1f00:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f04:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f08:	01131300 	tsteq	r3, r0, lsl #6
    1f0c:	0b3a0b0b 	bleq	e84b40 <__ram_size__+0xe74b40>
    1f10:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f14:	0d140000 	ldceq	0, cr0, [r4, #-0]
    1f18:	3a0e0300 	bcc	382b20 <__ram_size__+0x372b20>
    1f1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f20:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f24:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    1f28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1f2c:	0b3b0b3a 	bleq	ec4c1c <__ram_size__+0xeb4c1c>
    1f30:	01111927 	tsteq	r1, r7, lsr #18
    1f34:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1f38:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1f3c:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1f40:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1f44:	0b3b0b3a 	bleq	ec4c34 <__ram_size__+0xeb4c34>
    1f48:	17021349 	strne	r1, [r2, -r9, asr #6]
    1f4c:	05170000 	ldreq	r0, [r7, #-0]
    1f50:	3a0e0300 	bcc	382b58 <__ram_size__+0x372b58>
    1f54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f58:	00170213 	andseq	r0, r7, r3, lsl r2
    1f5c:	00051800 	andeq	r1, r5, r0, lsl #16
    1f60:	0b3a0e03 	bleq	e85774 <__ram_size__+0xe75774>
    1f64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f68:	00001802 	andeq	r1, r0, r2, lsl #16
    1f6c:	0b000f19 	bleq	5bd8 <_Minimum_Stack_Size+0x5ad8>
    1f70:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f74:	82891a00 	addhi	r1, r9, #0, 20
    1f78:	01110001 	tsteq	r1, r1
    1f7c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1f80:	1b000013 	blne	1fd4 <_Minimum_Stack_Size+0x1ed4>
    1f84:	01018289 	smlabbeq	r1, r9, r2, r8
    1f88:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1f8c:	00133119 	andseq	r3, r3, r9, lsl r1
    1f90:	828a1c00 	addhi	r1, sl, #0, 24
    1f94:	18020001 	stmdane	r2, {r0}
    1f98:	00184291 	mulseq	r8, r1, r2
    1f9c:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
    1fa0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1fa4:	0b3b0b3a 	bleq	ec4c94 <__ram_size__+0xeb4c94>
    1fa8:	13491927 	movtne	r1, #39207	; 0x9927
    1fac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1fb0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1fb4:	00130119 	andseq	r0, r3, r9, lsl r1
    1fb8:	002e1e00 	eoreq	r1, lr, r0, lsl #28
    1fbc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1fc0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1fc4:	13491927 	movtne	r1, #39207	; 0x9927
    1fc8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1fcc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1fd0:	1f000019 	svcne	0x00000019
    1fd4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1fd8:	0b3a0e03 	bleq	e857ec <__ram_size__+0xe757ec>
    1fdc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1fe0:	01111349 	tsteq	r1, r9, asr #6
    1fe4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1fe8:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1fec:	20000013 	andcs	r0, r0, r3, lsl r0
    1ff0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ff4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1ff8:	17021349 	strne	r1, [r2, -r9, asr #6]
    1ffc:	34210000 	strtcc	r0, [r1], #-0
    2000:	3a0e0300 	bcc	382c08 <__ram_size__+0x372c08>
    2004:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2008:	00170213 	andseq	r0, r7, r3, lsl r2
    200c:	00342200 	eorseq	r2, r4, r0, lsl #4
    2010:	0b3a0803 	bleq	e84024 <__ram_size__+0xe74024>
    2014:	1349053b 	movtne	r0, #38203	; 0x953b
    2018:	00001702 	andeq	r1, r0, r2, lsl #14
    201c:	3f012e23 	svccc	0x00012e23
    2020:	3a0e0319 	bcc	382c8c <__ram_size__+0x372c8c>
    2024:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2028:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    202c:	97184006 	ldrls	r4, [r8, -r6]
    2030:	13011942 	movwne	r1, #6466	; 0x1942
    2034:	05240000 	streq	r0, [r4, #-0]!
    2038:	3a0e0300 	bcc	382c40 <__ram_size__+0x372c40>
    203c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2040:	00180213 	andseq	r0, r8, r3, lsl r2
    2044:	002e2500 	eoreq	r2, lr, r0, lsl #10
    2048:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    204c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2050:	01111927 	tsteq	r1, r7, lsr #18
    2054:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2058:	00194297 	mulseq	r9, r7, r2
    205c:	002e2600 	eoreq	r2, lr, r0, lsl #12
    2060:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2064:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    2068:	0b3b0b3a 	bleq	ec4d58 <__ram_size__+0xeb4d58>
    206c:	01000000 	mrseq	r0, (UNDEF: 0)
    2070:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2074:	0e030b13 	vmoveq.32	d3[0], r0
    2078:	01110e1b 	tsteq	r1, fp, lsl lr
    207c:	17100612 			; <UNDEFINED> instruction: 0x17100612
    2080:	24020000 	strcs	r0, [r2], #-0
    2084:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2088:	000e030b 	andeq	r0, lr, fp, lsl #6
    208c:	00160300 	andseq	r0, r6, r0, lsl #6
    2090:	0b3a0803 	bleq	e840a4 <__ram_size__+0xe740a4>
    2094:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2098:	16040000 	strne	r0, [r4], -r0
    209c:	3a0e0300 	bcc	382ca4 <__ram_size__+0x372ca4>
    20a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    20a4:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    20a8:	13490035 	movtne	r0, #36917	; 0x9035
    20ac:	04060000 	streq	r0, [r6], #-0
    20b0:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
    20b4:	3b0b3a13 	blcc	2d0908 <__ram_size__+0x2c0908>
    20b8:	0013010b 	andseq	r0, r3, fp, lsl #2
    20bc:	00280700 	eoreq	r0, r8, r0, lsl #14
    20c0:	0b1c0e03 	bleq	7058d4 <__ram_size__+0x6f58d4>
    20c4:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    20c8:	1c080300 	stcne	3, cr0, [r8], {-0}
    20cc:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    20d0:	0b0b0113 	bleq	2c2524 <__ram_size__+0x2b2524>
    20d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    20d8:	00001301 	andeq	r1, r0, r1, lsl #6
    20dc:	03000d0a 	movweq	r0, #3338	; 0xd0a
    20e0:	3b0b3a08 	blcc	2d0908 <__ram_size__+0x2c0908>
    20e4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    20e8:	0b00000b 	bleq	211c <_Minimum_Stack_Size+0x201c>
    20ec:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    20f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    20f4:	00001349 	andeq	r1, r0, r9, asr #6
    20f8:	3f012e0c 	svccc	0x00012e0c
    20fc:	3a0e0319 	bcc	382d68 <__ram_size__+0x372d68>
    2100:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2104:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2108:	97184006 	ldrls	r4, [r8, -r6]
    210c:	13011942 	movwne	r1, #6466	; 0x1942
    2110:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
    2114:	11010182 	smlabbne	r1, r2, r1, r0
    2118:	01133101 	tsteq	r3, r1, lsl #2
    211c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    2120:	0001828a 	andeq	r8, r1, sl, lsl #5
    2124:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    2128:	0f000018 	svceq	0x00000018
    212c:	01018289 	smlabbeq	r1, r9, r2, r8
    2130:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2134:	00133119 	andseq	r3, r3, r9, lsl r1
    2138:	00051000 	andeq	r1, r5, r0
    213c:	0b3a0e03 	bleq	e85950 <__ram_size__+0xe75950>
    2140:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2144:	00001802 	andeq	r1, r0, r2, lsl #16
    2148:	03000511 	movweq	r0, #1297	; 0x511
    214c:	3b0b3a0e 	blcc	2d098c <__ram_size__+0x2c098c>
    2150:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2154:	12000017 	andne	r0, r0, #23
    2158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    215c:	0b3b0b3a 	bleq	ec4e4c <__ram_size__+0xeb4e4c>
    2160:	17021349 	strne	r1, [r2, -r9, asr #6]
    2164:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
    2168:	11000182 	smlabbne	r0, r2, r1, r0
    216c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    2170:	00001331 	andeq	r1, r0, r1, lsr r3
    2174:	3f012e14 	svccc	0x00012e14
    2178:	3a0e0319 	bcc	382de4 <__ram_size__+0x372de4>
    217c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2180:	11134919 	tstne	r3, r9, lsl r9
    2184:	40061201 	andmi	r1, r6, r1, lsl #4
    2188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    218c:	00001301 	andeq	r1, r0, r1, lsl #6
    2190:	3f012e15 	svccc	0x00012e15
    2194:	3a0e0319 	bcc	382e00 <__ram_size__+0x372e00>
    2198:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    219c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    21a0:	97184006 	ldrls	r4, [r8, -r6]
    21a4:	13011942 	movwne	r1, #6466	; 0x1942
    21a8:	05160000 	ldreq	r0, [r6, #-0]
    21ac:	3a0e0300 	bcc	382db4 <__ram_size__+0x372db4>
    21b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21b4:	00170213 	andseq	r0, r7, r3, lsl r2
    21b8:	002e1700 	eoreq	r1, lr, r0, lsl #14
    21bc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    21c0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    21c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    21c8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    21cc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    21d0:	030e6e19 	movweq	r6, #60953	; 0xee19
    21d4:	3b0b3a0e 	blcc	2d0a14 <__ram_size__+0x2c0a14>
    21d8:	0000000b 	andeq	r0, r0, fp
    21dc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    21e0:	030b130e 	movweq	r1, #45838	; 0xb30e
    21e4:	110e1b0e 	tstne	lr, lr, lsl #22
    21e8:	10061201 	andne	r1, r6, r1, lsl #4
    21ec:	02000017 	andeq	r0, r0, #23
    21f0:	0b0b0024 	bleq	2c2288 <__ram_size__+0x2b2288>
    21f4:	0e030b3e 	vmoveq.16	d3[0], r0
    21f8:	16030000 	strne	r0, [r3], -r0
    21fc:	3a080300 	bcc	202e04 <__ram_size__+0x1f2e04>
    2200:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2204:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    2208:	13490026 	movtne	r0, #36902	; 0x9026
    220c:	16050000 	strne	r0, [r5], -r0
    2210:	3a0e0300 	bcc	382e18 <__ram_size__+0x372e18>
    2214:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2218:	06000013 			; <UNDEFINED> instruction: 0x06000013
    221c:	13490035 	movtne	r0, #36917	; 0x9035
    2220:	04070000 	streq	r0, [r7], #-0
    2224:	490b0b01 	stmdbmi	fp, {r0, r8, r9, fp}
    2228:	3b0b3a13 	blcc	2d0a7c <__ram_size__+0x2c0a7c>
    222c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2230:	00280800 	eoreq	r0, r8, r0, lsl #16
    2234:	0b1c0e03 	bleq	705a48 <__ram_size__+0x6f5a48>
    2238:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    223c:	1c080300 	stcne	3, cr0, [r8], {-0}
    2240:	0a00000b 	beq	2274 <_Minimum_Stack_Size+0x2174>
    2244:	0b0b0113 	bleq	2c2698 <__ram_size__+0x2b2698>
    2248:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    224c:	00001301 	andeq	r1, r0, r1, lsl #6
    2250:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2254:	3b0b3a08 	blcc	2d0a7c <__ram_size__+0x2c0a7c>
    2258:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    225c:	0c00000b 	stceq	0, cr0, [r0], {11}
    2260:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2264:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2268:	0b381349 	bleq	e06f94 <__ram_size__+0xdf6f94>
    226c:	160d0000 	strne	r0, [sp], -r0
    2270:	3a0e0300 	bcc	382e78 <__ram_size__+0x372e78>
    2274:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2278:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    227c:	0b0b0113 	bleq	2c26d0 <__ram_size__+0x2b26d0>
    2280:	0b3b0b3a 	bleq	ec4f70 <__ram_size__+0xeb4f70>
    2284:	00001301 	andeq	r1, r0, r1, lsl #6
    2288:	03000d0f 	movweq	r0, #3343	; 0xd0f
    228c:	3b0b3a0e 	blcc	2d0acc <__ram_size__+0x2c0acc>
    2290:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2294:	1000000b 	andne	r0, r0, fp
    2298:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    229c:	0b3a0e03 	bleq	e85ab0 <__ram_size__+0xe75ab0>
    22a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    22a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22ac:	11000019 	tstne	r0, r9, lsl r0
    22b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    22b4:	0b3a0e03 	bleq	e85ac8 <__ram_size__+0xe75ac8>
    22b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    22bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22c4:	00130119 	andseq	r0, r3, r9, lsl r1
    22c8:	00051200 	andeq	r1, r5, r0, lsl #4
    22cc:	0b3a0e03 	bleq	e85ae0 <__ram_size__+0xe75ae0>
    22d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    22d4:	00001802 	andeq	r1, r0, r2, lsl #16
    22d8:	03000513 	movweq	r0, #1299	; 0x513
    22dc:	3b0b3a0e 	blcc	2d0b1c <__ram_size__+0x2c0b1c>
    22e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    22e4:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    22e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    22ec:	0b3b0b3a 	bleq	ec4fdc <__ram_size__+0xeb4fdc>
    22f0:	17021349 	strne	r1, [r2, -r9, asr #6]
    22f4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    22f8:	03193f01 	tsteq	r9, #1, 30
    22fc:	3b0b3a0e 	blcc	2d0b3c <__ram_size__+0x2c0b3c>
    2300:	11192705 	tstne	r9, r5, lsl #14
    2304:	40061201 	andmi	r1, r6, r1, lsl #4
    2308:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    230c:	00001301 	andeq	r1, r0, r1, lsl #6
    2310:	03000516 	movweq	r0, #1302	; 0x516
    2314:	3b0b3a0e 	blcc	2d0b54 <__ram_size__+0x2c0b54>
    2318:	02134905 	andseq	r4, r3, #81920	; 0x14000
    231c:	17000018 	smladne	r0, r8, r0, r0
    2320:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2324:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2328:	17021349 	strne	r1, [r2, -r9, asr #6]
    232c:	34180000 	ldrcc	r0, [r8], #-0
    2330:	3a0e0300 	bcc	382f38 <__ram_size__+0x372f38>
    2334:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2338:	00170213 	andseq	r0, r7, r3, lsl r2
    233c:	002e1900 	eoreq	r1, lr, r0, lsl #18
    2340:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2344:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2348:	13491927 	movtne	r1, #39207	; 0x9927
    234c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2350:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2354:	1a000019 	bne	23c0 <_Minimum_Stack_Size+0x22c0>
    2358:	08030034 	stmdaeq	r3, {r2, r4, r5}
    235c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2360:	17021349 	strne	r1, [r2, -r9, asr #6]
    2364:	0f1b0000 	svceq	0x001b0000
    2368:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    236c:	1c000013 	stcne	0, cr0, [r0], {19}
    2370:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2374:	0b3a0e03 	bleq	e85b88 <__ram_size__+0xe75b88>
    2378:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    237c:	01111349 	tsteq	r1, r9, asr #6
    2380:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2384:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2388:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    238c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2390:	0b3a0e03 	bleq	e85ba4 <__ram_size__+0xe75ba4>
    2394:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2398:	01111349 	tsteq	r1, r9, asr #6
    239c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    23a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    23a4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    23a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    23ac:	0b3b0b3a 	bleq	ec509c <__ram_size__+0xeb509c>
    23b0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23b4:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    23b8:	11010182 	smlabbne	r1, r2, r1, r0
    23bc:	01133101 	tsteq	r3, r1, lsl #2
    23c0:	20000013 	andcs	r0, r0, r3, lsl r0
    23c4:	0001828a 	andeq	r8, r1, sl, lsl #5
    23c8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    23cc:	21000018 	tstcs	r0, r8, lsl r0
    23d0:	01018289 	smlabbeq	r1, r9, r2, r8
    23d4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    23d8:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    23dc:	03193f00 	tsteq	r9, #0, 30
    23e0:	3b0b3a0e 	blcc	2d0c20 <__ram_size__+0x2c0c20>
    23e4:	11192705 	tstne	r9, r5, lsl #14
    23e8:	40061201 	andmi	r1, r6, r1, lsl #4
    23ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23f0:	01230000 			; <UNDEFINED> instruction: 0x01230000
    23f4:	01134901 	tsteq	r3, r1, lsl #18
    23f8:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    23fc:	13490021 	movtne	r0, #36897	; 0x9021
    2400:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2404:	01110100 	tsteq	r1, r0, lsl #2
    2408:	0b130e25 	bleq	4c5ca4 <__ram_size__+0x4b5ca4>
    240c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2410:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2414:	00001710 	andeq	r1, r0, r0, lsl r7
    2418:	0b002402 	bleq	b428 <_Minimum_Stack_Size+0xb328>
    241c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2420:	0300000e 	movweq	r0, #14
    2424:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2428:	0b3b0b3a 	bleq	ec5118 <__ram_size__+0xeb5118>
    242c:	00001349 	andeq	r1, r0, r9, asr #6
    2430:	03001604 	movweq	r1, #1540	; 0x604
    2434:	3b0b3a0e 	blcc	2d0c74 <__ram_size__+0x2c0c74>
    2438:	0013490b 	andseq	r4, r3, fp, lsl #18
    243c:	00350500 	eorseq	r0, r5, r0, lsl #10
    2440:	00001349 	andeq	r1, r0, r9, asr #6
    2444:	0b010406 	bleq	43464 <__ram_size__+0x33464>
    2448:	3a13490b 	bcc	4d487c <__ram_size__+0x4c487c>
    244c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2450:	07000013 	smladeq	r0, r3, r0, r0
    2454:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2458:	00000b1c 	andeq	r0, r0, ip, lsl fp
    245c:	03002808 	movweq	r2, #2056	; 0x808
    2460:	000b1c08 	andeq	r1, fp, r8, lsl #24
    2464:	01130900 	tsteq	r3, r0, lsl #18
    2468:	0b3a0b0b 	bleq	e8509c <__ram_size__+0xe7509c>
    246c:	1301053b 	movwne	r0, #5435	; 0x153b
    2470:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2474:	3a080300 	bcc	20307c <__ram_size__+0x1f307c>
    2478:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    247c:	000b3813 	andeq	r3, fp, r3, lsl r8
    2480:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2484:	0b3a0e03 	bleq	e85c98 <__ram_size__+0xe75c98>
    2488:	1349053b 	movtne	r0, #38203	; 0x953b
    248c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2490:	0300160c 	movweq	r1, #1548	; 0x60c
    2494:	3b0b3a0e 	blcc	2d0cd4 <__ram_size__+0x2c0cd4>
    2498:	00134905 	andseq	r4, r3, r5, lsl #18
    249c:	01130d00 	tsteq	r3, r0, lsl #26
    24a0:	0b3a0b0b 	bleq	e850d4 <__ram_size__+0xe750d4>
    24a4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    24a8:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    24ac:	3a0e0300 	bcc	3830b4 <__ram_size__+0x3730b4>
    24b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24b4:	000b3813 	andeq	r3, fp, r3, lsl r8
    24b8:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
    24bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    24c0:	0b3b0b3a 	bleq	ec51b0 <__ram_size__+0xeb51b0>
    24c4:	01111927 	tsteq	r1, r7, lsr #18
    24c8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24cc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24d0:	10000013 	andne	r0, r0, r3, lsl r0
    24d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24d8:	0b3b0b3a 	bleq	ec51c8 <__ram_size__+0xeb51c8>
    24dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    24e0:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    24e4:	11010182 	smlabbne	r1, r2, r1, r0
    24e8:	01133101 	tsteq	r3, r1, lsl #2
    24ec:	12000013 	andne	r0, r0, #19
    24f0:	0001828a 	andeq	r8, r1, sl, lsl #5
    24f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    24f8:	13000018 	movwne	r0, #24
    24fc:	01018289 	smlabbeq	r1, r9, r2, r8
    2500:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2504:	01133119 	tsteq	r3, r9, lsl r1
    2508:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    250c:	00018289 	andeq	r8, r1, r9, lsl #5
    2510:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2514:	00133119 	andseq	r3, r3, r9, lsl r1
    2518:	000f1500 	andeq	r1, pc, r0, lsl #10
    251c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2520:	05160000 	ldreq	r0, [r6, #-0]
    2524:	3a0e0300 	bcc	38312c <__ram_size__+0x37312c>
    2528:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    252c:	00180213 	andseq	r0, r8, r3, lsl r2
    2530:	00341700 	eorseq	r1, r4, r0, lsl #14
    2534:	0b3a0e03 	bleq	e85d48 <__ram_size__+0xe75d48>
    2538:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    253c:	00001702 	andeq	r1, r0, r2, lsl #14
    2540:	03003418 	movweq	r3, #1048	; 0x418
    2544:	3b0b3a08 	blcc	2d0d6c <__ram_size__+0x2c0d6c>
    2548:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    254c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    2550:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2554:	0b3b0b3a 	bleq	ec5244 <__ram_size__+0xeb5244>
    2558:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    255c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    2560:	11010182 	smlabbne	r1, r2, r1, r0
    2564:	00133101 	andseq	r3, r3, r1, lsl #2
    2568:	012e1b00 			; <UNDEFINED> instruction: 0x012e1b00
    256c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2574:	01111927 	tsteq	r1, r7, lsr #18
    2578:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    257c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2580:	1c000013 	stcne	0, cr0, [r0], {19}
    2584:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2588:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    258c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2590:	051d0000 	ldreq	r0, [sp, #-0]
    2594:	3a0e0300 	bcc	38319c <__ram_size__+0x37319c>
    2598:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    259c:	00170213 	andseq	r0, r7, r3, lsl r2
    25a0:	00341e00 	eorseq	r1, r4, r0, lsl #28
    25a4:	0b3a0e03 	bleq	e85db8 <__ram_size__+0xe75db8>
    25a8:	1349053b 	movtne	r0, #38203	; 0x953b
    25ac:	00001702 	andeq	r1, r0, r2, lsl #14
    25b0:	3f012e1f 	svccc	0x00012e1f
    25b4:	3a0e0319 	bcc	383220 <__ram_size__+0x373220>
    25b8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    25bc:	11134919 	tstne	r3, r9, lsl r9
    25c0:	40061201 	andmi	r1, r6, r1, lsl #4
    25c4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    25c8:	00001301 	andeq	r1, r0, r1, lsl #6
    25cc:	3f002e20 	svccc	0x00002e20
    25d0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
    25d4:	3a0e030e 	bcc	383214 <__ram_size__+0x373214>
    25d8:	00053b0b 	andeq	r3, r5, fp, lsl #22
    25dc:	11010000 	mrsne	r0, (UNDEF: 1)
    25e0:	130e2501 	movwne	r2, #58625	; 0xe501
    25e4:	1b0e030b 	blne	383218 <__ram_size__+0x373218>
    25e8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    25ec:	00171006 	andseq	r1, r7, r6
    25f0:	00240200 	eoreq	r0, r4, r0, lsl #4
    25f4:	0b3e0b0b 	bleq	f85228 <__ram_size__+0xf75228>
    25f8:	00000e03 	andeq	r0, r0, r3, lsl #28
    25fc:	03001603 	movweq	r1, #1539	; 0x603
    2600:	3b0b3a08 	blcc	2d0e28 <__ram_size__+0x2c0e28>
    2604:	0013490b 	andseq	r4, r3, fp, lsl #18
    2608:	00160400 	andseq	r0, r6, r0, lsl #8
    260c:	0b3a0e03 	bleq	e85e20 <__ram_size__+0xe75e20>
    2610:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2614:	35050000 	strcc	r0, [r5, #-0]
    2618:	00134900 	andseq	r4, r3, r0, lsl #18
    261c:	00260600 	eoreq	r0, r6, r0, lsl #12
    2620:	00001349 	andeq	r1, r0, r9, asr #6
    2624:	0b010407 	bleq	43648 <__ram_size__+0x33648>
    2628:	3a13490b 	bcc	4d4a5c <__ram_size__+0x4c4a5c>
    262c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2630:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2634:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2638:	00000b1c 	andeq	r0, r0, ip, lsl fp
    263c:	03002809 	movweq	r2, #2057	; 0x809
    2640:	000b1c08 	andeq	r1, fp, r8, lsl #24
    2644:	01130a00 	tsteq	r3, r0, lsl #20
    2648:	0b3a0b0b 	bleq	e8527c <__ram_size__+0xe7527c>
    264c:	1301053b 	movwne	r0, #5435	; 0x153b
    2650:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    2654:	3a0e0300 	bcc	38325c <__ram_size__+0x37325c>
    2658:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    265c:	000b3813 	andeq	r3, fp, r3, lsl r8
    2660:	000d0c00 	andeq	r0, sp, r0, lsl #24
    2664:	0b3a0803 	bleq	e84678 <__ram_size__+0xe74678>
    2668:	1349053b 	movtne	r0, #38203	; 0x953b
    266c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2670:	0300160d 	movweq	r1, #1549	; 0x60d
    2674:	3b0b3a0e 	blcc	2d0eb4 <__ram_size__+0x2c0eb4>
    2678:	00134905 	andseq	r4, r3, r5, lsl #18
    267c:	012e0e00 			; <UNDEFINED> instruction: 0x012e0e00
    2680:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2684:	0b3b0b3a 	bleq	ec5374 <__ram_size__+0xeb5374>
    2688:	01111927 	tsteq	r1, r7, lsr #18
    268c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2690:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2694:	0f000013 	svceq	0x00000013
    2698:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    269c:	0b3b0b3a 	bleq	ec538c <__ram_size__+0xeb538c>
    26a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    26a4:	05100000 	ldreq	r0, [r0, #-0]
    26a8:	3a0e0300 	bcc	3832b0 <__ram_size__+0x3732b0>
    26ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26b0:	00170213 	andseq	r0, r7, r3, lsl r2
    26b4:	002e1100 	eoreq	r1, lr, r0, lsl #2
    26b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    26bc:	0b3b0b3a 	bleq	ec53ac <__ram_size__+0xeb53ac>
    26c0:	13491927 	movtne	r1, #39207	; 0x9927
    26c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    26c8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    26cc:	12000019 	andne	r0, r0, #25
    26d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26d4:	0b3a0e03 	bleq	e85ee8 <__ram_size__+0xe75ee8>
    26d8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26dc:	01111349 	tsteq	r1, r9, asr #6
    26e0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    26e4:	00194297 	mulseq	r9, r7, r2
    26e8:	00341300 	eorseq	r1, r4, r0, lsl #6
    26ec:	0b3a0e03 	bleq	e85f00 <__ram_size__+0xe75f00>
    26f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26f4:	00001702 	andeq	r1, r0, r2, lsl #14
    26f8:	03003414 	movweq	r3, #1044	; 0x414
    26fc:	3b0b3a08 	blcc	2d0f24 <__ram_size__+0x2c0f24>
    2700:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2704:	00000017 	andeq	r0, r0, r7, lsl r0
    2708:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    270c:	030b130e 	movweq	r1, #45838	; 0xb30e
    2710:	110e1b0e 	tstne	lr, lr, lsl #22
    2714:	10061201 	andne	r1, r6, r1, lsl #4
    2718:	02000017 	andeq	r0, r0, #23
    271c:	0b0b0024 	bleq	2c27b4 <__ram_size__+0x2b27b4>
    2720:	0e030b3e 	vmoveq.16	d3[0], r0
    2724:	16030000 	strne	r0, [r3], -r0
    2728:	3a080300 	bcc	203330 <__ram_size__+0x1f3330>
    272c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2730:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    2734:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2738:	0b3b0b3a 	bleq	ec5428 <__ram_size__+0xeb5428>
    273c:	00001349 	andeq	r1, r0, r9, asr #6
    2740:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    2744:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2748:	0b0b0104 	bleq	2c2b60 <__ram_size__+0x2b2b60>
    274c:	0b3a1349 	bleq	e87478 <__ram_size__+0xe77478>
    2750:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2754:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    2758:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    275c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    2760:	08030028 	stmdaeq	r3, {r3, r5}
    2764:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2768:	0b011309 	bleq	47394 <__ram_size__+0x37394>
    276c:	3b0b3a0b 	blcc	2d0fa0 <__ram_size__+0x2c0fa0>
    2770:	00130105 	andseq	r0, r3, r5, lsl #2
    2774:	000d0a00 	andeq	r0, sp, r0, lsl #20
    2778:	0b3a0803 	bleq	e8478c <__ram_size__+0xe7478c>
    277c:	1349053b 	movtne	r0, #38203	; 0x953b
    2780:	00000b38 	andeq	r0, r0, r8, lsr fp
    2784:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2788:	3b0b3a0e 	blcc	2d0fc8 <__ram_size__+0x2c0fc8>
    278c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2790:	0c00000b 	stceq	0, cr0, [r0], {11}
    2794:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2798:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    279c:	00001349 	andeq	r1, r0, r9, asr #6
    27a0:	0b01130d 	bleq	473dc <__ram_size__+0x373dc>
    27a4:	3b0b3a0b 	blcc	2d0fd8 <__ram_size__+0x2c0fd8>
    27a8:	0013010b 	andseq	r0, r3, fp, lsl #2
    27ac:	000d0e00 	andeq	r0, sp, r0, lsl #28
    27b0:	0b3a0e03 	bleq	e85fc4 <__ram_size__+0xe75fc4>
    27b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27b8:	00000b38 	andeq	r0, r0, r8, lsr fp
    27bc:	3f012e0f 	svccc	0x00012e0f
    27c0:	3a0e0319 	bcc	38342c <__ram_size__+0x37342c>
    27c4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    27c8:	010b2019 	tsteq	fp, r9, lsl r0
    27cc:	10000013 	andne	r0, r0, r3, lsl r0
    27d0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    27d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    27d8:	00001349 	andeq	r1, r0, r9, asr #6
    27dc:	03003411 	movweq	r3, #1041	; 0x411
    27e0:	3b0b3a0e 	blcc	2d1020 <__ram_size__+0x2c1020>
    27e4:	00134905 	andseq	r4, r3, r5, lsl #18
    27e8:	000f1200 	andeq	r1, pc, r0, lsl #4
    27ec:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    27f0:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    27f4:	3a0e0301 	bcc	383400 <__ram_size__+0x373400>
    27f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    27fc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2800:	97184006 	ldrls	r4, [r8, -r6]
    2804:	13011942 	movwne	r1, #6466	; 0x1942
    2808:	05140000 	ldreq	r0, [r4, #-0]
    280c:	3a0e0300 	bcc	383414 <__ram_size__+0x373414>
    2810:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2814:	00180213 	andseq	r0, r8, r3, lsl r2
    2818:	00051500 	andeq	r1, r5, r0, lsl #10
    281c:	0b3a0e03 	bleq	e86030 <__ram_size__+0xe76030>
    2820:	1349053b 	movtne	r0, #38203	; 0x953b
    2824:	00001702 	andeq	r1, r0, r2, lsl #14
    2828:	03003416 	movweq	r3, #1046	; 0x416
    282c:	3b0b3a0e 	blcc	2d106c <__ram_size__+0x2c106c>
    2830:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2834:	17000017 	smladne	r0, r7, r0, r0
    2838:	08030034 	stmdaeq	r3, {r2, r4, r5}
    283c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2840:	17021349 	strne	r1, [r2, -r9, asr #6]
    2844:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    2848:	03193f01 	tsteq	r9, #1, 30
    284c:	3b0b3a0e 	blcc	2d108c <__ram_size__+0x2c108c>
    2850:	1119270b 	tstne	r9, fp, lsl #14
    2854:	40061201 	andmi	r1, r6, r1, lsl #4
    2858:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    285c:	00001301 	andeq	r1, r0, r1, lsl #6
    2860:	03000519 	movweq	r0, #1305	; 0x519
    2864:	3b0b3a0e 	blcc	2d10a4 <__ram_size__+0x2c10a4>
    2868:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    286c:	1a000017 	bne	28d0 <_Minimum_Stack_Size+0x27d0>
    2870:	01018289 	smlabbeq	r1, r9, r2, r8
    2874:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2878:	00001301 	andeq	r1, r0, r1, lsl #6
    287c:	01828a1b 	orreq	r8, r2, fp, lsl sl
    2880:	91180200 	tstls	r8, r0, lsl #4
    2884:	00001842 	andeq	r1, r0, r2, asr #16
    2888:	0182891c 	orreq	r8, r2, ip, lsl r9
    288c:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
    2890:	13311942 	teqne	r1, #1081344	; 0x108000
    2894:	051d0000 	ldreq	r0, [sp, #-0]
    2898:	3a0e0300 	bcc	3834a0 <__ram_size__+0x3734a0>
    289c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    28a0:	00180213 	andseq	r0, r8, r3, lsl r2
    28a4:	00341e00 	eorseq	r1, r4, r0, lsl #28
    28a8:	0b3a0e03 	bleq	e860bc <__ram_size__+0xe760bc>
    28ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    28b0:	00001702 	andeq	r1, r0, r2, lsl #14
    28b4:	3f012e1f 	svccc	0x00012e1f
    28b8:	3a0e0319 	bcc	383524 <__ram_size__+0x373524>
    28bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    28c0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    28c4:	97184006 	ldrls	r4, [r8, -r6]
    28c8:	13011942 	movwne	r1, #6466	; 0x1942
    28cc:	1d200000 	stcne	0, cr0, [r0, #-0]
    28d0:	11133101 	tstne	r3, r1, lsl #2
    28d4:	58061201 	stmdapl	r6, {r0, r9, ip}
    28d8:	0005590b 	andeq	r5, r5, fp, lsl #18
    28dc:	00052100 	andeq	r2, r5, r0, lsl #2
    28e0:	17021331 	smladxne	r2, r1, r3, r1
    28e4:	0b220000 	bleq	8828ec <__ram_size__+0x8728ec>
    28e8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    28ec:	23000006 	movwcs	r0, #6
    28f0:	13310034 	teqne	r1, #52	; 0x34
    28f4:	00001702 	andeq	r1, r0, r2, lsl #14
    28f8:	31011d24 	tstcc	r1, r4, lsr #26
    28fc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2900:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    2904:	00130105 	andseq	r0, r3, r5, lsl #2
    2908:	82892500 	addhi	r2, r9, #0, 10
    290c:	01110001 	tsteq	r1, r1
    2910:	00001331 	andeq	r1, r0, r1, lsr r3
    2914:	01828926 	orreq	r8, r2, r6, lsr #18
    2918:	31011101 	tstcc	r1, r1, lsl #2
    291c:	27000013 	smladcs	r0, r3, r0, r0
    2920:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    2924:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2928:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    292c:	00130119 	andseq	r0, r3, r9, lsl r1
    2930:	00052800 	andeq	r2, r5, r0, lsl #16
    2934:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    2938:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
    293c:	3a0e0301 	bcc	383548 <__ram_size__+0x373548>
    2940:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2944:	010b2019 	tsteq	fp, r9, lsl r0
    2948:	2a000013 	bcs	299c <_Minimum_Stack_Size+0x289c>
    294c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2950:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2954:	00001349 	andeq	r1, r0, r9, asr #6
    2958:	31011d2b 	tstcc	r1, fp, lsr #26
    295c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    2960:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    2964:	00130105 	andseq	r0, r3, r5, lsl #2
    2968:	010b2c00 	tsteq	fp, r0, lsl #24
    296c:	00001755 	andeq	r1, r0, r5, asr r7
    2970:	0182892d 	orreq	r8, r2, sp, lsr #18
    2974:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    2978:	13311942 	teqne	r1, #1081344	; 0x108000
    297c:	00001301 	andeq	r1, r0, r1, lsl #6
    2980:	0182892e 	orreq	r8, r2, lr, lsr #18
    2984:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    2988:	13311942 	teqne	r1, #1081344	; 0x108000
    298c:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
    2990:	03193f01 	tsteq	r9, #1, 30
    2994:	3b0b3a0e 	blcc	2d11d4 <__ram_size__+0x2c11d4>
    2998:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    299c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    29a0:	97184006 	ldrls	r4, [r8, -r6]
    29a4:	13011942 	movwne	r1, #6466	; 0x1942
    29a8:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
    29ac:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    29b0:	030e6e19 	movweq	r6, #60953	; 0xee19
    29b4:	3b0b3a0e 	blcc	2d11f4 <__ram_size__+0x2c11f4>
    29b8:	00000005 	andeq	r0, r0, r5
    29bc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    29c0:	030b130e 	movweq	r1, #45838	; 0xb30e
    29c4:	110e1b0e 	tstne	lr, lr, lsl #22
    29c8:	10061201 	andne	r1, r6, r1, lsl #4
    29cc:	02000017 	andeq	r0, r0, #23
    29d0:	0b0b0024 	bleq	2c2a68 <__ram_size__+0x2b2a68>
    29d4:	0e030b3e 	vmoveq.16	d3[0], r0
    29d8:	16030000 	strne	r0, [r3], -r0
    29dc:	3a080300 	bcc	2035e4 <__ram_size__+0x1f35e4>
    29e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    29e4:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    29e8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    29ec:	0b3b0b3a 	bleq	ec56dc <__ram_size__+0xeb56dc>
    29f0:	00001349 	andeq	r1, r0, r9, asr #6
    29f4:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    29f8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    29fc:	0b0b0104 	bleq	2c2e14 <__ram_size__+0x2b2e14>
    2a00:	0b3a1349 	bleq	e8772c <__ram_size__+0xe7772c>
    2a04:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2a08:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    2a0c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    2a10:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    2a14:	08030028 	stmdaeq	r3, {r3, r5}
    2a18:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2a1c:	0b011309 	bleq	47648 <__ram_size__+0x37648>
    2a20:	3b0b3a0b 	blcc	2d1254 <__ram_size__+0x2c1254>
    2a24:	00130105 	andseq	r0, r3, r5, lsl #2
    2a28:	000d0a00 	andeq	r0, sp, r0, lsl #20
    2a2c:	0b3a0803 	bleq	e84a40 <__ram_size__+0xe74a40>
    2a30:	1349053b 	movtne	r0, #38203	; 0x953b
    2a34:	00000b38 	andeq	r0, r0, r8, lsr fp
    2a38:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2a3c:	3b0b3a0e 	blcc	2d127c <__ram_size__+0x2c127c>
    2a40:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2a44:	0c00000b 	stceq	0, cr0, [r0], {11}
    2a48:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2a4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2a50:	00001349 	andeq	r1, r0, r9, asr #6
    2a54:	0b01130d 	bleq	47690 <__ram_size__+0x37690>
    2a58:	3b0b3a0b 	blcc	2d128c <__ram_size__+0x2c128c>
    2a5c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2a60:	000d0e00 	andeq	r0, sp, r0, lsl #28
    2a64:	0b3a0e03 	bleq	e86278 <__ram_size__+0xe76278>
    2a68:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2a6c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2a70:	3f012e0f 	svccc	0x00012e0f
    2a74:	3a0e0319 	bcc	3836e0 <__ram_size__+0x3736e0>
    2a78:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2a7c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2a80:	97184006 	ldrls	r4, [r8, -r6]
    2a84:	13011942 	movwne	r1, #6466	; 0x1942
    2a88:	05100000 	ldreq	r0, [r0, #-0]
    2a8c:	3a0e0300 	bcc	383694 <__ram_size__+0x373694>
    2a90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a94:	00170213 	andseq	r0, r7, r3, lsl r2
    2a98:	82891100 	addhi	r1, r9, #0, 2
    2a9c:	01110101 	tsteq	r1, r1, lsl #2
    2aa0:	13011331 	movwne	r1, #4913	; 0x1331
    2aa4:	8a120000 	bhi	482aac <__ram_size__+0x472aac>
    2aa8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2aac:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2ab0:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
    2ab4:	11010182 	smlabbne	r1, r2, r1, r0
    2ab8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    2abc:	13011331 	movwne	r1, #4913	; 0x1331
    2ac0:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    2ac4:	11000182 	smlabbne	r0, r2, r1, r0
    2ac8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    2acc:	00001331 	andeq	r1, r0, r1, lsr r3
    2ad0:	0b000f15 	bleq	672c <_Minimum_Stack_Size+0x662c>
    2ad4:	0013490b 	andseq	r4, r3, fp, lsl #18
    2ad8:	00341600 	eorseq	r1, r4, r0, lsl #12
    2adc:	0b3a0e03 	bleq	e862f0 <__ram_size__+0xe762f0>
    2ae0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2ae4:	00001702 	andeq	r1, r0, r2, lsl #14
    2ae8:	03003417 	movweq	r3, #1047	; 0x417
    2aec:	3b0b3a0e 	blcc	2d132c <__ram_size__+0x2c132c>
    2af0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2af4:	18000018 	stmdane	r0, {r3, r4}
    2af8:	01018289 	smlabbeq	r1, r9, r2, r8
    2afc:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2b00:	05190000 	ldreq	r0, [r9, #-0]
    2b04:	3a0e0300 	bcc	38370c <__ram_size__+0x37370c>
    2b08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b0c:	00180213 	andseq	r0, r8, r3, lsl r2
    2b10:	00341a00 	eorseq	r1, r4, r0, lsl #20
    2b14:	0b3a0e03 	bleq	e86328 <__ram_size__+0xe76328>
    2b18:	1349053b 	movtne	r0, #38203	; 0x953b
    2b1c:	00001702 	andeq	r1, r0, r2, lsl #14
    2b20:	3f012e1b 	svccc	0x00012e1b
    2b24:	3a0e0319 	bcc	383790 <__ram_size__+0x373790>
    2b28:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2b2c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2b30:	97184006 	ldrls	r4, [r8, -r6]
    2b34:	13011942 	movwne	r1, #6466	; 0x1942
    2b38:	051c0000 	ldreq	r0, [ip, #-0]
    2b3c:	3a0e0300 	bcc	383744 <__ram_size__+0x373744>
    2b40:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b44:	00180213 	andseq	r0, r8, r3, lsl r2
    2b48:	00051d00 	andeq	r1, r5, r0, lsl #26
    2b4c:	0b3a0e03 	bleq	e86360 <__ram_size__+0xe76360>
    2b50:	1349053b 	movtne	r0, #38203	; 0x953b
    2b54:	00001702 	andeq	r1, r0, r2, lsl #14
    2b58:	0300341e 	movweq	r3, #1054	; 0x41e
    2b5c:	3b0b3a0e 	blcc	2d139c <__ram_size__+0x2c139c>
    2b60:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2b64:	1f000018 	svcne	0x00000018
    2b68:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2b6c:	0b3a0e03 	bleq	e86380 <__ram_size__+0xe76380>
    2b70:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2b74:	01111349 	tsteq	r1, r9, asr #6
    2b78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2b7c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2b80:	20000013 	andcs	r0, r0, r3, lsl r0
    2b84:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2b88:	0e6e193c 	mcreq	9, 3, r1, cr14, cr12, {1}
    2b8c:	0b3a0e03 	bleq	e863a0 <__ram_size__+0xe763a0>
    2b90:	0000053b 	andeq	r0, r0, fp, lsr r5
    2b94:	00110100 	andseq	r0, r1, r0, lsl #2
    2b98:	01110610 	tsteq	r1, r0, lsl r6
    2b9c:	08030112 	stmdaeq	r3, {r1, r4, r8}
    2ba0:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    2ba4:	00000513 	andeq	r0, r0, r3, lsl r5
    2ba8:	01110100 	tsteq	r1, r0, lsl #2
    2bac:	0b130e25 	bleq	4c6448 <__ram_size__+0x4b6448>
    2bb0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2bb4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2bb8:	00001710 	andeq	r1, r0, r0, lsl r7
    2bbc:	0b002402 	bleq	bbcc <_Minimum_Stack_Size+0xbacc>
    2bc0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2bc4:	0300000e 	movweq	r0, #14
    2bc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2bcc:	0b3a0e03 	bleq	e863e0 <__ram_size__+0xe763e0>
    2bd0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2bd4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2bd8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2bdc:	00130119 	andseq	r0, r3, r9, lsl r1
    2be0:	00340400 	eorseq	r0, r4, r0, lsl #8
    2be4:	0b3a0e03 	bleq	e863f8 <__ram_size__+0xe763f8>
    2be8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2bec:	34050000 	strcc	r0, [r5], #-0
    2bf0:	3a0e0300 	bcc	3837f8 <__ram_size__+0x3737f8>
    2bf4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2bf8:	00170213 	andseq	r0, r7, r3, lsl r2
    2bfc:	82890600 	addhi	r0, r9, #0, 12
    2c00:	01110001 	tsteq	r1, r1
    2c04:	00001331 	andeq	r1, r0, r1, lsr r3
    2c08:	0b000f07 	bleq	682c <_Minimum_Stack_Size+0x672c>
    2c0c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2c10:	00340800 	eorseq	r0, r4, r0, lsl #16
    2c14:	0b3a0e03 	bleq	e86428 <__ram_size__+0xe76428>
    2c18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2c1c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2c20:	34090000 	strcc	r0, [r9], #-0
    2c24:	3a0e0300 	bcc	38382c <__ram_size__+0x37382c>
    2c28:	3f0b3b0b 	svccc	0x000b3b0b
    2c2c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2c30:	01010a00 	tsteq	r1, r0, lsl #20
    2c34:	13011349 	movwne	r1, #4937	; 0x1349
    2c38:	210b0000 	mrscs	r0, (UNDEF: 11)
    2c3c:	2f134900 	svccs	0x00134900
    2c40:	0c00000b 	stceq	0, cr0, [r0], {11}
    2c44:	19270015 	stmdbne	r7!, {r0, r2, r4}
    2c48:	260d0000 	strcs	r0, [sp], -r0
    2c4c:	00134900 	andseq	r4, r3, r0, lsl #18
    2c50:	00340e00 	eorseq	r0, r4, r0, lsl #28
    2c54:	0b3a0e03 	bleq	e86468 <__ram_size__+0xe76468>
    2c58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2c5c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2c60:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2c64:	3c193f00 	ldccc	15, cr3, [r9], {-0}
    2c68:	030e6e19 	movweq	r6, #60953	; 0xee19
    2c6c:	3b0b3a0e 	blcc	2d14ac <__ram_size__+0x2c14ac>
    2c70:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000142 	andeq	r0, r0, r2, asr #2
       4:	00e90002 	rsceq	r0, r9, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	3033374d 	eorscc	r3, r3, sp, asr #14
      20:	5050415f 	subspl	r4, r0, pc, asr r1
      24:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
      28:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      2c:	31663233 	cmncc	r6, r3, lsr r2
      30:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
      34:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      38:	4300636e 	movwmi	r6, #878	; 0x36e
      3c:	3033374d 	eorscc	r3, r3, sp, asr #14
      40:	5050415f 	subspl	r4, r0, pc, asr r1
      44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      48:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
      4c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      50:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
      54:	73000063 	movwvc	r0, #99	; 0x63
      58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      60:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
      64:	00010063 	andeq	r0, r1, r3, rrx
      68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      6c:	31663233 	cmncc	r6, r3, lsr r2
      70:	745f7830 	ldrbvc	r7, [pc], #-2096	; 78 <_Minimum_Stack_Size-0x88>
      74:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      78:	00020068 	andeq	r0, r2, r8, rrx
      7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      80:	31663233 	cmncc	r6, r3, lsr r2
      84:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ffffffcc <__ram_end__+0xdffeffcc>
      88:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
      8c:	00000200 	andeq	r0, r0, r0, lsl #4
      90:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
      94:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 9c <_Minimum_Stack_Size-0x64>
      98:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      9c:	00030068 	andeq	r0, r3, r8, rrx
      a0:	5f4d4300 	svcpl	0x004d4300
      a4:	5f4c5844 	svcpl	0x004c5844
      a8:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
      ac:	00030068 	andeq	r0, r3, r8, rrx
      b0:	73797300 	cmnvc	r9, #0, 6
      b4:	5f6d6574 	svcpl	0x006d6574
      b8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
      bc:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
      c0:	73690000 	cmnvc	r9, #0
      c4:	00682e72 	rsbeq	r2, r8, r2, ror lr
      c8:	73000003 	movwvc	r0, #3
      cc:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
      d0:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
      d4:	74730000 	ldrbtvc	r0, [r3], #-0
      d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      dc:	5f783031 	svcpl	0x00783031
      e0:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      e4:	00020068 	andeq	r0, r2, r8, rrx
      e8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
      ec:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
      f0:	00000000 	andeq	r0, r0, r0
      f4:	31360205 	teqcc	r6, r5, lsl #4
      f8:	c4030800 	strgt	r0, [r3], #-2048	; 0xfffff800
      fc:	0f030100 	svceq	0x00030100
     100:	200f0320 	andcs	r0, pc, r0, lsr #6
     104:	03200f03 			; <UNDEFINED> instruction: 0x03200f03
     108:	03134a30 	tsteq	r3, #48, 20	; 0x30000
     10c:	3c0801d3 	stfccs	f0, [r8], {211}	; 0xd3
     110:	00f20313 	rscseq	r0, r2, r3, lsl r3
     114:	762301ac 	strtvc	r0, [r3], -ip, lsr #3
     118:	1f592f59 	svcne	0x00592f59
     11c:	313e8521 	teqcc	lr, r1, lsr #10
     120:	2f3e313e 	svccs	0x003e313e
     124:	4b4c5b2f 	blmi	1316de8 <__ram_size__+0x1306de8>
     128:	03314c4c 	teqeq	r1, #76, 24	; 0x4c00
     12c:	f2033c0d 			; <UNDEFINED> instruction: 0xf2033c0d
     130:	133c0800 	teqne	ip, #0, 16
     134:	133c1603 	teqne	ip, #3145728	; 0x300000
     138:	e401a503 	str	sl, [r1], #-1283	; 0xfffffafd
     13c:	00c30313 	sbceq	r0, r3, r3, lsl r3
     140:	00010274 	andeq	r0, r1, r4, ror r2
     144:	011b0101 	tsteq	fp, r1, lsl #2
     148:	00020000 	andeq	r0, r2, r0
     14c:	000000ce 	andeq	r0, r0, lr, asr #1
     150:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     154:	0101000d 	tsteq	r1, sp
     158:	00000101 	andeq	r0, r0, r1, lsl #2
     15c:	00000100 	andeq	r0, r0, r0, lsl #2
     160:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     164:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     168:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     16c:	43006372 	movwmi	r6, #882	; 0x372
     170:	3033374d 	eorscc	r3, r3, sp, asr #14
     174:	5050415f 	subspl	r4, r0, pc, asr r1
     178:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     17c:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     180:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     184:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     188:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     18c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     190:	5f783031 	svcpl	0x00783031
     194:	2f62696c 	svccs	0x0062696c
     198:	00636e69 	rsbeq	r6, r3, r9, ror #28
     19c:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     1a0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     1a4:	43000001 	movwmi	r0, #1
     1a8:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     1ac:	4f435f4c 	svcmi	0x00435f4c
     1b0:	00682e4d 	rsbeq	r2, r8, sp, asr #28
     1b4:	73000002 	movwvc	r0, #2
     1b8:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     1bc:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     1c0:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     1c4:	00000300 	andeq	r0, r0, r0, lsl #6
     1c8:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     1cc:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     1d0:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     1d4:	00030068 	andeq	r0, r3, r8, rrx
     1d8:	61737500 	cmnvs	r3, r0, lsl #10
     1dc:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     1e0:	00000300 	andeq	r0, r0, r0, lsl #6
     1e4:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
     1e8:	00682e64 	rsbeq	r2, r8, r4, ror #28
     1ec:	6c000003 	stcvs	0, cr0, [r0], {3}
     1f0:	682e6465 	stmdavs	lr!, {r0, r2, r5, r6, sl, sp, lr}
     1f4:	00000300 	andeq	r0, r0, r0, lsl #6
     1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     200:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     204:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     208:	00000400 	andeq	r0, r0, r0, lsl #8
     20c:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     210:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 218 <_Minimum_Stack_Size+0x118>
     214:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     218:	00020068 	andeq	r0, r2, r8, rrx
     21c:	05000000 	streq	r0, [r0, #-0]
     220:	00784c02 	rsbseq	r4, r8, r2, lsl #24
     224:	012b0308 			; <UNDEFINED> instruction: 0x012b0308
     228:	433e3025 	teqmi	lr, #37	; 0x25
     22c:	033e3d3d 	teqeq	lr, #3904	; 0xf40
     230:	43032e3d 	movwmi	r2, #15933	; 0x3e3d
     234:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     238:	203d0303 	eorscs	r0, sp, r3, lsl #6
     23c:	03040200 	movweq	r0, #16896	; 0x4200
     240:	2e0d033a 	mcrcs	3, 0, r0, cr13, cr10, {1}
     244:	03040200 	movweq	r0, #16896	; 0x4200
     248:	04020051 	streq	r0, [r2], #-81	; 0xffffffaf
     24c:	02004b03 	andeq	r4, r0, #3072	; 0xc00
     250:	003d0304 	eorseq	r0, sp, r4, lsl #6
     254:	59030402 	stmdbpl	r3, {r1, sl}
     258:	03040200 	movweq	r0, #16896	; 0x4200
     25c:	3c1d0338 	ldccc	3, cr0, [sp], {56}	; 0x38
     260:	01000a02 	tsteq	r0, r2, lsl #20
     264:	00015801 	andeq	r5, r1, r1, lsl #16
     268:	c7000200 	strgt	r0, [r0, -r0, lsl #4]
     26c:	02000000 	andeq	r0, r0, #0
     270:	0d0efb01 	vstreq	d15, [lr, #-4]
     274:	01010100 	mrseq	r0, (UNDEF: 17)
     278:	00000001 	andeq	r0, r0, r1
     27c:	01000001 	tsteq	r0, r1
     280:	33374d43 	teqcc	r7, #4288	; 0x10c0
     284:	50415f30 	subpl	r5, r1, r0, lsr pc
     288:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     28c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     290:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     294:	5f783031 	svcpl	0x00783031
     298:	2f62696c 	svccs	0x0062696c
     29c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     2a0:	33374d43 	teqcc	r7, #4288	; 0x10c0
     2a4:	50415f30 	subpl	r5, r1, r0, lsr pc
     2a8:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     2ac:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     2b0:	5f303337 	svcpl	0x00303337
     2b4:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     2b8:	0000636e 	andeq	r6, r0, lr, ror #6
     2bc:	2e727369 	cdpcs	3, 7, cr7, cr2, cr9, {3}
     2c0:	00010063 	andeq	r0, r1, r3, rrx
     2c4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     2c8:	31663233 	cmncc	r6, r3, lsr r2
     2cc:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2d4 <_Minimum_Stack_Size+0x1d4>
     2d0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     2d4:	00020068 	andeq	r0, r2, r8, rrx
     2d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     2dc:	31663233 	cmncc	r6, r3, lsr r2
     2e0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 228 <_Minimum_Stack_Size+0x128>
     2e4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     2e8:	00000200 	andeq	r0, r0, r0, lsl #4
     2ec:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 2f4 <_Minimum_Stack_Size+0x1f4>
     2f0:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
     2f4:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
     2f8:	00000300 	andeq	r0, r0, r0, lsl #6
     2fc:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     300:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     304:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     308:	00040068 	andeq	r0, r4, r8, rrx
     30c:	61737500 	cmnvs	r3, r0, lsl #10
     310:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     314:	00000400 	andeq	r0, r0, r0, lsl #8
     318:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     31c:	30316632 	eorscc	r6, r1, r2, lsr r6
     320:	70675f78 	rsbvc	r5, r7, r8, ror pc
     324:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     328:	00000200 	andeq	r0, r0, r0, lsl #4
     32c:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     330:	00040068 	andeq	r0, r4, r8, rrx
     334:	05000000 	streq	r0, [r0, #-0]
     338:	00327002 	eorseq	r7, r2, r2
     33c:	01360308 	teqeq	r6, r8, lsl #6
     340:	00595a23 	subseq	r5, r9, r3, lsr #20
     344:	06010402 	streq	r0, [r1], -r2, lsl #8
     348:	3131063c 	teqcc	r1, ip, lsr r6
     34c:	433f3d3e 	teqmi	pc, #3968	; 0xf80
     350:	8613892a 	ldrhi	r8, [r3], -sl, lsr #18
     354:	32133213 	andscc	r3, r3, #805306369	; 0x30000001
     358:	33133213 	tstcc	r3, #805306369	; 0x30000001
     35c:	301e2221 	andscc	r2, lr, r1, lsr #4
     360:	1e3e2c22 	cdpne	12, 3, cr2, cr14, cr2, {1}
     364:	a031673e 	eorsge	r6, r1, lr, lsr r7
     368:	30222f21 	eorcc	r2, r2, r1, lsr #30
     36c:	3d4b3e4b 	stclcc	14, cr3, [fp, #-300]	; 0xfffffed4
     370:	01040200 	mrseq	r0, R12_usr
     374:	2f062e06 	svccs	0x00062e06
     378:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     37c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     380:	222c2232 	eorcs	r2, ip, #536870915	; 0x20000003
     384:	592f6b2f 	stmdbpl	pc!, {r0, r1, r2, r3, r5, r8, r9, fp, sp, lr}	; <UNPREDICTABLE>
     388:	303e2f6c 	eorscc	r2, lr, ip, ror #30
     38c:	222c221e 	eorcs	r2, ip, #-536870911	; 0xe0000001
     390:	2c303040 	ldccs	0, cr3, [r0], #-256	; 0xffffff00
     394:	40221e22 	eormi	r1, r2, r2, lsr #28
     398:	222c3030 	eorcs	r3, ip, #48	; 0x30
     39c:	3e32261e 	mrccc	6, 1, r2, cr2, cr14, {0}
     3a0:	221e222c 	andscs	r2, lr, #44, 4	; 0xc0000002
     3a4:	2c3e3040 	ldccs	0, cr3, [lr], #-256	; 0xffffff00
     3a8:	40221e22 	eormi	r1, r2, r2, lsr #28
     3ac:	222c3e30 	eorcs	r3, ip, #48, 28	; 0x300
     3b0:	3040221e 	subcc	r2, r0, lr, lsl r2
     3b4:	32136a08 	andscc	r6, r3, #8, 20	; 0x8000
     3b8:	3c090313 	stccc	3, cr0, [r9], {19}
     3bc:	01000102 	tsteq	r0, r2, lsl #2
     3c0:	00016201 	andeq	r6, r1, r1, lsl #4
     3c4:	be000200 	cdplt	2, 0, cr0, cr0, cr0, {0}
     3c8:	02000000 	andeq	r0, r0, #0
     3cc:	0d0efb01 	vstreq	d15, [lr, #-4]
     3d0:	01010100 	mrseq	r0, (UNDEF: 17)
     3d4:	00000001 	andeq	r0, r0, r1
     3d8:	01000001 	tsteq	r0, r1
     3dc:	33374d43 	teqcc	r7, #4288	; 0x10c0
     3e0:	50415f30 	subpl	r5, r1, r0, lsr pc
     3e4:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     3e8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     3ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     3f0:	5f783031 	svcpl	0x00783031
     3f4:	2f62696c 	svccs	0x0062696c
     3f8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     3fc:	33374d43 	teqcc	r7, #4288	; 0x10c0
     400:	50415f30 	subpl	r5, r1, r0, lsr pc
     404:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     408:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     40c:	5f303337 	svcpl	0x00303337
     410:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     414:	0000636e 	andeq	r6, r0, lr, ror #6
     418:	6267697a 	rsbvs	r6, r7, #1998848	; 0x1e8000
     41c:	632e6565 			; <UNDEFINED> instruction: 0x632e6565
     420:	00000100 	andeq	r0, r0, r0, lsl #2
     424:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     428:	30316632 	eorscc	r6, r1, r2, lsr r6
     42c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     430:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     434:	00000200 	andeq	r0, r0, r0, lsl #4
     438:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     43c:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 444 <_Minimum_Stack_Size+0x344>
     440:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     444:	00030068 	andeq	r0, r3, r8, rrx
     448:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     44c:	31663233 	cmncc	r6, r3, lsr r2
     450:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 398 <_Minimum_Stack_Size+0x298>
     454:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     458:	00000200 	andeq	r0, r0, r0, lsl #4
     45c:	5f62677a 	svcpl	0x0062677a
     460:	2e6c6168 	powcsez	f6, f4, #0.0
     464:	00030068 	andeq	r0, r3, r8, rrx
     468:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     46c:	31663233 	cmncc	r6, r3, lsr r2
     470:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     474:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     478:	00020068 	andeq	r0, r2, r8, rrx
     47c:	61737500 	cmnvs	r3, r0, lsl #10
     480:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     484:	00000400 	andeq	r0, r0, r0, lsl #8
     488:	02050000 	andeq	r0, r5, #0
     48c:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
     490:	21011003 	tstcs	r1, r3
     494:	21213d5b 			; <UNDEFINED> instruction: 0x21213d5b
     498:	32134d21 	andscc	r4, r3, #2112	; 0x840
     49c:	2f342123 	svccs	0x00342123
     4a0:	411d2f1d 	tstmi	sp, sp, lsl pc
     4a4:	2c2a262a 	stccs	6, cr2, [sl], #-168	; 0xffffff58
     4a8:	25693234 	strbcs	r3, [r9, #-564]!	; 0xfffffdcc
     4ac:	21673e4e 	cmncs	r7, lr, asr #28
     4b0:	02006c4e 	andeq	r6, r0, #19968	; 0x4e00
     4b4:	301c0104 	andscc	r0, ip, r4, lsl #2
     4b8:	0200304c 	andeq	r3, r0, #76	; 0x4c
     4bc:	7a030204 	bvc	c0cd4 <__ram_size__+0xb0cd4>
     4c0:	2e0c033c 	mcrcs	3, 0, r0, cr12, cr12, {1}
     4c4:	24593122 	ldrbcs	r3, [r9], #-290	; 0xfffffede
     4c8:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     4cc:	02001e01 	andeq	r1, r0, #1, 28
     4d0:	00300304 	eorseq	r0, r0, r4, lsl #6
     4d4:	2c030402 	cfstrscs	mvf0, [r3], {2}
     4d8:	004c3332 	subeq	r3, ip, r2, lsr r3
     4dc:	06010402 	streq	r0, [r1], -r2, lsl #8
     4e0:	213e063c 	teqcs	lr, ip, lsr r6
     4e4:	21302f1f 	teqcs	r0, pc, lsl pc
     4e8:	3d232f1f 	stccc	15, cr2, [r3, #-124]!	; 0xffffff84
     4ec:	2f25211f 	svccs	0x0025211f
     4f0:	135b2123 	cmpne	fp, #-1073741816	; 0xc0000008
     4f4:	75145b3e 	ldrvc	r5, [r4, #-2878]	; 0xfffff4c2
     4f8:	0200245d 	andeq	r2, r0, #1560281088	; 0x5d000000
     4fc:	304c0104 	subcc	r0, ip, r4, lsl #2
     500:	6f033e2f 	svcvs	0x00033e2f
     504:	4a14033c 	bmi	5011fc <__ram_size__+0x4f11fc>
     508:	4d4b4b3d 	vstrmi	d20, [fp, #-244]	; 0xffffff0c
     50c:	01040200 	mrseq	r0, R12_usr
     510:	035a5a4d 	cmpeq	sl, #315392	; 0x4d000
     514:	1c033c6b 	stcne	12, cr3, [r3], {107}	; 0x6b
     518:	033d403c 	teqeq	sp, #60	; 0x3c
     51c:	30033c53 	andcc	r3, r3, r3, asr ip
     520:	0602214a 	streq	r2, [r2], -sl, asr #2
     524:	91010100 	mrsls	r0, (UNDEF: 17)
     528:	02000000 	andeq	r0, r0, #0
     52c:	00005700 	andeq	r5, r0, r0, lsl #14
     530:	fb010200 	blx	40d3a <__ram_size__+0x30d3a>
     534:	01000d0e 	tsteq	r0, lr, lsl #26
     538:	00010101 	andeq	r0, r1, r1, lsl #2
     53c:	00010000 	andeq	r0, r1, r0
     540:	4d430100 	stfmie	f0, [r3, #-0]
     544:	5f303337 	svcpl	0x00303337
     548:	2f505041 	svccs	0x00505041
     54c:	00637273 	rsbeq	r7, r3, r3, ror r2
     550:	33374d43 	teqcc	r7, #4288	; 0x10c0
     554:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     558:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     55c:	677a0000 	ldrbvs	r0, [sl, -r0]!
     560:	61685f62 	cmnvs	r8, r2, ror #30
     564:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     568:	73000001 	movwvc	r0, #1
     56c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     570:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     574:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     578:	00000200 	andeq	r0, r0, r0, lsl #4
     57c:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     580:	00682e74 	rsbeq	r2, r8, r4, ror lr
     584:	00000002 	andeq	r0, r0, r2
     588:	40020500 	andmi	r0, r2, r0, lsl #10
     58c:	1a080036 	bne	20066c <__ram_size__+0x1f066c>
     590:	58090326 	stmdapl	r9, {r1, r2, r5, r8, r9}
     594:	20012631 	andcs	r2, r1, r1, lsr r6
     598:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     59c:	00200601 	eoreq	r0, r0, r1, lsl #12
     5a0:	06030402 	streq	r0, [r3], -r2, lsl #8
     5a4:	6609033d 			; <UNDEFINED> instruction: 0x6609033d
     5a8:	1b252031 	blne	948674 <__ram_size__+0x938674>
     5ac:	595a5025 	ldmdbpl	sl, {r0, r2, r5, ip, lr}^
     5b0:	5878033b 	ldmdapl	r8!, {r0, r1, r3, r4, r5, r8, r9}^
     5b4:	022e1603 	eoreq	r1, lr, #3145728	; 0x300000
     5b8:	01010001 	tsteq	r1, r1
     5bc:	000003d5 	ldrdeq	r0, [r0], -r5
     5c0:	01280002 			; <UNDEFINED> instruction: 0x01280002
     5c4:	01020000 	mrseq	r0, (UNDEF: 2)
     5c8:	000d0efb 	strdeq	r0, [sp], -fp
     5cc:	01010101 	tsteq	r1, r1, lsl #2
     5d0:	01000000 	mrseq	r0, (UNDEF: 0)
     5d4:	43010000 	movwmi	r0, #4096	; 0x1000
     5d8:	3033374d 	eorscc	r3, r3, sp, asr #14
     5dc:	5050415f 	subspl	r4, r0, pc, asr r1
     5e0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     5e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5e8:	31663233 	cmncc	r6, r3, lsr r2
     5ec:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     5f0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     5f4:	4300636e 	movwmi	r6, #878	; 0x36e
     5f8:	3033374d 	eorscc	r3, r3, sp, asr #14
     5fc:	5050415f 	subspl	r4, r0, pc, asr r1
     600:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     604:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     608:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     60c:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     610:	43000063 	movwmi	r0, #99	; 0x63
     614:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     618:	4f435f4c 	svcmi	0x00435f4c
     61c:	00632e4d 	rsbeq	r2, r3, sp, asr #28
     620:	73000001 	movwvc	r0, #1
     624:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     628:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     62c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     630:	00682e65 	rsbeq	r2, r8, r5, ror #28
     634:	63000002 	movwvs	r0, #2
     638:	6f6d6d6f 	svcvs	0x006d6d6f
     63c:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     640:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     644:	00000300 	andeq	r0, r0, r0, lsl #6
     648:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     64c:	30316632 	eorscc	r6, r1, r2, lsr r6
     650:	616d5f78 	smcvs	54776	; 0xd5f8
     654:	00682e70 	rsbeq	r2, r8, r0, ror lr
     658:	73000002 	movwvc	r0, #2
     65c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     660:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     664:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     668:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     66c:	73000002 	movwvc	r0, #2
     670:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     674:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     678:	706b625f 	rsbvc	r6, fp, pc, asr r2
     67c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     680:	74730000 	ldrbtvc	r0, [r3], #-0
     684:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     688:	5f783031 	svcpl	0x00783031
     68c:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     690:	00682e74 	rsbeq	r2, r8, r4, ror lr
     694:	73000002 	movwvc	r0, #2
     698:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     69c:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     6a0:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     6a4:	00000400 	andeq	r0, r0, r0, lsl #8
     6a8:	6267697a 	rsbvs	r6, r7, #1998848	; 0x1e8000
     6ac:	682e6565 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, sp, lr}
     6b0:	00000300 	andeq	r0, r0, r0, lsl #6
     6b4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     6b8:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     6bc:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     6c0:	00040068 	andeq	r0, r4, r8, rrx
     6c4:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
     6c8:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
     6cc:	6f730000 	svcvs	0x00730000
     6d0:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
     6d4:	00040068 	andeq	r0, r4, r8, rrx
     6d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6dc:	31663233 	cmncc	r6, r3, lsr r2
     6e0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     6e4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     6e8:	00020068 	andeq	r0, r2, r8, rrx
     6ec:	05000000 	streq	r0, [r0, #-0]
     6f0:	0036ac02 	eorseq	sl, r6, r2, lsl #24
     6f4:	06bd0308 	ldrteq	r0, [sp], r8, lsl #6
     6f8:	03322201 	teqeq	r2, #268435456	; 0x10000000
     6fc:	02002013 	andeq	r2, r0, #19
     700:	69030104 	stmdbvs	r3, {r2, r8}
     704:	3f4b4d20 	svccc	0x004b4d20
     708:	00211f2f 	eoreq	r1, r1, pc, lsr #30
     70c:	06010402 	streq	r0, [r1], -r2, lsl #8
     710:	034b0620 	movteq	r0, #46624	; 0xb620
     714:	1f4b3c0d 	svcne	0x004b3c0d
     718:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     71c:	00200601 	eoreq	r0, r0, r1, lsl #12
     720:	06020402 	streq	r0, [r2], -r2, lsl #8
     724:	03586903 	cmpeq	r8, #49152	; 0xc000
     728:	23853c1a 	orrcs	r3, r5, #6656	; 0x1a00
     72c:	02040200 	andeq	r0, r4, #0, 4
     730:	89065806 	stmdbhi	r6, {r1, r2, fp, ip, lr}
     734:	01040200 	mrseq	r0, R12_usr
     738:	02004029 	andeq	r4, r0, #41	; 0x29
     73c:	002f0104 	eoreq	r0, pc, r4, lsl #2
     740:	57010402 	strpl	r0, [r1, -r2, lsl #8]
     744:	01040200 	mrseq	r0, R12_usr
     748:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     74c:	3b301f01 	blcc	c08358 <__ram_size__+0xbf8358>
     750:	2e720397 	mrccs	3, 3, r0, cr2, cr7, {4}
     754:	6a200f03 	bvs	804368 <__ram_size__+0x7f4368>
     758:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
     75c:	00580601 	subseq	r0, r8, r1, lsl #12
     760:	4a020402 	bmi	81770 <__ram_size__+0x71770>
     764:	1b334c06 	blne	cd3784 <__ram_size__+0xcc3784>
     768:	232b3122 			; <UNDEFINED> instruction: 0x232b3122
     76c:	83322a83 	teqhi	r2, #536576	; 0x83000
     770:	03ad2529 			; <UNDEFINED> instruction: 0x03ad2529
     774:	91282e78 			; <UNDEFINED> instruction: 0x91282e78
     778:	3e3da09f 	mrccc	0, 1, sl, cr13, cr15, {4}
     77c:	040200c9 	streq	r0, [r2], #-201	; 0xffffff37
     780:	26a56a01 	strtcs	r6, [r5], r1, lsl #20
     784:	20780328 	rsbscs	r0, r8, r8, lsr #6
     788:	01040200 	mrseq	r0, R12_usr
     78c:	68062006 	stmdavs	r6, {r1, r2, sp}
     790:	3d1f2fa4 	ldccc	15, cr2, [pc, #-656]	; 508 <_Minimum_Stack_Size+0x408>
     794:	76034c3d 			; <UNDEFINED> instruction: 0x76034c3d
     798:	581b0320 	ldmdapl	fp, {r5, r8, r9}
     79c:	2f2d2f67 	svccs	0x002d2f67
     7a0:	2062032f 	rsbcs	r0, r2, pc, lsr #6
     7a4:	4d4a3903 	stclmi	9, cr3, [sl, #-12]
     7a8:	4b205103 	blmi	814bbc <__ram_size__+0x804bbc>
     7ac:	7559224b 	ldrbvc	r2, [r9, #-587]	; 0xfffffdb5
     7b0:	2d2f6722 	stccs	7, cr6, [pc, #-136]!	; 730 <_Minimum_Stack_Size+0x630>
     7b4:	0a032f2f 	beq	cc478 <__ram_size__+0xbc478>
     7b8:	4c424c20 	mcrrmi	12, 2, r4, r2, cr0
     7bc:	033e414b 	teqeq	lr, #-1073741806	; 0xc0000012
     7c0:	d1034a3d 	tstle	r3, sp, lsr sl
     7c4:	2334587a 	teqcs	r4, #7995392	; 0x7a0000
     7c8:	1c2f2355 	stcne	3, cr2, [pc], #-340	; 67c <_Minimum_Stack_Size+0x57c>
     7cc:	09032d32 	stmdbeq	r3, {r1, r4, r5, r8, sl, fp, sp}
     7d0:	79031f20 	stmdbvc	r3, {r5, r8, r9, sl, fp, ip}
     7d4:	302f362e 	eorcc	r3, pc, lr, lsr #12
     7d8:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
     7dc:	6c032e14 	stcvs	14, cr2, [r3], {20}
     7e0:	2e20033c 	mcrcs	3, 1, r0, cr0, cr12, {1}
     7e4:	24206e03 	strtcs	r6, [r0], #-3587	; 0xfffff1fd
     7e8:	0095695a 	addseq	r6, r5, sl, asr r9
     7ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     7f0:	2f4d06c8 	svccs	0x004d06c8
     7f4:	04020032 	streq	r0, [r2], #-50	; 0xffffffce
     7f8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     7fc:	5b693e31 	blpl	1a500c8 <__ram_size__+0x1a400c8>
     800:	7a0342bc 	bvc	d12f8 <__ram_size__+0xc12f8>
     804:	69303420 	ldmdbvs	r0!, {r5, sl, ip, sp}
     808:	2330c95b 	teqcs	r0, #1490944	; 0x16c000
     80c:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
     810:	304d2201 	subcc	r2, sp, r1, lsl #4
     814:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
     818:	3f085b02 	svccc	0x00085b02
     81c:	02002c22 	andeq	r2, r0, #8704	; 0x2200
     820:	00220104 	eoreq	r0, r2, r4, lsl #2
     824:	85030402 	strhi	r0, [r3, #-1026]	; 0xfffffbfe
     828:	1f2f4d4c 	svcne	0x002f4d4c
     82c:	3e33313d 	mrccc	1, 1, r3, cr3, cr13, {1}
     830:	0402005c 	streq	r0, [r2], #-92	; 0xffffffa4
     834:	06200601 	strteq	r0, [r0], -r1, lsl #12
     838:	0335765a 	teqeq	r5, #94371840	; 0x5a00000
     83c:	4c2f2079 	stcmi	0, cr2, [pc], #-484	; 660 <_Minimum_Stack_Size+0x560>
     840:	1f212d2f 	svcne	0x00212d2f
     844:	31211f21 			; <UNDEFINED> instruction: 0x31211f21
     848:	332e0a03 			; <UNDEFINED> instruction: 0x332e0a03
     84c:	005d6830 	subseq	r6, sp, r0, lsr r8
     850:	06010402 	streq	r0, [r1], -r2, lsl #8
     854:	504006c8 	subpl	r0, r0, r8, asr #13
     858:	5b683d30 	blpl	1a0fd20 <__ram_size__+0x19ffd20>
     85c:	2f331ba5 	svccs	0x00331ba5
     860:	002b5e68 	eoreq	r5, fp, r8, ror #28
     864:	a1010402 	tstge	r1, r2, lsl #8
     868:	00682f3e 	rsbeq	r2, r8, lr, lsr pc
     86c:	5a020402 	bpl	8187c <__ram_size__+0x7187c>
     870:	01040200 	mrseq	r0, R12_usr
     874:	040200cc 	streq	r0, [r2], #-204	; 0xffffff34
     878:	b4037603 	strlt	r7, [r3], #-1539	; 0xfffff9fd
     87c:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
     880:	dd030204 	sfmle	f0, 4, [r3, #-16]
     884:	02002e00 	andeq	r2, r0, #0, 28
     888:	9d030204 	sfmls	f0, 4, [r3, #-16]
     88c:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     890:	e3030204 	movw	r0, #12804	; 0x3204
     894:	02002000 	andeq	r2, r0, #0
     898:	9d030204 	sfmls	f0, 4, [r3, #-16]
     89c:	0350207f 	cmpeq	r0, #127	; 0x7f
     8a0:	772e00e1 	strvc	r0, [lr, -r1, ror #1]!
     8a4:	00231d23 	eoreq	r1, r3, r3, lsr #26
     8a8:	06010402 	streq	r0, [r1], -r2, lsl #8
     8ac:	8530063c 	ldrhi	r0, [r0, #-1596]!	; 0xfffff9c4
     8b0:	01040200 	mrseq	r0, R12_usr
     8b4:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
     8b8:	3e060304 	cdpcc	3, 0, cr0, cr6, cr4, {0}
     8bc:	03040200 	movweq	r0, #16896	; 0x4200
     8c0:	04020056 	streq	r0, [r2], #-86	; 0xffffffaa
     8c4:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
     8c8:	322c0304 	eorcc	r0, ip, #4, 6	; 0x10000000
     8cc:	2f301e30 	svccs	0x00301e30
     8d0:	2f3d4c4f 	svccs	0x003d4c4f
     8d4:	3f3f2f3e 	svccc	0x003f2f3e
     8d8:	01040200 	mrseq	r0, R12_usr
     8dc:	5c065806 	stcpl	8, cr5, [r6], {6}
     8e0:	2a31212f 	bcs	c48da4 <__ram_size__+0xc38da4>
     8e4:	2529bb24 	strcs	fp, [r9, #-2852]!	; 0xfffff4dc
     8e8:	d733299f 			; <UNDEFINED> instruction: 0xd733299f
     8ec:	362e7803 	strtcc	r7, [lr], -r3, lsl #16
     8f0:	2e79039f 	mrccs	3, 3, r0, cr9, cr15, {4}
     8f4:	7603a127 	strvc	sl, [r3], -r7, lsr #2
     8f8:	200a032e 	andcs	r0, sl, lr, lsr #6
     8fc:	2e73039f 	mrccs	3, 3, r0, cr3, cr15, {4}
     900:	9f200d03 	svcls	0x00200d03
     904:	032e7203 			; <UNDEFINED> instruction: 0x032e7203
     908:	03d72e0e 	bicseq	r2, r7, #14, 28	; 0xe0
     90c:	6c032e14 	stcvs	14, cr2, [r3], {20}
     910:	70039f2e 	andvc	r9, r3, lr, lsr #30
     914:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
     918:	03667203 	cmneq	r6, #805306368	; 0x30000000
     91c:	0200200e 	andeq	r2, r0, #14
     920:	33310104 	teqcc	r1, #4, 2
     924:	4d3e683e 	ldcmi	8, cr6, [lr, #-248]!	; 0xffffff08
     928:	01040200 	mrseq	r0, R12_usr
     92c:	32065806 	andcc	r5, r6, #393216	; 0x60000
     930:	213b302c 	teqcs	fp, ip, lsr #32
     934:	a11e3075 	tstge	lr, r5, ror r0
     938:	309f2b31 	addscc	r2, pc, r1, lsr fp	; <UNPREDICTABLE>
     93c:	243d9f2c 	ldrtcs	r9, [sp], #-3884	; 0xfffff0d4
     940:	83212d4b 			; <UNDEFINED> instruction: 0x83212d4b
     944:	1f671f2f 	svcne	0x00671f2f
     948:	02040200 	andeq	r0, r4, #0, 4
     94c:	032e6103 			; <UNDEFINED> instruction: 0x032e6103
     950:	2c225823 	stccs	8, cr5, [r2], #-140	; 0xffffff74
     954:	3da28322 	stccc	3, cr8, [r2, #136]!	; 0x88
     958:	5b6ac93e 	blpl	1ab2e58 <__ram_size__+0x1aa2e58>
     95c:	00c94c4b 	sbceq	r4, r9, fp, asr #24
     960:	6b010402 	blvs	41970 <__ram_size__+0x31970>
     964:	5800cb03 	stmdapl	r0, {r0, r1, r8, r9, fp, lr, pc}
     968:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     96c:	004a0601 	subeq	r0, sl, r1, lsl #12
     970:	06020402 	streq	r0, [r2], -r2, lsl #8
     974:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     978:	003d1f02 	eorseq	r1, sp, r2, lsl #30
     97c:	06010402 	streq	r0, [r1], -r2, lsl #8
     980:	4b5b064a 	blmi	16c22b0 <__ram_size__+0x16b22b0>
     984:	30660903 	rsbcc	r0, r6, r3, lsl #18
     988:	3e304c4d 	cdpcc	12, 3, cr4, cr0, cr13, {2}
     98c:	3c0c0340 	stccc	3, cr0, [ip], {64}	; 0x40
     990:	01000f02 	tsteq	r0, r2, lsl #30
     994:	00009501 	andeq	r9, r0, r1, lsl #10
     998:	79000200 	stmdbvc	r0, {r9}
     99c:	02000000 	andeq	r0, r0, #0
     9a0:	0d0efb01 	vstreq	d15, [lr, #-4]
     9a4:	01010100 	mrseq	r0, (UNDEF: 17)
     9a8:	00000001 	andeq	r0, r0, r1
     9ac:	01000001 	tsteq	r0, r1
     9b0:	33374d43 	teqcc	r7, #4288	; 0x10c0
     9b4:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     9b8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     9bc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     9c0:	31663233 	cmncc	r6, r3, lsr r2
     9c4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     9c8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     9cc:	0000636e 	andeq	r6, r0, lr, ror #6
     9d0:	74747562 	ldrbtvc	r7, [r4], #-1378	; 0xfffffa9e
     9d4:	632e6e6f 			; <UNDEFINED> instruction: 0x632e6e6f
     9d8:	00000100 	andeq	r0, r0, r0, lsl #2
     9dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     9e0:	30316632 	eorscc	r6, r1, r2, lsr r6
     9e4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     9e8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     9ec:	00000200 	andeq	r0, r0, r0, lsl #4
     9f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     9f4:	30316632 	eorscc	r6, r1, r2, lsr r6
     9f8:	616d5f78 	smcvs	54776	; 0xd5f8
     9fc:	00682e70 	rsbeq	r2, r8, r0, ror lr
     a00:	73000002 	movwvc	r0, #2
     a04:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a08:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a0c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     a10:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     a14:	00000002 	andeq	r0, r0, r2
     a18:	84020500 	strhi	r0, [r2], #-1280	; 0xfffffb00
     a1c:	03080040 	movweq	r0, #32832	; 0x8040
     a20:	59230121 	stmdbpl	r3!, {r0, r5, r8}
     a24:	311d312b 	tstcc	sp, fp, lsr #2
     a28:	00040277 	andeq	r0, r4, r7, ror r2
     a2c:	015a0101 	cmpeq	sl, r1, lsl #2
     a30:	00020000 	andeq	r0, r2, r0
     a34:	00000095 	muleq	r0, r5, r0
     a38:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     a3c:	0101000d 	tsteq	r1, sp
     a40:	00000101 	andeq	r0, r0, r1, lsl #2
     a44:	00000100 	andeq	r0, r0, r0, lsl #2
     a48:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     a4c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     a50:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     a54:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     a58:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a5c:	5f783031 	svcpl	0x00783031
     a60:	2f62696c 	svccs	0x0062696c
     a64:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a68:	33374d43 	teqcc	r7, #4288	; 0x10c0
     a6c:	50415f30 	subpl	r5, r1, r0, lsr pc
     a70:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     a74:	6c000063 	stcvs	0, cr0, [r0], {99}	; 0x63
     a78:	632e6465 			; <UNDEFINED> instruction: 0x632e6465
     a7c:	00000100 	andeq	r0, r0, r0, lsl #2
     a80:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a84:	30316632 	eorscc	r6, r1, r2, lsr r6
     a88:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a8c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a90:	00000200 	andeq	r0, r0, r0, lsl #4
     a94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a98:	30316632 	eorscc	r6, r1, r2, lsr r6
     a9c:	616d5f78 	smcvs	54776	; 0xd5f8
     aa0:	00682e70 	rsbeq	r2, r8, r0, ror lr
     aa4:	63000002 	movwvs	r0, #2
     aa8:	6f6d6d6f 	svcvs	0x006d6d6f
     aac:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     ab0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     ab4:	00000300 	andeq	r0, r0, r0, lsl #6
     ab8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     abc:	30316632 	eorscc	r6, r1, r2, lsr r6
     ac0:	70675f78 	rsbvc	r5, r7, r8, ror pc
     ac4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     ac8:	00000200 	andeq	r0, r0, r0, lsl #4
     acc:	02050000 	andeq	r0, r5, #0
     ad0:	080040b4 	stmdaeq	r0, {r2, r4, r5, r7, lr}
     ad4:	13011703 	movwne	r1, #5891	; 0x1703
     ad8:	0022d71f 	eoreq	sp, r2, pc, lsl r7
     adc:	06010402 	streq	r0, [r1], -r2, lsl #8
     ae0:	00590620 	subseq	r0, r9, r0, lsr #12
     ae4:	06010402 	streq	r0, [r1], -r2, lsl #8
     ae8:	0059063c 	subseq	r0, r9, ip, lsr r6
     aec:	06010402 	streq	r0, [r1], -r2, lsl #8
     af0:	004b0620 	subeq	r0, fp, r0, lsr #12
     af4:	06010402 	streq	r0, [r1], -r2, lsl #8
     af8:	00590620 	subseq	r0, r9, r0, lsr #12
     afc:	06010402 	streq	r0, [r1], -r2, lsl #8
     b00:	005a0620 	subseq	r0, sl, r0, lsr #12
     b04:	03010402 	movweq	r0, #5122	; 0x1402
     b08:	0200200c 	andeq	r2, r0, #12
     b0c:	74030104 	strvc	r0, [r3], #-260	; 0xfffffefc
     b10:	02005c2e 	andeq	r5, r0, #11776	; 0x2e00
     b14:	20060104 	andcs	r0, r6, r4, lsl #2
     b18:	02005906 	andeq	r5, r0, #98304	; 0x18000
     b1c:	3c060104 	stfccs	f0, [r6], {4}
     b20:	02005906 	andeq	r5, r0, #98304	; 0x18000
     b24:	20060104 	andcs	r0, r6, r4, lsl #2
     b28:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     b2c:	20060104 	andcs	r0, r6, r4, lsl #2
     b30:	02005906 	andeq	r5, r0, #98304	; 0x18000
     b34:	20060104 	andcs	r0, r6, r4, lsl #2
     b38:	02005a06 	andeq	r5, r0, #24576	; 0x6000
     b3c:	00220104 	eoreq	r0, r2, r4, lsl #2
     b40:	2c010402 	cfstrscs	mvf0, [r1], {2}
     b44:	211f13cd 	tstcs	pc, sp, asr #7
     b48:	4d303f22 	ldcmi	15, cr3, [r0, #-136]!	; 0xffffff78
     b4c:	3f303130 	svccc	0x00303130
     b50:	03304d30 	teqeq	r0, #48, 26	; 0xc00
     b54:	1d035867 	stcne	8, cr5, [r3, #-412]	; 0xfffffe64
     b58:	200a0358 	andcs	r0, sl, r8, asr r3
     b5c:	00212085 	eoreq	r2, r1, r5, lsl #1
     b60:	06010402 	streq	r0, [r1], -r2, lsl #8
     b64:	303d0658 	eorscc	r0, sp, r8, asr r6
     b68:	01040200 	mrseq	r0, R12_usr
     b6c:	3d065806 	stccc	8, cr5, [r6, #-24]	; 0xffffffe8
     b70:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     b74:	02005b01 	andeq	r5, r0, #1024	; 0x400
     b78:	312b0104 			; <UNDEFINED> instruction: 0x312b0104
     b7c:	59235e2c 	stmdbpl	r3!, {r2, r3, r5, r9, sl, fp, ip, lr}
     b80:	2d3d212d 	ldfcss	f2, [sp, #-180]!	; 0xffffff4c
     b84:	024c3e21 	subeq	r3, ip, #528	; 0x210
     b88:	01010004 	tsteq	r1, r4
     b8c:	0000030e 	andeq	r0, r0, lr, lsl #6
     b90:	01600002 	cmneq	r0, r2
     b94:	01020000 	mrseq	r0, (UNDEF: 2)
     b98:	000d0efb 	strdeq	r0, [sp], -fp
     b9c:	01010101 	tsteq	r1, r1, lsl #2
     ba0:	01000000 	mrseq	r0, (UNDEF: 0)
     ba4:	43010000 	movwmi	r0, #4096	; 0x1000
     ba8:	3033374d 	eorscc	r3, r3, sp, asr #14
     bac:	2f57485f 	svccs	0x0057485f
     bb0:	00637273 	rsbeq	r7, r3, r3, ror r2
     bb4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bb8:	30316632 	eorscc	r6, r1, r2, lsr r6
     bbc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     bc0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     bc4:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     bc8:	5f303337 	svcpl	0x00303337
     bcc:	2f505041 	svccs	0x00505041
     bd0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     bd4:	73797300 	cmnvc	r9, #0, 6
     bd8:	5f6d6574 	svcpl	0x006d6574
     bdc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     be0:	0100632e 	tsteq	r0, lr, lsr #6
     be4:	74730000 	ldrbtvc	r0, [r3], #-0
     be8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bec:	5f783031 	svcpl	0x00783031
     bf0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     bf4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     bf8:	74730000 	ldrbtvc	r0, [r3], #-0
     bfc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c00:	5f783031 	svcpl	0x00783031
     c04:	2e70616d 	rpwcssz	f6, f0, #5.0
     c08:	00020068 	andeq	r0, r2, r8, rrx
     c0c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c10:	31663233 	cmncc	r6, r3, lsr r2
     c14:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
     c18:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
     c1c:	00000200 	andeq	r0, r0, r0, lsl #4
     c20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c24:	30316632 	eorscc	r6, r1, r2, lsr r6
     c28:	70675f78 	rsbvc	r5, r7, r8, ror pc
     c2c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     c30:	00000200 	andeq	r0, r0, r0, lsl #4
     c34:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c38:	30316632 	eorscc	r6, r1, r2, lsr r6
     c3c:	766e5f78 	uqsub16vc	r5, lr, r8
     c40:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     c44:	00000200 	andeq	r0, r0, r0, lsl #4
     c48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c4c:	30316632 	eorscc	r6, r1, r2, lsr r6
     c50:	70735f78 	rsbsvc	r5, r3, r8, ror pc
     c54:	00682e69 	rsbeq	r2, r8, r9, ror #28
     c58:	73000002 	movwvc	r0, #2
     c5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c64:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
     c68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c6c:	74730000 	ldrbtvc	r0, [r3], #-0
     c70:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c74:	5f783031 	svcpl	0x00783031
     c78:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     c7c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     c80:	73000002 	movwvc	r0, #2
     c84:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c88:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c8c:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     c90:	6b636974 	blvs	18db268 <__ram_size__+0x18cb268>
     c94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c98:	74730000 	ldrbtvc	r0, [r3], #-0
     c9c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ca0:	5f783031 	svcpl	0x00783031
     ca4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     ca8:	00020068 	andeq	r0, r2, r8, rrx
     cac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cb0:	31663233 	cmncc	r6, r3, lsr r2
     cb4:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
     cb8:	682e7277 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, ip, sp, lr}
     cbc:	00000200 	andeq	r0, r0, r0, lsl #4
     cc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cc4:	30316632 	eorscc	r6, r1, r2, lsr r6
     cc8:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     ccc:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     cd0:	00020068 	andeq	r0, r2, r8, rrx
     cd4:	726f6300 	rsbvc	r6, pc, #0, 6
     cd8:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
     cdc:	616d5f33 	cmnvs	sp, r3, lsr pc
     ce0:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
     ce4:	00020068 	andeq	r0, r2, r8, rrx
     ce8:	67697a00 	strbvs	r7, [r9, -r0, lsl #20]!
     cec:	2e656562 	cdpcs	5, 6, cr6, cr5, cr2, {3}
     cf0:	00030068 	andeq	r0, r3, r8, rrx
     cf4:	05000000 	streq	r0, [r0, #-0]
     cf8:	00426002 	subeq	r6, r2, r2
     cfc:	00ed0308 	rsceq	r0, sp, r8, lsl #6
     d00:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
     d04:	3f207903 	svccc	0x00207903
     d08:	1f213d40 	svcne	0x00213d40
     d0c:	1d311d33 	ldcne	13, cr1, [r1, #-204]!	; 0xffffff34
     d10:	2f2f302d 	svccs	0x002f302d
     d14:	222c3f31 	eorcs	r3, ip, #49, 30	; 0xc4
     d18:	1f211f3e 	svcne	0x00211f3e
     d1c:	30312f2b 	eorscc	r2, r1, fp, lsr #30
     d20:	4f4d4b4b 	svcmi	0x004d4b4b
     d24:	4d3e3d32 	ldcmi	13, cr3, [lr, #-200]!	; 0xffffff38
     d28:	2f37242f 	svccs	0x0037242f
     d2c:	31302f2f 	teqcc	r0, pc, lsr #30
     d30:	21741903 	cmncs	r4, r3, lsl #18
     d34:	032d211f 			; <UNDEFINED> instruction: 0x032d211f
     d38:	2f2f2e6a 	svccs	0x002f2e6a
     d3c:	2f2e1503 	svccs	0x002e1503
     d40:	0359695c 	cmpeq	r9, #92, 18	; 0x170000
     d44:	4e224a0c 	vmulmi.f32	s8, s4, s24
     d48:	3c0e032d 	stccc	3, cr0, [lr], {45}	; 0x2d
     d4c:	304d3123 	subcc	r3, sp, r3, lsr #2
     d50:	2903221e 	stmdbcs	r3, {r1, r2, r3, r4, r9, sp}
     d54:	2d4f5c20 	stclcs	12, cr5, [pc, #-128]	; cdc <_Minimum_Stack_Size+0xbdc>
     d58:	3f3c5203 	svccc	0x003c5203
     d5c:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!	; c68 <_Minimum_Stack_Size+0xb68>
     d60:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
     d64:	005d3f01 	subseq	r3, sp, r1, lsl #30
     d68:	3f010402 	svccc	0x00010402
     d6c:	4d741703 	ldclmi	7, cr1, [r4, #-12]!
     d70:	2f2f3d40 	svccs	0x002f3d40
     d74:	31251b2f 			; <UNDEFINED> instruction: 0x31251b2f
     d78:	221e2222 	andscs	r2, lr, #536870914	; 0x20000002
     d7c:	3e6a4d30 	mcrcc	13, 3, r4, cr10, cr0, {1}
     d80:	221e2230 	andscs	r2, lr, #48, 4
     d84:	3e694e30 	mcrcc	14, 3, r4, cr9, cr0, {1}
     d88:	221e2230 	andscs	r2, lr, #48, 4
     d8c:	4d6a4d31 	stclmi	13, cr4, [sl, #-196]!	; 0xffffff3c
     d90:	3e2214a0 	cfmva32cc	mvax1, mvfx2
     d94:	3f223e30 	svccc	0x00223e30
     d98:	41324d21 	teqmi	r2, r1, lsr #26
     d9c:	2a32231e 	bcs	c89a1c <__ram_size__+0xc79a1c>
     da0:	302f211d 	eorcc	r2, pc, sp, lsl r1	; <UNPREDICTABLE>
     da4:	4d303021 	ldcmi	0, cr3, [r0, #-132]!	; 0xffffff7c
     da8:	6c676967 	stclvs	9, cr6, [r7], #-412	; 0xfffffe64
     dac:	02004f4b 	andeq	r4, r0, #300	; 0x12c
     db0:	5b3d0104 	blpl	f411c8 <__ram_size__+0xf311c8>
     db4:	01040200 	mrseq	r0, R12_usr
     db8:	02005e3d 	andeq	r5, r0, #976	; 0x3d0
     dbc:	5a3d0104 	bpl	f411d4 <__ram_size__+0xf311d4>
     dc0:	01040200 	mrseq	r0, R12_usr
     dc4:	4b4b5c3d 	blmi	12d7ec0 <__ram_size__+0x12c7ec0>
     dc8:	7a03266a 	bvc	ca778 <__ram_size__+0xba778>
     dcc:	5b592620 	blpl	164a654 <__ram_size__+0x163a654>
     dd0:	36231d4c 	strtcc	r1, [r3], -ip, asr #26
     dd4:	292e7a03 	stmdbcs	lr!, {r0, r1, r9, fp, ip, sp, lr}
     dd8:	30213030 	eorcc	r3, r1, r0, lsr r0
     ddc:	2923222d 	stmdbcs	r3!, {r0, r2, r3, r5, r9, sp}
     de0:	03352a30 	teqeq	r5, #48, 20	; 0x30000
     de4:	034d2e0b 	movteq	r2, #56843	; 0xde0b
     de8:	09034a0c 	stmdbeq	r3, {r2, r3, r9, fp, lr}
     dec:	207a032e 	rsbscs	r0, sl, lr, lsr #6
     df0:	312c2140 			; <UNDEFINED> instruction: 0x312c2140
     df4:	2f2f2f2b 	svccs	0x002f2f2b
     df8:	7a033432 	bvc	cdec8 <__ram_size__+0xbdec8>
     dfc:	211f3020 	tstcs	pc, r0, lsr #32
     e00:	30312f1f 	eorscc	r2, r1, pc, lsl pc
     e04:	2f2f1b3f 	svccs	0x002f1b3f
     e08:	03402230 	movteq	r2, #560	; 0x230
     e0c:	2f2f2e7a 	svccs	0x002f2e7a
     e10:	2f393130 	svccs	0x00393130
     e14:	4c312f2f 	ldcmi	15, cr2, [r1], #-188	; 0xffffff44
     e18:	2f1f212d 	svccs	0x001f212d
     e1c:	30543232 	subscc	r3, r4, r2, lsr r2
     e20:	30312f2f 	eorscc	r2, r1, pc, lsr #30
     e24:	032f2f3a 			; <UNDEFINED> instruction: 0x032f2f3a
     e28:	39312e0e 	ldmdbcc	r1!, {r1, r2, r3, r9, sl, fp, sp}
     e2c:	332f2f2f 			; <UNDEFINED> instruction: 0x332f2f2f
     e30:	332f2f3a 			; <UNDEFINED> instruction: 0x332f2f3a
     e34:	2f2f5531 	svccs	0x002f5531
     e38:	3931312f 	ldmdbcc	r1!, {r0, r1, r2, r3, r5, r8, ip, sp}
     e3c:	312f2f2f 			; <UNDEFINED> instruction: 0x312f2f2f
     e40:	2f2f3a22 	svccs	0x002f3a22
     e44:	2f2f3a34 	svccs	0x002f3a34
     e48:	034b4b31 	movteq	r4, #47921	; 0xbb31
     e4c:	0c03900a 	stceq	0, cr9, [r3], {10}
     e50:	1f4f6c20 	svcne	0x004f6c20
     e54:	2f1c241f 	svccs	0x001c241f
     e58:	312f2f2f 			; <UNDEFINED> instruction: 0x312f2f2f
     e5c:	303b1e40 	eorscc	r1, fp, r0, asr #28
     e60:	1e40312f 	dvfnesp	f3, f0, #10.0
     e64:	332f303b 			; <UNDEFINED> instruction: 0x332f303b
     e68:	2f2f1b25 	svccs	0x002f1b25
     e6c:	1403302f 	strne	r3, [r3], #-47	; 0xffffffd1
     e70:	7b95032e 	blvc	fe541b30 <__ram_end__+0xde531b30>
     e74:	2013032e 	andscs	r0, r3, lr, lsr #6
     e78:	30206f03 	eorcc	r6, r0, r3, lsl #30
     e7c:	31333231 	teqcc	r3, r1, lsr r2
     e80:	1203414c 	andne	r4, r3, #76, 2
     e84:	206e0320 	rsbcs	r0, lr, r0, lsr #6
     e88:	31303240 	teqcc	r0, r0, asr #4
     e8c:	2f4b3130 	svccs	0x004b3130
     e90:	5a592f2d 	bpl	164cb4c <__ram_size__+0x163cb4c>
     e94:	79033632 	stmdbvc	r3, {r1, r4, r5, r9, sl, ip, sp}
     e98:	0007022e 	andeq	r0, r7, lr, lsr #4
     e9c:	01950101 	orrseq	r0, r5, r1, lsl #2
     ea0:	00020000 	andeq	r0, r2, r0
     ea4:	000000f2 	strdeq	r0, [r0], -r2
     ea8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     eac:	0101000d 	tsteq	r1, sp
     eb0:	00000101 	andeq	r0, r0, r1, lsl #2
     eb4:	00000100 	andeq	r0, r0, r0, lsl #2
     eb8:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     ebc:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     ec0:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     ec4:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     ec8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ecc:	5f783031 	svcpl	0x00783031
     ed0:	2f62696c 	svccs	0x0062696c
     ed4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ed8:	33374d43 	teqcc	r7, #4288	; 0x10c0
     edc:	50415f30 	subpl	r5, r1, r0, lsr pc
     ee0:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     ee4:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     ee8:	5f303337 	svcpl	0x00303337
     eec:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     ef0:	0000636e 	andeq	r6, r0, lr, ror #6
     ef4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     ef8:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     efc:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     f00:	00010063 	andeq	r0, r1, r3, rrx
     f04:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f08:	31663233 	cmncc	r6, r3, lsr r2
     f0c:	745f7830 	ldrbvc	r7, [pc], #-2096	; f14 <_Minimum_Stack_Size+0xe14>
     f10:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f14:	00020068 	andeq	r0, r2, r8, rrx
     f18:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f1c:	31663233 	cmncc	r6, r3, lsr r2
     f20:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; e68 <_Minimum_Stack_Size+0xd68>
     f24:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     f28:	00000200 	andeq	r0, r0, r0, lsl #4
     f2c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f30:	30316632 	eorscc	r6, r1, r2, lsr r6
     f34:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     f38:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     f3c:	00020068 	andeq	r0, r2, r8, rrx
     f40:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; f48 <_Minimum_Stack_Size+0xe48>
     f44:	5f6e6f6d 	svcpl	0x006e6f6d
     f48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     f4c:	0300682e 	movweq	r6, #2094	; 0x82e
     f50:	74730000 	ldrbtvc	r0, [r3], #-0
     f54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f58:	5f783031 	svcpl	0x00783031
     f5c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     f60:	00020068 	andeq	r0, r2, r8, rrx
     f64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f68:	31663233 	cmncc	r6, r3, lsr r2
     f6c:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     f70:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     f74:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     f78:	00000200 	andeq	r0, r0, r0, lsl #4
     f7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f80:	30316632 	eorscc	r6, r1, r2, lsr r6
     f84:	70675f78 	rsbvc	r5, r7, r8, ror pc
     f88:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     f8c:	00000200 	andeq	r0, r0, r0, lsl #4
     f90:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     f94:	00040068 	andeq	r0, r4, r8, rrx
     f98:	05000000 	streq	r0, [r0, #-0]
     f9c:	0048a802 	subeq	sl, r8, r2, lsl #16
     fa0:	02a90308 	adceq	r0, r9, #8, 6	; 0x20000000
     fa4:	5a5a2301 	bpl	1689bb0 <__ram_size__+0x1679bb0>
     fa8:	4b5a5a5a 	blmi	1697918 <__ram_size__+0x1687918>
     fac:	304a7603 	subcc	r7, sl, r3, lsl #12
     fb0:	24303030 	ldrtcs	r3, [r0], #-48	; 0xffffffd0
     fb4:	2e0c0331 	mcrcs	3, 0, r0, cr12, cr1, {1}
     fb8:	003e2320 	eorseq	r2, lr, r0, lsr #6
     fbc:	30010402 	andcc	r0, r1, r2, lsl #8
     fc0:	2c224c3f 	stccs	12, cr4, [r2], #-252	; 0xffffff04
     fc4:	5c22144f 	cfstrspl	mvf1, [r2], #-316	; 0xfffffec4
     fc8:	01040200 	mrseq	r0, R12_usr
     fcc:	7b062006 	blvc	188fec <__ram_size__+0x178fec>
     fd0:	7a3e136a 	bvc	f85d80 <__ram_size__+0xf75d80>
     fd4:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
     fd8:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
     fdc:	3d215d2f 	stccc	13, cr5, [r1, #-188]!	; 0xffffff44
     fe0:	155c2f1f 	ldrbne	r2, [ip, #-3871]	; 0xfffff0e1
     fe4:	5a263159 	bpl	98d550 <__ram_size__+0x97d550>
     fe8:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     fec:	28207803 	stmdacs	r0!, {r0, r1, fp, ip, sp, lr}
     ff0:	01040200 	mrseq	r0, R12_usr
     ff4:	02002006 	andeq	r2, r0, #6
     ff8:	4e060304 	cdpmi	3, 0, cr0, cr6, cr4, {0}
     ffc:	03040200 	movweq	r0, #16896	; 0x4200
    1000:	00207003 	eoreq	r7, r0, r3
    1004:	03030402 	movweq	r0, #13314	; 0x3402
    1008:	02005810 	andeq	r5, r0, #16, 16	; 0x100000
    100c:	40480304 	submi	r0, r8, r4, lsl #6
    1010:	683e3030 	ldmdavs	lr!, {r4, r5, ip, sp}
    1014:	1c223e79 	stcne	14, cr3, [r2], #-484	; 0xfffffe1c
    1018:	04020034 	streq	r0, [r2], #-52	; 0xffffffcc
    101c:	00740601 	rsbseq	r0, r4, r1, lsl #12
    1020:	06020402 	streq	r0, [r2], -r2, lsl #8
    1024:	04020059 	streq	r0, [r2], #-89	; 0xffffffa7
    1028:	30351d02 	eorscc	r1, r5, r2, lsl #26
    102c:	3d2f2385 	stccc	3, cr2, [pc, #-532]!	; e20 <_Minimum_Stack_Size+0xd20>
    1030:	05022f59 	streq	r2, [r2, #-3929]	; 0xfffff0a7
    1034:	dc010100 	stfles	f0, [r1], {-0}
    1038:	02000000 	andeq	r0, r0, #0
    103c:	00009300 	andeq	r9, r0, r0, lsl #6
    1040:	fb010200 	blx	4184a <__ram_size__+0x3184a>
    1044:	01000d0e 	tsteq	r0, lr, lsl #26
    1048:	00010101 	andeq	r0, r1, r1, lsl #2
    104c:	00010000 	andeq	r0, r1, r0
    1050:	4d430100 	stfmie	f0, [r3, #-0]
    1054:	5f303337 	svcpl	0x00303337
    1058:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    105c:	73006372 	movwvc	r6, #882	; 0x372
    1060:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1064:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1068:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    106c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1070:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1074:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    1078:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
    107c:	0000636e 	andeq	r6, r0, lr, ror #6
    1080:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1084:	00010063 	andeq	r0, r1, r3, rrx
    1088:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    108c:	31663233 	cmncc	r6, r3, lsr r2
    1090:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1098 <_Minimum_Stack_Size+0xf98>
    1094:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1098:	00020068 	andeq	r0, r2, r8, rrx
    109c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10a0:	31663233 	cmncc	r6, r3, lsr r2
    10a4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; fec <_Minimum_Stack_Size+0xeec>
    10a8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    10ac:	00000200 	andeq	r0, r0, r0, lsl #4
    10b0:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 10b8 <_Minimum_Stack_Size+0xfb8>
    10b4:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
    10b8:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
    10bc:	00000300 	andeq	r0, r0, r0, lsl #6
    10c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    10c8:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xfffff088
    10cc:	00682e63 	rsbeq	r2, r8, r3, ror #28
    10d0:	00000002 	andeq	r0, r0, r2
    10d4:	70020500 	andvc	r0, r2, r0, lsl #10
    10d8:	0308004a 	movweq	r0, #32842	; 0x804a
    10dc:	3d130132 	ldfccs	f0, [r3, #-200]	; 0xffffff38
    10e0:	8491225d 	ldrhi	r2, [r1], #605	; 0x25d
    10e4:	4a0b0368 	bmi	2c1e8c <__ram_size__+0x2b1e8c>
    10e8:	032d91bb 			; <UNDEFINED> instruction: 0x032d91bb
    10ec:	1d232e77 	stcne	14, cr2, [r3, #-476]!	; 0xfffffe24
    10f0:	03040200 	movweq	r0, #16896	; 0x4200
    10f4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
    10f8:	2e6d0303 	cdpcs	3, 6, cr0, cr13, cr3, {0}
    10fc:	03040200 	movweq	r0, #16896	; 0x4200
    1100:	002e1303 	eoreq	r1, lr, r3, lsl #6
    1104:	3a030402 	bcc	c2114 <__ram_size__+0xb2114>
    1108:	03040200 	movweq	r0, #16896	; 0x4200
    110c:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
    1110:	0c021e03 	stceq	14, cr1, [r2], {3}
    1114:	60010100 	andvs	r0, r1, r0, lsl #2
    1118:	02000001 	andeq	r0, r0, #1
    111c:	0000d200 	andeq	sp, r0, r0, lsl #4
    1120:	fb010200 	blx	4192a <__ram_size__+0x3192a>
    1124:	01000d0e 	tsteq	r0, lr, lsl #26
    1128:	00010101 	andeq	r0, r1, r1, lsl #2
    112c:	00010000 	andeq	r0, r1, r0
    1130:	4d430100 	stfmie	f0, [r3, #-0]
    1134:	5f303337 	svcpl	0x00303337
    1138:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    113c:	73006372 	movwvc	r6, #882	; 0x372
    1140:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1148:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    114c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1150:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1154:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    1158:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
    115c:	4300636e 	movwmi	r6, #878	; 0x36e
    1160:	3033374d 	eorscc	r3, r3, sp, asr #14
    1164:	2f57485f 	svccs	0x0057485f
    1168:	00636e69 	rsbeq	r6, r3, r9, ror #28
    116c:	61737500 	cmnvs	r3, r0, lsl #10
    1170:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    1174:	00000100 	andeq	r0, r0, r0, lsl #2
    1178:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    117c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1180:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1184:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1188:	00000200 	andeq	r0, r0, r0, lsl #4
    118c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1190:	30316632 	eorscc	r6, r1, r2, lsr r6
    1194:	616d5f78 	smcvs	54776	; 0xd5f8
    1198:	00682e70 	rsbeq	r2, r8, r0, ror lr
    119c:	73000002 	movwvc	r0, #2
    11a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    11a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11a8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    11ac:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    11b0:	63000002 	movwvs	r0, #2
    11b4:	6f6d6d6f 	svcvs	0x006d6d6f
    11b8:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    11bc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    11c0:	00000300 	andeq	r0, r0, r0, lsl #6
    11c4:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 11cc <_Minimum_Stack_Size+0x10cc>
    11c8:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
    11cc:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
    11d0:	00000300 	andeq	r0, r0, r0, lsl #6
    11d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    11dc:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    11e0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    11e4:	00020068 	andeq	r0, r2, r8, rrx
    11e8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
    11ec:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    11f0:	00000000 	andeq	r0, r0, r0
    11f4:	4b1c0205 	blmi	701a10 <__ram_size__+0x6f1a10>
    11f8:	2a030800 	bcs	c3200 <__ram_size__+0xb3200>
    11fc:	96221301 	strtls	r1, [r2], -r1, lsl #6
    1200:	21933013 	orrscs	r3, r3, r3, lsl r0
    1204:	5930144d 	ldmdbpl	r0!, {r0, r2, r3, r6, sl, ip}
    1208:	204d2185 	subcs	r2, sp, r5, lsl #3
    120c:	4c4b2221 	sfmmi	f2, 2, [fp], {33}	; 0x21
    1210:	01040200 	mrseq	r0, R12_usr
    1214:	0d03684b 	stceq	8, cr6, [r3, #-300]	; 0xfffffed4
    1218:	2e74034a 	cdpcs	3, 7, cr0, cr4, cr10, {2}
    121c:	0200304c 	andeq	r3, r0, #76	; 0x4c
    1220:	763d0104 	ldrtvc	r0, [sp], -r4, lsl #2
    1224:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
    1228:	24f83d01 	ldrbtcs	r3, [r8], #3329	; 0xd01
    122c:	24f93e69 	ldrbtcs	r3, [r9], #3689	; 0xe69
    1230:	f34c4c85 			; <UNDEFINED> instruction: 0xf34c4c85
    1234:	03200903 			; <UNDEFINED> instruction: 0x03200903
    1238:	4b3d2077 	blmi	f4941c <__ram_size__+0xf3941c>
    123c:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1240:	4c4b4c43 	mcrrmi	12, 4, r4, fp, cr3
    1244:	67685da0 	strbvs	r5, [r8, -r0, lsr #27]!
    1248:	03820a03 	orreq	r0, r2, #12288	; 0x3000
    124c:	3b342e76 	blcc	d0cc2c <__ram_size__+0xcfcc2c>
    1250:	2a251f21 	bcs	948edc <__ram_size__+0x938edc>
    1254:	8528ec08 	strhi	lr, [r8, #-3080]!	; 0xfffff3f8
    1258:	034bad44 	movteq	sl, #48452	; 0xbd44
    125c:	2f4b4a0c 	svccs	0x004b4a0c
    1260:	234c675a 	movtcs	r6, #51034	; 0xc75a
    1264:	0b033f1d 	bleq	d0ee0 <__ram_size__+0xc0ee0>
    1268:	0367684a 	cmneq	r7, #4849664	; 0x4a0000
    126c:	70037410 	andvc	r7, r3, r0, lsl r4
    1270:	4d4b442e 	cfstrdmi	mvd4, [fp, #-184]	; 0xffffff48
    1274:	1d022a4e 	vstrne	s4, [r2, #-312]	; 0xfffffec8
    1278:	10010100 	andne	r0, r1, r0, lsl #2
    127c:	02000001 	andeq	r0, r0, #1
    1280:	00007700 	andeq	r7, r0, r0, lsl #14
    1284:	fb010200 	blx	41a8e <__ram_size__+0x31a8e>
    1288:	01000d0e 	tsteq	r0, lr, lsl #26
    128c:	00010101 	andeq	r0, r1, r1, lsl #2
    1290:	00010000 	andeq	r0, r1, r0
    1294:	4d430100 	stfmie	f0, [r3, #-0]
    1298:	5f303337 	svcpl	0x00303337
    129c:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    12a0:	73006372 	movwvc	r6, #882	; 0x372
    12a4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    12a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12ac:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    12b0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    12b4:	6f730000 	svcvs	0x00730000
    12b8:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
    12bc:	00010063 	andeq	r0, r1, r3, rrx
    12c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    12c4:	31663233 	cmncc	r6, r3, lsr r2
    12c8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 12d0 <_Minimum_Stack_Size+0x11d0>
    12cc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    12d0:	00020068 	andeq	r0, r2, r8, rrx
    12d4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    12d8:	31663233 	cmncc	r6, r3, lsr r2
    12dc:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1224 <_Minimum_Stack_Size+0x1124>
    12e0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    12e4:	00000200 	andeq	r0, r0, r0, lsl #4
    12e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    12f0:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12f4:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    12f8:	00000002 	andeq	r0, r0, r2
    12fc:	40020500 	andmi	r0, r2, r0, lsl #10
    1300:	0308004e 	movweq	r0, #32846	; 0x804e
    1304:	130103ac 	movwne	r0, #5036	; 0x13ac
    1308:	1369146a 	cmnne	r9, #1778384896	; 0x6a000000
    130c:	1369146a 	cmnne	r9, #1778384896	; 0x6a000000
    1310:	02040200 	andeq	r0, r4, #0, 4
    1314:	06583c06 	ldrbeq	r3, [r8], -r6, lsl #24
    1318:	00fb0321 	rscseq	r0, fp, r1, lsr #6
    131c:	2130403c 	teqcs	r0, ip, lsr r0
    1320:	4b21243a 	blmi	84a410 <__ram_size__+0x83a410>
    1324:	4f21211e 	svcmi	0x0021211e
    1328:	2f233f13 	svccs	0x00233f13
    132c:	f003221e 			; <UNDEFINED> instruction: 0xf003221e
    1330:	5a134a7e 	bpl	4d3d30 <__ram_size__+0x4c3d30>
    1334:	018e0332 	orreq	r0, lr, r2, lsr r3
    1338:	59222058 	stmdbpl	r2!, {r3, r4, r6, sp}
    133c:	f4032c30 			; <UNDEFINED> instruction: 0xf4032c30
    1340:	4b13587e 	blmi	4d7540 <__ram_size__+0x4c7540>
    1344:	010a034e 	tsteq	sl, lr, asr #6
    1348:	03207603 			; <UNDEFINED> instruction: 0x03207603
    134c:	303e200a 	eorscc	r2, lr, sl
    1350:	405e3033 	subsmi	r3, lr, r3, lsr r0
    1354:	91843d3f 	orrls	r3, r4, pc, lsr sp
    1358:	21212c2f 			; <UNDEFINED> instruction: 0x21212c2f
    135c:	34212223 	strtcc	r2, [r1], #-547	; 0xfffffddd
    1360:	2230214d 	eorscs	r2, r0, #1073741843	; 0x40000013
    1364:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1368:	20790321 	rsbscs	r0, r9, r1, lsr #6
    136c:	26212126 	strtcs	r2, [r1], -r6, lsr #2
    1370:	2f22231d 	svccs	0x0022231d
    1374:	221f211f 	andscs	r2, pc, #-1073741817	; 0xc0000007
    1378:	222c4023 	eorcs	r4, ip, #35	; 0x23
    137c:	67221e22 	strvs	r1, [r2, -r2, lsr #28]!
    1380:	1e434d67 	cdpne	13, 4, cr4, cr3, cr7, {3}
    1384:	22221e22 	eorcs	r1, r2, #544	; 0x220
    1388:	0a022a5d 	beq	8bd04 <__ram_size__+0x7bd04>
    138c:	19010100 	stmdbne	r1, {r8}
    1390:	02000002 	andeq	r0, r0, #2
    1394:	0000ac00 	andeq	sl, r0, r0, lsl #24
    1398:	fb010200 	blx	41ba2 <__ram_size__+0x31ba2>
    139c:	01000d0e 	tsteq	r0, lr, lsl #26
    13a0:	00010101 	andeq	r0, r1, r1, lsl #2
    13a4:	00010000 	andeq	r0, r1, r0
    13a8:	4d430100 	stfmie	f0, [r3, #-0]
    13ac:	5f303337 	svcpl	0x00303337
    13b0:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    13b4:	73006372 	movwvc	r6, #882	; 0x372
    13b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13c0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    13c4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    13c8:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    13cc:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    13d0:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
    13d4:	0000636e 	andeq	r6, r0, lr, ror #6
    13d8:	6f727967 	svcvs	0x00727967
    13dc:	6363615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    13e0:	0100632e 	tsteq	r0, lr, lsr #6
    13e4:	74730000 	ldrbtvc	r0, [r3], #-0
    13e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13ec:	5f783031 	svcpl	0x00783031
    13f0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    13f4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    13f8:	74730000 	ldrbtvc	r0, [r3], #-0
    13fc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1400:	5f783031 	svcpl	0x00783031
    1404:	2e70616d 	rpwcssz	f6, f0, #5.0
    1408:	00020068 	andeq	r0, r2, r8, rrx
    140c:	5f4d4300 	svcpl	0x004d4300
    1410:	5f4c5844 	svcpl	0x004c5844
    1414:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
    1418:	00030068 	andeq	r0, r3, r8, rrx
    141c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1420:	31663233 	cmncc	r6, r3, lsr r2
    1424:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    1428:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
    142c:	00000200 	andeq	r0, r0, r0, lsl #4
    1430:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1434:	30316632 	eorscc	r6, r1, r2, lsr r6
    1438:	70675f78 	rsbvc	r5, r7, r8, ror pc
    143c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    1440:	00000200 	andeq	r0, r0, r0, lsl #4
    1444:	02050000 	andeq	r0, r5, #0
    1448:	08005018 	stmdaeq	r0, {r3, r4, ip, lr}
    144c:	13013803 	movwne	r3, #6147	; 0x1803
    1450:	236a13be 	cmncs	sl, #-134217726	; 0xf8000002
    1454:	212f1f3d 			; <UNDEFINED> instruction: 0x212f1f3d
    1458:	1e222f1f 	mcrne	15, 1, r2, cr2, cr15, {0}
    145c:	2f1f2130 	svccs	0x001f2130
    1460:	032f1f21 			; <UNDEFINED> instruction: 0x032f1f21
    1464:	3626207a 			; <UNDEFINED> instruction: 0x3626207a
    1468:	03207203 			; <UNDEFINED> instruction: 0x03207203
    146c:	2f75200e 	svccs	0x0075200e
    1470:	033d1f5a 	teqeq	sp, #360	; 0x168
    1474:	2221206f 	eorcs	r2, r1, #111	; 0x6f
    1478:	211b2121 	tstcs	fp, r1, lsr #2
    147c:	03212122 			; <UNDEFINED> instruction: 0x03212122
    1480:	8332200c 	teqhi	r2, #12
    1484:	402f592f 	eormi	r5, pc, pc, lsr #18
    1488:	2f592f83 	svccs	0x00592f83
    148c:	3c090342 	stccc	3, cr0, [r9], {66}	; 0x42
    1490:	2d2e7803 	stccs	8, cr7, [lr, #-12]!
    1494:	352e0903 	strcc	r0, [lr, #-2307]!	; 0xfffff6fd
    1498:	032e7103 			; <UNDEFINED> instruction: 0x032e7103
    149c:	0b034a09 	bleq	d3cc8 <__ram_size__+0xc3cc8>
    14a0:	2e6e034a 	cdpcs	3, 6, cr0, cr14, cr10, {2}
    14a4:	03200903 			; <UNDEFINED> instruction: 0x03200903
    14a8:	6e032009 	cdpvs	0, 0, cr2, cr3, cr9, {0}
    14ac:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    14b0:	032e0903 			; <UNDEFINED> instruction: 0x032e0903
    14b4:	68148230 	ldmdavs	r4, {r4, r5, r9, pc}
    14b8:	69146814 	ldmdbvs	r4, {r2, r4, fp, sp, lr}
    14bc:	68146914 	ldmdavs	r4, {r2, r4, r8, fp, sp, lr}
    14c0:	68146c14 	ldmdavs	r4, {r2, r4, sl, fp, sp, lr}
    14c4:	69146814 	ldmdbvs	r4, {r2, r4, fp, sp, lr}
    14c8:	68146914 	ldmdavs	r4, {r2, r4, r8, fp, sp, lr}
    14cc:	02006a14 	andeq	r6, r0, #20, 20	; 0x14000
    14d0:	67240104 	strvs	r0, [r4, -r4, lsl #2]!
    14d4:	0402005a 	streq	r0, [r2], #-90	; 0xffffffa6
    14d8:	02004b01 	andeq	r4, r0, #1024	; 0x400
    14dc:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    14e0:	0402005a 	streq	r0, [r2], #-90	; 0xffffffa6
    14e4:	02004b01 	andeq	r4, r0, #1024	; 0x400
    14e8:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    14ec:	0402005a 	streq	r0, [r2], #-90	; 0xffffffa6
    14f0:	5a675c01 	bpl	19d84fc <__ram_size__+0x19c84fc>
    14f4:	01040200 	mrseq	r0, R12_usr
    14f8:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    14fc:	5a676701 	bpl	19db108 <__ram_size__+0x19cb108>
    1500:	01040200 	mrseq	r0, R12_usr
    1504:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1508:	5a676701 	bpl	19db114 <__ram_size__+0x19cb114>
    150c:	587eb003 	ldmdapl	lr!, {r0, r1, ip, sp, pc}^
    1510:	ac01d803 	stcge	8, cr13, [r1], {3}
    1514:	01040200 	mrseq	r0, R12_usr
    1518:	005a6723 	subseq	r6, sl, r3, lsr #14
    151c:	4b010402 	blmi	4252c <__ram_size__+0x3252c>
    1520:	01040200 	mrseq	r0, R12_usr
    1524:	005a6767 	subseq	r6, sl, r7, ror #14
    1528:	4b010402 	blmi	42538 <__ram_size__+0x32538>
    152c:	01040200 	mrseq	r0, R12_usr
    1530:	005a6767 	subseq	r6, sl, r7, ror #14
    1534:	5e010402 	cdppl	4, 0, cr0, cr1, cr2, {0}
    1538:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    153c:	004b0104 	subeq	r0, fp, r4, lsl #2
    1540:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1544:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1548:	004b0104 	subeq	r0, fp, r4, lsl #2
    154c:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1550:	85035a67 	strhi	r5, [r3, #-2663]	; 0xfffff599
    1554:	8403587e 	strhi	r5, [r3], #-2174	; 0xfffff782
    1558:	0025ac02 	eoreq	sl, r5, r2, lsl #24
    155c:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    1560:	005a1e69 	subseq	r1, sl, r9, ror #28
    1564:	4b010402 	blmi	42574 <__ram_size__+0x32574>
    1568:	01040200 	mrseq	r0, R12_usr
    156c:	005a6767 	subseq	r6, sl, r7, ror #14
    1570:	06010402 	streq	r0, [r1], -r2, lsl #8
    1574:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
    1578:	76030601 	strvc	r0, [r3], -r1, lsl #12
    157c:	04020058 	streq	r0, [r2], #-88	; 0xffffffa8
    1580:	3c120301 	ldccc	3, cr0, [r2], {1}
    1584:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1588:	004b0104 	subeq	r0, fp, r4, lsl #2
    158c:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1590:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1594:	82060104 	andhi	r0, r6, #4, 2
    1598:	01040200 	mrseq	r0, R12_usr
    159c:	58760306 	ldmdapl	r6!, {r1, r2, r8, r9}^
    15a0:	032e0e03 			; <UNDEFINED> instruction: 0x032e0e03
    15a4:	022e7dd9 	eoreq	r7, lr, #13888	; 0x3640
    15a8:	0101000c 	tsteq	r1, ip
    15ac:	000001f6 	strdeq	r0, [r0], -r6
    15b0:	00970002 	addseq	r0, r7, r2
    15b4:	01020000 	mrseq	r0, (UNDEF: 2)
    15b8:	000d0efb 	strdeq	r0, [sp], -fp
    15bc:	01010101 	tsteq	r1, r1, lsl #2
    15c0:	01000000 	mrseq	r0, (UNDEF: 0)
    15c4:	73010000 	movwvc	r0, #4096	; 0x1000
    15c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    15cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15d0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    15d4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    15d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    15dc:	31663233 	cmncc	r6, r3, lsr r2
    15e0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    15e4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    15e8:	0000636e 	andeq	r6, r0, lr, ror #6
    15ec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    15f0:	30316632 	eorscc	r6, r1, r2, lsr r6
    15f4:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xfffff088
    15f8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    15fc:	73000001 	movwvc	r0, #1
    1600:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1604:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1608:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    160c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1610:	73000002 	movwvc	r0, #2
    1614:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1618:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    161c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1620:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1624:	74730000 	ldrbtvc	r0, [r3], #-0
    1628:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    162c:	5f783031 	svcpl	0x00783031
    1630:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1634:	00020068 	andeq	r0, r2, r8, rrx
    1638:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    163c:	31663233 	cmncc	r6, r3, lsr r2
    1640:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1644:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1648:	00000200 	andeq	r0, r0, r0, lsl #4
    164c:	02050000 	andeq	r0, r5, #0
    1650:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
    1654:	01018203 	tsteq	r1, r3, lsl #4
    1658:	4f5ab024 	svcmi	0x005ab024
    165c:	425a4f5a 	subsmi	r4, sl, #360	; 0x168
    1660:	032e7a03 			; <UNDEFINED> instruction: 0x032e7a03
    1664:	0f036614 	svceq	0x00036614
    1668:	20710301 	rsbscs	r0, r1, r1, lsl #6
    166c:	3e741503 	cdpcc	5, 7, cr1, cr4, cr3, {0}
    1670:	243f5f40 	ldrtcs	r5, [pc], #-3904	; 1678 <_Minimum_Stack_Size+0x1578>
    1674:	035a3222 	cmpeq	sl, #536870914	; 0x20000002
    1678:	3115580c 	tstcc	r5, ip, lsl #16
    167c:	23232323 			; <UNDEFINED> instruction: 0x23232323
    1680:	1a3c0d03 	bne	f04a94 <__ram_size__+0xef4a94>
    1684:	0341231d 	movteq	r2, #4893	; 0x131d
    1688:	1d1a4a0f 	vldrne	s8, [sl, #-60]	; 0xffffffc4
    168c:	14034123 	strne	r4, [r3], #-291	; 0xfffffedd
    1690:	0109034a 	tsteq	r9, sl, asr #6
    1694:	33231d25 			; <UNDEFINED> instruction: 0x33231d25
    1698:	174a0c03 	strbne	r0, [sl, -r3, lsl #24]
    169c:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
    16a0:	03200d03 			; <UNDEFINED> instruction: 0x03200d03
    16a4:	03173c0a 	tsteq	r7, #2560	; 0xa00
    16a8:	0319580b 	tsteq	r9, #720896	; 0xb0000
    16ac:	0c03200d 	stceq	0, cr2, [r3], {13}
    16b0:	0109033c 	tsteq	r9, ip, lsr r3
    16b4:	0342241c 	movteq	r2, #9244	; 0x241c
    16b8:	03194a0c 	tsteq	r9, #12, 20	; 0xc000
    16bc:	0d03200d 	stceq	0, cr2, [r3, #-52]	; 0xffffffcc
    16c0:	0109033c 	tsteq	r9, ip, lsr r3
    16c4:	30311d25 	eorscc	r1, r1, r5, lsr #26
    16c8:	1a2e0f03 	bne	b852dc <__ram_size__+0xb752dc>
    16cc:	0341231d 	movteq	r2, #4893	; 0x131d
    16d0:	0a034a2e 	beq	d3f90 <__ram_size__+0xc3f90>
    16d4:	20760301 	rsbscs	r0, r6, r1, lsl #6
    16d8:	25200a03 	strcs	r0, [r0, #-2563]!	; 0xfffff5fd
    16dc:	4e30222c 	cdpmi	2, 3, cr2, cr0, cr12, {1}
    16e0:	3022333e 	eorcc	r3, r2, lr, lsr r3
    16e4:	33233e4e 			; <UNDEFINED> instruction: 0x33233e4e
    16e8:	4e30221e 	mrcmi	2, 1, r2, cr0, cr14, {0}
    16ec:	1e33313e 	mrcne	1, 1, r3, cr3, cr14, {1}
    16f0:	3e4e3022 	cdpcc	0, 4, cr3, cr14, cr2, {1}
    16f4:	30221e36 	eorcc	r1, r2, r6, lsr lr
    16f8:	0f033e4e 	svceq	0x00033e4e
    16fc:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    1700:	4a0c0341 	bmi	30240c <__ram_size__+0x2f240c>
    1704:	09032117 	stmdbeq	r3, {r0, r1, r2, r4, r8, sp}
    1708:	032f142e 			; <UNDEFINED> instruction: 0x032f142e
    170c:	1d1a3c0e 	ldcne	12, cr3, [sl, #-56]	; 0xffffffc8
    1710:	10034123 	andne	r4, r3, r3, lsr #2
    1714:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    1718:	4a2b0341 	bmi	ac2424 <__ram_size__+0xab2424>
    171c:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
    1720:	1a2e0f03 	bne	b85334 <__ram_size__+0xb75334>
    1724:	0341231d 	movteq	r2, #4893	; 0x131d
    1728:	09034a10 	stmdbeq	r3, {r4, r9, fp, lr}
    172c:	42241c01 	eormi	r1, r4, #256	; 0x100
    1730:	194a0c03 	stmdbne	sl, {r0, r1, sl, fp}^
    1734:	03200d03 			; <UNDEFINED> instruction: 0x03200d03
    1738:	0a033c2c 	beq	d07f0 <__ram_size__+0xc07f0>
    173c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1740:	25200a03 	strcs	r0, [r0, #-2563]!	; 0xfffff5fd
    1744:	4e30222c 	cdpmi	2, 3, cr2, cr0, cr12, {1}
    1748:	3022333e 	eorcc	r3, r2, lr, lsr r3
    174c:	24253e4e 	strtcs	r3, [r5], #-3662	; 0xfffff1b2
    1750:	03304e76 	teqeq	r0, #1888	; 0x760
    1754:	09032e0d 	stmdbeq	r3, {r0, r2, r3, r9, sl, fp, sp}
    1758:	311d2501 	tstcc	sp, r1, lsl #10
    175c:	2e140330 	mrccs	3, 0, r0, cr4, cr0, {1}
    1760:	2e110319 	mrccs	3, 0, r0, cr1, cr9, {0}
    1764:	1b032f18 	blne	cd3cc <__ram_size__+0xbd3cc>
    1768:	4c221a2e 	stcmi	10, cr1, [r2], #-184	; 0xffffff48
    176c:	2e100322 	cdpcs	3, 1, cr0, cr0, cr2, {1}
    1770:	20032219 	andcs	r2, r3, r9, lsl r2
    1774:	30221a2e 	eorcc	r1, r2, lr, lsr #20
    1778:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
    177c:	41231d27 			; <UNDEFINED> instruction: 0x41231d27
    1780:	1a741303 	bne	1d06394 <__ram_size__+0x1cf6394>
    1784:	21200c03 			; <UNDEFINED> instruction: 0x21200c03
    1788:	184a1103 	stmdane	sl, {r0, r1, r8, ip}^
    178c:	033c1003 	teqeq	ip, #3
    1790:	0023010c 	eoreq	r0, r3, ip, lsl #2
    1794:	4d010402 	cfstrsmi	mvf0, [r1, #-8]
    1798:	03580a03 	cmpeq	r8, #12288	; 0x3000
    179c:	0b03200f 	bleq	c97e0 <__ram_size__+0xb97e0>
    17a0:	00040201 	andeq	r0, r4, r1, lsl #4
    17a4:	00d20101 	sbcseq	r0, r2, r1, lsl #2
    17a8:	00020000 	andeq	r0, r2, r0
    17ac:	00000084 	andeq	r0, r0, r4, lsl #1
    17b0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    17b4:	0101000d 	tsteq	r1, sp
    17b8:	00000101 	andeq	r0, r0, r1, lsl #2
    17bc:	00000100 	andeq	r0, r0, r0, lsl #2
    17c0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    17c4:	31663233 	cmncc	r6, r3, lsr r2
    17c8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    17cc:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    17d0:	73006372 	movwvc	r6, #882	; 0x372
    17d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    17d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    17dc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    17e0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    17e4:	74730000 	ldrbtvc	r0, [r3], #-0
    17e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    17ec:	5f783031 	svcpl	0x00783031
    17f0:	2e706b62 	vsubcs.f64	d22, d0, d18
    17f4:	00010063 	andeq	r0, r1, r3, rrx
    17f8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    17fc:	31663233 	cmncc	r6, r3, lsr r2
    1800:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1808 <_Minimum_Stack_Size+0x1708>
    1804:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1808:	00020068 	andeq	r0, r2, r8, rrx
    180c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1810:	31663233 	cmncc	r6, r3, lsr r2
    1814:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 175c <_Minimum_Stack_Size+0x165c>
    1818:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    181c:	00000200 	andeq	r0, r0, r0, lsl #4
    1820:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1824:	30316632 	eorscc	r6, r1, r2, lsr r6
    1828:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    182c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1830:	00000002 	andeq	r0, r0, r2
    1834:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
    1838:	03080057 	movweq	r0, #32855	; 0x8057
    183c:	210100c8 	smlabtcs	r1, r8, r0, r0
    1840:	0e032d3e 	mcreq	13, 0, r2, cr3, cr14, {1}
    1844:	0c03163c 	stceq	6, cr1, [r3], {60}	; 0x3c
    1848:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    184c:	13031666 	movwne	r1, #13926	; 0x3666
    1850:	4d311866 	ldcmi	8, cr1, [r1, #-408]!	; 0xfffffe68
    1854:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    1858:	234d3118 	movtcs	r3, #53528	; 0xd118
    185c:	16580d03 	ldrbne	r0, [r8], -r3, lsl #26
    1860:	16660c03 	strbtne	r0, [r6], -r3, lsl #24
    1864:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    1868:	0a032f13 	beq	cd4bc <__ram_size__+0xbd4bc>
    186c:	0b031458 	bleq	c69d4 <__ram_size__+0xb69d4>
    1870:	032f139e 			; <UNDEFINED> instruction: 0x032f139e
    1874:	02144a0a 	andseq	r4, r4, #40960	; 0xa000
    1878:	0101000a 	tsteq	r1, sl
    187c:	00000206 	andeq	r0, r0, r6, lsl #4
    1880:	00880002 	addeq	r0, r8, r2
    1884:	01020000 	mrseq	r0, (UNDEF: 2)
    1888:	000d0efb 	strdeq	r0, [sp], -fp
    188c:	01010101 	tsteq	r1, r1, lsl #2
    1890:	01000000 	mrseq	r0, (UNDEF: 0)
    1894:	73010000 	movwvc	r0, #4096	; 0x1000
    1898:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    189c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18a0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    18a4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    18a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    18ac:	31663233 	cmncc	r6, r3, lsr r2
    18b0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    18b4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    18b8:	0000636e 	andeq	r6, r0, lr, ror #6
    18bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18c0:	30316632 	eorscc	r6, r1, r2, lsr r6
    18c4:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    18c8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    18cc:	00010063 	andeq	r0, r1, r3, rrx
    18d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    18d4:	31663233 	cmncc	r6, r3, lsr r2
    18d8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 18e0 <_Minimum_Stack_Size+0x17e0>
    18dc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    18e0:	00020068 	andeq	r0, r2, r8, rrx
    18e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    18e8:	31663233 	cmncc	r6, r3, lsr r2
    18ec:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1834 <_Minimum_Stack_Size+0x1734>
    18f0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    18f4:	00000200 	andeq	r0, r0, r0, lsl #4
    18f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1900:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1904:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1908:	00020068 	andeq	r0, r2, r8, rrx
    190c:	05000000 	streq	r0, [r0, #-0]
    1910:	0058b802 	subseq	fp, r8, r2, lsl #16
    1914:	00d60308 	sbcseq	r0, r6, r8, lsl #6
    1918:	03591701 	cmpeq	r9, #262144	; 0x40000
    191c:	5917740e 	ldmdbpl	r7, {r1, r2, r3, sl, ip, sp, lr}
    1920:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
    1924:	740c0359 	strvc	r0, [ip], #-857	; 0xfffffca7
    1928:	0b033d14 	bleq	d0d80 <__ram_size__+0xc0d80>
    192c:	f6031490 			; <UNDEFINED> instruction: 0xf6031490
    1930:	2f148203 	svccs	0x00148203
    1934:	144a0a03 	strbne	r0, [sl], #-2563	; 0xfffff5fd
    1938:	4a0b032f 	bmi	2c25fc <__ram_size__+0x2b25fc>
    193c:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
    1940:	15660a03 	strbne	r0, [r6, #-2563]!	; 0xfffff5fd
    1944:	032e0a03 			; <UNDEFINED> instruction: 0x032e0a03
    1948:	1d28660e 	stcne	6, cr6, [r8, #-56]!	; 0xffffffc8
    194c:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    1950:	263e1874 			; <UNDEFINED> instruction: 0x263e1874
    1954:	10031b41 	andne	r1, r3, r1, asr #22
    1958:	4a0f034a 	bmi	3c2688 <__ram_size__+0x3b2688>
    195c:	660c0317 			; <UNDEFINED> instruction: 0x660c0317
    1960:	42425015 	submi	r5, r2, #21
    1964:	344a7003 	strbcc	r7, [sl], #-3
    1968:	03201003 			; <UNDEFINED> instruction: 0x03201003
    196c:	24203c0c 	strtcs	r3, [r0], #-3084	; 0xfffff3f4
    1970:	222e1c03 	eorcs	r1, lr, #768	; 0x300
    1974:	00206503 	eoreq	r6, r0, r3, lsl #10
    1978:	06010402 	streq	r0, [r1], -r2, lsl #8
    197c:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
    1980:	68032220 	stmdavs	r3, {r5, r9, sp}
    1984:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
    1988:	2e7ab203 	cdpcs	2, 7, cr11, cr10, cr3, {0}
    198c:	314c2720 	cmpcc	ip, r0, lsr #14
    1990:	214b2925 	cmpcs	fp, r5, lsr #18
    1994:	6b23304d 	blvs	8cdad0 <__ram_size__+0x8bdad0>
    1998:	243c0c03 	ldrtcs	r0, [ip], #-3075	; 0xfffff3fd
    199c:	2a24314c 	bcs	90ded4 <__ram_size__+0x8fded4>
    19a0:	23304d4b 	teqcs	r0, #4800	; 0x12c0
    19a4:	3c0c036b 	stccc	3, cr0, [ip], {107}	; 0x6b
    19a8:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
    19ac:	212e7803 			; <UNDEFINED> instruction: 0x212e7803
    19b0:	304d4b3f 	subcc	r4, sp, pc, lsr fp
    19b4:	3c090331 	stccc	3, cr0, [r9], {49}	; 0x31
    19b8:	31207703 			; <UNDEFINED> instruction: 0x31207703
    19bc:	313f1d23 	teqcc	pc, r3, lsr #26
    19c0:	232e0a03 			; <UNDEFINED> instruction: 0x232e0a03
    19c4:	740d036c 	strvc	r0, [sp], #-876	; 0xfffffc94
    19c8:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    19cc:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
    19d0:	314c1b25 	cmpcc	ip, r5, lsr #22
    19d4:	03313230 	teqeq	r1, #48, 4
    19d8:	6c233c0a 	stcvs	12, cr3, [r3], #-40	; 0xffffffd8
    19dc:	204a0d03 	subcs	r0, sl, r3, lsl #26
    19e0:	20790327 	rsbscs	r0, r9, r7, lsr #6
    19e4:	24313027 	ldrtcs	r3, [r1], #-39	; 0xffffffd9
    19e8:	30224c1c 	eorcc	r4, r2, ip, lsl ip
    19ec:	0e036b23 	vmlaeq.f64	d6, d3, d19
    19f0:	0326204a 			; <UNDEFINED> instruction: 0x0326204a
    19f4:	3026207a 	eorcc	r2, r6, sl, ror r0
    19f8:	211b3331 	tstcs	fp, r1, lsr r3
    19fc:	3d1c243f 	cfldrscc	mvf2, [ip, #-252]	; 0xffffff04
    1a00:	6b233023 	blvs	8cda94 <__ram_size__+0x8bda94>
    1a04:	20661403 	rsbcs	r1, r6, r3, lsl #8
    1a08:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
    1a0c:	032e7703 			; <UNDEFINED> instruction: 0x032e7703
    1a10:	7503200c 	strvc	r2, [r3, #-12]
    1a14:	200b032e 	andcs	r0, fp, lr, lsr #6
    1a18:	1e223d21 	cdpne	13, 2, cr3, cr2, cr1, {1}
    1a1c:	2072033e 	rsbscs	r0, r2, lr, lsr r3
    1a20:	372e1503 	strcc	r1, [lr, -r3, lsl #10]!
    1a24:	30231d23 	eorcc	r1, r3, r3, lsr #26
    1a28:	231d233e 	tstcs	sp, #-134217728	; 0xf8000000
    1a2c:	2e640331 	mcrcs	3, 3, r0, cr4, cr1, {1}
    1a30:	302e1c03 	eorcc	r1, lr, r3, lsl #24
    1a34:	31231d23 			; <UNDEFINED> instruction: 0x31231d23
    1a38:	032e5d03 			; <UNDEFINED> instruction: 0x032e5d03
    1a3c:	034c2023 	movteq	r2, #49187	; 0xc023
    1a40:	2503205b 	strcs	r2, [r3, #-91]	; 0xffffffa5
    1a44:	313f2320 	teqcc	pc, r0, lsr #6
    1a48:	7410036b 	ldrvc	r0, [r0], #-875	; 0xfffffc95
    1a4c:	314c2620 	cmpcc	ip, r0, lsr #12
    1a50:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
    1a54:	4d4b3e21 	stclmi	14, cr3, [fp, #-132]	; 0xffffff7c
    1a58:	5a5b3130 	bpl	16cdf20 <__ram_size__+0x16bdf20>
    1a5c:	4c323222 	lfmmi	f3, 4, [r2], #-136	; 0xffffff78
    1a60:	6c237931 	stcvs	9, cr7, [r3], #-196	; 0xffffff3c
    1a64:	03741803 	cmneq	r4, #196608	; 0x30000
    1a68:	77032009 	strvc	r2, [r3, -r9]
    1a6c:	2009032e 	andcs	r0, r9, lr, lsr #6
    1a70:	73033f21 	movwvc	r3, #16161	; 0x3f21
    1a74:	2e0d0320 	cdpcs	3, 0, cr0, cr13, cr0, {1}
    1a78:	2c223130 	stfcss	f3, [r2], #-192	; 0xffffff40
    1a7c:	233e4d3e 	teqcs	lr, #3968	; 0xf80
    1a80:	0007026b 	andeq	r0, r7, fp, ror #4
    1a84:	01770101 	cmneq	r7, r1, lsl #2
    1a88:	00020000 	andeq	r0, r2, r0
    1a8c:	00000099 	muleq	r0, r9, r0
    1a90:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1a94:	0101000d 	tsteq	r1, sp
    1a98:	00000101 	andeq	r0, r0, r1, lsl #2
    1a9c:	00000100 	andeq	r0, r0, r0, lsl #2
    1aa0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1aa4:	31663233 	cmncc	r6, r3, lsr r2
    1aa8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1aac:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1ab0:	73006372 	movwvc	r6, #882	; 0x372
    1ab4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ab8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1abc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1ac0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1ac4:	74730000 	ldrbtvc	r0, [r3], #-0
    1ac8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1acc:	5f783031 	svcpl	0x00783031
    1ad0:	6f697067 	svcvs	0x00697067
    1ad4:	0100632e 	tsteq	r0, lr, lsr #6
    1ad8:	74730000 	ldrbtvc	r0, [r3], #-0
    1adc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ae0:	5f783031 	svcpl	0x00783031
    1ae4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    1ae8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1aec:	74730000 	ldrbtvc	r0, [r3], #-0
    1af0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1af4:	5f783031 	svcpl	0x00783031
    1af8:	2e70616d 	rpwcssz	f6, f0, #5.0
    1afc:	00020068 	andeq	r0, r2, r8, rrx
    1b00:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b04:	31663233 	cmncc	r6, r3, lsr r2
    1b08:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1b0c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1b10:	00020068 	andeq	r0, r2, r8, rrx
    1b14:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b18:	31663233 	cmncc	r6, r3, lsr r2
    1b1c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1b20:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1b24:	00000200 	andeq	r0, r0, r0, lsl #4
    1b28:	02050000 	andeq	r0, r5, #0
    1b2c:	08005d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, lr}
    1b30:	24013303 	strcs	r3, [r1], #-771	; 0xfffffcfd
    1b34:	03384bf5 	teqeq	r8, #250880	; 0x3d400
    1b38:	034bac17 	movteq	sl, #48151	; 0xbc17
    1b3c:	404b3c70 	submi	r3, fp, r0, ror ip
    1b40:	034b404b 	movteq	r4, #45131	; 0xb04b
    1b44:	404b3c09 	submi	r3, fp, r9, lsl #24
    1b48:	7a034259 	bvc	d24b4 <__ram_size__+0xc24b4>
    1b4c:	8212032e 	andshi	r0, r2, #-1207959552	; 0xb8000000
    1b50:	032d4c21 			; <UNDEFINED> instruction: 0x032d4c21
    1b54:	0a034a0f 	beq	d4398 <__ram_size__+0xc4398>
    1b58:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1b5c:	252e0c03 	strcs	r0, [lr, #-3075]!	; 0xfffff3fd
    1b60:	3e333733 	mrccc	7, 1, r3, cr3, cr3, {1}
    1b64:	09032222 	stmdbeq	r3, {r1, r5, r9, sp}
    1b68:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
    1b6c:	4d233e32 	stcmi	14, cr3, [r3, #-200]!	; 0xffffff38
    1b70:	22311d31 	eorscs	r1, r1, #3136	; 0xc40
    1b74:	02002233 	andeq	r2, r0, #805306371	; 0x30000003
    1b78:	66030204 	strvs	r0, [r3], -r4, lsl #4
    1b7c:	3c1f032e 	ldccc	3, cr0, [pc], {46}	; 0x2e
    1b80:	22213025 	eorcs	r3, r1, #37	; 0x25
    1b84:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    1b88:	4d233e4d 	stcmi	14, cr3, [r3, #-308]!	; 0xfffffecc
    1b8c:	22311d31 	eorscs	r1, r1, #3136	; 0xc40
    1b90:	02002231 	andeq	r2, r0, #268435459	; 0x10000003
    1b94:	69030204 	stmdbvs	r3, {r2, r9}
    1b98:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
    1b9c:	143c0d03 	ldrtne	r0, [ip], #-3331	; 0xfffff2fd
    1ba0:	0d032f3d 	stceq	15, cr2, [r3, #-244]	; 0xffffff0c
    1ba4:	2128193c 			; <UNDEFINED> instruction: 0x2128193c
    1ba8:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
    1bac:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    1bb0:	03212819 			; <UNDEFINED> instruction: 0x03212819
    1bb4:	21164a0a 	tstcs	r6, sl, lsl #20
    1bb8:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1bbc:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1bc0:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
    1bc4:	0e033222 	cdpeq	2, 0, cr3, cr3, cr2, {1}
    1bc8:	0e03162e 	cfmadd32eq	mvax1, mvfx1, mvfx3, mvfx14
    1bcc:	2230192e 	eorscs	r1, r0, #753664	; 0xb8000
    1bd0:	03222222 			; <UNDEFINED> instruction: 0x03222222
    1bd4:	78192e10 	ldmdavc	r9, {r4, r9, sl, fp, sp}
    1bd8:	580c0330 	stmdapl	ip, {r4, r5, r8, r9}
    1bdc:	66270316 			; <UNDEFINED> instruction: 0x66270316
    1be0:	23452527 	movtcs	r2, #21799	; 0x5527
    1be4:	2f1f2322 	svccs	0x001f2322
    1be8:	2529284c 	strcs	r2, [r9, #-2124]!	; 0xfffff7b4
    1bec:	314b4f1b 	cmpcc	fp, fp, lsl pc
    1bf0:	10035b22 	andne	r5, r3, r2, lsr #22
    1bf4:	79031958 	stmdbvc	r3, {r3, r4, r6, r8, fp, ip}
    1bf8:	67222782 	strvs	r2, [r2, -r2, lsl #15]!
    1bfc:	01000502 	tsteq	r0, r2, lsl #10
    1c00:	0001b501 	andeq	fp, r1, r1, lsl #10
    1c04:	9a000200 	bls	240c <_Minimum_Stack_Size+0x230c>
    1c08:	02000000 	andeq	r0, r0, #0
    1c0c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1c10:	01010100 	mrseq	r0, (UNDEF: 17)
    1c14:	00000001 	andeq	r0, r0, r1
    1c18:	01000001 	tsteq	r0, r1
    1c1c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c20:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c24:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1c28:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1c2c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
    1c30:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c34:	5f783031 	svcpl	0x00783031
    1c38:	2f62696c 	svccs	0x0062696c
    1c3c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1c40:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1c44:	31663233 	cmncc	r6, r3, lsr r2
    1c48:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    1c4c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    1c50:	00010063 	andeq	r0, r1, r3, rrx
    1c54:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1c58:	31663233 	cmncc	r6, r3, lsr r2
    1c5c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1c64 <_Minimum_Stack_Size+0x1b64>
    1c60:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1c64:	00020068 	andeq	r0, r2, r8, rrx
    1c68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1c6c:	31663233 	cmncc	r6, r3, lsr r2
    1c70:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1bb8 <_Minimum_Stack_Size+0x1ab8>
    1c74:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1c78:	00000200 	andeq	r0, r0, r0, lsl #4
    1c7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c80:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c84:	766e5f78 	uqsub16vc	r5, lr, r8
    1c88:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    1c8c:	00000200 	andeq	r0, r0, r0, lsl #4
    1c90:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
    1c94:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1c98:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1c9c:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1ca0:	00000200 	andeq	r0, r0, r0, lsl #4
    1ca4:	02050000 	andeq	r0, r5, #0
    1ca8:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    1cac:	15012403 	strne	r2, [r1, #-1027]	; 0xfffffbfd
    1cb0:	2f4b2d21 	svccs	0x004b2d21
    1cb4:	0022302f 	eoreq	r3, r2, pc, lsr #32
    1cb8:	06030402 	streq	r0, [r3], -r2, lsl #8
    1cbc:	04020020 	streq	r0, [r2], #-32	; 0xffffffe0
    1cc0:	002c0603 	eoreq	r0, ip, r3, lsl #12
    1cc4:	30030402 	andcc	r0, r3, r2, lsl #8
    1cc8:	03040200 	movweq	r0, #16896	; 0x4200
    1ccc:	0b03242c 	bleq	cad84 <__ram_size__+0xbad84>
    1cd0:	1e3e154a 	cdpne	5, 3, cr1, cr14, cr10, {2}
    1cd4:	21212f21 			; <UNDEFINED> instruction: 0x21212f21
    1cd8:	3d213e23 	stccc	14, cr3, [r1, #-140]!	; 0xffffff74
    1cdc:	66170321 	ldrvs	r0, [r7], -r1, lsr #6
    1ce0:	9e0e0317 	mcrls	3, 0, r0, cr14, cr7, {0}
    1ce4:	03010a03 	movweq	r0, #6659	; 0x1a03
    1ce8:	0a032076 	beq	c9ec8 <__ram_size__+0xb9ec8>
    1cec:	1c32232e 	ldcne	3, cr2, [r2], #-184	; 0xffffff48
    1cf0:	4d2f313d 	stfmis	f3, [pc, #-244]!	; 1c04 <_Minimum_Stack_Size+0x1b04>
    1cf4:	2b22237f 	blcs	88aaf8 <__ram_size__+0x87aaf8>
    1cf8:	2131226d 	teqcs	r1, sp, ror #4
    1cfc:	5049211f 	subpl	r2, r9, pc, lsl r1
    1d00:	0e035721 	cdpeq	7, 0, cr5, cr3, cr1, {1}
    1d04:	212f149e 			; <UNDEFINED> instruction: 0x212f149e
    1d08:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    1d0c:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
    1d10:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
    1d14:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
    1d18:	2e0d0313 	mcrcs	3, 0, r0, cr13, cr3, {0}
    1d1c:	3c0b0316 	stccc	3, cr0, [fp], {22}
    1d20:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
    1d24:	0b032f13 	bleq	cd978 <__ram_size__+0xbd978>
    1d28:	604c1958 	subvs	r1, ip, r8, asr r9
    1d2c:	660a0321 	strvs	r0, [sl], -r1, lsr #6
    1d30:	660b0316 			; <UNDEFINED> instruction: 0x660b0316
    1d34:	d60c0316 			; <UNDEFINED> instruction: 0xd60c0316
    1d38:	0b032f13 	bleq	cd98c <__ram_size__+0xbd98c>
    1d3c:	604c1966 	subvs	r1, ip, r6, ror #18
    1d40:	660b0321 	strvs	r0, [fp], -r1, lsr #6
    1d44:	10032f13 	andne	r2, r3, r3, lsl pc
    1d48:	0b03174a 	bleq	c7a78 <__ram_size__+0xb7a78>
    1d4c:	0b03139e 	bleq	c6bcc <__ram_size__+0xb6bcc>
    1d50:	12031382 	andne	r1, r3, #134217730	; 0x8000002
    1d54:	221e2782 	andscs	r2, lr, #34078720	; 0x2080000
    1d58:	74130332 	ldrvc	r0, [r3], #-818	; 0xfffffcce
    1d5c:	221e6a19 	andscs	r6, lr, #102400	; 0x19000
    1d60:	661a0332 			; <UNDEFINED> instruction: 0x661a0332
    1d64:	03010903 	movweq	r0, #6403	; 0x1903
    1d68:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1d6c:	21314b20 	teqcs	r1, r0, lsr #22
    1d70:	1d932468 	cfldrsne	mvf2, [r3, #416]	; 0x1a0
    1d74:	11034b23 	tstne	r3, r3, lsr #22
    1d78:	010a0390 			; <UNDEFINED> instruction: 0x010a0390
    1d7c:	0330301e 	teqeq	r0, #30
    1d80:	032f2e0a 			; <UNDEFINED> instruction: 0x032f2e0a
    1d84:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    1d88:	ba0f0301 	blt	3c2994 <__ram_size__+0x3b2994>
    1d8c:	03010903 	movweq	r0, #6403	; 0x1903
    1d90:	0a03d615 	beq	f75ec <__ram_size__+0xe75ec>
    1d94:	30301e01 	eorscc	r1, r0, r1, lsl #28
    1d98:	2f2e0a03 	svccs	0x002e0a03
    1d9c:	19741103 	ldmdbne	r4!, {r0, r1, r8, ip}^
    1da0:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    1da4:	4b362e7a 	blmi	d8d794 <__ram_size__+0xd7d794>
    1da8:	23334022 	teqcs	r3, #34	; 0x22
    1dac:	033c0f03 	teqeq	ip, #3, 30
    1db0:	32302009 	eorscc	r2, r0, #9
    1db4:	00040223 	andeq	r0, r4, r3, lsr #4
    1db8:	00e80101 	rsceq	r0, r8, r1, lsl #2
    1dbc:	00020000 	andeq	r0, r2, r0
    1dc0:	00000098 	muleq	r0, r8, r0
    1dc4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1dc8:	0101000d 	tsteq	r1, sp
    1dcc:	00000101 	andeq	r0, r0, r1, lsl #2
    1dd0:	00000100 	andeq	r0, r0, r0, lsl #2
    1dd4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1dd8:	31663233 	cmncc	r6, r3, lsr r2
    1ddc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1de0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1de4:	73006372 	movwvc	r6, #882	; 0x372
    1de8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1dec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1df0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1df4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1df8:	74730000 	ldrbtvc	r0, [r3], #-0
    1dfc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e00:	5f783031 	svcpl	0x00783031
    1e04:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    1e08:	00010063 	andeq	r0, r1, r3, rrx
    1e0c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1e10:	31663233 	cmncc	r6, r3, lsr r2
    1e14:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1e1c <_Minimum_Stack_Size+0x1d1c>
    1e18:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1e1c:	00020068 	andeq	r0, r2, r8, rrx
    1e20:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1e24:	31663233 	cmncc	r6, r3, lsr r2
    1e28:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1d70 <_Minimum_Stack_Size+0x1c70>
    1e2c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1e30:	00000200 	andeq	r0, r0, r0, lsl #4
    1e34:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e38:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e3c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1e40:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1e44:	63000002 	movwvs	r0, #2
    1e48:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
    1e4c:	5f336d78 	svcpl	0x00336d78
    1e50:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    1e54:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    1e58:	00000002 	andeq	r0, r0, r2
    1e5c:	c8020500 	stmdagt	r2, {r8, sl}
    1e60:	03080062 	movweq	r0, #32866	; 0x8062
    1e64:	210100c3 	smlabtcs	r1, r3, r0, r0
    1e68:	0c032d5a 	stceq	13, cr2, [r3], {90}	; 0x5a
    1e6c:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    1e70:	15031658 	strne	r1, [r3, #-1624]	; 0xfffff9a8
    1e74:	31311866 	teqcc	r1, r6, ror #16
    1e78:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    1e7c:	66140316 			; <UNDEFINED> instruction: 0x66140316
    1e80:	200f031a 	andcs	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
    1e84:	23207103 			; <UNDEFINED> instruction: 0x23207103
    1e88:	5b233131 	blpl	8ce354 <__ram_size__+0x8be354>
    1e8c:	0c033323 	stceq	3, cr3, [r3], {35}	; 0x23
    1e90:	4d5b1466 	cfldrdmi	mvd1, [fp, #-408]	; 0xfffffe68
    1e94:	660f035b 			; <UNDEFINED> instruction: 0x660f035b
    1e98:	2e0a0318 	mcrcs	3, 0, r0, cr10, cr8, {0}
    1e9c:	740d0321 	strvc	r0, [sp], #-801	; 0xfffffcdf
    1ea0:	00080216 	andeq	r0, r8, r6, lsl r2
    1ea4:	019a0101 	orrseq	r0, sl, r1, lsl #2
    1ea8:	00020000 	andeq	r0, r2, r0
    1eac:	00000084 	andeq	r0, r0, r4, lsl #1
    1eb0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1eb4:	0101000d 	tsteq	r1, sp
    1eb8:	00000101 	andeq	r0, r0, r1, lsl #2
    1ebc:	00000100 	andeq	r0, r0, r0, lsl #2
    1ec0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1ec4:	31663233 	cmncc	r6, r3, lsr r2
    1ec8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1ecc:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1ed0:	73006372 	movwvc	r6, #882	; 0x372
    1ed4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ed8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1edc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1ee0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1ee4:	74730000 	ldrbtvc	r0, [r3], #-0
    1ee8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1eec:	5f783031 	svcpl	0x00783031
    1ef0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1ef4:	00010063 	andeq	r0, r1, r3, rrx
    1ef8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1efc:	31663233 	cmncc	r6, r3, lsr r2
    1f00:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1f08 <_Minimum_Stack_Size+0x1e08>
    1f04:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1f08:	00020068 	andeq	r0, r2, r8, rrx
    1f0c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f10:	31663233 	cmncc	r6, r3, lsr r2
    1f14:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1e5c <_Minimum_Stack_Size+0x1d5c>
    1f18:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1f1c:	00000200 	andeq	r0, r0, r0, lsl #4
    1f20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f24:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f28:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1f2c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1f30:	00000002 	andeq	r0, r0, r2
    1f34:	90020500 	andls	r0, r2, r0, lsl #10
    1f38:	03080063 	movweq	r0, #32867	; 0x8063
    1f3c:	140100fc 	strne	r0, [r1], #-252	; 0xffffff04
    1f40:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
    1f44:	7412034d 	ldrvc	r0, [r2], #-845	; 0xfffffcb3
    1f48:	7a032618 	bvc	cb7b0 <__ram_size__+0xbb7b0>
    1f4c:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1f50:	8235034f 	eorshi	r0, r5, #1006632961	; 0x3c000001
    1f54:	31313118 	teqcc	r1, r8, lsl r1
    1f58:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
    1f5c:	19661503 	stmdbne	r6!, {r0, r1, r8, sl, ip}^
    1f60:	0d03235e 	stceq	3, cr2, [r3, #-376]	; 0xfffffe88
    1f64:	0f03164a 	svceq	0x0003164a
    1f68:	31311866 	teqcc	r1, r6, ror #16
    1f6c:	580f0323 	stmdapl	pc, {r0, r1, r5, r8, r9}	; <UNPREDICTABLE>
    1f70:	15032f13 	strne	r2, [r3, #-3859]	; 0xfffff0ed
    1f74:	31311866 	teqcc	r1, r6, ror #16
    1f78:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
    1f7c:	23313118 	teqcs	r1, #24, 2
    1f80:	18581203 	ldmdane	r8, {r0, r1, r9, ip}^
    1f84:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    1f88:	1d284a14 	vstmdbne	r8!, {s8-s27}
    1f8c:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    1f90:	11031674 	tstne	r3, r4, ror r6
    1f94:	31311866 	teqcc	r1, r6, ror #16
    1f98:	58100323 	ldmdapl	r0, {r0, r1, r5, r8, r9}
    1f9c:	7a033418 	bvc	cf004 <__ram_size__+0xbf004>
    1fa0:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    1fa4:	12032421 	andne	r2, r3, #553648128	; 0x21000000
    1fa8:	12031658 	andne	r1, r3, #88, 12	; 0x5800000
    1fac:	0e031766 	cdpeq	7, 0, cr1, cr3, cr6, {3}
    1fb0:	0c031682 	stceq	6, cr1, [r3], {130}	; 0x82
    1fb4:	241c1666 	ldrcs	r1, [ip], #-1638	; 0xfffff99a
    1fb8:	23336d22 	teqcs	r3, #2176	; 0x880
    1fbc:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    1fc0:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    1fc4:	3f223c0c 	svccc	0x00223c0c
    1fc8:	4d31224d 	lfmmi	f2, 4, [r1, #-308]!	; 0xfffffecc
    1fcc:	223f3122 	eorscs	r3, pc, #-2147483640	; 0x80000008
    1fd0:	d616033f 			; <UNDEFINED> instruction: 0xd616033f
    1fd4:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1fd8:	27741603 	ldrbcs	r1, [r4, -r3, lsl #12]!
    1fdc:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    1fe0:	1e277417 	mcrne	4, 1, r7, cr7, cr7, {0}
    1fe4:	15033222 	strne	r3, [r3, #-546]	; 0xfffffdde
    1fe8:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
    1fec:	74160332 	ldrvc	r0, [r6], #-818	; 0xfffffcce
    1ff0:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1ff4:	16740d03 	ldrbtne	r0, [r4], -r3, lsl #26
    1ff8:	16660c03 	strbtne	r0, [r6], -r3, lsl #24
    1ffc:	17661103 	strbne	r1, [r6, -r3, lsl #2]!
    2000:	03661703 	cmneq	r6, #786432	; 0xc0000
    2004:	3e220109 	sufccs	f0, f2, #1.0
    2008:	03322230 	teqeq	r2, #48, 4
    200c:	034b2010 	movteq	r2, #45072	; 0xb010
    2010:	216679c3 	cmncs	r6, r3, asr #19
    2014:	02040200 	andeq	r0, r4, #0, 4
    2018:	04020035 	streq	r0, [r2], #-53	; 0xffffffcb
    201c:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
    2020:	003d0204 	eorseq	r0, sp, r4, lsl #4
    2024:	06010402 	streq	r0, [r1], -r2, lsl #8
    2028:	034d0620 	movteq	r0, #54816	; 0xd620
    202c:	b3033c0a 	movwlt	r3, #15370	; 0x3c0a
    2030:	03146606 	tsteq	r4, #6291456	; 0x600000
    2034:	03199012 	tsteq	r9, #18
    2038:	03212e0a 			; <UNDEFINED> instruction: 0x03212e0a
    203c:	02187411 	andseq	r7, r8, #285212672	; 0x11000000
    2040:	01010006 	tsteq	r1, r6
    2044:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    2048:	00970002 	addseq	r0, r7, r2
    204c:	01020000 	mrseq	r0, (UNDEF: 2)
    2050:	000d0efb 	strdeq	r0, [sp], -fp
    2054:	01010101 	tsteq	r1, r1, lsl #2
    2058:	01000000 	mrseq	r0, (UNDEF: 0)
    205c:	73010000 	movwvc	r0, #4096	; 0x1000
    2060:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2064:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2068:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    206c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2070:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2074:	31663233 	cmncc	r6, r3, lsr r2
    2078:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    207c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2080:	0000636e 	andeq	r6, r0, lr, ror #6
    2084:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2088:	30316632 	eorscc	r6, r1, r2, lsr r6
    208c:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    2090:	00632e69 	rsbeq	r2, r3, r9, ror #28
    2094:	73000001 	movwvc	r0, #1
    2098:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    209c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20a0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    20a4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    20a8:	73000002 	movwvc	r0, #2
    20ac:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20b4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    20b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    20bc:	74730000 	ldrbtvc	r0, [r3], #-0
    20c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20c4:	5f783031 	svcpl	0x00783031
    20c8:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
    20cc:	00020068 	andeq	r0, r2, r8, rrx
    20d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    20d4:	31663233 	cmncc	r6, r3, lsr r2
    20d8:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    20dc:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    20e0:	00000200 	andeq	r0, r0, r0, lsl #4
    20e4:	02050000 	andeq	r0, r5, #0
    20e8:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
    20ec:	24013e03 	strcs	r3, [r1], #-3587	; 0xfffff1fd
    20f0:	5aac0b03 	bpl	feb04d04 <__ram_end__+0xdeaf4d04>
    20f4:	034a7703 	movteq	r7, #42755	; 0xa703
    20f8:	6c035816 	stcvs	8, cr5, [r3], {22}
    20fc:	580c032e 	stmdapl	ip, {r1, r2, r3, r5, r8, r9}
    2100:	7a03425a 	bvc	d2a70 <__ram_size__+0xc2a70>
    2104:	5814032e 	ldmdapl	r4, {r1, r2, r3, r5, r8, r9}
    2108:	03011303 	movweq	r1, #4867	; 0x1303
    210c:	6203200b 	andvs	r2, r3, #11
    2110:	20150320 	andscs	r0, r5, r0, lsr #6
    2114:	f72e0903 			; <UNDEFINED> instruction: 0xf72e0903
    2118:	10036a23 	andne	r6, r3, r3, lsr #20
    211c:	0111033c 	tsteq	r1, ip, lsr r3
    2120:	03206f03 			; <UNDEFINED> instruction: 0x03206f03
    2124:	34752011 	ldrbtcc	r2, [r5], #-17	; 0xffffffef
    2128:	6803231d 	stmdavs	r3, {r0, r2, r3, r4, r8, r9, sp}
    212c:	15032020 	strne	r2, [r3, #-32]	; 0xffffffe0
    2130:	0903232e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sp}
    2134:	200b0320 	andcs	r0, fp, r0, lsr #6
    2138:	28207503 	stmdacs	r0!, {r0, r1, r8, sl, ip, sp, lr}
    213c:	3377313f 	cmncc	r7, #-1073741809	; 0xc000000f
    2140:	1c402537 	cfstr64ne	mvdx2, [r0], {55}	; 0x37
    2144:	1d313424 	cfldrsne	mvf3, [r1, #-144]!	; 0xffffff70
    2148:	2e560331 	mrccs	3, 2, r0, cr6, cr1, {1}
    214c:	32202e03 	eorcc	r2, r0, #3, 28	; 0x30
    2150:	2141cb4e 	cmpcs	r1, lr, asr #22
    2154:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
    2158:	23232331 			; <UNDEFINED> instruction: 0x23232331
    215c:	23232323 			; <UNDEFINED> instruction: 0x23232323
    2160:	153c0c03 	ldrne	r0, [ip, #-3075]!	; 0xfffff3fd
    2164:	03200c03 			; <UNDEFINED> instruction: 0x03200c03
    2168:	23232074 			; <UNDEFINED> instruction: 0x23232074
    216c:	03232323 			; <UNDEFINED> instruction: 0x03232323
    2170:	1d1a2e0d 	ldcne	14, cr2, [sl, #-52]	; 0xffffffcc
    2174:	0e034f23 	cdpeq	15, 0, cr4, cr3, cr3, {1}
    2178:	231d1a66 	tstcs	sp, #417792	; 0x66000
    217c:	6616034f 	ldrvs	r0, [r6], -pc, asr #6
    2180:	4f010b03 	svcmi	0x00010b03
    2184:	231d251b 	tstcs	sp, #113246208	; 0x6c00000
    2188:	4a160333 	bmi	582e5c <__ram_size__+0x572e5c>
    218c:	2b010903 	blcs	445a0 <__ram_size__+0x345a0>
    2190:	0f033323 	svceq	0x00033323
    2194:	0d03174a 	stceq	7, cr1, [r3, #-296]	; 0xfffffed8
    2198:	0321172e 			; <UNDEFINED> instruction: 0x0321172e
    219c:	3f172e0f 	svccc	0x00172e0f
    21a0:	1b253725 	blne	94fe3c <__ram_size__+0x93fe3c>
    21a4:	4a0e0333 	bmi	382e78 <__ram_size__+0x372e78>
    21a8:	4f231d1a 	svcmi	0x00231d1a
    21ac:	18661003 	stmdane	r6!, {r0, r1, ip}^
    21b0:	580b0368 	stmdapl	fp, {r3, r5, r6, r8, r9}
    21b4:	660e0317 			; <UNDEFINED> instruction: 0x660e0317
    21b8:	4f231d1a 	svcmi	0x00231d1a
    21bc:	19661103 	stmdbne	r6!, {r0, r1, r8, ip}^
    21c0:	03333323 	teqeq	r3, #-1946157056	; 0x8c000000
    21c4:	2117200a 	tstcs	r7, sl
    21c8:	1a2e1003 	bne	b861dc <__ram_size__+0xb761dc>
    21cc:	2537361d 	ldrcs	r3, [r7, #-1565]!	; 0xfffff9e3
    21d0:	1803331b 	stmdane	r3, {r0, r1, r3, r4, r8, r9, ip, sp}
    21d4:	0b031a4a 	bleq	c8b04 <__ram_size__+0xb8b04>
    21d8:	19032120 	stmdbne	r3, {r5, r8, sp}
    21dc:	1503184a 	strne	r1, [r3, #-2122]	; 0xfffff7b6
    21e0:	2010034a 	andscs	r0, r0, sl, asr #6
    21e4:	00237f23 	eoreq	r7, r3, r3, lsr #30
    21e8:	23010402 	movwcs	r0, #5122	; 0x1402
    21ec:	03660903 	cmneq	r6, #49152	; 0xc000
    21f0:	0a03201a 	beq	ca260 <__ram_size__+0xba260>
    21f4:	00090201 	andeq	r0, r9, r1, lsl #4
    21f8:	00b10101 	adcseq	r0, r1, r1, lsl #2
    21fc:	00020000 	andeq	r0, r2, r0
    2200:	00000075 	andeq	r0, r0, r5, ror r0
    2204:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2208:	0101000d 	tsteq	r1, sp
    220c:	00000101 	andeq	r0, r0, r1, lsl #2
    2210:	00000100 	andeq	r0, r0, r0, lsl #2
    2214:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2218:	31663233 	cmncc	r6, r3, lsr r2
    221c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2220:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2224:	73006372 	movwvc	r6, #882	; 0x372
    2228:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    222c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2230:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2234:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2238:	74730000 	ldrbtvc	r0, [r3], #-0
    223c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2240:	5f783031 	svcpl	0x00783031
    2244:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
    2248:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    224c:	00010063 	andeq	r0, r1, r3, rrx
    2250:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2254:	31663233 	cmncc	r6, r3, lsr r2
    2258:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2260 <_Minimum_Stack_Size+0x2160>
    225c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2260:	00020068 	andeq	r0, r2, r8, rrx
    2264:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2268:	31663233 	cmncc	r6, r3, lsr r2
    226c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 21b4 <_Minimum_Stack_Size+0x20b4>
    2270:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2274:	00000200 	andeq	r0, r0, r0, lsl #4
    2278:	02050000 	andeq	r0, r5, #0
    227c:	08006988 	stmdaeq	r0, {r3, r7, r8, fp, sp, lr}
    2280:	24012b03 	strcs	r2, [r1], #-2819	; 0xfffff4fd
    2284:	0d034e22 	stceq	14, cr4, [r3, #-136]	; 0xffffff78
    2288:	0f031666 	svceq	0x00031666
    228c:	4c3e1666 	ldcmi	6, cr1, [lr], #-408	; 0xfffffe68
    2290:	0d035c30 	stceq	12, cr5, [r3, #-192]	; 0xffffff40
    2294:	221e2666 	andscs	r2, lr, #106954752	; 0x6600000
    2298:	660c0340 	strvs	r0, [ip], -r0, asr #6
    229c:	0e032f13 	mcreq	15, 0, r2, cr3, cr3, {0}
    22a0:	010a034a 	tsteq	sl, sl, asr #6
    22a4:	0b03323e 	bleq	ceba4 <__ram_size__+0xbeba4>
    22a8:	06022f20 	streq	r2, [r2], -r0, lsr #30
    22ac:	ae010100 	adfges	f0, f1, f0
    22b0:	02000004 	andeq	r0, r0, #4
    22b4:	00009700 	andeq	r9, r0, r0, lsl #14
    22b8:	fb010200 	blx	42ac2 <__ram_size__+0x32ac2>
    22bc:	01000d0e 	tsteq	r0, lr, lsl #26
    22c0:	00010101 	andeq	r0, r1, r1, lsl #2
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
    22cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    22d0:	5f783031 	svcpl	0x00783031
    22d4:	2f62696c 	svccs	0x0062696c
    22d8:	00637273 	rsbeq	r7, r3, r3, ror r2
    22dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    22e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    22e4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    22e8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    22ec:	73000063 	movwvc	r0, #99	; 0x63
    22f0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22f8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    22fc:	0100632e 	tsteq	r0, lr, lsr #6
    2300:	74730000 	ldrbtvc	r0, [r3], #-0
    2304:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2308:	5f783031 	svcpl	0x00783031
    230c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    2310:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2314:	74730000 	ldrbtvc	r0, [r3], #-0
    2318:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    231c:	5f783031 	svcpl	0x00783031
    2320:	2e70616d 	rpwcssz	f6, f0, #5.0
    2324:	00020068 	andeq	r0, r2, r8, rrx
    2328:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    232c:	31663233 	cmncc	r6, r3, lsr r2
    2330:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2338 <_Minimum_Stack_Size+0x2238>
    2334:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
    2338:	00000200 	andeq	r0, r0, r0, lsl #4
    233c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2340:	30316632 	eorscc	r6, r1, r2, lsr r6
    2344:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2348:	00682e63 	rsbeq	r2, r8, r3, ror #28
    234c:	00000002 	andeq	r0, r0, r2
    2350:	14020500 	strne	r0, [r2], #-1280	; 0xfffffb00
    2354:	0308006a 	movweq	r0, #32874	; 0x806a
    2358:	240117ee 	strcs	r1, [r1], #-2030	; 0xfffff812
    235c:	211f2168 	tstcs	pc, r8, ror #2
    2360:	21235c6a 			; <UNDEFINED> instruction: 0x21235c6a
    2364:	242e1b03 	strtcs	r1, [lr], #-2819	; 0xfffff4fd
    2368:	32c02168 	sbccc	r2, r0, #104, 2
    236c:	2123242a 			; <UNDEFINED> instruction: 0x2123242a
    2370:	2e68d503 	cdpcs	5, 6, cr13, cr8, cr3, {0}
    2374:	034bec24 	movteq	lr, #48164	; 0xbc24
    2378:	15083c77 	strne	r3, [r8, #-3191]	; 0xfffff389
    237c:	4a090359 	bmi	2430e8 <__ram_size__+0x2330e8>
    2380:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    2384:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    2388:	404b404b 	submi	r4, fp, fp, asr #32
    238c:	404b404b 	submi	r4, fp, fp, asr #32
    2390:	7a034259 	bvc	d2cfc <__ram_size__+0xc2cfc>
    2394:	9015032e 	andsls	r0, r5, lr, lsr #6
    2398:	3d1f2119 	ldfccs	f2, [pc, #-100]	; 233c <_Minimum_Stack_Size+0x223c>
    239c:	30313177 	eorscc	r3, r1, r7, ror r1
    23a0:	01040200 	mrseq	r0, R12_usr
    23a4:	4d063c06 	stcmi	12, cr3, [r6, #-24]	; 0xffffffe8
    23a8:	03581103 	cmpeq	r8, #-1073741824	; 0xc0000000
    23ac:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    23b0:	200a0320 	andcs	r0, sl, r0, lsr #6
    23b4:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    23b8:	032b501d 			; <UNDEFINED> instruction: 0x032b501d
    23bc:	7a032009 	bvc	ca3e8 <__ram_size__+0xba3e8>
    23c0:	0323262e 			; <UNDEFINED> instruction: 0x0323262e
    23c4:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    23c8:	251b2220 	ldrcs	r2, [fp, #-544]	; 0xfffffde0
    23cc:	03206903 			; <UNDEFINED> instruction: 0x03206903
    23d0:	00252012 	eoreq	r2, r5, r2, lsl r0
    23d4:	06010402 	streq	r0, [r1], -r2, lsl #8
    23d8:	15030620 	strne	r0, [r3, #-1568]	; 0xfffff9e0
    23dc:	2e76034a 	cdpcs	3, 7, cr0, cr6, cr10, {2}
    23e0:	1d26311d 	stfnes	f3, [r6, #-116]!	; 0xffffff8c
    23e4:	0a031c35 	beq	c94c0 <__ram_size__+0xb94c0>
    23e8:	23235b20 			; <UNDEFINED> instruction: 0x23235b20
    23ec:	03581003 	cmpeq	r8, #3
    23f0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    23f4:	200a0320 	andcs	r0, sl, r0, lsr #6
    23f8:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    23fc:	2b314d1d 	blcs	c55878 <__ram_size__+0xc45878>
    2400:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    2404:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    2408:	31201203 			; <UNDEFINED> instruction: 0x31201203
    240c:	0022231d 	eoreq	r2, r2, sp, lsl r3
    2410:	06010402 	streq	r0, [r1], -r2, lsl #8
    2414:	3152063c 	cmpcc	r2, ip, lsr r6
    2418:	3f31231d 	svccc	0x0031231d
    241c:	79033f40 	stmdbvc	r3, {r6, r8, r9, sl, fp, ip, sp}
    2420:	4e312720 	cdpmi	7, 3, cr2, cr1, cr0, {1}
    2424:	10032323 	andne	r2, r3, r3, lsr #6
    2428:	010a034a 	tsteq	sl, sl, asr #6
    242c:	03207603 			; <UNDEFINED> instruction: 0x03207603
    2430:	235b200a 	cmpcs	fp, #10
    2434:	501d2623 	andspl	r2, sp, r3, lsr #12
    2438:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    243c:	6e033123 	adfvssp	f3, f3, f3
    2440:	20120320 	andscs	r0, r2, r0, lsr #6
    2444:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    2448:	01040200 	mrseq	r0, R12_usr
    244c:	52063c06 	andpl	r3, r6, #1536	; 0x600
    2450:	200a0331 	andcs	r0, sl, r1, lsr r3
    2454:	232e7303 			; <UNDEFINED> instruction: 0x232e7303
    2458:	03233531 			; <UNDEFINED> instruction: 0x03233531
    245c:	0a032076 	beq	ca63c <__ram_size__+0xba63c>
    2460:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
    2464:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    2468:	0a032076 	beq	ca648 <__ram_size__+0xba648>
    246c:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    2470:	24200a03 	strtcs	r0, [r0], #-2563	; 0xfffff5fd
    2474:	10032323 	andne	r2, r3, r3, lsr #6
    2478:	010a034a 	tsteq	sl, sl, asr #6
    247c:	03207603 			; <UNDEFINED> instruction: 0x03207603
    2480:	235b200a 	cmpcs	fp, #10
    2484:	501d2623 	andspl	r2, sp, r3, lsr #12
    2488:	1d23312b 	stfnes	f3, [r3, #-172]!	; 0xffffff54
    248c:	6e033123 	adfvssp	f3, f3, f3
    2490:	20120320 	andscs	r0, r2, r0, lsr #6
    2494:	20740331 	rsbscs	r0, r4, r1, lsr r3
    2498:	30200c03 	eorcc	r0, r0, r3, lsl #24
    249c:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
    24a0:	2e060104 	adfcss	f0, f6, f4
    24a4:	311d5206 	tstcc	sp, r6, lsl #4
    24a8:	03232340 			; <UNDEFINED> instruction: 0x03232340
    24ac:	034a0198 	movteq	r0, #41368	; 0xa198
    24b0:	1003010d 	andne	r0, r3, sp, lsl #2
    24b4:	3d141208 	lfmcc	f1, 4, [r4, #-32]	; 0xffffffe0
    24b8:	0321212f 			; <UNDEFINED> instruction: 0x0321212f
    24bc:	2f142e0c 	svccs	0x00142e0c
    24c0:	21212121 			; <UNDEFINED> instruction: 0x21212121
    24c4:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    24c8:	1e22142e 	cdpne	4, 2, cr1, cr2, cr14, {1}
    24cc:	21212121 			; <UNDEFINED> instruction: 0x21212121
    24d0:	142e0c03 	strtne	r0, [lr], #-3075	; 0xfffff3fd
    24d4:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
    24d8:	0d032121 	stfeqs	f2, [r3, #-132]	; 0xffffff7c
    24dc:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    24e0:	660e034f 	strvs	r0, [lr], -pc, asr #6
    24e4:	6b232b1a 	blvs	8cd154 <__ram_size__+0x8bd154>
    24e8:	19583c03 	ldmdbne	r8, {r0, r1, sl, fp, ip, sp}^
    24ec:	192e1803 	stmdbne	lr!, {r0, r1, fp, ip}
    24f0:	034a1603 	movteq	r1, #42499	; 0xa603
    24f4:	232b010a 			; <UNDEFINED> instruction: 0x232b010a
    24f8:	660d0333 			; <UNDEFINED> instruction: 0x660d0333
    24fc:	74110317 	ldrvc	r0, [r1], #-791	; 0xfffffce9
    2500:	01029203 	tsteq	r2, r3, lsl #4
    2504:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    2508:	03207dee 			; <UNDEFINED> instruction: 0x03207dee
    250c:	28206617 	stmdacs	r0!, {r0, r1, r2, r4, r9, sl, sp, lr}
    2510:	03207803 			; <UNDEFINED> instruction: 0x03207803
    2514:	222c2e0a 	eorcs	r2, ip, #10, 28	; 0xa0
    2518:	01e40340 	mvneq	r0, r0, asr #6
    251c:	234d232e 	movtcs	r2, #54062	; 0xd32e
    2520:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    2524:	6600ef03 	strvs	lr, [r0], -r3, lsl #30
    2528:	6c200903 	stcvs	9, cr0, [r0], #-12
    252c:	7f980323 	svcvc	0x00980323
    2530:	200a032e 	andcs	r0, sl, lr, lsr #6
    2534:	58090331 	stmdapl	r9, {r0, r4, r5, r8, r9}
    2538:	2e190331 	mrccs	3, 0, r0, cr9, cr1, {1}
    253c:	3d033128 	stfccs	f3, [r3, #-160]	; 0xffffff60
    2540:	03231866 			; <UNDEFINED> instruction: 0x03231866
    2544:	23192e13 	tstcs	r9, #304	; 0x130
    2548:	1603234d 	strne	r2, [r3], -sp, asr #6
    254c:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    2550:	2e1d0323 	cdpcs	3, 1, cr0, cr13, cr3, {1}
    2554:	23200c03 			; <UNDEFINED> instruction: 0x23200c03
    2558:	79032723 	stmdbvc	r3, {r0, r1, r5, r8, r9, sl, sp}
    255c:	3246272e 	subcc	r2, r6, #12058624	; 0xb80000
    2560:	251c242a 	ldrcs	r2, [ip, #-1066]	; 0xfffffbd6
    2564:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    2568:	23233224 			; <UNDEFINED> instruction: 0x23233224
    256c:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    2570:	234d2319 	movtcs	r2, #54041	; 0xd319
    2574:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    2578:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    257c:	23192e12 	tstcs	r9, #288	; 0x120
    2580:	1203234d 	andne	r2, r3, #872415233	; 0x34000001
    2584:	4d23182e 	stcmi	8, cr1, [r3, #-184]!	; 0xffffff48
    2588:	2e0e033f 	mcrcs	3, 0, r0, cr14, cr15, {1}
    258c:	4f231d1a 	svcmi	0x00231d1a
    2590:	1a660e03 	bne	1985da4 <__ram_size__+0x1975da4>
    2594:	034f231d 	movteq	r2, #62237	; 0xf31d
    2598:	1d1a660f 	ldcne	6, cr6, [sl, #-60]	; 0xffffffc4
    259c:	0f034f23 	svceq	0x00034f23
    25a0:	231d1a66 	tstcs	sp, #417792	; 0x66000
    25a4:	6612034f 	ldrvs	r0, [r2], -pc, asr #6
    25a8:	234d2319 	movtcs	r2, #54041	; 0xd319
    25ac:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    25b0:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    25b4:	23192e11 	tstcs	r9, #272	; 0x110
    25b8:	1103234d 	tstne	r3, sp, asr #6
    25bc:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    25c0:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    25c4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    25c8:	1a2e1003 	bne	b865dc <__ram_size__+0xb765dc>
    25cc:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    25d0:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    25d4:	1003234d 	andne	r2, r3, sp, asr #6
    25d8:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    25dc:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    25e0:	234d2319 	movtcs	r2, #54041	; 0xd319
    25e4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    25e8:	033f3123 	teqeq	pc, #-1073741816	; 0xc0000008
    25ec:	23192e10 	tstcs	r9, #16, 28	; 0x100
    25f0:	1003234d 	andne	r2, r3, sp, asr #6
    25f4:	3123192e 			; <UNDEFINED> instruction: 0x3123192e
    25f8:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    25fc:	234b2319 	movtcs	r2, #45849	; 0xb319
    2600:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    2604:	03234b23 			; <UNDEFINED> instruction: 0x03234b23
    2608:	23192e10 	tstcs	r9, #16, 28	; 0x100
    260c:	0f033f4b 	svceq	0x00033f4b
    2610:	4b23192e 	blmi	8c8ad0 <__ram_size__+0x8b8ad0>
    2614:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    2618:	3f4b2319 	svccc	0x004b2319
    261c:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    2620:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    2624:	23192e10 	tstcs	r9, #16, 28	; 0x100
    2628:	14033f4b 	strne	r3, [r3], #-3915	; 0xfffff0b5
    262c:	1d23272e 	stcne	7, cr2, [r3, #-184]!	; 0xffffff48
    2630:	58120369 	ldmdapl	r2, {r0, r3, r5, r6, r8, r9}
    2634:	691d2327 	ldmdbvs	sp, {r0, r1, r2, r5, r8, r9, sp}
    2638:	19581e03 	ldmdbne	r8, {r0, r1, r9, sl, fp, ip}^
    263c:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    2640:	34694d68 	strbtcc	r4, [r9], #-3432	; 0xfffff298
    2644:	03311d69 	teqeq	r1, #6720	; 0x1a40
    2648:	1d1a580e 	ldcne	8, cr5, [sl, #-56]	; 0xffffffc8
    264c:	10034f23 	andne	r4, r3, r3, lsr #30
    2650:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2654:	660e034f 	strvs	r0, [lr], -pc, asr #6
    2658:	4f231d1a 	svcmi	0x00231d1a
    265c:	18661003 	stmdane	r6!, {r0, r1, ip}^
    2660:	58180369 	ldmdapl	r8, {r0, r3, r5, r6, r8, r9}
    2664:	12036919 	andne	r6, r3, #409600	; 0x64000
    2668:	03691858 	cmneq	r9, #88, 16	; 0x580000
    266c:	69185811 	ldmdbvs	r8, {r0, r4, fp, ip, lr}
    2670:	17580c03 	ldrbne	r0, [r8, -r3, lsl #24]
    2674:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    2678:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    267c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2680:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2684:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2688:	183c1303 	ldmdane	ip!, {r0, r1, r8, r9, ip}
    268c:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    2690:	fb036918 	blx	dcafa <__ram_size__+0xccafa>
    2694:	2820746f 	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2698:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    269c:	13032076 	movwne	r2, #12406	; 0x3076
    26a0:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    26a4:	3f4d2640 	svccc	0x004d2640
    26a8:	035b3f32 	cmpeq	fp, #50, 30	; 0xc8
    26ac:	6f032011 	svcvs	0x00032011
    26b0:	3f32332e 	svccc	0x0032332e
    26b4:	032c225b 			; <UNDEFINED> instruction: 0x032c225b
    26b8:	182e0fe1 	stmdane	lr!, {r0, r5, r6, r7, r8, r9, sl, fp}
    26bc:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    26c0:	82036918 	andhi	r6, r3, #24, 18	; 0x60000
    26c4:	0903746f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    26c8:	20770320 	rsbscs	r0, r7, r0, lsr #6
    26cc:	234a0903 	movtcs	r0, #43267	; 0xa903
    26d0:	20200333 	eorcs	r0, r0, r3, lsr r3
    26d4:	302e6003 	eorcc	r6, lr, r3
    26d8:	16033331 			; <UNDEFINED> instruction: 0x16033331
    26dc:	2e6a0320 	cdpcs	3, 6, cr0, cr10, cr0, {1}
    26e0:	13ea0330 	mvnne	r0, #48, 6	; 0xc0000000
    26e4:	6c96033c 	ldcvs	3, cr0, [r6], {60}	; 0x3c
    26e8:	13ea0320 	mvnne	r0, #32, 6	; 0x80000000
    26ec:	1f215a20 	svcne	0x00215a20
    26f0:	77243359 			; <UNDEFINED> instruction: 0x77243359
    26f4:	206c8f03 	rsbcs	r8, ip, r3, lsl #30
    26f8:	2013f203 	andscs	pc, r3, r3, lsl #4
    26fc:	206c9a03 	rsbcs	r9, ip, r3, lsl #20
    2700:	032e7403 			; <UNDEFINED> instruction: 0x032e7403
    2704:	5a2e1491 	bpl	b87950 <__ram_size__+0xb77950>
    2708:	82090321 	andhi	r0, r9, #-2080374784	; 0x84000000
    270c:	241c3246 	ldrcs	r3, [ip], #-582	; 0xfffffdba
    2710:	6bea0331 	blvs	ffa833dc <__ram_end__+0xdfa733dc>
    2714:	95032220 	strls	r2, [r3, #-544]	; 0xfffffde0
    2718:	e9032e14 	stmdb	r3, {r2, r4, r9, sl, fp, sp}
    271c:	e003206b 	and	r2, r3, fp, rrx
    2720:	3f182e10 	svccc	0x00182e10
    2724:	17580b03 	ldrbne	r0, [r8, -r3, lsl #22]
    2728:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    272c:	0b032117 	bleq	cab90 <__ram_size__+0xbab90>
    2730:	0321172e 			; <UNDEFINED> instruction: 0x0321172e
    2734:	2f172e0b 	svccs	0x00172e0b
    2738:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    273c:	2e0a0321 	cdpcs	3, 0, cr0, cr10, cr1, {1}
    2740:	18032117 	stmdane	r3, {r0, r1, r2, r4, r8, sp}
    2744:	21281a2e 			; <UNDEFINED> instruction: 0x21281a2e
    2748:	03823403 	orreq	r3, r2, #50331648	; 0x3000000
    274c:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    2750:	0200222c 	andeq	r2, r0, #44, 4	; 0xc0000002
    2754:	51220104 			; <UNDEFINED> instruction: 0x51220104
    2758:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    275c:	01000402 	tsteq	r0, r2, lsl #8
    2760:	0001b501 	andeq	fp, r1, r1, lsl #10
    2764:	9b000200 	blls	2f6c <_Minimum_Stack_Size+0x2e6c>
    2768:	02000000 	andeq	r0, r0, #0
    276c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2770:	01010100 	mrseq	r0, (UNDEF: 17)
    2774:	00000001 	andeq	r0, r0, r1
    2778:	01000001 	tsteq	r0, r1
    277c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2780:	30316632 	eorscc	r6, r1, r2, lsr r6
    2784:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2788:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    278c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
    2790:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2794:	5f783031 	svcpl	0x00783031
    2798:	2f62696c 	svccs	0x0062696c
    279c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    27a0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    27a4:	31663233 	cmncc	r6, r3, lsr r2
    27a8:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f80 <_Minimum_Stack_Size+0x1e80>
    27ac:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    27b0:	0100632e 	tsteq	r0, lr, lsr #6
    27b4:	74730000 	ldrbtvc	r0, [r3], #-0
    27b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    27bc:	5f783031 	svcpl	0x00783031
    27c0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    27c4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    27c8:	74730000 	ldrbtvc	r0, [r3], #-0
    27cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    27d0:	5f783031 	svcpl	0x00783031
    27d4:	2e70616d 	rpwcssz	f6, f0, #5.0
    27d8:	00020068 	andeq	r0, r2, r8, rrx
    27dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    27e0:	31663233 	cmncc	r6, r3, lsr r2
    27e4:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1fbc <_Minimum_Stack_Size+0x1ebc>
    27e8:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    27ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    27f0:	74730000 	ldrbtvc	r0, [r3], #-0
    27f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    27f8:	5f783031 	svcpl	0x00783031
    27fc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2800:	00020068 	andeq	r0, r2, r8, rrx
    2804:	05000000 	streq	r0, [r0, #-0]
    2808:	00744002 	rsbseq	r4, r4, r2
    280c:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    2810:	3f082401 	svccc	0x00082401
    2814:	03581b03 	cmpeq	r8, #3072	; 0xc00
    2818:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    281c:	594e594e 	stmdbpl	lr, {r1, r2, r3, r6, r8, fp, ip, lr}^
    2820:	0342594e 	movteq	r5, #10574	; 0x294e
    2824:	16032e7a 			; <UNDEFINED> instruction: 0x16032e7a
    2828:	3c150382 	ldccc	3, cr0, [r5], {130}	; 0x82
    282c:	23660903 	cmncs	r6, #49152	; 0xc000
    2830:	23c80c03 	biccs	r0, r8, #768	; 0x300
    2834:	03585003 	cmpeq	r8, #3
    2838:	43242e39 			; <UNDEFINED> instruction: 0x43242e39
    283c:	674e241c 	smlaldvs	r2, lr, ip, r4
    2840:	033d934e 	teqeq	sp, #939524097	; 0x38000001
    2844:	4014580b 	andsmi	r5, r4, fp, lsl #16
    2848:	21212f1d 			; <UNDEFINED> instruction: 0x21212f1d
    284c:	2e100321 	cdpcs	3, 1, cr0, cr0, cr1, {1}
    2850:	033c0b03 	teqeq	ip, #3072	; 0xc00
    2854:	0c03ac0d 	stceq	12, cr10, [r3], {13}
    2858:	212f142e 			; <UNDEFINED> instruction: 0x212f142e
    285c:	2e0f0321 	cdpcs	3, 0, cr0, cr15, cr1, {1}
    2860:	4f231d1a 	svcmi	0x00231d1a
    2864:	03661e03 	cmneq	r6, #3, 28	; 0x30
    2868:	6e030112 	mcrvs	1, 0, r0, cr3, cr2, {0}
    286c:	200d0320 	andcs	r0, sp, r0, lsr #6
    2870:	224c1e35 	subcs	r1, ip, #848	; 0x350
    2874:	24322230 	ldrtcs	r2, [r2], #-560	; 0xfffffdd0
    2878:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    287c:	0a034a15 	beq	d50d8 <__ram_size__+0xc50d8>
    2880:	34242a01 	strtcc	r2, [r4], #-2561	; 0xfffff5ff
    2884:	184a0f03 	stmdane	sl, {r0, r1, r8, r9, sl, fp}^
    2888:	58110368 	ldmdapl	r1, {r3, r5, r6, r8, r9}
    288c:	0f036717 	svceq	0x00036717
    2890:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    2894:	6613034f 	ldrvs	r0, [r3], -pc, asr #6
    2898:	0f036717 	svceq	0x00036717
    289c:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    28a0:	660f034f 	strvs	r0, [pc], -pc, asr #6
    28a4:	4a0d0318 	bmi	34350c <__ram_size__+0x33350c>
    28a8:	0c032117 	stfeqs	f2, [r3], {23}
    28ac:	0e03173c 	mcreq	7, 0, r1, cr3, cr12, {1}
    28b0:	033e1766 	teqeq	lr, #26738688	; 0x1980000
    28b4:	4c17660f 	ldcmi	6, cr6, [r7], {15}
    28b8:	1a580f03 	bne	16064cc <__ram_size__+0x15f64cc>
    28bc:	034f231d 	movteq	r2, #62237	; 0xf31d
    28c0:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    28c4:	10034f23 	andne	r4, r3, r3, lsr #30
    28c8:	231d1a66 	tstcs	sp, #417792	; 0x66000
    28cc:	6612034f 	ldrvs	r0, [r2], -pc, asr #6
    28d0:	0f036717 	svceq	0x00036717
    28d4:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    28d8:	661b034f 	ldrvs	r0, [fp], -pc, asr #6
    28dc:	0321281a 			; <UNDEFINED> instruction: 0x0321281a
    28e0:	03184a23 	tsteq	r8, #143360	; 0x23000
    28e4:	0f034a1b 	svceq	0x00034a1b
    28e8:	20710301 	rsbscs	r0, r1, r1, lsl #6
    28ec:	31200a03 			; <UNDEFINED> instruction: 0x31200a03
    28f0:	22301e32 	eorscs	r1, r0, #800	; 0x320
    28f4:	42322230 	eorsmi	r2, r2, #48, 4
    28f8:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
    28fc:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    2900:	001e0104 	andseq	r0, lr, r4, lsl #2
    2904:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    2908:	01040200 	mrseq	r0, R12_usr
    290c:	03245c33 			; <UNDEFINED> instruction: 0x03245c33
    2910:	0b032023 	bleq	ca9a4 <__ram_size__+0xba9a4>
    2914:	00080201 	andeq	r0, r8, r1, lsl #4
    2918:	00a00101 	adceq	r0, r0, r1, lsl #2
    291c:	00020000 	andeq	r0, r2, r0
    2920:	00000039 	andeq	r0, r0, r9, lsr r0
    2924:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2928:	0101000d 	tsteq	r1, sp
    292c:	00000101 	andeq	r0, r0, r1, lsl #2
    2930:	00000100 	andeq	r0, r0, r0, lsl #2
    2934:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2938:	31663233 	cmncc	r6, r3, lsr r2
    293c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2940:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2944:	00006372 	andeq	r6, r0, r2, ror r3
    2948:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
    294c:	336d7865 	cmncc	sp, #6619136	; 0x650000
    2950:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2954:	732e6f72 			; <UNDEFINED> instruction: 0x732e6f72
    2958:	00000100 	andeq	r0, r0, r0, lsl #2
    295c:	02050000 	andeq	r0, r5, #0
    2960:	0800778c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp, lr}
    2964:	21013403 	tstcs	r1, r3, lsl #8
    2968:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    296c:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    2970:	2f200b03 	svccs	0x00200b03
    2974:	2f200b03 	svccs	0x00200b03
    2978:	2f200b03 	svccs	0x00200b03
    297c:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    2980:	2f200b03 	svccs	0x00200b03
    2984:	2f200b03 	svccs	0x00200b03
    2988:	200a032f 	andcs	r0, sl, pc, lsr #6
    298c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2990:	200b032f 	andcs	r0, fp, pc, lsr #6
    2994:	200b032f 	andcs	r0, fp, pc, lsr #6
    2998:	200a032f 	andcs	r0, sl, pc, lsr #6
    299c:	200b0321 	andcs	r0, fp, r1, lsr #6
    29a0:	200b0321 	andcs	r0, fp, r1, lsr #6
    29a4:	200b0321 	andcs	r0, fp, r1, lsr #6
    29a8:	200b0321 	andcs	r0, fp, r1, lsr #6
    29ac:	200b032f 	andcs	r0, fp, pc, lsr #6
    29b0:	200a032f 	andcs	r0, sl, pc, lsr #6
    29b4:	200b0321 	andcs	r0, fp, r1, lsr #6
    29b8:	00010221 	andeq	r0, r1, r1, lsr #4
    29bc:	006c0101 	rsbeq	r0, ip, r1, lsl #2
    29c0:	00020000 	andeq	r0, r2, r0
    29c4:	0000003b 	andeq	r0, r0, fp, lsr r0
    29c8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    29cc:	0101000d 	tsteq	r1, sp
    29d0:	00000101 	andeq	r0, r0, r1, lsl #2
    29d4:	00000100 	andeq	r0, r0, r0, lsl #2
    29d8:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    29dc:	31663233 	cmncc	r6, r3, lsr r2
    29e0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    29e4:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    29e8:	00006372 	andeq	r6, r0, r2, ror r3
    29ec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    29f0:	30316632 	eorscc	r6, r1, r2, lsr r6
    29f4:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xfffff088
    29f8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    29fc:	0100632e 	tsteq	r0, lr, lsr #6
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	77fc0205 	ldrbvc	r0, [ip, r5, lsl #4]!
    2a08:	91030800 	tstls	r3, r0, lsl #16
    2a0c:	007b0101 	rsbseq	r0, fp, r1, lsl #2
    2a10:	06010402 	streq	r0, [r1], -r2, lsl #8
    2a14:	00300620 	eorseq	r0, r0, r0, lsr #12
    2a18:	6c010402 	cfstrsvs	mvf0, [r1], {2}
    2a1c:	01040200 	mrseq	r0, R12_usr
    2a20:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
    2a24:	42301e01 	eorsmi	r1, r0, #1, 28
    2a28:	000f022f 	andeq	r0, pc, pc, lsr #4
    2a2c:	Address 0x00002a2c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000002 	andeq	r0, r0, r2
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003136 	stmdaeq	r0, {r1, r2, r4, r5, r8, ip, sp}
      2c:	00000002 	andeq	r0, r0, r2
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
      3c:	00000002 	andeq	r0, r0, r2
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	0800313a 	stmdaeq	r0, {r1, r3, r4, r5, r8, ip, sp}
      4c:	00000002 	andeq	r0, r0, r2
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	0800313c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp}
      5c:	00000002 	andeq	r0, r0, r2
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	0800313e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, ip, sp}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000000 	andeq	r0, r0, r0
      78:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000000 	andeq	r0, r0, r0
      88:	08003142 	stmdaeq	r0, {r1, r6, r8, ip, sp}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000000 	andeq	r0, r0, r0
      98:	08003144 	stmdaeq	r0, {r2, r6, r8, ip, sp}
      9c:	00000004 	andeq	r0, r0, r4
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000000 	andeq	r0, r0, r0
      a8:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000000 	andeq	r0, r0, r0
      b8:	0800314a 	stmdaeq	r0, {r1, r3, r6, r8, ip, sp}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000000 	andeq	r0, r0, r0
      d8:	0800314e 	stmdaeq	r0, {r1, r2, r3, r6, r8, ip, sp}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000000 	andeq	r0, r0, r0
      e8:	08003150 	stmdaeq	r0, {r4, r6, r8, ip, sp}
      ec:	00000002 	andeq	r0, r0, r2
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000000 	andeq	r0, r0, r0
      f8:	08003152 	stmdaeq	r0, {r1, r4, r6, r8, ip, sp}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000000 	andeq	r0, r0, r0
     108:	08003154 	stmdaeq	r0, {r2, r4, r6, r8, ip, sp}
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000000 	andeq	r0, r0, r0
     118:	08003156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip, sp}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000000 	andeq	r0, r0, r0
     128:	08003158 	stmdaeq	r0, {r3, r4, r6, r8, ip, sp}
     12c:	00000002 	andeq	r0, r0, r2
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	0800315a 	stmdaeq	r0, {r1, r3, r4, r6, r8, ip, sp}
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000000 	andeq	r0, r0, r0
     148:	0800315c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp}
     14c:	00000002 	andeq	r0, r0, r2
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000000 	andeq	r0, r0, r0
     158:	0800315e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, ip, sp}
     15c:	00000002 	andeq	r0, r0, r2
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000000 	andeq	r0, r0, r0
     168:	08003160 	stmdaeq	r0, {r5, r6, r8, ip, sp}
     16c:	00000002 	andeq	r0, r0, r2
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000000 	andeq	r0, r0, r0
     178:	08003162 	stmdaeq	r0, {r1, r5, r6, r8, ip, sp}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000000 	andeq	r0, r0, r0
     188:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
     18c:	00000002 	andeq	r0, r0, r2
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	08003166 	stmdaeq	r0, {r1, r2, r5, r6, r8, ip, sp}
     19c:	00000002 	andeq	r0, r0, r2
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	0800316a 	stmdaeq	r0, {r1, r3, r5, r6, r8, ip, sp}
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}
     1cc:	00000004 	andeq	r0, r0, r4
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     1dc:	00000002 	andeq	r0, r0, r2
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	08003172 	stmdaeq	r0, {r1, r4, r5, r6, r8, ip, sp}
     1ec:	00000002 	andeq	r0, r0, r2
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip
     204:	00000000 	andeq	r0, r0, r0
     208:	08003176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, ip, sp}
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000000 	andeq	r0, r0, r0
     218:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
     21c:	00000002 	andeq	r0, r0, r2
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000000 	andeq	r0, r0, r0
     228:	0800317a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, ip, sp}
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000000 	andeq	r0, r0, r0
     238:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
     23c:	00000002 	andeq	r0, r0, r2
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000000 	andeq	r0, r0, r0
     248:	0800317e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip, sp}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
     254:	00000000 	andeq	r0, r0, r0
     258:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     25c:	00000002 	andeq	r0, r0, r2
     260:	00000018 	andeq	r0, r0, r8, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08003182 	stmdaeq	r0, {r1, r7, r8, ip, sp}
     26c:	000000aa 	andeq	r0, r0, sl, lsr #1
     270:	83100e41 	tsthi	r0, #1040	; 0x410
     274:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     278:	00018e02 	andeq	r8, r1, r2, lsl #28
     27c:	0000000c 	andeq	r0, r0, ip
     280:	00000000 	andeq	r0, r0, r0
     284:	0800322c 	stmdaeq	r0, {r2, r3, r5, r9, ip, sp}
     288:	00000002 	andeq	r0, r0, r2
     28c:	0000000c 	andeq	r0, r0, ip
     290:	00000000 	andeq	r0, r0, r0
     294:	0800322e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip, sp}
     298:	00000002 	andeq	r0, r0, r2
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	00000000 	andeq	r0, r0, r0
     2a4:	08003230 	stmdaeq	r0, {r4, r5, r9, ip, sp}
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	0000000c 	andeq	r0, r0, ip
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	08003232 	stmdaeq	r0, {r1, r4, r5, r9, ip, sp}
     2b8:	00000002 	andeq	r0, r0, r2
     2bc:	0000000c 	andeq	r0, r0, ip
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
     2c8:	00000002 	andeq	r0, r0, r2
     2cc:	0000000c 	andeq	r0, r0, ip
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	08003236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip, sp}
     2d8:	00000002 	andeq	r0, r0, r2
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	08003238 	stmdaeq	r0, {r3, r4, r5, r9, ip, sp}
     2e8:	00000002 	andeq	r0, r0, r2
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	00000000 	andeq	r0, r0, r0
     2f4:	0800323a 	stmdaeq	r0, {r1, r3, r4, r5, r9, ip, sp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	00000000 	andeq	r0, r0, r0
     304:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
     308:	00000004 	andeq	r0, r0, r4
     30c:	0000000c 	andeq	r0, r0, ip
     310:	00000000 	andeq	r0, r0, r0
     314:	08003240 	stmdaeq	r0, {r6, r9, ip, sp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	00000000 	andeq	r0, r0, r0
     324:	08003242 	stmdaeq	r0, {r1, r6, r9, ip, sp}
     328:	00000004 	andeq	r0, r0, r4
     32c:	0000000c 	andeq	r0, r0, ip
     330:	00000000 	andeq	r0, r0, r0
     334:	08003246 	stmdaeq	r0, {r1, r2, r6, r9, ip, sp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	00000000 	andeq	r0, r0, r0
     344:	08003248 	stmdaeq	r0, {r3, r6, r9, ip, sp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	00000000 	andeq	r0, r0, r0
     354:	0800324a 	stmdaeq	r0, {r1, r3, r6, r9, ip, sp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	00000000 	andeq	r0, r0, r0
     364:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	00000000 	andeq	r0, r0, r0
     374:	0800324e 	stmdaeq	r0, {r1, r2, r3, r6, r9, ip, sp}
     378:	00000002 	andeq	r0, r0, r2
     37c:	0000000c 	andeq	r0, r0, ip
     380:	00000000 	andeq	r0, r0, r0
     384:	08003250 	stmdaeq	r0, {r4, r6, r9, ip, sp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	00000000 	andeq	r0, r0, r0
     394:	08003252 	stmdaeq	r0, {r1, r4, r6, r9, ip, sp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	00000000 	andeq	r0, r0, r0
     3b4:	08003256 	stmdaeq	r0, {r1, r2, r4, r6, r9, ip, sp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	0800325a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, sp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	00000000 	andeq	r0, r0, r0
     3f4:	0800325e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip, sp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	00000000 	andeq	r0, r0, r0
     404:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
     408:	00000004 	andeq	r0, r0, r4
     40c:	0000000c 	andeq	r0, r0, ip
     410:	00000000 	andeq	r0, r0, r0
     414:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	00000000 	andeq	r0, r0, r0
     424:	08003266 	stmdaeq	r0, {r1, r2, r5, r6, r9, ip, sp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	00000000 	andeq	r0, r0, r0
     434:	08003268 	stmdaeq	r0, {r3, r5, r6, r9, ip, sp}
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	00000000 	andeq	r0, r0, r0
     444:	0800326a 	stmdaeq	r0, {r1, r3, r5, r6, r9, ip, sp}
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	00000000 	andeq	r0, r0, r0
     454:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	00000000 	andeq	r0, r0, r0
     464:	0800326e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, ip, sp}
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     474:	7c020001 	stcvc	0, cr0, [r2], {1}
     478:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     47c:	00000014 	andeq	r0, r0, r4, lsl r0
     480:	0000046c 	andeq	r0, r0, ip, ror #8
     484:	0800784c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp, lr}
     488:	00000078 	andeq	r0, r0, r8, ror r0
     48c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     490:	00018e02 	andeq	r8, r1, r2, lsl #28
     494:	0000000c 	andeq	r0, r0, ip
     498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     49c:	7c020001 	stcvc	0, cr0, [r2], {1}
     4a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	00000494 	muleq	r0, r4, r4
     4ac:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     4b0:	00000050 	andeq	r0, r0, r0, asr r0
     4b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4b8:	5f018e02 	svcpl	0x00018e02
     4bc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     4c0:	000b4200 	andeq	r4, fp, r0, lsl #4
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	00000494 	muleq	r0, r4, r4
     4cc:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     4d0:	00000010 	andeq	r0, r0, r0, lsl r0
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	00000494 	muleq	r0, r4, r4
     4dc:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     4e0:	00000004 	andeq	r0, r0, r4
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	00000494 	muleq	r0, r4, r4
     4ec:	080032d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, sp}
     4f0:	00000004 	andeq	r0, r0, r4
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	00000494 	muleq	r0, r4, r4
     4fc:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     500:	00000004 	andeq	r0, r0, r4
     504:	0000000c 	andeq	r0, r0, ip
     508:	00000494 	muleq	r0, r4, r4
     50c:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
     510:	00000004 	andeq	r0, r0, r4
     514:	0000001c 	andeq	r0, r0, ip, lsl r0
     518:	00000494 	muleq	r0, r4, r4
     51c:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     520:	0000017c 	andeq	r0, r0, ip, ror r1
     524:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xfffff1bf
     528:	86038504 	strhi	r8, [r3], -r4, lsl #10
     52c:	02018e02 	andeq	r8, r1, #2, 28
     530:	00100ea7 	andseq	r0, r0, r7, lsr #29
     534:	0000000c 	andeq	r0, r0, ip
     538:	00000494 	muleq	r0, r4, r4
     53c:	0800345c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip, sp}
     540:	00000004 	andeq	r0, r0, r4
     544:	0000000c 	andeq	r0, r0, ip
     548:	00000494 	muleq	r0, r4, r4
     54c:	08003460 	stmdaeq	r0, {r5, r6, sl, ip, sp}
     550:	00000004 	andeq	r0, r0, r4
     554:	0000000c 	andeq	r0, r0, ip
     558:	00000494 	muleq	r0, r4, r4
     55c:	08003464 	stmdaeq	r0, {r2, r5, r6, sl, ip, sp}
     560:	00000002 	andeq	r0, r0, r2
     564:	0000000c 	andeq	r0, r0, ip
     568:	00000494 	muleq	r0, r4, r4
     56c:	08003466 	stmdaeq	r0, {r1, r2, r5, r6, sl, ip, sp}
     570:	00000002 	andeq	r0, r0, r2
     574:	0000000c 	andeq	r0, r0, ip
     578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     57c:	7c020001 	stcvc	0, cr0, [r2], {1}
     580:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     584:	00000014 	andeq	r0, r0, r4, lsl r0
     588:	00000574 	andeq	r0, r0, r4, ror r5
     58c:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
     590:	00000020 	andeq	r0, r0, r0, lsr #32
     594:	83080e41 	movwhi	r0, #36417	; 0x8e41
     598:	00018e02 	andeq	r8, r1, r2, lsl #28
     59c:	0000000c 	andeq	r0, r0, ip
     5a0:	00000574 	andeq	r0, r0, r4, ror r5
     5a4:	08003488 	stmdaeq	r0, {r3, r7, sl, ip, sp}
     5a8:	00000004 	andeq	r0, r0, r4
     5ac:	00000014 	andeq	r0, r0, r4, lsl r0
     5b0:	00000574 	andeq	r0, r0, r4, ror r5
     5b4:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     5b8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5bc:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     5c0:	040e5b01 	streq	r5, [lr], #-2817	; 0xfffff4ff
     5c4:	00000018 	andeq	r0, r0, r8, lsl r0
     5c8:	00000574 	andeq	r0, r0, r4, ror r5
     5cc:	080034c8 	stmdaeq	r0, {r3, r6, r7, sl, ip, sp}
     5d0:	000000bc 	strheq	r0, [r0], -ip
     5d4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     5d8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e0:	0000000c 	andeq	r0, r0, ip
     5e4:	00000574 	andeq	r0, r0, r4, ror r5
     5e8:	08003584 	stmdaeq	r0, {r2, r7, r8, sl, ip, sp}
     5ec:	00000010 	andeq	r0, r0, r0, lsl r0
     5f0:	0000000c 	andeq	r0, r0, ip
     5f4:	00000574 	andeq	r0, r0, r4, ror r5
     5f8:	08003594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip, sp}
     5fc:	00000018 	andeq	r0, r0, r8, lsl r0
     600:	00000018 	andeq	r0, r0, r8, lsl r0
     604:	00000574 	andeq	r0, r0, r4, ror r5
     608:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
     60c:	00000094 	muleq	r0, r4, r0
     610:	83100e41 	tsthi	r0, #1040	; 0x410
     614:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     618:	00018e02 	andeq	r8, r1, r2, lsl #28
     61c:	0000000c 	andeq	r0, r0, ip
     620:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     624:	7c020001 	stcvc	0, cr0, [r2], {1}
     628:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     62c:	00000014 	andeq	r0, r0, r4, lsl r0
     630:	0000061c 	andeq	r0, r0, ip, lsl r6
     634:	08003640 	stmdaeq	r0, {r6, r9, sl, ip, sp}
     638:	00000010 	andeq	r0, r0, r0, lsl r0
     63c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     640:	00018e02 	andeq	r8, r1, r2, lsl #28
     644:	0000000c 	andeq	r0, r0, ip
     648:	0000061c 	andeq	r0, r0, ip, lsl r6
     64c:	08003650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp}
     650:	00000002 	andeq	r0, r0, r2
     654:	00000018 	andeq	r0, r0, r8, lsl r0
     658:	0000061c 	andeq	r0, r0, ip, lsl r6
     65c:	08003652 	stmdaeq	r0, {r1, r4, r6, r9, sl, ip, sp}
     660:	0000001e 	andeq	r0, r0, lr, lsl r0
     664:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     668:	86038504 	strhi	r8, [r3], -r4, lsl #10
     66c:	00018e02 	andeq	r8, r1, r2, lsl #28
     670:	00000018 	andeq	r0, r0, r8, lsl r0
     674:	0000061c 	andeq	r0, r0, ip, lsl r6
     678:	08003670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip, sp}
     67c:	0000003a 	andeq	r0, r0, sl, lsr r0
     680:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     684:	86038504 	strhi	r8, [r3], -r4, lsl #10
     688:	00018e02 	andeq	r8, r1, r2, lsl #28
     68c:	0000000c 	andeq	r0, r0, ip
     690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     694:	7c020001 	stcvc	0, cr0, [r2], {1}
     698:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     69c:	0000001c 	andeq	r0, r0, ip, lsl r0
     6a0:	0000068c 	andeq	r0, r0, ip, lsl #13
     6a4:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
     6a8:	00000068 	andeq	r0, r0, r8, rrx
     6ac:	83180e41 	tsthi	r8, #1040	; 0x410
     6b0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     6b4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     6b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     6bc:	0000001c 	andeq	r0, r0, ip, lsl r0
     6c0:	0000068c 	andeq	r0, r0, ip, lsl #13
     6c4:	08003714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip, sp}
     6c8:	00000068 	andeq	r0, r0, r8, rrx
     6cc:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     6d0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     6d4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     6d8:	00000001 	andeq	r0, r0, r1
     6dc:	00000018 	andeq	r0, r0, r8, lsl r0
     6e0:	0000068c 	andeq	r0, r0, ip, lsl #13
     6e4:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
     6e8:	000000f8 	strdeq	r0, [r0], -r8
     6ec:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     6f0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     6f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     6fc:	0000068c 	andeq	r0, r0, ip, lsl #13
     700:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     704:	00000104 	andeq	r0, r0, r4, lsl #2
     708:	83180e41 	tsthi	r8, #1040	; 0x410
     70c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     710:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     714:	00018e02 	andeq	r8, r1, r2, lsl #28
     718:	00000024 	andeq	r0, r0, r4, lsr #32
     71c:	0000068c 	andeq	r0, r0, ip, lsl #13
     720:	08003978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip, sp}
     724:	0000070c 	andeq	r0, r0, ip, lsl #14
     728:	83280e42 			; <UNDEFINED> instruction: 0x83280e42
     72c:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     730:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     734:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     738:	8b038a04 	blhi	e2f50 <__ram_size__+0xd2f50>
     73c:	00018e02 	andeq	r8, r1, r2, lsl #28
     740:	0000000c 	andeq	r0, r0, ip
     744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     748:	7c020001 	stcvc	0, cr0, [r2], {1}
     74c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     750:	00000014 	andeq	r0, r0, r4, lsl r0
     754:	00000740 	andeq	r0, r0, r0, asr #14
     758:	08004084 	stmdaeq	r0, {r2, r7, lr}
     75c:	00000030 	andeq	r0, r0, r0, lsr r0
     760:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     764:	00018e02 	andeq	r8, r1, r2, lsl #28
     768:	0000000c 	andeq	r0, r0, ip
     76c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     770:	7c020001 	stcvc	0, cr0, [r2], {1}
     774:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     778:	00000034 	andeq	r0, r0, r4, lsr r0
     77c:	00000768 	andeq	r0, r0, r8, ror #14
     780:	080040b4 	stmdaeq	r0, {r2, r4, r5, r7, lr}
     784:	000000cc 	andeq	r0, r0, ip, asr #1
     788:	84180e43 	ldrhi	r0, [r8], #-3651	; 0xfffff1bd
     78c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     790:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     794:	6f018e02 	svcvs	0x00018e02
     798:	c7c8ce0a 	strbgt	ip, [r8, sl, lsl #28]
     79c:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
     7a0:	620b4500 	andvs	r4, fp, #0, 10
     7a4:	c7c8ce0a 	strbgt	ip, [r8, sl, lsl #28]
     7a8:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
     7ac:	000b4500 	andeq	r4, fp, r0, lsl #10
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	00000768 	andeq	r0, r0, r8, ror #14
     7b8:	08004180 	stmdaeq	r0, {r7, r8, lr}
     7bc:	00000060 	andeq	r0, r0, r0, rrx
     7c0:	83080e42 	movwhi	r0, #36418	; 0x8e42
     7c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c8:	00000020 	andeq	r0, r0, r0, lsr #32
     7cc:	00000768 	andeq	r0, r0, r8, ror #14
     7d0:	080041e0 	stmdaeq	r0, {r5, r6, r7, r8, lr}
     7d4:	0000004c 	andeq	r0, r0, ip, asr #32
     7d8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     7dc:	5c018e02 	stcpl	14, cr8, [r1], {2}
     7e0:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     7e4:	420b4200 	andmi	r4, fp, #0, 4
     7e8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	00000768 	andeq	r0, r0, r8, ror #14
     7f4:	0800422c 	stmdaeq	r0, {r2, r3, r5, r9, lr}
     7f8:	00000034 	andeq	r0, r0, r4, lsr r0
     7fc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     800:	86038504 	strhi	r8, [r3], -r4, lsl #10
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	00000020 	andeq	r0, r0, r0, lsr #32
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08004260 	stmdaeq	r0, {r5, r6, r9, lr}
     824:	00000084 	andeq	r0, r0, r4, lsl #1
     828:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     82c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     830:	41018e02 	tstmi	r1, r2, lsl #28
     834:	0e7d300e 	cdpeq	0, 7, cr3, cr13, cr14, {0}
     838:	00000010 	andeq	r0, r0, r0, lsl r0
     83c:	0000001c 	andeq	r0, r0, ip, lsl r0
     840:	00000808 	andeq	r0, r0, r8, lsl #16
     844:	080042e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, lr}
     848:	0000008c 	andeq	r0, r0, ip, lsl #1
     84c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     850:	41018e02 	tstmi	r1, r2, lsl #28
     854:	4102280e 	tstmi	r2, lr, lsl #16
     858:	0000080e 	andeq	r0, r0, lr, lsl #16
     85c:	00000018 	andeq	r0, r0, r8, lsl r0
     860:	00000808 	andeq	r0, r0, r8, lsl #16
     864:	08004370 	stmdaeq	r0, {r4, r5, r6, r8, r9, lr}
     868:	00000014 	andeq	r0, r0, r4, lsl r0
     86c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     870:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     874:	000ec3ce 	andeq	ip, lr, lr, asr #7
     878:	0000001c 	andeq	r0, r0, ip, lsl r0
     87c:	00000808 	andeq	r0, r0, r8, lsl #16
     880:	08004384 	stmdaeq	r0, {r2, r7, r8, r9, lr}
     884:	00000084 	andeq	r0, r0, r4, lsl #1
     888:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     88c:	56018e02 	strpl	r8, [r1], -r2, lsl #28
     890:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     894:	000b4300 	andeq	r4, fp, r0, lsl #6
     898:	0000001c 	andeq	r0, r0, ip, lsl r0
     89c:	00000808 	andeq	r0, r0, r8, lsl #16
     8a0:	08004408 	stmdaeq	r0, {r3, sl, lr}
     8a4:	000000b4 	strheq	r0, [r0], -r4
     8a8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     8ac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8b0:	200e4301 	andcs	r4, lr, r1, lsl #6
     8b4:	0c0e4d02 	stceq	13, cr4, [lr], {2}
     8b8:	0000000c 	andeq	r0, r0, ip
     8bc:	00000808 	andeq	r0, r0, r8, lsl #16
     8c0:	080044bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, lr}
     8c4:	00000024 	andeq	r0, r0, r4, lsr #32
     8c8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	080044e0 	stmdaeq	r0, {r5, r6, r7, sl, lr}
     8d4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8d8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     8dc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8e0:	280e4101 	stmdacs	lr, {r0, r8, lr}
     8e4:	0c0e6102 	stfeqs	f6, [lr], {2}
     8e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8ec:	00000808 	andeq	r0, r0, r8, lsl #16
     8f0:	080045b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, lr}
     8f4:	0000006c 	andeq	r0, r0, ip, rrx
     8f8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     8fc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     900:	280e4201 	stmdacs	lr, {r0, r9, lr}
     904:	000c0e70 	andeq	r0, ip, r0, ror lr
     908:	00000024 	andeq	r0, r0, r4, lsr #32
     90c:	00000808 	andeq	r0, r0, r8, lsl #16
     910:	0800461c 	stmdaeq	r0, {r2, r3, r4, r9, sl, lr}
     914:	00000184 	andeq	r0, r0, r4, lsl #3
     918:	84280e42 	strthi	r0, [r8], #-3650	; 0xfffff1be
     91c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     920:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     924:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     928:	0eb80201 	cdpeq	2, 11, cr0, cr8, cr1, {0}
     92c:	0000001c 	andeq	r0, r0, ip, lsl r0
     930:	00000018 	andeq	r0, r0, r8, lsl r0
     934:	00000808 	andeq	r0, r0, r8, lsl #16
     938:	080047a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, lr}
     93c:	00000082 	andeq	r0, r0, r2, lsl #1
     940:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xfffff1bf
     944:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     948:	0c0e7f01 	stceq	15, cr7, [lr], {1}
     94c:	00000018 	andeq	r0, r0, r8, lsl r0
     950:	00000808 	andeq	r0, r0, r8, lsl #16
     954:	08004822 	stmdaeq	r0, {r1, r5, fp, lr}
     958:	00000086 	andeq	r0, r0, r6, lsl #1
     95c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     960:	7b018e02 	blvc	64170 <__ram_size__+0x54170>
     964:	000ec4ce 	andeq	ip, lr, lr, asr #9
     968:	0000000c 	andeq	r0, r0, ip
     96c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     970:	7c020001 	stcvc	0, cr0, [r2], {1}
     974:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     978:	00000014 	andeq	r0, r0, r4, lsl r0
     97c:	00000968 	andeq	r0, r0, r8, ror #18
     980:	080048a8 	stmdaeq	r0, {r3, r5, r7, fp, lr}
     984:	0000005e 	andeq	r0, r0, lr, asr r0
     988:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	00000018 	andeq	r0, r0, r8, lsl r0
     994:	00000968 	andeq	r0, r0, r8, ror #18
     998:	08004906 	stmdaeq	r0, {r1, r2, r8, fp, lr}
     99c:	0000002a 	andeq	r0, r0, sl, lsr #32
     9a0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     9a4:	50018e02 	andpl	r8, r1, r2, lsl #28
     9a8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     9ac:	0000000c 	andeq	r0, r0, ip
     9b0:	00000968 	andeq	r0, r0, r8, ror #18
     9b4:	08004930 	stmdaeq	r0, {r4, r5, r8, fp, lr}
     9b8:	00000002 	andeq	r0, r0, r2
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	00000968 	andeq	r0, r0, r8, ror #18
     9c4:	08004932 	stmdaeq	r0, {r1, r4, r5, r8, fp, lr}
     9c8:	00000026 	andeq	r0, r0, r6, lsr #32
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	00000968 	andeq	r0, r0, r8, ror #18
     9d4:	08004958 	stmdaeq	r0, {r3, r4, r6, r8, fp, lr}
     9d8:	00000014 	andeq	r0, r0, r4, lsl r0
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	00000968 	andeq	r0, r0, r8, ror #18
     9e4:	0800496c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, lr}
     9e8:	00000018 	andeq	r0, r0, r8, lsl r0
     9ec:	00000014 	andeq	r0, r0, r4, lsl r0
     9f0:	00000968 	andeq	r0, r0, r8, ror #18
     9f4:	08004984 	stmdaeq	r0, {r2, r7, r8, fp, lr}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a00:	00018e02 	andeq	r8, r1, r2, lsl #28
     a04:	0000000c 	andeq	r0, r0, ip
     a08:	00000968 	andeq	r0, r0, r8, ror #18
     a0c:	0800499c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, lr}
     a10:	0000000e 	andeq	r0, r0, lr
     a14:	00000024 	andeq	r0, r0, r4, lsr #32
     a18:	00000968 	andeq	r0, r0, r8, ror #18
     a1c:	080049aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, fp, lr}
     a20:	000000a2 	andeq	r0, r0, r2, lsr #1
     a24:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     a28:	86048505 	strhi	r8, [r4], -r5, lsl #10
     a2c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     a30:	a00e4801 	andge	r4, lr, r1, lsl #16
     a34:	0e420208 	cdpeq	2, 4, cr0, cr2, cr8, {0}
     a38:	00000014 	andeq	r0, r0, r4, lsl r0
     a3c:	00000014 	andeq	r0, r0, r4, lsl r0
     a40:	00000968 	andeq	r0, r0, r8, ror #18
     a44:	08004a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, lr}
     a48:	00000024 	andeq	r0, r0, r4, lsr #32
     a4c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     a50:	040e4d01 	streq	r4, [lr], #-3329	; 0xfffff2ff
     a54:	0000000c 	andeq	r0, r0, ip
     a58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a5c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a60:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	00000a54 	andeq	r0, r0, r4, asr sl
     a6c:	08004a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, lr}
     a70:	00000010 	andeq	r0, r0, r0, lsl r0
     a74:	00000024 	andeq	r0, r0, r4, lsr #32
     a78:	00000a54 	andeq	r0, r0, r4, asr sl
     a7c:	08004a80 	stmdaeq	r0, {r7, r9, fp, lr}
     a80:	0000009c 	muleq	r0, ip, r0
     a84:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     a88:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a8c:	72018e02 	andvc	r8, r1, #2, 28
     a90:	c5c6ce0a 	strbgt	ip, [r6, #3594]	; 0xe0a
     a94:	42000ec4 	andmi	r0, r0, #196, 28	; 0xc40
     a98:	0000000b 	andeq	r0, r0, fp
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     aa4:	7c020001 	stcvc	0, cr0, [r2], {1}
     aa8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a9c 	muleq	r0, ip, sl
     ab4:	08004b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, lr}
     ab8:	00000014 	andeq	r0, r0, r4, lsl r0
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	00000a9c 	muleq	r0, ip, sl
     ac4:	08004b30 	stmdaeq	r0, {r4, r5, r8, r9, fp, lr}
     ac8:	00000020 	andeq	r0, r0, r0, lsr #32
     acc:	0000000c 	andeq	r0, r0, ip
     ad0:	00000a9c 	muleq	r0, ip, sl
     ad4:	08004b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, lr}
     ad8:	00000028 	andeq	r0, r0, r8, lsr #32
     adc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ae0:	00000a9c 	muleq	r0, ip, sl
     ae4:	08004b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, lr}
     ae8:	00000080 	andeq	r0, r0, r0, lsl #1
     aec:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     af0:	5a018e02 	bpl	64300 <__ram_size__+0x54300>
     af4:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     af8:	000b4400 	andeq	r4, fp, r0, lsl #8
     afc:	00000014 	andeq	r0, r0, r4, lsl r0
     b00:	00000a9c 	muleq	r0, ip, sl
     b04:	08004bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, lr}
     b08:	00000034 	andeq	r0, r0, r4, lsr r0
     b0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b10:	00018e02 	andeq	r8, r1, r2, lsl #28
     b14:	00000034 	andeq	r0, r0, r4, lsr r0
     b18:	00000a9c 	muleq	r0, ip, sl
     b1c:	08004c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, lr}
     b20:	00000114 	andeq	r0, r0, r4, lsl r1
     b24:	83180e41 	tsthi	r8, #1040	; 0x410
     b28:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     b2c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b30:	02018e02 	andeq	r8, r1, #2, 28
     b34:	c7ce0a5f 			; <UNDEFINED> instruction: 0xc7ce0a5f
     b38:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b3c:	0b42000e 	bleq	1080b7c <__ram_size__+0x1070b7c>
     b40:	c7ce0a48 	strbgt	r0, [lr, r8, asr #20]
     b44:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b48:	0b42000e 	bleq	1080b88 <__ram_size__+0x1070b88>
     b4c:	0000002c 	andeq	r0, r0, ip, lsr #32
     b50:	00000a9c 	muleq	r0, ip, sl
     b54:	08004d40 	stmdaeq	r0, {r6, r8, sl, fp, lr}
     b58:	00000100 	andeq	r0, r0, r0, lsl #2
     b5c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     b60:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b64:	02018e02 	andeq	r8, r1, #2, 28
     b68:	c6ce0a51 			; <UNDEFINED> instruction: 0xc6ce0a51
     b6c:	000ec4c5 	andeq	ip, lr, r5, asr #9
     b70:	0a4e0b43 	beq	1383884 <__ram_size__+0x1373884>
     b74:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
     b78:	0b42000e 	bleq	1080bb8 <__ram_size__+0x1070bb8>
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b84:	7c020001 	stcvc	0, cr0, [r2], {1}
     b88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b7c 	andeq	r0, r0, ip, ror fp
     b94:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b7c 	andeq	r0, r0, ip, ror fp
     ba4:	08004e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, lr}
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bb4:	08004e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, lr}
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bc4:	08004e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, lr}
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bd4:	08004e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, lr}
     bd8:	00000018 	andeq	r0, r0, r8, lsl r0
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000b7c 	andeq	r0, r0, ip, ror fp
     be4:	08004e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, lr}
     be8:	0000002c 	andeq	r0, r0, ip, lsr #32
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bf4:	08004eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, lr}
     bf8:	00000018 	andeq	r0, r0, r8, lsl r0
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000b7c 	andeq	r0, r0, ip, ror fp
     c04:	08004ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, lr}
     c08:	00000018 	andeq	r0, r0, r8, lsl r0
     c0c:	00000020 	andeq	r0, r0, r0, lsr #32
     c10:	00000b7c 	andeq	r0, r0, ip, ror fp
     c14:	08004ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, lr}
     c18:	00000020 	andeq	r0, r0, r0, lsr #32
     c1c:	83100e41 	tsthi	r0, #1040	; 0x410
     c20:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     c24:	4a018e02 	bmi	64434 <__ram_size__+0x54434>
     c28:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     c2c:	0000000e 	andeq	r0, r0, lr
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000b7c 	andeq	r0, r0, ip, ror fp
     c38:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
     c3c:	00000010 	andeq	r0, r0, r0, lsl r0
     c40:	00000028 	andeq	r0, r0, r8, lsr #32
     c44:	00000b7c 	andeq	r0, r0, ip, ror fp
     c48:	08004f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, lr}
     c4c:	00000104 	andeq	r0, r0, r4, lsl #2
     c50:	83180e42 	tsthi	r8, #1056	; 0x420
     c54:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     c58:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     c5c:	02018e02 	andeq	r8, r1, #2, 28
     c60:	c7ce0a76 			; <UNDEFINED> instruction: 0xc7ce0a76
     c64:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     c68:	0b42000e 	bleq	1080ca8 <__ram_size__+0x1070ca8>
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c74:	7c020001 	stcvc	0, cr0, [r2], {1}
     c78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000c6c 	andeq	r0, r0, ip, ror #24
     c84:	08005018 	stmdaeq	r0, {r3, r4, ip, lr}
     c88:	00000018 	andeq	r0, r0, r8, lsl r0
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000c6c 	andeq	r0, r0, ip, ror #24
     c94:	08005030 	stmdaeq	r0, {r4, r5, ip, lr}
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	0000001c 	andeq	r0, r0, ip, lsl r0
     ca0:	00000c6c 	andeq	r0, r0, ip, ror #24
     ca4:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
     ca8:	00000114 	andeq	r0, r0, r4, lsl r1
     cac:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     cb0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     cb4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     cb8:	00000001 	andeq	r0, r0, r1
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000c6c 	andeq	r0, r0, ip, ror #24
     cc4:	08005150 	stmdaeq	r0, {r4, r6, r8, ip, lr}
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000c6c 	andeq	r0, r0, ip, ror #24
     cd4:	0800515c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, lr}
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	00000c6c 	andeq	r0, r0, ip, ror #24
     ce4:	08005168 	stmdaeq	r0, {r3, r5, r6, r8, ip, lr}
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	0000000c 	andeq	r0, r0, ip
     cf0:	00000c6c 	andeq	r0, r0, ip, ror #24
     cf4:	08005174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, lr}
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	0000000c 	andeq	r0, r0, ip
     d00:	00000c6c 	andeq	r0, r0, ip, ror #24
     d04:	08005180 	stmdaeq	r0, {r7, r8, ip, lr}
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	0000000c 	andeq	r0, r0, ip
     d10:	00000c6c 	andeq	r0, r0, ip, ror #24
     d14:	0800518c 	stmdaeq	r0, {r2, r3, r7, r8, ip, lr}
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	0000000c 	andeq	r0, r0, ip
     d20:	00000c6c 	andeq	r0, r0, ip, ror #24
     d24:	08005198 	stmdaeq	r0, {r3, r4, r7, r8, ip, lr}
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	0000000c 	andeq	r0, r0, ip
     d30:	00000c6c 	andeq	r0, r0, ip, ror #24
     d34:	080051a4 	stmdaeq	r0, {r2, r5, r7, r8, ip, lr}
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	0000000c 	andeq	r0, r0, ip
     d40:	00000c6c 	andeq	r0, r0, ip, ror #24
     d44:	080051b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, lr}
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	00000c6c 	andeq	r0, r0, ip, ror #24
     d54:	080051bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, lr}
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000c6c 	andeq	r0, r0, ip, ror #24
     d64:	080051c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, lr}
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000c6c 	andeq	r0, r0, ip, ror #24
     d74:	080051d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, lr}
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	00000014 	andeq	r0, r0, r4, lsl r0
     d80:	00000c6c 	andeq	r0, r0, ip, ror #24
     d84:	080051e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, lr}
     d88:	00000100 	andeq	r0, r0, r0, lsl #2
     d8c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     d90:	00018e02 	andeq	r8, r1, r2, lsl #28
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000c6c 	andeq	r0, r0, ip, ror #24
     d9c:	080052e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, lr}
     da0:	00000100 	andeq	r0, r0, r0, lsl #2
     da4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     da8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dac:	00000018 	andeq	r0, r0, r8, lsl r0
     db0:	00000c6c 	andeq	r0, r0, ip, ror #24
     db4:	080053e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip, lr}
     db8:	000000e0 	andeq	r0, r0, r0, ror #1
     dbc:	83100e41 	tsthi	r0, #1040	; 0x410
     dc0:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     dc4:	00018e02 	andeq	r8, r1, r2, lsl #28
     dc8:	0000000c 	andeq	r0, r0, ip
     dcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dd0:	7c020001 	stcvc	0, cr0, [r2], {1}
     dd4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dd8:	0000001c 	andeq	r0, r0, ip, lsl r0
     ddc:	00000dc8 	andeq	r0, r0, r8, asr #27
     de0:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
     de4:	0000005c 	andeq	r0, r0, ip, asr r0
     de8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     dec:	67018e02 	strvs	r8, [r1, -r2, lsl #28]
     df0:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     df4:	000b4200 	andeq	r4, fp, r0, lsl #4
     df8:	00000014 	andeq	r0, r0, r4, lsl r0
     dfc:	00000dc8 	andeq	r0, r0, r8, asr #27
     e00:	0800551c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip, lr}
     e04:	00000048 	andeq	r0, r0, r8, asr #32
     e08:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e0c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000dc8 	andeq	r0, r0, r8, asr #27
     e18:	08005564 	stmdaeq	r0, {r2, r5, r6, r8, sl, ip, lr}
     e1c:	00000012 	andeq	r0, r0, r2, lsl r0
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000dc8 	andeq	r0, r0, r8, asr #27
     e28:	08005576 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, ip, lr}
     e2c:	00000012 	andeq	r0, r0, r2, lsl r0
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000dc8 	andeq	r0, r0, r8, asr #27
     e38:	08005588 	stmdaeq	r0, {r3, r7, r8, sl, ip, lr}
     e3c:	00000012 	andeq	r0, r0, r2, lsl r0
     e40:	0000000c 	andeq	r0, r0, ip
     e44:	00000dc8 	andeq	r0, r0, r8, asr #27
     e48:	0800559a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip, lr}
     e4c:	00000012 	andeq	r0, r0, r2, lsl r0
     e50:	0000000c 	andeq	r0, r0, ip
     e54:	00000dc8 	andeq	r0, r0, r8, asr #27
     e58:	080055ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, lr}
     e5c:	0000000a 	andeq	r0, r0, sl
     e60:	0000000c 	andeq	r0, r0, ip
     e64:	00000dc8 	andeq	r0, r0, r8, asr #27
     e68:	080055b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, ip, lr}
     e6c:	00000008 	andeq	r0, r0, r8
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000dc8 	andeq	r0, r0, r8, asr #27
     e78:	080055be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip, lr}
     e7c:	0000000a 	andeq	r0, r0, sl
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000dc8 	andeq	r0, r0, r8, asr #27
     e88:	080055c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip, lr}
     e8c:	00000008 	andeq	r0, r0, r8
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000dc8 	andeq	r0, r0, r8, asr #27
     e98:	080055d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, ip, lr}
     e9c:	00000012 	andeq	r0, r0, r2, lsl r0
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000dc8 	andeq	r0, r0, r8, asr #27
     ea8:	080055e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, ip, lr}
     eac:	00000008 	andeq	r0, r0, r8
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000dc8 	andeq	r0, r0, r8, asr #27
     eb8:	080055ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, ip, lr}
     ebc:	00000010 	andeq	r0, r0, r0, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000dc8 	andeq	r0, r0, r8, asr #27
     ec8:	080055fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, ip, lr}
     ecc:	00000012 	andeq	r0, r0, r2, lsl r0
     ed0:	00000018 	andeq	r0, r0, r8, lsl r0
     ed4:	00000dc8 	andeq	r0, r0, r8, asr #27
     ed8:	0800560c 	stmdaeq	r0, {r2, r3, r9, sl, ip, lr}
     edc:	0000008e 	andeq	r0, r0, lr, lsl #1
     ee0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     ee4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ee8:	00018e02 	andeq	r8, r1, r2, lsl #28
     eec:	0000000c 	andeq	r0, r0, ip
     ef0:	00000dc8 	andeq	r0, r0, r8, asr #27
     ef4:	0800569a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, ip, lr}
     ef8:	00000012 	andeq	r0, r0, r2, lsl r0
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000dc8 	andeq	r0, r0, r8, asr #27
     f04:	080056ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, lr}
     f08:	00000006 	andeq	r0, r0, r6
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	00000dc8 	andeq	r0, r0, r8, asr #27
     f14:	080056b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, ip, lr}
     f18:	0000000a 	andeq	r0, r0, sl
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	00000dc8 	andeq	r0, r0, r8, asr #27
     f24:	080056bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip, lr}
     f28:	00000012 	andeq	r0, r0, r2, lsl r0
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000dc8 	andeq	r0, r0, r8, asr #27
     f34:	080056ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, ip, lr}
     f38:	00000012 	andeq	r0, r0, r2, lsl r0
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000dc8 	andeq	r0, r0, r8, asr #27
     f44:	080056e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip, lr}
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000dc8 	andeq	r0, r0, r8, asr #27
     f54:	080056ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip, lr}
     f58:	00000012 	andeq	r0, r0, r2, lsl r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	00000dc8 	andeq	r0, r0, r8, asr #27
     f64:	080056fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, lr}
     f68:	00000012 	andeq	r0, r0, r2, lsl r0
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	00000dc8 	andeq	r0, r0, r8, asr #27
     f74:	08005710 	stmdaeq	r0, {r4, r8, r9, sl, ip, lr}
     f78:	00000008 	andeq	r0, r0, r8
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	00000dc8 	andeq	r0, r0, r8, asr #27
     f84:	08005718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, lr}
     f88:	00000058 	andeq	r0, r0, r8, asr r0
     f8c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     f90:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f94:	00018e02 	andeq	r8, r1, r2, lsl #28
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000dc8 	andeq	r0, r0, r8, asr #27
     fa0:	08005770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip, lr}
     fa4:	00000010 	andeq	r0, r0, r0, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	00000dc8 	andeq	r0, r0, r8, asr #27
     fb0:	08005780 	stmdaeq	r0, {r7, r8, r9, sl, ip, lr}
     fb4:	00000004 	andeq	r0, r0, r4
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000dc8 	andeq	r0, r0, r8, asr #27
     fc0:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
     fc4:	00000008 	andeq	r0, r0, r8
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000dc8 	andeq	r0, r0, r8, asr #27
     fd0:	0800578c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, lr}
     fd4:	00000010 	andeq	r0, r0, r0, lsl r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000dc8 	andeq	r0, r0, r8, asr #27
     fe0:	0800579c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, lr}
     fe4:	00000006 	andeq	r0, r0, r6
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000dc8 	andeq	r0, r0, r8, asr #27
     ff0:	080057a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, ip, lr}
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000dc8 	andeq	r0, r0, r8, asr #27
    1000:	080057ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, lr}
    1004:	0000001a 	andeq	r0, r0, sl, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000dc8 	andeq	r0, r0, r8, asr #27
    1010:	080057c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip, lr}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000dc8 	andeq	r0, r0, r8, asr #27
    1020:	080057d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, ip, lr}
    1024:	00000006 	andeq	r0, r0, r6
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000dc8 	andeq	r0, r0, r8, asr #27
    1030:	080057da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}
    1034:	00000016 	andeq	r0, r0, r6, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000dc8 	andeq	r0, r0, r8, asr #27
    1040:	080057f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, lr}
    1044:	00000008 	andeq	r0, r0, r8
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1050:	7c020001 	stcvc	0, cr0, [r2], {1}
    1054:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1058:	00000018 	andeq	r0, r0, r8, lsl r0
    105c:	00001048 	andeq	r1, r0, r8, asr #32
    1060:	080057f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    1064:	00000012 	andeq	r0, r0, r2, lsl r0
    1068:	83080e41 	movwhi	r0, #36417	; 0x8e41
    106c:	45018e02 	strmi	r8, [r1, #-3586]	; 0xfffff1fe
    1070:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1074:	0000000c 	andeq	r0, r0, ip
    1078:	00001048 	andeq	r1, r0, r8, asr #32
    107c:	0800580a 	stmdaeq	r0, {r1, r3, fp, ip, lr}
    1080:	0000000a 	andeq	r0, r0, sl
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	00001048 	andeq	r1, r0, r8, asr #32
    108c:	08005814 	stmdaeq	r0, {r2, r4, fp, ip, lr}
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	0000000c 	andeq	r0, r0, ip
    1098:	00001048 	andeq	r1, r0, r8, asr #32
    109c:	08005820 	stmdaeq	r0, {r5, fp, ip, lr}
    10a0:	0000000c 	andeq	r0, r0, ip
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	00001048 	andeq	r1, r0, r8, asr #32
    10ac:	0800582c 	stmdaeq	r0, {r2, r3, r5, fp, ip, lr}
    10b0:	00000018 	andeq	r0, r0, r8, lsl r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	00001048 	andeq	r1, r0, r8, asr #32
    10bc:	08005844 	stmdaeq	r0, {r2, r6, fp, ip, lr}
    10c0:	00000018 	andeq	r0, r0, r8, lsl r0
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00001048 	andeq	r1, r0, r8, asr #32
    10cc:	0800585c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, lr}
    10d0:	0000000c 	andeq	r0, r0, ip
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00001048 	andeq	r1, r0, r8, asr #32
    10dc:	08005868 	stmdaeq	r0, {r3, r5, r6, fp, ip, lr}
    10e0:	0000000e 	andeq	r0, r0, lr
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	00001048 	andeq	r1, r0, r8, asr #32
    10ec:	08005876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip, lr}
    10f0:	0000000e 	andeq	r0, r0, lr
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00001048 	andeq	r1, r0, r8, asr #32
    10fc:	08005884 	stmdaeq	r0, {r2, r7, fp, ip, lr}
    1100:	00000014 	andeq	r0, r0, r4, lsl r0
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00001048 	andeq	r1, r0, r8, asr #32
    110c:	08005898 	stmdaeq	r0, {r3, r4, r7, fp, ip, lr}
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	00001048 	andeq	r1, r0, r8, asr #32
    111c:	080058a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, lr}
    1120:	00000014 	andeq	r0, r0, r4, lsl r0
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    112c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1130:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1134:	0000000c 	andeq	r0, r0, ip
    1138:	00001124 	andeq	r1, r0, r4, lsr #2
    113c:	080058b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, ip, lr}
    1140:	00000018 	andeq	r0, r0, r8, lsl r0
    1144:	0000000c 	andeq	r0, r0, ip
    1148:	00001124 	andeq	r1, r0, r4, lsr #2
    114c:	080058d0 	stmdaeq	r0, {r4, r6, r7, fp, ip, lr}
    1150:	00000018 	andeq	r0, r0, r8, lsl r0
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	00001124 	andeq	r1, r0, r4, lsr #2
    115c:	080058e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, lr}
    1160:	00000018 	andeq	r0, r0, r8, lsl r0
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	00001124 	andeq	r1, r0, r4, lsr #2
    116c:	08005900 	stmdaeq	r0, {r8, fp, ip, lr}
    1170:	00000018 	andeq	r0, r0, r8, lsl r0
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	00001124 	andeq	r1, r0, r4, lsr #2
    117c:	08005918 	stmdaeq	r0, {r3, r4, r8, fp, ip, lr}
    1180:	00000010 	andeq	r0, r0, r0, lsl r0
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001124 	andeq	r1, r0, r4, lsr #2
    118c:	08005928 	stmdaeq	r0, {r3, r5, r8, fp, ip, lr}
    1190:	0000000c 	andeq	r0, r0, ip
    1194:	0000000c 	andeq	r0, r0, ip
    1198:	00001124 	andeq	r1, r0, r4, lsr #2
    119c:	08005934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, lr}
    11a0:	0000000c 	andeq	r0, r0, ip
    11a4:	0000000c 	andeq	r0, r0, ip
    11a8:	00001124 	andeq	r1, r0, r4, lsr #2
    11ac:	08005940 	stmdaeq	r0, {r6, r8, fp, ip, lr}
    11b0:	00000010 	andeq	r0, r0, r0, lsl r0
    11b4:	0000000c 	andeq	r0, r0, ip
    11b8:	00001124 	andeq	r1, r0, r4, lsr #2
    11bc:	08005950 	stmdaeq	r0, {r4, r6, r8, fp, ip, lr}
    11c0:	00000010 	andeq	r0, r0, r0, lsl r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	00001124 	andeq	r1, r0, r4, lsr #2
    11cc:	08005960 	stmdaeq	r0, {r5, r6, r8, fp, ip, lr}
    11d0:	00000018 	andeq	r0, r0, r8, lsl r0
    11d4:	0000000c 	andeq	r0, r0, ip
    11d8:	00001124 	andeq	r1, r0, r4, lsr #2
    11dc:	08005978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip, lr}
    11e0:	00000020 	andeq	r0, r0, r0, lsr #32
    11e4:	0000000c 	andeq	r0, r0, ip
    11e8:	00001124 	andeq	r1, r0, r4, lsr #2
    11ec:	08005998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip, lr}
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	0000000c 	andeq	r0, r0, ip
    11f8:	00001124 	andeq	r1, r0, r4, lsr #2
    11fc:	080059a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip, lr}
    1200:	00000028 	andeq	r0, r0, r8, lsr #32
    1204:	0000001c 	andeq	r0, r0, ip, lsl r0
    1208:	00001124 	andeq	r1, r0, r4, lsr #2
    120c:	080059cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, lr}
    1210:	00000038 	andeq	r0, r0, r8, lsr r0
    1214:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xfffff1bf
    1218:	86038504 	strhi	r8, [r3], -r4, lsl #10
    121c:	5a018e02 	bpl	64a2c <__ram_size__+0x54a2c>
    1220:	0000100e 	andeq	r1, r0, lr
    1224:	00000018 	andeq	r0, r0, r8, lsl r0
    1228:	00001124 	andeq	r1, r0, r4, lsr #2
    122c:	08005a04 	stmdaeq	r0, {r2, r9, fp, ip, lr}
    1230:	00000040 	andeq	r0, r0, r0, asr #32
    1234:	83100e41 	tsthi	r0, #1040	; 0x410
    1238:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    123c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1240:	00000014 	andeq	r0, r0, r4, lsl r0
    1244:	00001124 	andeq	r1, r0, r4, lsr #2
    1248:	08005a44 	stmdaeq	r0, {r2, r6, r9, fp, ip, lr}
    124c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1250:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1254:	00018e02 	andeq	r8, r1, r2, lsl #28
    1258:	00000014 	andeq	r0, r0, r4, lsl r0
    125c:	00001124 	andeq	r1, r0, r4, lsr #2
    1260:	08005a80 	stmdaeq	r0, {r7, r9, fp, ip, lr}
    1264:	00000070 	andeq	r0, r0, r0, ror r0
    1268:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    126c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1270:	00000018 	andeq	r0, r0, r8, lsl r0
    1274:	00001124 	andeq	r1, r0, r4, lsr #2
    1278:	08005af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, ip, lr}
    127c:	00000048 	andeq	r0, r0, r8, asr #32
    1280:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    1284:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1288:	00018e02 	andeq	r8, r1, r2, lsl #28
    128c:	00000018 	andeq	r0, r0, r8, lsl r0
    1290:	00001124 	andeq	r1, r0, r4, lsr #2
    1294:	08005b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip, lr}
    1298:	00000038 	andeq	r0, r0, r8, lsr r0
    129c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    12a0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12a8:	00000018 	andeq	r0, r0, r8, lsl r0
    12ac:	00001124 	andeq	r1, r0, r4, lsr #2
    12b0:	08005b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp, ip, lr}
    12b4:	00000048 	andeq	r0, r0, r8, asr #32
    12b8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    12bc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    12c4:	00000014 	andeq	r0, r0, r4, lsl r0
    12c8:	00001124 	andeq	r1, r0, r4, lsr #2
    12cc:	08005bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, lr}
    12d0:	0000009c 	muleq	r0, ip, r0
    12d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    12d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    12dc:	00000018 	andeq	r0, r0, r8, lsl r0
    12e0:	00001124 	andeq	r1, r0, r4, lsr #2
    12e4:	08005c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, ip, lr}
    12e8:	0000008c 	andeq	r0, r0, ip, lsl #1
    12ec:	83100e41 	tsthi	r0, #1040	; 0x410
    12f0:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    12f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    12fc:	00001124 	andeq	r1, r0, r4, lsr #2
    1300:	08005ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip, lr}
    1304:	00000054 	andeq	r0, r0, r4, asr r0
    1308:	83180e41 	tsthi	r8, #1040	; 0x410
    130c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1310:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1314:	00018e02 	andeq	r8, r1, r2, lsl #28
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1320:	7c020001 	stcvc	0, cr0, [r2], {1}
    1324:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1328:	0000001c 	andeq	r0, r0, ip, lsl r0
    132c:	00001318 	andeq	r1, r0, r8, lsl r3
    1330:	08005d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, lr}
    1334:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1338:	83080e41 	movwhi	r0, #36417	; 0x8e41
    133c:	02018e02 	andeq	r8, r1, #2, 28
    1340:	c3ce0a4f 	bicgt	r0, lr, #323584	; 0x4f000
    1344:	0b42000e 	bleq	1081384 <__ram_size__+0x1071384>
    1348:	00000018 	andeq	r0, r0, r8, lsl r0
    134c:	00001318 	andeq	r1, r0, r8, lsl r3
    1350:	08005de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip, lr}
    1354:	00000016 	andeq	r0, r0, r6, lsl r0
    1358:	83080e41 	movwhi	r0, #36417	; 0x8e41
    135c:	46018e02 	strmi	r8, [r1], -r2, lsl #28
    1360:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1364:	0000001c 	andeq	r0, r0, ip, lsl r0
    1368:	00001318 	andeq	r1, r0, r8, lsl r3
    136c:	08005dfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    1370:	000000a4 	andeq	r0, r0, r4, lsr #1
    1374:	84180e43 	ldrhi	r0, [r8], #-3651	; 0xfffff1bd
    1378:	86058506 	strhi	r8, [r5], -r6, lsl #10
    137c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1380:	00018e02 	andeq	r8, r1, r2, lsl #28
    1384:	0000000c 	andeq	r0, r0, ip
    1388:	00001318 	andeq	r1, r0, r8, lsl r3
    138c:	08005e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp, ip, lr}
    1390:	00000010 	andeq	r0, r0, r0, lsl r0
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	00001318 	andeq	r1, r0, r8, lsl r3
    139c:	08005eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, lr}
    13a0:	0000000c 	andeq	r0, r0, ip
    13a4:	0000000c 	andeq	r0, r0, ip
    13a8:	00001318 	andeq	r1, r0, r8, lsl r3
    13ac:	08005eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp, ip, lr}
    13b0:	00000006 	andeq	r0, r0, r6
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	00001318 	andeq	r1, r0, r8, lsl r3
    13bc:	08005ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip, lr}
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	0000000c 	andeq	r0, r0, ip
    13c8:	00001318 	andeq	r1, r0, r8, lsl r3
    13cc:	08005ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, ip, lr}
    13d0:	00000006 	andeq	r0, r0, r6
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	00001318 	andeq	r1, r0, r8, lsl r3
    13dc:	08005ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, lr}
    13e0:	00000004 	andeq	r0, r0, r4
    13e4:	0000000c 	andeq	r0, r0, ip
    13e8:	00001318 	andeq	r1, r0, r8, lsl r3
    13ec:	08005ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, lr}
    13f0:	00000004 	andeq	r0, r0, r4
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	00001318 	andeq	r1, r0, r8, lsl r3
    13fc:	08005eda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, fp, ip, lr}
    1400:	0000000a 	andeq	r0, r0, sl
    1404:	0000000c 	andeq	r0, r0, ip
    1408:	00001318 	andeq	r1, r0, r8, lsl r3
    140c:	08005ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip, lr}
    1410:	00000004 	andeq	r0, r0, r4
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	00001318 	andeq	r1, r0, r8, lsl r3
    141c:	08005ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, ip, lr}
    1420:	00000010 	andeq	r0, r0, r0, lsl r0
    1424:	0000000c 	andeq	r0, r0, ip
    1428:	00001318 	andeq	r1, r0, r8, lsl r3
    142c:	08005ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    1430:	0000001c 	andeq	r0, r0, ip, lsl r0
    1434:	0000000c 	andeq	r0, r0, ip
    1438:	00001318 	andeq	r1, r0, r8, lsl r3
    143c:	08005f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, lr}
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	00000018 	andeq	r0, r0, r8, lsl r0
    1448:	00001318 	andeq	r1, r0, r8, lsl r3
    144c:	08005f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, lr}
    1450:	00000054 	andeq	r0, r0, r4, asr r0
    1454:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    1458:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    145c:	00000001 	andeq	r0, r0, r1
    1460:	00000014 	andeq	r0, r0, r4, lsl r0
    1464:	00001318 	andeq	r1, r0, r8, lsl r3
    1468:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    146c:	0000002a 	andeq	r0, r0, sl, lsr #32
    1470:	84080e49 	strhi	r0, [r8], #-3657	; 0xfffff1b7
    1474:	00018e02 	andeq	r8, r1, r2, lsl #28
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1480:	7c020001 	stcvc	0, cr0, [r2], {1}
    1484:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	00001478 	andeq	r1, r0, r8, ror r4
    1490:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    1494:	00000034 	andeq	r0, r0, r4, lsr r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	00001478 	andeq	r1, r0, r8, ror r4
    14a0:	08005fd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, fp, ip, lr}
    14a4:	00000030 	andeq	r0, r0, r0, lsr r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	00001478 	andeq	r1, r0, r8, ror r4
    14b0:	08006004 	stmdaeq	r0, {r2, sp, lr}
    14b4:	00000014 	andeq	r0, r0, r4, lsl r0
    14b8:	00000018 	andeq	r0, r0, r8, lsl r0
    14bc:	00001478 	andeq	r1, r0, r8, ror r4
    14c0:	08006018 	stmdaeq	r0, {r3, r4, sp, lr}
    14c4:	00000084 	andeq	r0, r0, r4, lsl #1
    14c8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    14cc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    14d0:	00000001 	andeq	r0, r0, r1
    14d4:	0000000c 	andeq	r0, r0, ip
    14d8:	00001478 	andeq	r1, r0, r8, ror r4
    14dc:	0800609c 	stmdaeq	r0, {r2, r3, r4, r7, sp, lr}
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	0000000c 	andeq	r0, r0, ip
    14e8:	00001478 	andeq	r1, r0, r8, ror r4
    14ec:	080060a8 	stmdaeq	r0, {r3, r5, r7, sp, lr}
    14f0:	00000004 	andeq	r0, r0, r4
    14f4:	0000000c 	andeq	r0, r0, ip
    14f8:	00001478 	andeq	r1, r0, r8, ror r4
    14fc:	080060ac 	stmdaeq	r0, {r2, r3, r5, r7, sp, lr}
    1500:	00000004 	andeq	r0, r0, r4
    1504:	0000000c 	andeq	r0, r0, ip
    1508:	00001478 	andeq	r1, r0, r8, ror r4
    150c:	080060b0 	stmdaeq	r0, {r4, r5, r7, sp, lr}
    1510:	00000004 	andeq	r0, r0, r4
    1514:	0000000c 	andeq	r0, r0, ip
    1518:	00001478 	andeq	r1, r0, r8, ror r4
    151c:	080060b4 	stmdaeq	r0, {r2, r4, r5, r7, sp, lr}
    1520:	00000004 	andeq	r0, r0, r4
    1524:	0000000c 	andeq	r0, r0, ip
    1528:	00001478 	andeq	r1, r0, r8, ror r4
    152c:	080060b8 	stmdaeq	r0, {r3, r4, r5, r7, sp, lr}
    1530:	00000006 	andeq	r0, r0, r6
    1534:	0000000c 	andeq	r0, r0, ip
    1538:	00001478 	andeq	r1, r0, r8, ror r4
    153c:	080060be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sp, lr}
    1540:	00000004 	andeq	r0, r0, r4
    1544:	0000000c 	andeq	r0, r0, ip
    1548:	00001478 	andeq	r1, r0, r8, ror r4
    154c:	080060c2 	stmdaeq	r0, {r1, r6, r7, sp, lr}
    1550:	0000000e 	andeq	r0, r0, lr
    1554:	0000000c 	andeq	r0, r0, ip
    1558:	00001478 	andeq	r1, r0, r8, ror r4
    155c:	080060d0 	stmdaeq	r0, {r4, r6, r7, sp, lr}
    1560:	00000020 	andeq	r0, r0, r0, lsr #32
    1564:	0000000c 	andeq	r0, r0, ip
    1568:	00001478 	andeq	r1, r0, r8, ror r4
    156c:	080060f0 	stmdaeq	r0, {r4, r5, r6, r7, sp, lr}
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	0000000c 	andeq	r0, r0, ip
    1578:	00001478 	andeq	r1, r0, r8, ror r4
    157c:	080060fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sp, lr}
    1580:	0000001c 	andeq	r0, r0, ip, lsl r0
    1584:	0000000c 	andeq	r0, r0, ip
    1588:	00001478 	andeq	r1, r0, r8, ror r4
    158c:	08006118 	stmdaeq	r0, {r3, r4, r8, sp, lr}
    1590:	00000010 	andeq	r0, r0, r0, lsl r0
    1594:	0000000c 	andeq	r0, r0, ip
    1598:	00001478 	andeq	r1, r0, r8, ror r4
    159c:	08006128 	stmdaeq	r0, {r3, r5, r8, sp, lr}
    15a0:	00000020 	andeq	r0, r0, r0, lsr #32
    15a4:	0000000c 	andeq	r0, r0, ip
    15a8:	00001478 	andeq	r1, r0, r8, ror r4
    15ac:	08006148 	stmdaeq	r0, {r3, r6, r8, sp, lr}
    15b0:	0000000c 	andeq	r0, r0, ip
    15b4:	0000000c 	andeq	r0, r0, ip
    15b8:	00001478 	andeq	r1, r0, r8, ror r4
    15bc:	08006154 	stmdaeq	r0, {r2, r4, r6, r8, sp, lr}
    15c0:	00000014 	andeq	r0, r0, r4, lsl r0
    15c4:	0000000c 	andeq	r0, r0, ip
    15c8:	00001478 	andeq	r1, r0, r8, ror r4
    15cc:	08006168 	stmdaeq	r0, {r3, r5, r6, r8, sp, lr}
    15d0:	00000010 	andeq	r0, r0, r0, lsl r0
    15d4:	0000000c 	andeq	r0, r0, ip
    15d8:	00001478 	andeq	r1, r0, r8, ror r4
    15dc:	08006178 	stmdaeq	r0, {r3, r4, r5, r6, r8, sp, lr}
    15e0:	00000010 	andeq	r0, r0, r0, lsl r0
    15e4:	0000000c 	andeq	r0, r0, ip
    15e8:	00001478 	andeq	r1, r0, r8, ror r4
    15ec:	08006188 	stmdaeq	r0, {r3, r7, r8, sp, lr}
    15f0:	00000018 	andeq	r0, r0, r8, lsl r0
    15f4:	0000000c 	andeq	r0, r0, ip
    15f8:	00001478 	andeq	r1, r0, r8, ror r4
    15fc:	080061a0 	stmdaeq	r0, {r5, r7, r8, sp, lr}
    1600:	00000020 	andeq	r0, r0, r0, lsr #32
    1604:	00000014 	andeq	r0, r0, r4, lsl r0
    1608:	00001478 	andeq	r1, r0, r8, ror r4
    160c:	080061c0 	stmdaeq	r0, {r6, r7, r8, sp, lr}
    1610:	00000050 	andeq	r0, r0, r0, asr r0
    1614:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1618:	00018e02 	andeq	r8, r1, r2, lsl #28
    161c:	0000000c 	andeq	r0, r0, ip
    1620:	00001478 	andeq	r1, r0, r8, ror r4
    1624:	08006210 	stmdaeq	r0, {r4, r9, sp, lr}
    1628:	00000020 	andeq	r0, r0, r0, lsr #32
    162c:	0000000c 	andeq	r0, r0, ip
    1630:	00001478 	andeq	r1, r0, r8, ror r4
    1634:	08006230 	stmdaeq	r0, {r4, r5, r9, sp, lr}
    1638:	00000018 	andeq	r0, r0, r8, lsl r0
    163c:	0000000c 	andeq	r0, r0, ip
    1640:	00001478 	andeq	r1, r0, r8, ror r4
    1644:	08006248 	stmdaeq	r0, {r3, r6, r9, sp, lr}
    1648:	0000001c 	andeq	r0, r0, ip, lsl r0
    164c:	0000000c 	andeq	r0, r0, ip
    1650:	00001478 	andeq	r1, r0, r8, ror r4
    1654:	08006264 	stmdaeq	r0, {r2, r5, r6, r9, sp, lr}
    1658:	00000020 	andeq	r0, r0, r0, lsr #32
    165c:	0000000c 	andeq	r0, r0, ip
    1660:	00001478 	andeq	r1, r0, r8, ror r4
    1664:	08006284 	stmdaeq	r0, {r2, r7, r9, sp, lr}
    1668:	00000030 	andeq	r0, r0, r0, lsr r0
    166c:	0000000c 	andeq	r0, r0, ip
    1670:	00001478 	andeq	r1, r0, r8, ror r4
    1674:	080062b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sp, lr}
    1678:	00000014 	andeq	r0, r0, r4, lsl r0
    167c:	0000000c 	andeq	r0, r0, ip
    1680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1684:	7c020001 	stcvc	0, cr0, [r2], {1}
    1688:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    168c:	00000018 	andeq	r0, r0, r8, lsl r0
    1690:	0000167c 	andeq	r1, r0, ip, ror r6
    1694:	080062c8 	stmdaeq	r0, {r3, r6, r7, r9, sp, lr}
    1698:	0000001a 	andeq	r0, r0, sl, lsl r0
    169c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    16a0:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
    16a4:	000ec3ce 	andeq	ip, lr, lr, asr #7
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	0000167c 	andeq	r1, r0, ip, ror r6
    16b0:	080062e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sp, lr}
    16b4:	0000000a 	andeq	r0, r0, sl
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	0000167c 	andeq	r1, r0, ip, ror r6
    16c0:	080062ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sp, lr}
    16c4:	0000000c 	andeq	r0, r0, ip
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	0000167c 	andeq	r1, r0, ip, ror r6
    16d0:	080062f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp, lr}
    16d4:	00000014 	andeq	r0, r0, r4, lsl r0
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	0000167c 	andeq	r1, r0, ip, ror r6
    16e0:	0800630c 	stmdaeq	r0, {r2, r3, r8, r9, sp, lr}
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	0000167c 	andeq	r1, r0, ip, ror r6
    16f0:	08006318 	stmdaeq	r0, {r3, r4, r8, r9, sp, lr}
    16f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	0000167c 	andeq	r1, r0, ip, ror r6
    1700:	08006344 	stmdaeq	r0, {r2, r6, r8, r9, sp, lr}
    1704:	00000028 	andeq	r0, r0, r8, lsr #32
    1708:	0000000c 	andeq	r0, r0, ip
    170c:	0000167c 	andeq	r1, r0, ip, ror r6
    1710:	0800636c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp, lr}
    1714:	00000014 	andeq	r0, r0, r4, lsl r0
    1718:	0000000c 	andeq	r0, r0, ip
    171c:	0000167c 	andeq	r1, r0, ip, ror r6
    1720:	08006380 	stmdaeq	r0, {r7, r8, r9, sp, lr}
    1724:	00000010 	andeq	r0, r0, r0, lsl r0
    1728:	0000000c 	andeq	r0, r0, ip
    172c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1730:	7c020001 	stcvc	0, cr0, [r2], {1}
    1734:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1738:	0000000c 	andeq	r0, r0, ip
    173c:	00001728 	andeq	r1, r0, r8, lsr #14
    1740:	08006390 	stmdaeq	r0, {r4, r7, r8, r9, sp, lr}
    1744:	0000003c 	andeq	r0, r0, ip, lsr r0
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	00001728 	andeq	r1, r0, r8, lsr #14
    1750:	080063cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sp, lr}
    1754:	00000038 	andeq	r0, r0, r8, lsr r0
    1758:	0000000c 	andeq	r0, r0, ip
    175c:	00001728 	andeq	r1, r0, r8, lsr #14
    1760:	08006404 	stmdaeq	r0, {r2, sl, sp, lr}
    1764:	00000014 	andeq	r0, r0, r4, lsl r0
    1768:	0000000c 	andeq	r0, r0, ip
    176c:	00001728 	andeq	r1, r0, r8, lsr #14
    1770:	08006418 	stmdaeq	r0, {r3, r4, sl, sp, lr}
    1774:	0000000c 	andeq	r0, r0, ip
    1778:	0000000c 	andeq	r0, r0, ip
    177c:	00001728 	andeq	r1, r0, r8, lsr #14
    1780:	08006424 	stmdaeq	r0, {r2, r5, sl, sp, lr}
    1784:	00000014 	andeq	r0, r0, r4, lsl r0
    1788:	0000000c 	andeq	r0, r0, ip
    178c:	00001728 	andeq	r1, r0, r8, lsr #14
    1790:	08006438 	stmdaeq	r0, {r3, r4, r5, sl, sp, lr}
    1794:	0000000c 	andeq	r0, r0, ip
    1798:	0000000c 	andeq	r0, r0, ip
    179c:	00001728 	andeq	r1, r0, r8, lsr #14
    17a0:	08006444 	stmdaeq	r0, {r2, r6, sl, sp, lr}
    17a4:	00000014 	andeq	r0, r0, r4, lsl r0
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	00001728 	andeq	r1, r0, r8, lsr #14
    17b0:	08006458 	stmdaeq	r0, {r3, r4, r6, sl, sp, lr}
    17b4:	00000010 	andeq	r0, r0, r0, lsl r0
    17b8:	0000000c 	andeq	r0, r0, ip
    17bc:	00001728 	andeq	r1, r0, r8, lsr #14
    17c0:	08006468 	stmdaeq	r0, {r3, r5, r6, sl, sp, lr}
    17c4:	00000014 	andeq	r0, r0, r4, lsl r0
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	00001728 	andeq	r1, r0, r8, lsr #14
    17d0:	0800647c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp, lr}
    17d4:	00000014 	andeq	r0, r0, r4, lsl r0
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	00001728 	andeq	r1, r0, r8, lsr #14
    17e0:	08006490 	stmdaeq	r0, {r4, r7, sl, sp, lr}
    17e4:	00000014 	andeq	r0, r0, r4, lsl r0
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	00001728 	andeq	r1, r0, r8, lsr #14
    17f0:	080064a4 	stmdaeq	r0, {r2, r5, r7, sl, sp, lr}
    17f4:	00000018 	andeq	r0, r0, r8, lsl r0
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	00001728 	andeq	r1, r0, r8, lsr #14
    1800:	080064bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, sp, lr}
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	00001728 	andeq	r1, r0, r8, lsr #14
    1810:	080064c8 	stmdaeq	r0, {r3, r6, r7, sl, sp, lr}
    1814:	00000014 	andeq	r0, r0, r4, lsl r0
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	00001728 	andeq	r1, r0, r8, lsr #14
    1820:	080064dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp, lr}
    1824:	00000020 	andeq	r0, r0, r0, lsr #32
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	00001728 	andeq	r1, r0, r8, lsr #14
    1830:	080064fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp, lr}
    1834:	0000000c 	andeq	r0, r0, ip
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	00001728 	andeq	r1, r0, r8, lsr #14
    1840:	08006508 	stmdaeq	r0, {r3, r8, sl, sp, lr}
    1844:	00000010 	andeq	r0, r0, r0, lsl r0
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	00001728 	andeq	r1, r0, r8, lsr #14
    1850:	08006518 	stmdaeq	r0, {r3, r4, r8, sl, sp, lr}
    1854:	0000000c 	andeq	r0, r0, ip
    1858:	00000014 	andeq	r0, r0, r4, lsl r0
    185c:	00001728 	andeq	r1, r0, r8, lsr #14
    1860:	08006524 	stmdaeq	r0, {r2, r5, r8, sl, sp, lr}
    1864:	00000084 	andeq	r0, r0, r4, lsl #1
    1868:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    186c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	00001728 	andeq	r1, r0, r8, lsr #14
    1878:	080065a8 	stmdaeq	r0, {r3, r5, r7, r8, sl, sp, lr}
    187c:	00000018 	andeq	r0, r0, r8, lsl r0
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001728 	andeq	r1, r0, r8, lsr #14
    1888:	080065c0 	stmdaeq	r0, {r6, r7, r8, sl, sp, lr}
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001728 	andeq	r1, r0, r8, lsr #14
    1898:	080065d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, sp, lr}
    189c:	00000018 	andeq	r0, r0, r8, lsl r0
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001728 	andeq	r1, r0, r8, lsr #14
    18a8:	080065f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, sp, lr}
    18ac:	00000018 	andeq	r0, r0, r8, lsl r0
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001728 	andeq	r1, r0, r8, lsr #14
    18b8:	08006608 	stmdaeq	r0, {r3, r9, sl, sp, lr}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001728 	andeq	r1, r0, r8, lsr #14
    18c8:	08006620 	stmdaeq	r0, {r5, r9, sl, sp, lr}
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001728 	andeq	r1, r0, r8, lsr #14
    18d8:	0800662c 	stmdaeq	r0, {r2, r3, r5, r9, sl, sp, lr}
    18dc:	0000000c 	andeq	r0, r0, ip
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	00001728 	andeq	r1, r0, r8, lsr #14
    18e8:	08006638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp, lr}
    18ec:	0000000c 	andeq	r0, r0, ip
    18f0:	0000000c 	andeq	r0, r0, ip
    18f4:	00001728 	andeq	r1, r0, r8, lsr #14
    18f8:	08006644 	stmdaeq	r0, {r2, r6, r9, sl, sp, lr}
    18fc:	00000028 	andeq	r0, r0, r8, lsr #32
    1900:	00000014 	andeq	r0, r0, r4, lsl r0
    1904:	00001728 	andeq	r1, r0, r8, lsr #14
    1908:	0800666c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, sp, lr}
    190c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1910:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1914:	040e5401 	streq	r5, [lr], #-1025	; 0xfffffbff
    1918:	0000000c 	andeq	r0, r0, ip
    191c:	00001728 	andeq	r1, r0, r8, lsr #14
    1920:	0800669a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, sp, lr}
    1924:	00000012 	andeq	r0, r0, r2, lsl r0
    1928:	0000000c 	andeq	r0, r0, ip
    192c:	00001728 	andeq	r1, r0, r8, lsr #14
    1930:	080066ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, sp, lr}
    1934:	00000014 	andeq	r0, r0, r4, lsl r0
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	00001728 	andeq	r1, r0, r8, lsr #14
    1940:	080066c0 	stmdaeq	r0, {r6, r7, r9, sl, sp, lr}
    1944:	0000000c 	andeq	r0, r0, ip
    1948:	0000000c 	andeq	r0, r0, ip
    194c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1950:	7c020001 	stcvc	0, cr0, [r2], {1}
    1954:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1958:	00000024 	andeq	r0, r0, r4, lsr #32
    195c:	00001948 	andeq	r1, r0, r8, asr #18
    1960:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
    1964:	00000060 	andeq	r0, r0, r0, rrx
    1968:	83080e41 	movwhi	r0, #36417	; 0x8e41
    196c:	5b018e02 	blpl	6517c <__ram_size__+0x5517c>
    1970:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1974:	4a0b4500 	bmi	2d2d7c <__ram_size__+0x2c2d7c>
    1978:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    197c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	00001948 	andeq	r1, r0, r8, asr #18
    1988:	0800672c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp, lr}
    198c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1990:	84080e43 	strhi	r0, [r8], #-3651	; 0xfffff1bd
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	00000020 	andeq	r0, r0, r0, lsr #32
    199c:	00001948 	andeq	r1, r0, r8, asr #18
    19a0:	0800676a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, sp, lr}
    19a4:	000000a0 	andeq	r0, r0, r0, lsr #1
    19a8:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    19ac:	86048505 	strhi	r8, [r4], -r5, lsl #10
    19b0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    19b4:	300e4d01 	andcc	r4, lr, r1, lsl #26
    19b8:	140e4002 	strne	r4, [lr], #-2
    19bc:	0000000c 	andeq	r0, r0, ip
    19c0:	00001948 	andeq	r1, r0, r8, asr #18
    19c4:	0800680a 	stmdaeq	r0, {r1, r3, fp, sp, lr}
    19c8:	00000018 	andeq	r0, r0, r8, lsl r0
    19cc:	0000000c 	andeq	r0, r0, ip
    19d0:	00001948 	andeq	r1, r0, r8, asr #18
    19d4:	08006822 	stmdaeq	r0, {r1, r5, fp, sp, lr}
    19d8:	00000012 	andeq	r0, r0, r2, lsl r0
    19dc:	0000000c 	andeq	r0, r0, ip
    19e0:	00001948 	andeq	r1, r0, r8, asr #18
    19e4:	08006834 	stmdaeq	r0, {r2, r4, r5, fp, sp, lr}
    19e8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ec:	0000000c 	andeq	r0, r0, ip
    19f0:	00001948 	andeq	r1, r0, r8, asr #18
    19f4:	0800684c 	stmdaeq	r0, {r2, r3, r6, fp, sp, lr}
    19f8:	00000018 	andeq	r0, r0, r8, lsl r0
    19fc:	0000000c 	andeq	r0, r0, ip
    1a00:	00001948 	andeq	r1, r0, r8, asr #18
    1a04:	08006864 	stmdaeq	r0, {r2, r5, r6, fp, sp, lr}
    1a08:	0000001c 	andeq	r0, r0, ip, lsl r0
    1a0c:	0000000c 	andeq	r0, r0, ip
    1a10:	00001948 	andeq	r1, r0, r8, asr #18
    1a14:	08006880 	stmdaeq	r0, {r7, fp, sp, lr}
    1a18:	00000012 	andeq	r0, r0, r2, lsl r0
    1a1c:	0000000c 	andeq	r0, r0, ip
    1a20:	00001948 	andeq	r1, r0, r8, asr #18
    1a24:	08006892 	stmdaeq	r0, {r1, r4, r7, fp, sp, lr}
    1a28:	00000004 	andeq	r0, r0, r4
    1a2c:	0000000c 	andeq	r0, r0, ip
    1a30:	00001948 	andeq	r1, r0, r8, asr #18
    1a34:	08006896 	stmdaeq	r0, {r1, r2, r4, r7, fp, sp, lr}
    1a38:	00000006 	andeq	r0, r0, r6
    1a3c:	0000000c 	andeq	r0, r0, ip
    1a40:	00001948 	andeq	r1, r0, r8, asr #18
    1a44:	0800689c 	stmdaeq	r0, {r2, r3, r4, r7, fp, sp, lr}
    1a48:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a4c:	0000000c 	andeq	r0, r0, ip
    1a50:	00001948 	andeq	r1, r0, r8, asr #18
    1a54:	080068ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, sp, lr}
    1a58:	00000018 	andeq	r0, r0, r8, lsl r0
    1a5c:	0000000c 	andeq	r0, r0, ip
    1a60:	00001948 	andeq	r1, r0, r8, asr #18
    1a64:	080068d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, sp, lr}
    1a68:	00000016 	andeq	r0, r0, r6, lsl r0
    1a6c:	0000000c 	andeq	r0, r0, ip
    1a70:	00001948 	andeq	r1, r0, r8, asr #18
    1a74:	080068e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, sp, lr}
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	0000000c 	andeq	r0, r0, ip
    1a80:	00001948 	andeq	r1, r0, r8, asr #18
    1a84:	080068f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, sp, lr}
    1a88:	00000018 	andeq	r0, r0, r8, lsl r0
    1a8c:	0000000c 	andeq	r0, r0, ip
    1a90:	00001948 	andeq	r1, r0, r8, asr #18
    1a94:	0800690c 	stmdaeq	r0, {r2, r3, r8, fp, sp, lr}
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	0000000c 	andeq	r0, r0, ip
    1aa0:	00001948 	andeq	r1, r0, r8, asr #18
    1aa4:	08006918 	stmdaeq	r0, {r3, r4, r8, fp, sp, lr}
    1aa8:	00000006 	andeq	r0, r0, r6
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	00001948 	andeq	r1, r0, r8, asr #18
    1ab4:	0800691e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, sp, lr}
    1ab8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1abc:	0000000c 	andeq	r0, r0, ip
    1ac0:	00001948 	andeq	r1, r0, r8, asr #18
    1ac4:	0800693a 	stmdaeq	r0, {r1, r3, r4, r5, r8, fp, sp, lr}
    1ac8:	0000000c 	andeq	r0, r0, ip
    1acc:	0000000c 	andeq	r0, r0, ip
    1ad0:	00001948 	andeq	r1, r0, r8, asr #18
    1ad4:	08006946 	stmdaeq	r0, {r1, r2, r6, r8, fp, sp, lr}
    1ad8:	00000008 	andeq	r0, r0, r8
    1adc:	00000014 	andeq	r0, r0, r4, lsl r0
    1ae0:	00001948 	andeq	r1, r0, r8, asr #18
    1ae4:	0800694e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, sp, lr}
    1ae8:	00000026 	andeq	r0, r0, r6, lsr #32
    1aec:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1af0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1af4:	0000000c 	andeq	r0, r0, ip
    1af8:	00001948 	andeq	r1, r0, r8, asr #18
    1afc:	08006974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, sp, lr}
    1b00:	00000012 	andeq	r0, r0, r2, lsl r0
    1b04:	0000000c 	andeq	r0, r0, ip
    1b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b0c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b14:	0000000c 	andeq	r0, r0, ip
    1b18:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b1c:	08006988 	stmdaeq	r0, {r3, r7, r8, fp, sp, lr}
    1b20:	00000018 	andeq	r0, r0, r8, lsl r0
    1b24:	0000000c 	andeq	r0, r0, ip
    1b28:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b2c:	080069a0 	stmdaeq	r0, {r5, r7, r8, fp, sp, lr}
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	0000000c 	andeq	r0, r0, ip
    1b38:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b3c:	080069ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, sp, lr}
    1b40:	00000028 	andeq	r0, r0, r8, lsr #32
    1b44:	0000000c 	andeq	r0, r0, ip
    1b48:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b4c:	080069d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, sp, lr}
    1b50:	00000018 	andeq	r0, r0, r8, lsl r0
    1b54:	0000000c 	andeq	r0, r0, ip
    1b58:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b5c:	080069ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr}
    1b60:	0000000c 	andeq	r0, r0, ip
    1b64:	0000000c 	andeq	r0, r0, ip
    1b68:	00001b04 	andeq	r1, r0, r4, lsl #22
    1b6c:	080069f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr}
    1b70:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b74:	0000000c 	andeq	r0, r0, ip
    1b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b7c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b84:	00000018 	andeq	r0, r0, r8, lsl r0
    1b88:	00001b74 	andeq	r1, r0, r4, ror fp
    1b8c:	08006a14 	stmdaeq	r0, {r2, r4, r9, fp, sp, lr}
    1b90:	00000032 	andeq	r0, r0, r2, lsr r0
    1b94:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    1b98:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1b9c:	00000001 	andeq	r0, r0, r1
    1ba0:	00000018 	andeq	r0, r0, r8, lsl r0
    1ba4:	00001b74 	andeq	r1, r0, r4, ror fp
    1ba8:	08006a46 	stmdaeq	r0, {r1, r2, r6, r9, fp, sp, lr}
    1bac:	0000003a 	andeq	r0, r0, sl, lsr r0
    1bb0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    1bb4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1bb8:	00000001 	andeq	r0, r0, r1
    1bbc:	00000024 	andeq	r0, r0, r4, lsr #32
    1bc0:	00001b74 	andeq	r1, r0, r4, ror fp
    1bc4:	08006a80 	stmdaeq	r0, {r7, r9, fp, sp, lr}
    1bc8:	000000d4 	ldrdeq	r0, [r0], -r4
    1bcc:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1bd0:	78018e02 	stmdavc	r1, {r1, r9, sl, fp, pc}
    1bd4:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1bd8:	660b4200 	strvs	r4, [fp], -r0, lsl #4
    1bdc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1be0:	000b4200 	andeq	r4, fp, r0, lsl #4
    1be4:	0000000c 	andeq	r0, r0, ip
    1be8:	00001b74 	andeq	r1, r0, r4, ror fp
    1bec:	08006b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, lr}
    1bf0:	0000003c 	andeq	r0, r0, ip, lsr r0
    1bf4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bf8:	00001b74 	andeq	r1, r0, r4, ror fp
    1bfc:	08006b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, sp, lr}
    1c00:	00000074 	andeq	r0, r0, r4, ror r0
    1c04:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1c08:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c0c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c10:	00000018 	andeq	r0, r0, r8, lsl r0
    1c14:	00001b74 	andeq	r1, r0, r4, ror fp
    1c18:	08006c04 	stmdaeq	r0, {r2, sl, fp, sp, lr}
    1c1c:	00000088 	andeq	r0, r0, r8, lsl #1
    1c20:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    1c24:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c28:	00000001 	andeq	r0, r0, r1
    1c2c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c30:	00001b74 	andeq	r1, r0, r4, ror fp
    1c34:	08006c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, sp, lr}
    1c38:	00000084 	andeq	r0, r0, r4, lsl #1
    1c3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1c40:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000018 	andeq	r0, r0, r8, lsl r0
    1c4c:	00001b74 	andeq	r1, r0, r4, ror fp
    1c50:	08006d10 	stmdaeq	r0, {r4, r8, sl, fp, sp, lr}
    1c54:	00000068 	andeq	r0, r0, r8, rrx
    1c58:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    1c5c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c60:	00000001 	andeq	r0, r0, r1
    1c64:	0000000c 	andeq	r0, r0, ip
    1c68:	00001b74 	andeq	r1, r0, r4, ror fp
    1c6c:	08006d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr}
    1c70:	00000022 	andeq	r0, r0, r2, lsr #32
    1c74:	0000000c 	andeq	r0, r0, ip
    1c78:	00001b74 	andeq	r1, r0, r4, ror fp
    1c7c:	08006d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr}
    1c80:	00000012 	andeq	r0, r0, r2, lsl r0
    1c84:	0000000c 	andeq	r0, r0, ip
    1c88:	00001b74 	andeq	r1, r0, r4, ror fp
    1c8c:	08006dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr}
    1c90:	00000014 	andeq	r0, r0, r4, lsl r0
    1c94:	0000000c 	andeq	r0, r0, ip
    1c98:	00001b74 	andeq	r1, r0, r4, ror fp
    1c9c:	08006dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, sp, lr}
    1ca0:	00000010 	andeq	r0, r0, r0, lsl r0
    1ca4:	0000000c 	andeq	r0, r0, ip
    1ca8:	00001b74 	andeq	r1, r0, r4, ror fp
    1cac:	08006dd0 	stmdaeq	r0, {r4, r6, r7, r8, sl, fp, sp, lr}
    1cb0:	00000012 	andeq	r0, r0, r2, lsl r0
    1cb4:	0000000c 	andeq	r0, r0, ip
    1cb8:	00001b74 	andeq	r1, r0, r4, ror fp
    1cbc:	08006de2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr}
    1cc0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cc4:	0000000c 	andeq	r0, r0, ip
    1cc8:	00001b74 	andeq	r1, r0, r4, ror fp
    1ccc:	08006dfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr}
    1cd0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cd4:	0000000c 	andeq	r0, r0, ip
    1cd8:	00001b74 	andeq	r1, r0, r4, ror fp
    1cdc:	08006e16 	stmdaeq	r0, {r1, r2, r4, r9, sl, fp, sp, lr}
    1ce0:	00000004 	andeq	r0, r0, r4
    1ce4:	0000000c 	andeq	r0, r0, ip
    1ce8:	00001b74 	andeq	r1, r0, r4, ror fp
    1cec:	08006e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp, sp, lr}
    1cf0:	00000008 	andeq	r0, r0, r8
    1cf4:	0000000c 	andeq	r0, r0, ip
    1cf8:	00001b74 	andeq	r1, r0, r4, ror fp
    1cfc:	08006e22 	stmdaeq	r0, {r1, r5, r9, sl, fp, sp, lr}
    1d00:	00000012 	andeq	r0, r0, r2, lsl r0
    1d04:	0000000c 	andeq	r0, r0, ip
    1d08:	00001b74 	andeq	r1, r0, r4, ror fp
    1d0c:	08006e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, sp, lr}
    1d10:	00000004 	andeq	r0, r0, r4
    1d14:	0000000c 	andeq	r0, r0, ip
    1d18:	00001b74 	andeq	r1, r0, r4, ror fp
    1d1c:	08006e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, lr}
    1d20:	0000000e 	andeq	r0, r0, lr
    1d24:	0000000c 	andeq	r0, r0, ip
    1d28:	00001b74 	andeq	r1, r0, r4, ror fp
    1d2c:	08006e46 	stmdaeq	r0, {r1, r2, r6, r9, sl, fp, sp, lr}
    1d30:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d34:	00000018 	andeq	r0, r0, r8, lsl r0
    1d38:	00001b74 	andeq	r1, r0, r4, ror fp
    1d3c:	08006e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, sp, lr}
    1d40:	00000034 	andeq	r0, r0, r4, lsr r0
    1d44:	83100e41 	tsthi	r0, #1040	; 0x410
    1d48:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1d4c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d50:	00000014 	andeq	r0, r0, r4, lsl r0
    1d54:	00001b74 	andeq	r1, r0, r4, ror fp
    1d58:	08006e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, sp, lr}
    1d5c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d60:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1d64:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d68:	00000014 	andeq	r0, r0, r4, lsl r0
    1d6c:	00001b74 	andeq	r1, r0, r4, ror fp
    1d70:	08006ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, sp, lr}
    1d74:	00000018 	andeq	r0, r0, r8, lsl r0
    1d78:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1d7c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d80:	00000014 	andeq	r0, r0, r4, lsl r0
    1d84:	00001b74 	andeq	r1, r0, r4, ror fp
    1d88:	08006ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, sp, lr}
    1d8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1d90:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1d94:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	00001b74 	andeq	r1, r0, r4, ror fp
    1da0:	08006ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr}
    1da4:	00000006 	andeq	r0, r0, r6
    1da8:	0000000c 	andeq	r0, r0, ip
    1dac:	00001b74 	andeq	r1, r0, r4, ror fp
    1db0:	08006ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr}
    1db4:	00000010 	andeq	r0, r0, r0, lsl r0
    1db8:	0000000c 	andeq	r0, r0, ip
    1dbc:	00001b74 	andeq	r1, r0, r4, ror fp
    1dc0:	08006ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr}
    1dc4:	00000010 	andeq	r0, r0, r0, lsl r0
    1dc8:	00000018 	andeq	r0, r0, r8, lsl r0
    1dcc:	00001b74 	andeq	r1, r0, r4, ror fp
    1dd0:	08006ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}
    1dd4:	0000003c 	andeq	r0, r0, ip, lsr r0
    1dd8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    1ddc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1de0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	00001b74 	andeq	r1, r0, r4, ror fp
    1dec:	08006f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr}
    1df0:	00000010 	andeq	r0, r0, r0, lsl r0
    1df4:	0000000c 	andeq	r0, r0, ip
    1df8:	00001b74 	andeq	r1, r0, r4, ror fp
    1dfc:	08006f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp, lr}
    1e00:	00000014 	andeq	r0, r0, r4, lsl r0
    1e04:	0000000c 	andeq	r0, r0, ip
    1e08:	00001b74 	andeq	r1, r0, r4, ror fp
    1e0c:	08006f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr}
    1e10:	00000010 	andeq	r0, r0, r0, lsl r0
    1e14:	0000000c 	andeq	r0, r0, ip
    1e18:	00001b74 	andeq	r1, r0, r4, ror fp
    1e1c:	08006f68 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr}
    1e20:	00000014 	andeq	r0, r0, r4, lsl r0
    1e24:	0000000c 	andeq	r0, r0, ip
    1e28:	00001b74 	andeq	r1, r0, r4, ror fp
    1e2c:	08006f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1e30:	00000018 	andeq	r0, r0, r8, lsl r0
    1e34:	0000000c 	andeq	r0, r0, ip
    1e38:	00001b74 	andeq	r1, r0, r4, ror fp
    1e3c:	08006f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr}
    1e40:	00000018 	andeq	r0, r0, r8, lsl r0
    1e44:	0000000c 	andeq	r0, r0, ip
    1e48:	00001b74 	andeq	r1, r0, r4, ror fp
    1e4c:	08006fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr}
    1e50:	00000018 	andeq	r0, r0, r8, lsl r0
    1e54:	0000000c 	andeq	r0, r0, ip
    1e58:	00001b74 	andeq	r1, r0, r4, ror fp
    1e5c:	08006fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr}
    1e60:	00000018 	andeq	r0, r0, r8, lsl r0
    1e64:	0000000c 	andeq	r0, r0, ip
    1e68:	00001b74 	andeq	r1, r0, r4, ror fp
    1e6c:	08006fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    1e70:	00000010 	andeq	r0, r0, r0, lsl r0
    1e74:	0000000c 	andeq	r0, r0, ip
    1e78:	00001b74 	andeq	r1, r0, r4, ror fp
    1e7c:	08006fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    1e80:	00000014 	andeq	r0, r0, r4, lsl r0
    1e84:	0000000c 	andeq	r0, r0, ip
    1e88:	00001b74 	andeq	r1, r0, r4, ror fp
    1e8c:	08007000 	stmdaeq	r0, {ip, sp, lr}
    1e90:	00000010 	andeq	r0, r0, r0, lsl r0
    1e94:	0000000c 	andeq	r0, r0, ip
    1e98:	00001b74 	andeq	r1, r0, r4, ror fp
    1e9c:	08007010 	stmdaeq	r0, {r4, ip, sp, lr}
    1ea0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ea4:	0000000c 	andeq	r0, r0, ip
    1ea8:	00001b74 	andeq	r1, r0, r4, ror fp
    1eac:	08007024 	stmdaeq	r0, {r2, r5, ip, sp, lr}
    1eb0:	00000010 	andeq	r0, r0, r0, lsl r0
    1eb4:	0000000c 	andeq	r0, r0, ip
    1eb8:	00001b74 	andeq	r1, r0, r4, ror fp
    1ebc:	08007034 	stmdaeq	r0, {r2, r4, r5, ip, sp, lr}
    1ec0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ec4:	0000000c 	andeq	r0, r0, ip
    1ec8:	00001b74 	andeq	r1, r0, r4, ror fp
    1ecc:	08007048 	stmdaeq	r0, {r3, r6, ip, sp, lr}
    1ed0:	00000010 	andeq	r0, r0, r0, lsl r0
    1ed4:	0000000c 	andeq	r0, r0, ip
    1ed8:	00001b74 	andeq	r1, r0, r4, ror fp
    1edc:	08007058 	stmdaeq	r0, {r3, r4, r6, ip, sp, lr}
    1ee0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ee4:	0000000c 	andeq	r0, r0, ip
    1ee8:	00001b74 	andeq	r1, r0, r4, ror fp
    1eec:	0800706c 	stmdaeq	r0, {r2, r3, r5, r6, ip, sp, lr}
    1ef0:	00000010 	andeq	r0, r0, r0, lsl r0
    1ef4:	0000000c 	andeq	r0, r0, ip
    1ef8:	00001b74 	andeq	r1, r0, r4, ror fp
    1efc:	0800707c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip, sp, lr}
    1f00:	00000010 	andeq	r0, r0, r0, lsl r0
    1f04:	0000000c 	andeq	r0, r0, ip
    1f08:	00001b74 	andeq	r1, r0, r4, ror fp
    1f0c:	0800708c 	stmdaeq	r0, {r2, r3, r7, ip, sp, lr}
    1f10:	00000010 	andeq	r0, r0, r0, lsl r0
    1f14:	0000000c 	andeq	r0, r0, ip
    1f18:	00001b74 	andeq	r1, r0, r4, ror fp
    1f1c:	0800709c 	stmdaeq	r0, {r2, r3, r4, r7, ip, sp, lr}
    1f20:	00000010 	andeq	r0, r0, r0, lsl r0
    1f24:	0000000c 	andeq	r0, r0, ip
    1f28:	00001b74 	andeq	r1, r0, r4, ror fp
    1f2c:	080070ac 	stmdaeq	r0, {r2, r3, r5, r7, ip, sp, lr}
    1f30:	00000010 	andeq	r0, r0, r0, lsl r0
    1f34:	0000000c 	andeq	r0, r0, ip
    1f38:	00001b74 	andeq	r1, r0, r4, ror fp
    1f3c:	080070bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip, sp, lr}
    1f40:	00000010 	andeq	r0, r0, r0, lsl r0
    1f44:	0000000c 	andeq	r0, r0, ip
    1f48:	00001b74 	andeq	r1, r0, r4, ror fp
    1f4c:	080070cc 	stmdaeq	r0, {r2, r3, r6, r7, ip, sp, lr}
    1f50:	00000014 	andeq	r0, r0, r4, lsl r0
    1f54:	0000000c 	andeq	r0, r0, ip
    1f58:	00001b74 	andeq	r1, r0, r4, ror fp
    1f5c:	080070e0 	stmdaeq	r0, {r5, r6, r7, ip, sp, lr}
    1f60:	00000014 	andeq	r0, r0, r4, lsl r0
    1f64:	0000000c 	andeq	r0, r0, ip
    1f68:	00001b74 	andeq	r1, r0, r4, ror fp
    1f6c:	080070f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip, sp, lr}
    1f70:	00000014 	andeq	r0, r0, r4, lsl r0
    1f74:	0000000c 	andeq	r0, r0, ip
    1f78:	00001b74 	andeq	r1, r0, r4, ror fp
    1f7c:	08007108 	stmdaeq	r0, {r3, r8, ip, sp, lr}
    1f80:	00000014 	andeq	r0, r0, r4, lsl r0
    1f84:	0000000c 	andeq	r0, r0, ip
    1f88:	00001b74 	andeq	r1, r0, r4, ror fp
    1f8c:	0800711c 	stmdaeq	r0, {r2, r3, r4, r8, ip, sp, lr}
    1f90:	00000014 	andeq	r0, r0, r4, lsl r0
    1f94:	00000018 	andeq	r0, r0, r8, lsl r0
    1f98:	00001b74 	andeq	r1, r0, r4, ror fp
    1f9c:	08007130 	stmdaeq	r0, {r4, r5, r8, ip, sp, lr}
    1fa0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fa4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    1fa8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1fac:	00000001 	andeq	r0, r0, r1
    1fb0:	00000018 	andeq	r0, r0, r8, lsl r0
    1fb4:	00001b74 	andeq	r1, r0, r4, ror fp
    1fb8:	0800714c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp, lr}
    1fbc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fc0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    1fc4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1fc8:	00000001 	andeq	r0, r0, r1
    1fcc:	00000014 	andeq	r0, r0, r4, lsl r0
    1fd0:	00001b74 	andeq	r1, r0, r4, ror fp
    1fd4:	08007168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp, lr}
    1fd8:	00000044 	andeq	r0, r0, r4, asr #32
    1fdc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1fe0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fe4:	0000000c 	andeq	r0, r0, ip
    1fe8:	00001b74 	andeq	r1, r0, r4, ror fp
    1fec:	080071ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp, lr}
    1ff0:	00000018 	andeq	r0, r0, r8, lsl r0
    1ff4:	0000000c 	andeq	r0, r0, ip
    1ff8:	00001b74 	andeq	r1, r0, r4, ror fp
    1ffc:	080071c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp, lr}
    2000:	00000018 	andeq	r0, r0, r8, lsl r0
    2004:	0000000c 	andeq	r0, r0, ip
    2008:	00001b74 	andeq	r1, r0, r4, ror fp
    200c:	080071dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp, lr}
    2010:	00000018 	andeq	r0, r0, r8, lsl r0
    2014:	0000000c 	andeq	r0, r0, ip
    2018:	00001b74 	andeq	r1, r0, r4, ror fp
    201c:	080071f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp, lr}
    2020:	00000016 	andeq	r0, r0, r6, lsl r0
    2024:	0000000c 	andeq	r0, r0, ip
    2028:	00001b74 	andeq	r1, r0, r4, ror fp
    202c:	0800720a 	stmdaeq	r0, {r1, r3, r9, ip, sp, lr}
    2030:	00000016 	andeq	r0, r0, r6, lsl r0
    2034:	0000000c 	andeq	r0, r0, ip
    2038:	00001b74 	andeq	r1, r0, r4, ror fp
    203c:	08007220 	stmdaeq	r0, {r5, r9, ip, sp, lr}
    2040:	00000016 	andeq	r0, r0, r6, lsl r0
    2044:	0000000c 	andeq	r0, r0, ip
    2048:	00001b74 	andeq	r1, r0, r4, ror fp
    204c:	08007236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip, sp, lr}
    2050:	00000016 	andeq	r0, r0, r6, lsl r0
    2054:	0000000c 	andeq	r0, r0, ip
    2058:	00001b74 	andeq	r1, r0, r4, ror fp
    205c:	0800724c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp, lr}
    2060:	00000004 	andeq	r0, r0, r4
    2064:	0000000c 	andeq	r0, r0, ip
    2068:	00001b74 	andeq	r1, r0, r4, ror fp
    206c:	08007250 	stmdaeq	r0, {r4, r6, r9, ip, sp, lr}
    2070:	00000004 	andeq	r0, r0, r4
    2074:	0000000c 	andeq	r0, r0, ip
    2078:	00001b74 	andeq	r1, r0, r4, ror fp
    207c:	08007254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp, lr}
    2080:	00000004 	andeq	r0, r0, r4
    2084:	0000000c 	andeq	r0, r0, ip
    2088:	00001b74 	andeq	r1, r0, r4, ror fp
    208c:	08007258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp, lr}
    2090:	00000004 	andeq	r0, r0, r4
    2094:	0000000c 	andeq	r0, r0, ip
    2098:	00001b74 	andeq	r1, r0, r4, ror fp
    209c:	0800725c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp, lr}
    20a0:	00000004 	andeq	r0, r0, r4
    20a4:	0000000c 	andeq	r0, r0, ip
    20a8:	00001b74 	andeq	r1, r0, r4, ror fp
    20ac:	08007260 	stmdaeq	r0, {r5, r6, r9, ip, sp, lr}
    20b0:	00000006 	andeq	r0, r0, r6
    20b4:	0000000c 	andeq	r0, r0, ip
    20b8:	00001b74 	andeq	r1, r0, r4, ror fp
    20bc:	08007266 	stmdaeq	r0, {r1, r2, r5, r6, r9, ip, sp, lr}
    20c0:	00000016 	andeq	r0, r0, r6, lsl r0
    20c4:	0000000c 	andeq	r0, r0, ip
    20c8:	00001b74 	andeq	r1, r0, r4, ror fp
    20cc:	0800727c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp, lr}
    20d0:	0000001a 	andeq	r0, r0, sl, lsl r0
    20d4:	00000030 	andeq	r0, r0, r0, lsr r0
    20d8:	00001b74 	andeq	r1, r0, r4, ror fp
    20dc:	08007296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip, sp, lr}
    20e0:	00000060 	andeq	r0, r0, r0, rrx
    20e4:	83180e41 	tsthi	r8, #1040	; 0x410
    20e8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    20ec:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    20f0:	5e018e02 	cdppl	14, 0, cr8, cr1, cr2, {0}
    20f4:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    20f8:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    20fc:	4d0b4200 	sfmmi	f4, 4, [fp, #-0]
    2100:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    2104:	000ec3c4 	andeq	ip, lr, r4, asr #7
    2108:	0000000c 	andeq	r0, r0, ip
    210c:	00001b74 	andeq	r1, r0, r4, ror fp
    2110:	080072f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, ip, sp, lr}
    2114:	00000016 	andeq	r0, r0, r6, lsl r0
    2118:	0000000c 	andeq	r0, r0, ip
    211c:	00001b74 	andeq	r1, r0, r4, ror fp
    2120:	0800730c 	stmdaeq	r0, {r2, r3, r8, r9, ip, sp, lr}
    2124:	0000001a 	andeq	r0, r0, sl, lsl r0
    2128:	00000048 	andeq	r0, r0, r8, asr #32
    212c:	00001b74 	andeq	r1, r0, r4, ror fp
    2130:	08007326 	stmdaeq	r0, {r1, r2, r5, r8, r9, ip, sp, lr}
    2134:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2138:	83180e41 	tsthi	r8, #1040	; 0x410
    213c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    2140:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2144:	4b018e02 	blmi	65954 <__ram_size__+0x55954>
    2148:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    214c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2150:	470b4200 	strmi	r4, [fp, -r0, lsl #4]
    2154:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2158:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    215c:	600b4200 	andvs	r4, fp, r0, lsl #4
    2160:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2164:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2168:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    216c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    2170:	000ec3c4 	andeq	ip, lr, r4, asr #7
    2174:	0000000c 	andeq	r0, r0, ip
    2178:	00001b74 	andeq	r1, r0, r4, ror fp
    217c:	080073d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, ip, sp, lr}
    2180:	00000010 	andeq	r0, r0, r0, lsl r0
    2184:	0000000c 	andeq	r0, r0, ip
    2188:	00001b74 	andeq	r1, r0, r4, ror fp
    218c:	080073e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, ip, sp, lr}
    2190:	00000006 	andeq	r0, r0, r6
    2194:	0000000c 	andeq	r0, r0, ip
    2198:	00001b74 	andeq	r1, r0, r4, ror fp
    219c:	080073ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, sp, lr}
    21a0:	00000006 	andeq	r0, r0, r6
    21a4:	0000000c 	andeq	r0, r0, ip
    21a8:	00001b74 	andeq	r1, r0, r4, ror fp
    21ac:	080073f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    21b0:	00000006 	andeq	r0, r0, r6
    21b4:	0000000c 	andeq	r0, r0, ip
    21b8:	00001b74 	andeq	r1, r0, r4, ror fp
    21bc:	080073f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    21c0:	00000008 	andeq	r0, r0, r8
    21c4:	0000000c 	andeq	r0, r0, ip
    21c8:	00001b74 	andeq	r1, r0, r4, ror fp
    21cc:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    21d0:	00000006 	andeq	r0, r0, r6
    21d4:	0000000c 	andeq	r0, r0, ip
    21d8:	00001b74 	andeq	r1, r0, r4, ror fp
    21dc:	08007406 	stmdaeq	r0, {r1, r2, sl, ip, sp, lr}
    21e0:	00000006 	andeq	r0, r0, r6
    21e4:	0000000c 	andeq	r0, r0, ip
    21e8:	00001b74 	andeq	r1, r0, r4, ror fp
    21ec:	0800740c 	stmdaeq	r0, {r2, r3, sl, ip, sp, lr}
    21f0:	0000000c 	andeq	r0, r0, ip
    21f4:	0000000c 	andeq	r0, r0, ip
    21f8:	00001b74 	andeq	r1, r0, r4, ror fp
    21fc:	08007418 	stmdaeq	r0, {r3, r4, sl, ip, sp, lr}
    2200:	00000008 	andeq	r0, r0, r8
    2204:	0000000c 	andeq	r0, r0, ip
    2208:	00001b74 	andeq	r1, r0, r4, ror fp
    220c:	08007420 	stmdaeq	r0, {r5, sl, ip, sp, lr}
    2210:	00000016 	andeq	r0, r0, r6, lsl r0
    2214:	0000000c 	andeq	r0, r0, ip
    2218:	00001b74 	andeq	r1, r0, r4, ror fp
    221c:	08007436 	stmdaeq	r0, {r1, r2, r4, r5, sl, ip, sp, lr}
    2220:	00000008 	andeq	r0, r0, r8
    2224:	0000000c 	andeq	r0, r0, ip
    2228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    222c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2230:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2234:	00000024 	andeq	r0, r0, r4, lsr #32
    2238:	00002224 	andeq	r2, r0, r4, lsr #4
    223c:	08007440 	stmdaeq	r0, {r6, sl, ip, sp, lr}
    2240:	0000009c 	muleq	r0, ip, r0
    2244:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2248:	5b018e02 	blpl	65a58 <__ram_size__+0x55a58>
    224c:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    2250:	650b4500 	strvs	r4, [fp, #-1280]	; 0xfffffb00
    2254:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    2258:	000b4200 	andeq	r4, fp, r0, lsl #4
    225c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2260:	00002224 	andeq	r2, r0, r4, lsr #4
    2264:	080074dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, sp, lr}
    2268:	00000088 	andeq	r0, r0, r8, lsl #1
    226c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    2270:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    2274:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    2278:	000c0e62 	andeq	r0, ip, r2, ror #28
    227c:	0000000c 	andeq	r0, r0, ip
    2280:	00002224 	andeq	r2, r0, r4, lsr #4
    2284:	08007564 	stmdaeq	r0, {r2, r5, r6, r8, sl, ip, sp, lr}
    2288:	00000016 	andeq	r0, r0, r6, lsl r0
    228c:	00000014 	andeq	r0, r0, r4, lsl r0
    2290:	00002224 	andeq	r2, r0, r4, lsr #4
    2294:	0800757a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip, sp, lr}
    2298:	00000020 	andeq	r0, r0, r0, lsr #32
    229c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    22a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    22a4:	0000000c 	andeq	r0, r0, ip
    22a8:	00002224 	andeq	r2, r0, r4, lsr #4
    22ac:	0800759a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip, sp, lr}
    22b0:	0000000c 	andeq	r0, r0, ip
    22b4:	0000000c 	andeq	r0, r0, ip
    22b8:	00002224 	andeq	r2, r0, r4, lsr #4
    22bc:	080075a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, ip, sp, lr}
    22c0:	00000018 	andeq	r0, r0, r8, lsl r0
    22c4:	00000014 	andeq	r0, r0, r4, lsl r0
    22c8:	00002224 	andeq	r2, r0, r4, lsr #4
    22cc:	080075be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip, sp, lr}
    22d0:	00000030 	andeq	r0, r0, r0, lsr r0
    22d4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    22d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    22dc:	0000000c 	andeq	r0, r0, ip
    22e0:	00002224 	andeq	r2, r0, r4, lsr #4
    22e4:	080075ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, sl, ip, sp, lr}
    22e8:	00000012 	andeq	r0, r0, r2, lsl r0
    22ec:	0000000c 	andeq	r0, r0, ip
    22f0:	00002224 	andeq	r2, r0, r4, lsr #4
    22f4:	08007600 	stmdaeq	r0, {r9, sl, ip, sp, lr}
    22f8:	00000016 	andeq	r0, r0, r6, lsl r0
    22fc:	0000000c 	andeq	r0, r0, ip
    2300:	00002224 	andeq	r2, r0, r4, lsr #4
    2304:	08007616 	stmdaeq	r0, {r1, r2, r4, r9, sl, ip, sp, lr}
    2308:	00000016 	andeq	r0, r0, r6, lsl r0
    230c:	0000000c 	andeq	r0, r0, ip
    2310:	00002224 	andeq	r2, r0, r4, lsr #4
    2314:	0800762c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp, lr}
    2318:	00000018 	andeq	r0, r0, r8, lsl r0
    231c:	0000000c 	andeq	r0, r0, ip
    2320:	00002224 	andeq	r2, r0, r4, lsr #4
    2324:	08007644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp, lr}
    2328:	00000016 	andeq	r0, r0, r6, lsl r0
    232c:	0000000c 	andeq	r0, r0, ip
    2330:	00002224 	andeq	r2, r0, r4, lsr #4
    2334:	0800765a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, ip, sp, lr}
    2338:	00000018 	andeq	r0, r0, r8, lsl r0
    233c:	0000000c 	andeq	r0, r0, ip
    2340:	00002224 	andeq	r2, r0, r4, lsr #4
    2344:	08007672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip, sp, lr}
    2348:	00000008 	andeq	r0, r0, r8
    234c:	0000000c 	andeq	r0, r0, ip
    2350:	00002224 	andeq	r2, r0, r4, lsr #4
    2354:	0800767a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, ip, sp, lr}
    2358:	00000008 	andeq	r0, r0, r8
    235c:	0000000c 	andeq	r0, r0, ip
    2360:	00002224 	andeq	r2, r0, r4, lsr #4
    2364:	08007682 	stmdaeq	r0, {r1, r7, r9, sl, ip, sp, lr}
    2368:	0000000c 	andeq	r0, r0, ip
    236c:	0000000c 	andeq	r0, r0, ip
    2370:	00002224 	andeq	r2, r0, r4, lsr #4
    2374:	0800768e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, ip, sp, lr}
    2378:	00000012 	andeq	r0, r0, r2, lsl r0
    237c:	0000000c 	andeq	r0, r0, ip
    2380:	00002224 	andeq	r2, r0, r4, lsr #4
    2384:	080076a0 	stmdaeq	r0, {r5, r7, r9, sl, ip, sp, lr}
    2388:	00000012 	andeq	r0, r0, r2, lsl r0
    238c:	0000000c 	andeq	r0, r0, ip
    2390:	00002224 	andeq	r2, r0, r4, lsr #4
    2394:	080076b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, ip, sp, lr}
    2398:	00000018 	andeq	r0, r0, r8, lsl r0
    239c:	0000000c 	andeq	r0, r0, ip
    23a0:	00002224 	andeq	r2, r0, r4, lsr #4
    23a4:	080076ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, ip, sp, lr}
    23a8:	00000018 	andeq	r0, r0, r8, lsl r0
    23ac:	0000000c 	andeq	r0, r0, ip
    23b0:	00002224 	andeq	r2, r0, r4, lsr #4
    23b4:	080076e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, ip, sp, lr}
    23b8:	00000018 	andeq	r0, r0, r8, lsl r0
    23bc:	0000000c 	andeq	r0, r0, ip
    23c0:	00002224 	andeq	r2, r0, r4, lsr #4
    23c4:	080076fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr}
    23c8:	00000016 	andeq	r0, r0, r6, lsl r0
    23cc:	0000000c 	andeq	r0, r0, ip
    23d0:	00002224 	andeq	r2, r0, r4, lsr #4
    23d4:	08007710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp, lr}
    23d8:	00000018 	andeq	r0, r0, r8, lsl r0
    23dc:	0000000c 	andeq	r0, r0, ip
    23e0:	00002224 	andeq	r2, r0, r4, lsr #4
    23e4:	08007728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp, lr}
    23e8:	0000000c 	andeq	r0, r0, ip
    23ec:	0000000c 	andeq	r0, r0, ip
    23f0:	00002224 	andeq	r2, r0, r4, lsr #4
    23f4:	08007734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip, sp, lr}
    23f8:	00000008 	andeq	r0, r0, r8
    23fc:	00000014 	andeq	r0, r0, r4, lsl r0
    2400:	00002224 	andeq	r2, r0, r4, lsr #4
    2404:	0800773c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip, sp, lr}
    2408:	00000040 	andeq	r0, r0, r0, asr #32
    240c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    2410:	00018e02 	andeq	r8, r1, r2, lsl #28
    2414:	0000000c 	andeq	r0, r0, ip
    2418:	00002224 	andeq	r2, r0, r4, lsr #4
    241c:	0800777c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr}
    2420:	00000010 	andeq	r0, r0, r0, lsl r0
    2424:	0000000c 	andeq	r0, r0, ip
    2428:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    242c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2430:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2434:	0000001c 	andeq	r0, r0, ip, lsl r0
    2438:	00002424 	andeq	r2, r0, r4, lsr #8
    243c:	080077fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}
    2440:	00000050 	andeq	r0, r0, r0, asr r0
    2444:	000d0941 	andeq	r0, sp, r1, asr #18
    2448:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    244c:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    2450:	000ec0ce 	andeq	ip, lr, lr, asr #1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
       4:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
       8:	61485152 	cmpvs	r8, r2, asr r1
       c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
      10:	43430072 	movtmi	r0, #12402	; 0x3072
      14:	76005245 	strvc	r5, [r0], -r5, asr #4
      18:	00323375 	eorseq	r3, r2, r5, ror r3
      1c:	67617355 			; <UNDEFINED> instruction: 0x67617355
      20:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
      24:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
      28:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d
      2c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      30:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      34:	43430031 	movtmi	r0, #12337	; 0x3031
      38:	0032524d 	eorseq	r5, r2, sp, asr #4
      3c:	5f4d4954 	svcpl	0x004d4954
      40:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
      44:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0xffffff9f
      48:	00346572 	eorseq	r6, r4, r2, ror r5
      4c:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
      50:	5152495f 	cmppl	r2, pc, asr r9
      54:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
      58:	0072656c 	rsbseq	r6, r2, ip, ror #10
      5c:	5f4d4954 	svcpl	0x004d4954
      60:	61656c43 	cmnvs	r5, r3, asr #24
      64:	50544972 	subspl	r4, r4, r2, ror r9
      68:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
      6c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
      70:	41550074 	cmpmi	r5, r4, ror r0
      74:	5f355452 	svcpl	0x00355452
      78:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      7c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      80:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
      84:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
      88:	6f747475 	svcvs	0x00747475
      8c:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
      90:	2074726f 	rsbscs	r7, r4, pc, ror #4
      94:	00746e69 	rsbseq	r6, r4, r9, ror #28
      98:	34524343 	ldrbcc	r4, [r2], #-835	; 0xfffffcbd
      9c:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
      a0:	53455200 	movtpl	r5, #20992	; 0x5200
      a4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
      a8:	67003244 	strvs	r3, [r0, -r4, asr #4]
      ac:	6f437062 	svcvs	0x00437062
      b0:	6f72746e 	svcvs	0x0072746e
      b4:	6261546c 	rsbvs	r5, r1, #108, 8	; 0x6c000000
      b8:	4200656c 	andmi	r6, r0, #108, 10	; 0x1b000000
      bc:	61467375 	hvcvs	26421	; 0x6735
      c0:	45746c75 	ldrbmi	r6, [r4, #-3189]!	; 0xfffff38b
      c4:	70656378 	rsbvc	r6, r5, r8, ror r3
      c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
      cc:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
      d0:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
      d4:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
      d8:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
      dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      e4:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
      e8:	43430063 	movtmi	r0, #12387	; 0x3063
      ec:	43003152 	movwmi	r3, #338	; 0x152
      f0:	00325243 	eorseq	r5, r2, r3, asr #4
      f4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
      f8:	52434300 	subpl	r4, r3, #0, 6
      fc:	77670034 			; <UNDEFINED> instruction: 0x77670034
     100:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     104:	31726574 	cmncc	r2, r4, ror r5
     108:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     10c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     110:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
     114:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     118:	53455200 	movtpl	r5, #20992	; 0x5200
     11c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     120:	00343144 	eorseq	r3, r4, r4, asr #2
     124:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     128:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     12c:	49003531 	stmdbmi	r0, {r0, r4, r5, r8, sl, ip, sp}
     130:	425f5253 	subsmi	r5, pc, #805306373	; 0x30000005
     134:	45545441 	ldrbmi	r5, [r4, #-1089]	; 0xfffffbbf
     138:	435f5952 	cmpmi	pc, #1343488	; 0x148000
     13c:	4b434548 	blmi	10d1664 <__ram_size__+0x10c1664>
     140:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     144:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     148:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     14c:	434d5300 	movtmi	r5, #54016	; 0xd300
     150:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
     154:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     158:	63206465 			; <UNDEFINED> instruction: 0x63206465
     15c:	00726168 	rsbseq	r6, r2, r8, ror #2
     160:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     164:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     168:	52003031 	andpl	r3, r0, #49	; 0x31
     16c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     170:	31444556 	cmpcc	r4, r6, asr r5
     174:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
     178:	56524553 			; <UNDEFINED> instruction: 0x56524553
     17c:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     180:	53455200 	movtpl	r5, #20992	; 0x5200
     184:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     188:	00333144 	eorseq	r3, r3, r4, asr #2
     18c:	31434441 	cmpcc	r3, r1, asr #8
     190:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     19c:	75760072 	ldrbvc	r0, [r6, #-114]!	; 0xffffff8e
     1a0:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     1a4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1a8:	31444556 	cmpcc	r4, r6, asr r5
     1ac:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
     1b0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     1b4:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     1b8:	53455200 	movtpl	r5, #20992	; 0x5200
     1bc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     1c0:	00383144 	eorseq	r3, r8, r4, asr #2
     1c4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     1c8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     1cc:	43003931 	movwmi	r3, #2353	; 0x931
     1d0:	4d435c3a 	stclmi	12, cr5, [r3, #-232]	; 0xffffff18
     1d4:	5f303337 	svcpl	0x00303337
     1d8:	4d524946 	ldclmi	9, cr4, [r2, #-280]	; 0xfffffee8
     1dc:	45524157 	ldrbmi	r4, [r2, #-343]	; 0xfffffea9
     1e0:	5245565f 	subpl	r5, r5, #99614720	; 0x5f00000
     1e4:	33317830 	teqcc	r1, #48, 16	; 0x300000
     1e8:	3130325f 	teqcc	r0, pc, asr r2
     1ec:	32393031 	eorscc	r3, r9, #49	; 0x31
     1f0:	6f6c0032 	svcvs	0x006c0032
     1f4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
     1f8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     1fc:	2064656e 	rsbcs	r6, r4, lr, ror #10
     200:	00746e69 	rsbseq	r6, r4, r9, ror #28
     204:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
     208:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     20c:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     210:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     214:	44006e6f 	strmi	r6, [r0], #-3695	; 0xfffff191
     218:	00524549 	subseq	r4, r2, r9, asr #10
     21c:	5f525349 	svcpl	0x00525349
     220:	5f495053 	svcpl	0x00495053
     224:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
     228:	6f687300 	svcvs	0x00687300
     22c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
     230:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     234:	2064656e 	rsbcs	r6, r4, lr, ror #10
     238:	00746e69 	rsbseq	r6, r4, r9, ror #28
     23c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     240:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     244:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
     248:	425f5253 	subsmi	r5, pc, #805306373	; 0x30000005
     24c:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xfffff58b
     250:	614d5f72 	hvcvs	54770	; 0xd5f2
     254:	6567616e 	strbvs	r6, [r7, #-366]!	; 0xfffffe92
     258:	54444200 	strbpl	r4, [r4], #-512	; 0xfffffe00
     25c:	61630052 	qdsubvs	r0, r2, r3
     260:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
     264:	4d440065 	stclmi	0, cr0, [r4, #-404]	; 0xfffffe6c
     268:	52005241 	andpl	r5, r0, #268435460	; 0x10000004
     26c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     270:	30444556 	subcc	r4, r4, r6, asr r5
     274:	53455200 	movtpl	r5, #20992	; 0x5200
     278:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     27c:	52003144 	andpl	r3, r0, #68, 2
     280:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     284:	33444556 	movtcc	r4, #17750	; 0x4556
     288:	53455200 	movtpl	r5, #20992	; 0x5200
     28c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     290:	52003444 	andpl	r3, r0, #68, 8	; 0x44000000
     294:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     298:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
     29c:	53455200 	movtpl	r5, #20992	; 0x5200
     2a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     2a4:	5f003644 	svcpl	0x00003644
     2a8:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     2ac:	4c45445f 	cfstrdmi	mvd4, [r5], {95}	; 0x5f
     2b0:	52005941 	andpl	r5, r0, #1064960	; 0x104000
     2b4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     2b8:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     2bc:	53455200 	movtpl	r5, #20992	; 0x5200
     2c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     2c4:	52003944 	andpl	r3, r0, #68, 18	; 0x110000
     2c8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     2cc:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     2d0:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
     2d4:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     2d8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     2dc:	4d440065 	stclmi	0, cr0, [r4, #-404]	; 0xfffffe6c
     2e0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     2e4:	6e6e6168 	powvsez	f6, f6, #0.0
     2e8:	5f346c65 	svcpl	0x00346c65
     2ec:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     2f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     2f8:	52534900 	subspl	r4, r3, #0, 18
     2fc:	44454c5f 	strbmi	r4, [r5], #-3167	; 0xfffff3a1
     300:	4247525f 	submi	r5, r7, #-268435451	; 0xf0000005
     304:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     308:	62005245 	andvs	r5, r0, #1342177284	; 0x50000004
     30c:	63655331 	cmnvs	r5, #-1006632960	; 0xc4000000
     310:	7a697300 	bvc	1a5cf18 <__ram_size__+0x1a4cf18>
     314:	70797465 	rsbsvc	r7, r9, r5, ror #8
     318:	53490065 	movtpl	r0, #36965	; 0x9065
     31c:	6d315f52 	ldcvs	15, cr5, [r1, #-328]!	; 0xfffffeb8
     320:	49545f73 	ldmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     324:	0052454d 	subseq	r4, r2, sp, asr #10
     328:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     32c:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     330:	61485152 	cmpvs	r8, r2, asr r1
     334:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     338:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     33c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     340:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     344:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     348:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     34c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     350:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     354:	34657261 	strbtcc	r7, [r5], #-609	; 0xfffffd9f
     358:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
     35c:	31314320 	teqcc	r1, r0, lsr #6
     360:	342e3520 	strtcc	r3, [lr], #-1312	; 0xfffffae0
     364:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
     368:	30363130 	eorscc	r3, r6, r0, lsr r1
     36c:	20393036 	eorscs	r3, r9, r6, lsr r0
     370:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
     374:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
     378:	415b2029 	cmpmi	fp, r9, lsr #32
     37c:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff632 <__ram_end__+0xdffef632>
     380:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
     384:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
     388:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40
     38c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
     390:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
     394:	6f697369 	svcvs	0x00697369
     398:	3332206e 	teqcc	r2, #110	; 0x6e
     39c:	35313737 	ldrcc	r3, [r1, #-1847]!	; 0xfffff8c9
     3a0:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
     3a4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
     3a8:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
     3ac:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
     3b0:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
     3b4:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
     3b8:	672d2062 	strvs	r2, [sp, -r2, rrx]!
     3bc:	734f2d20 	movtvc	r2, #64800	; 0xfd20
     3c0:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     3c4:	6f632d6f 	svcvs	0x00632d6f
     3c8:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     3cc:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     3d0:	616e614d 	cmnvs	lr, sp, asr #2
     3d4:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     3d8:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d
     3dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     3e0:	6c65446d 	cfstrdvs	mvd4, [r5], #-436	; 0xfffffe4c
     3e4:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
     3e8:	706d6554 	rsbvc	r6, sp, r4, asr r5
     3ec:	6f725000 	svcvs	0x00725000
     3f0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     3f4:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     3f8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
     3fc:	776f705f 			; <UNDEFINED> instruction: 0x776f705f
     400:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     404:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     408:	65730074 	ldrbvs	r0, [r3, #-116]!	; 0xffffff8c
     40c:	7a754274 	bvc	1d50de4 <__ram_size__+0x1d40de4>
     410:	4f72657a 	svcmi	0x0072657a
     414:	6d006666 	stcvs	6, cr6, [r0, #-408]	; 0xfffffe68
     418:	006e6961 	rsbeq	r6, lr, r1, ror #18
     41c:	5f4d4f52 	svcpl	0x004d4f52
     420:	54494e49 	strbpl	r4, [r9], #-3657	; 0xfffff1b7
     424:	5f4c4149 	svcpl	0x004c4149
     428:	41544144 	cmpmi	r4, r4, asr #2
     42c:	67695a00 	strbvs	r5, [r9, -r0, lsl #20]!
     430:	5f656562 	svcpl	0x00656562
     434:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
     438:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     43c:	73795300 	cmnvc	r9, #0, 6
     440:	5f6d6574 	svcpl	0x006d6574
     444:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     448:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     44c:	6f697461 	svcvs	0x00697461
     450:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     454:	4244454c 	submi	r4, r4, #76, 10	; 0x13000000
     458:	6b6e696c 	blvs	1b9aa10 <__ram_size__+0x1b8aa10>
     45c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     460:	00726574 	rsbseq	r6, r2, r4, ror r5
     464:	33374d43 	teqcc	r7, #4288	; 0x10c0
     468:	50415f30 	subpl	r5, r1, r0, lsr pc
     46c:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     470:	616d2f63 	cmnvs	sp, r3, ror #30
     474:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
     478:	66754200 	ldrbtvs	r4, [r5], -r0, lsl #4
     47c:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     480:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     484:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     488:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     48c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     490:	62670066 	rsbvs	r0, r7, #102	; 0x66
     494:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     498:	47646165 	strbmi	r6, [r4, -r5, ror #2]!
     49c:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
     4a0:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xfffff0aa
     4a4:	00656761 	rsbeq	r6, r5, r1, ror #14
     4a8:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
     4ac:	53555f52 	cmppl	r5, #328	; 0x148
     4b0:	5f545241 	svcpl	0x00545241
     4b4:	4247495a 	submi	r4, r7, #1474560	; 0x168000
     4b8:	77004545 	strvc	r4, [r0, -r5, asr #10]
     4bc:	5f44454c 	svcpl	0x0044454c
     4c0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
     4c4:	53490072 	movtpl	r0, #36978	; 0x9072
     4c8:	4f4d5f52 	svcmi	0x004d5f52
     4cc:	5f524f54 	svcpl	0x00524f54
     4d0:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
     4d4:	004c4f52 	subeq	r4, ip, r2, asr pc
     4d8:	4f495047 	svcmi	0x00495047
     4dc:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     4e0:	73746942 	cmnvc	r4, #1081344	; 0x108000
     4e4:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     4e8:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     4ec:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     4f0:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
     4f4:	632e7273 			; <UNDEFINED> instruction: 0x632e7273
     4f8:	52534200 	subspl	r4, r3, #0, 4
     4fc:	5f5f0052 	svcpl	0x005f0052
     500:	5f525349 	svcpl	0x00525349
     504:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     508:	43505f54 	cmpmi	r0, #84, 30	; 0x150
     50c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     510:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
     514:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     518:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0xfffffa90
     51c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     520:	67007469 	strvs	r7, [r0, -r9, ror #8]
     524:	44454c62 	strbmi	r4, [r5], #-3170	; 0xfffff39e
     528:	006d7750 	rsbeq	r7, sp, r0, asr r7
     52c:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
     530:	53555f52 	cmppl	r5, #328	; 0x148
     534:	5f545241 	svcpl	0x00545241
     538:	004c5844 	subeq	r5, ip, r4, asr #16
     53c:	4f495047 	svcmi	0x00495047
     540:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     544:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     548:	5f007374 	svcpl	0x00007374
     54c:	5259475f 	subspl	r4, r9, #24903680	; 0x17c0000
     550:	43415f4f 	movtmi	r5, #8015	; 0x1f4f
     554:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd
     558:	495f4441 	ldmdbmi	pc, {r0, r6, sl, lr}^	; <UNPREDICTABLE>
     55c:	62005253 	andvs	r5, r0, #805306373	; 0x30000005
     560:	42776f4c 	rsbsmi	r6, r7, #76, 30	; 0x130
     564:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0xfffffb9f
     568:	6f437972 	svcvs	0x00437972
     56c:	00746e75 	rsbseq	r6, r4, r5, ror lr
     570:	454c6267 	strbmi	r6, [ip, #-615]	; 0xfffffd99
     574:	65794544 	ldrbvs	r4, [r9, #-1348]!	; 0xfffffabc
     578:	6c500042 	mrrcvs	0, 4, r0, r0, cr2	; <UNPREDICTABLE>
     57c:	75427961 	strbvc	r7, [r2, #-2401]	; 0xfffff69f
     580:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     584:	4c626700 	stclmi	7, cr6, [r2], #-0
     588:	79454445 	stmdbvc	r5, {r0, r2, r6, sl, lr}^
     58c:	67004765 	strvs	r4, [r0, -r5, ror #14]
     590:	75427465 	strbvc	r7, [r2, #-1125]	; 0xfffffb9b
     594:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     598:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     59c:	62670065 	rsbvs	r0, r7, #101	; 0x65
     5a0:	4544454c 	strbmi	r4, [r4, #-1356]	; 0xfffffab4
     5a4:	00526579 	subseq	r6, r2, r9, ror r5
     5a8:	53556267 	cmppl	r5, #1879048198	; 0x70000006
     5ac:	6e455f42 	cdpvs	15, 4, cr5, cr5, cr2, {2}
     5b0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     5b4:	4c626700 	stclmi	7, cr6, [r2], #-0
     5b8:	65484445 	strbvs	r4, [r8, #-1093]	; 0xfffffbbb
     5bc:	00426461 	subeq	r6, r2, r1, ror #8
     5c0:	694d6267 	stmdbvs	sp, {r0, r1, r2, r5, r6, r9, sp, lr}^
     5c4:	6553696c 	ldrbvs	r6, [r3, #-2412]	; 0xfffff694
     5c8:	4c620063 	stclmi	0, cr0, [r2], #-396	; 0xfffffe74
     5cc:	435f4445 	cmpmi	pc, #1157627904	; 0x45000000
     5d0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     5d4:	73007265 	movwvc	r7, #613	; 0x265
     5d8:	75427465 	strbvc	r7, [r2, #-1125]	; 0xfffffb9b
     5dc:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     5e0:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
     5e4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     5e8:	67006874 	smlsdxvs	r0, r4, r8, r6
     5ec:	44454c62 	strbmi	r4, [r5], #-3170	; 0xfffff39e
     5f0:	64616548 	strbtvs	r6, [r1], #-1352	; 0xfffffab8
     5f4:	65730052 	ldrbvs	r0, [r3, #-82]!	; 0xffffffae
     5f8:	7a754274 	bvc	1d50fd0 <__ram_size__+0x1d40fd0>
     5fc:	4472657a 	ldrbtmi	r6, [r2], #-1402	; 0xfffffa86
     600:	00617461 	rsbeq	r7, r1, r1, ror #8
     604:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     608:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
     60c:	415f5253 	cmpmi	pc, r3, asr r2	; <UNPREDICTABLE>
     610:	62004344 	andvs	r4, r0, #68, 6	; 0x10000001
     614:	4264654c 	rsbmi	r6, r4, #76, 10	; 0x13000000
     618:	6b6e696c 	blvs	1b9abd0 <__ram_size__+0x1b8abd0>
     61c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     620:	62677a00 	rsbvs	r7, r7, #0, 20
     624:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
     628:	6f6c635f 	svcvs	0x006c635f
     62c:	7a006573 	bvc	19c00 <__ram_size__+0x9c00>
     630:	725f6267 	subsvc	r6, pc, #1879048198	; 0x70000006
     634:	68635f78 	stmdavs	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     638:	006b6365 	rsbeq	r6, fp, r5, ror #6
     63c:	5f62677a 	svcpl	0x0062677a
     640:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     644:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
     648:	5400657a 	strpl	r6, [r0], #-1402	; 0xfffffa86
     64c:	61444478 	hvcvs	17480	; 0x4448
     650:	67006174 	smlsdxvs	r0, r4, r1, r6
     654:	76635262 	strbtvc	r5, [r3], -r2, ror #4
     658:	6b636150 	blvs	18d8ba0 <__ram_size__+0x18c8ba0>
     65c:	67007465 	strvs	r7, [r0, -r5, ror #8]
     660:	76635262 	strbtvc	r5, [r3], -r2, ror #4
     664:	6b636150 	blvs	18d8bac <__ram_size__+0x18c8bac>
     668:	754e7465 	strbvc	r7, [lr, #-1125]	; 0xfffffb9b
     66c:	6e53006d 	cdpvs	0, 5, cr0, cr3, cr13, {3}
     670:	63615064 	cmnvs	r1, #100	; 0x64
     674:	0074656b 	rsbseq	r6, r4, fp, ror #10
     678:	63656863 	cmnvs	r5, #6488064	; 0x630000
     67c:	6d75736b 	ldclvs	3, cr7, [r5, #-428]!	; 0xfffffe54
     680:	62677a00 	rsbvs	r7, r7, #0, 20
     684:	5f78725f 	svcpl	0x0078725f
     688:	61746164 	cmnvs	r4, r4, ror #2
     68c:	61747300 	cmnvs	r4, r0, lsl #6
     690:	7a006574 	bvc	19c68 <__ram_size__+0x9c68>
     694:	745f6267 	ldrbvc	r6, [pc], #-615	; 69c <_Minimum_Stack_Size+0x59c>
     698:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     69c:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
     6a0:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
     6a4:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
     6a8:	62677a00 	rsbvs	r7, r7, #0, 20
     6ac:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
     6b0:	65706f5f 	ldrbvs	r6, [r0, #-3935]!	; 0xfffff0a1
     6b4:	7767006e 	strbvc	r0, [r7, -lr, rrx]!
     6b8:	44766352 	ldrbtmi	r6, [r6], #-850	; 0xfffffcae
     6bc:	00617461 	rsbeq	r7, r1, r1, ror #8
     6c0:	794d7767 	stmdbvc	sp, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     6c4:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     6c8:	44496565 	strbmi	r6, [r9], #-1381	; 0xfffffa9b
     6cc:	67696800 	strbvs	r6, [r9, -r0, lsl #16]!
     6d0:	74796268 	ldrbtvc	r6, [r9], #-616	; 0xfffffd98
     6d4:	78520065 	ldmdavc	r2, {r0, r2, r5, r6}^
     6d8:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     6dc:	00726566 	rsbseq	r6, r2, r6, ror #10
     6e0:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     6e4:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     6e8:	63006565 	movwvs	r6, #1381	; 0x565
     6ec:	6b636568 	blvs	18d9c94 <__ram_size__+0x18c9c94>
     6f0:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
     6f4:	677a0074 			; <UNDEFINED> instruction: 0x677a0074
     6f8:	61685f62 	cmnvs	r8, r2, ror #30
     6fc:	78725f6c 	ldmdavc	r2!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     700:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     704:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     708:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     70c:	7a2f6372 	bvc	bd94dc <__ram_size__+0xbc94dc>
     710:	65626769 	strbvs	r6, [r2, #-1897]!	; 0xfffff897
     714:	00632e65 	rsbeq	r2, r3, r5, ror #28
     718:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
     71c:	616c4676 	smcvs	50278	; 0xc466
     720:	677a0067 	ldrbvs	r0, [sl, -r7, rrx]!
     724:	61685f62 	cmnvs	r8, r2, ror #30
     728:	78745f6c 	ldmdavc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     72c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     730:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     734:	73490078 	movtvc	r0, #36984	; 0x9078
     738:	5f445852 	svcpl	0x00445852
     73c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     740:	63520079 	cmpvs	r2, #121	; 0x79
     744:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
     748:	776f5000 	strbvc	r5, [pc, -r0]!
     74c:	74537265 	ldrbvc	r7, [r3], #-613	; 0xfffffd9b
     750:	00657461 	rsbeq	r7, r5, r1, ror #8
     754:	5f62677a 	svcpl	0x0062677a
     758:	645f7874 	ldrbvs	r7, [pc], #-2164	; 760 <_Minimum_Stack_Size+0x660>
     75c:	00617461 	rsbeq	r7, r1, r1, ror #8
     760:	63615070 	cmnvs	r1, #112	; 0x70
     764:	0074656b 	rsbseq	r6, r4, fp, ror #10
     768:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
     76c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
     770:	6d756e00 	ldclvs	14, cr6, [r5, #-0]
     774:	6b636150 	blvs	18d8cbc <__ram_size__+0x18c8cbc>
     778:	55007465 	strpl	r7, [r0, #-1125]	; 0xfffffb9b
     77c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     780:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     784:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     788:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     78c:	43006e6f 	movwmi	r6, #3695	; 0xe6f
     790:	3033374d 	eorscc	r3, r3, sp, asr #14
     794:	5050415f 	subspl	r4, r0, pc, asr r1
     798:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     79c:	62677a2f 	rsbvs	r7, r7, #192512	; 0x2f000
     7a0:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
     7a4:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
     7a8:	44785462 	ldrbtmi	r5, [r8], #-1122	; 0xfffffb9e
     7ac:	61725431 	cmnvs	r2, r1, lsr r4
     7b0:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
     7b4:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
     7b8:	62670067 	rsbvs	r0, r7, #103	; 0x67
     7bc:	30447854 	subcc	r7, r4, r4, asr r8
     7c0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     7c4:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     7c8:	50657469 	rsbpl	r7, r5, r9, ror #8
     7cc:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
     7d0:	67007265 	strvs	r7, [r0, -r5, ror #4]
     7d4:	44785462 	ldrbtmi	r5, [r8], #-1122	; 0xfffffb9e
     7d8:	66754231 			; <UNDEFINED> instruction: 0x66754231
     7dc:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     7e0:	50646165 	rsbpl	r6, r4, r5, ror #2
     7e4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
     7e8:	67007265 	strvs	r7, [r0, -r5, ror #4]
     7ec:	78547062 	ldmdavc	r4, {r1, r5, r6, ip, sp, lr}^
     7f0:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     7f4:	70757272 	rsbsvc	r7, r5, r2, ror r2
     7f8:	66754274 			; <UNDEFINED> instruction: 0x66754274
     7fc:	00726566 	rsbseq	r6, r2, r6, ror #10
     800:	5f746942 	svcpl	0x00746942
     804:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     808:	62670054 	rsbvs	r0, r7, #84	; 0x54
     80c:	72615070 	rsbvc	r5, r1, #112	; 0x70
     810:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xfffff29f
     814:	61527265 	cmpvs	r2, r5, ror #4
     818:	0065676e 	rsbeq	r6, r5, lr, ror #14
     81c:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     820:	75423044 	strbvc	r3, [r2, #-68]	; 0xffffffbc
     824:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     828:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     82c:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     830:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     834:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
     838:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
     83c:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     840:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     844:	5f434956 	svcpl	0x00434956
     848:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     84c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
     850:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
     854:	65526d65 	ldrbvs	r6, [r2, #-3429]	; 0xfffff29b
     858:	00746573 	rsbseq	r6, r4, r3, ror r5
     85c:	72724562 	rsbsvc	r4, r2, #411041792	; 0x18800000
     860:	7700726f 	strvc	r7, [r0, -pc, ror #4]
     864:	706d6554 	rsbvc	r6, sp, r4, asr r5
     868:	50626700 	rsbpl	r6, r2, r0, lsl #14
     86c:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
     870:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     874:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     878:	62006874 	andvs	r6, r0, #116, 16	; 0x740000
     87c:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     880:	63656843 	cmnvs	r5, #4390912	; 0x430000
     884:	6d75536b 	ldclvs	3, cr5, [r5, #-428]!	; 0xfffffe54
     888:	54626700 	strbtpl	r6, [r2], #-1792	; 0xfffff900
     88c:	66754278 			; <UNDEFINED> instruction: 0x66754278
     890:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     894:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     898:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     89c:	00726574 	rsbseq	r6, r2, r4, ror r5
     8a0:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     8a4:	65447500 	strbvs	r7, [r4, #-1280]	; 0xfffffb00
     8a8:	0079616c 	rsbseq	r6, r9, ip, ror #2
     8ac:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     8b0:	75423044 	strbvc	r3, [r2, #-68]	; 0xffffffbc
     8b4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     8b8:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     8bc:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     8c0:	00726574 	rsbseq	r6, r2, r4, ror r5
     8c4:	74536267 	ldrbvc	r6, [r3], #-615	; 0xfffffd99
     8c8:	41747261 	cmnmi	r4, r1, ror #4
     8cc:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
     8d0:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     8d4:	72757465 	rsbsvc	r7, r5, #1694498816	; 0x65000000
     8d8:	6361506e 	cmnvs	r1, #110	; 0x6e
     8dc:	0074656b 	rsbseq	r6, r4, fp, ror #10
     8e0:	78694677 	stmdavc	r9!, {r0, r1, r2, r4, r5, r6, r9, sl, lr}^
     8e4:	61446465 	cmpvs	r4, r5, ror #8
     8e8:	67006174 	smlsdxvs	r0, r4, r1, r6
     8ec:	61447062 	cmpvs	r4, r2, rrx
     8f0:	69536174 	ldmdbvs	r3, {r2, r4, r5, r6, r8, sp, lr}^
     8f4:	5500657a 	strpl	r6, [r0, #-1402]	; 0xfffffa86
     8f8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     8fc:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     900:	74614464 	strbtvc	r4, [r1], #-1124	; 0xfffffb9c
     904:	62670061 	rsbvs	r0, r7, #97	; 0x61
     908:	44785470 	ldrbtmi	r5, [r8], #-1136	; 0xfffffb90
     90c:	66754230 			; <UNDEFINED> instruction: 0x66754230
     910:	00726566 	rsbseq	r6, r2, r6, ror #10
     914:	636f7250 	cmnvs	pc, #80, 4
     918:	41737365 	cmnmi	r3, r5, ror #6
     91c:	72657466 	rsbvc	r7, r5, #1711276032	; 0x66000000
     920:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     924:	00676e69 	rsbeq	r6, r7, r9, ror #28
     928:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 7a8 <_Minimum_Stack_Size+0x6a8>
     92c:	61696c70 	smcvs	38592	; 0x96c0
     930:	4665636e 	strbtmi	r6, [r5], -lr, ror #6
     934:	0067616c 	rsbeq	r6, r7, ip, ror #2
     938:	78694662 	stmdavc	r9!, {r1, r5, r6, r9, sl, lr}^
     93c:	61446465 	cmpvs	r4, r5, ror #8
     940:	55006174 	strpl	r6, [r0, #-372]	; 0xfffffe8c
     944:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     948:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     94c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     950:	70626700 	rsbvc	r6, r2, r0, lsl #14
     954:	61726150 	cmnvs	r2, r0, asr r1
     958:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93
     95c:	62670072 	rsbvs	r0, r7, #114	; 0x72
     960:	44785270 	ldrbtmi	r5, [r8], #-624	; 0xfffffd90
     964:	66754231 			; <UNDEFINED> instruction: 0x66754231
     968:	00726566 	rsbseq	r6, r2, r6, ror #10
     96c:	706d5462 	rsbvc	r5, sp, r2, ror #8
     970:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     974:	44006874 	strmi	r6, [r0], #-2164	; 0xfffff78c
     978:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     97c:	6700454c 	strvs	r4, [r0, -ip, asr #10]
     980:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
     984:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     988:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     98c:	6f506574 	svcvs	0x00506574
     990:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     994:	57620072 			; <UNDEFINED> instruction: 0x57620072
     998:	49746961 	ldmdbmi	r4!, {r0, r5, r6, r8, fp, sp, lr}^
     99c:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
     9a0:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     9a4:	57006e6f 	strpl	r6, [r0, -pc, ror #28]
     9a8:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     9ac:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     9b0:	546c6f72 	strbtpl	r6, [ip], #-3954	; 0xfffff08e
     9b4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     9b8:	65526200 	ldrbvs	r6, [r2, #-512]	; 0xfffffe00
     9bc:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
     9c0:	6f506200 	svcvs	0x00506200
     9c4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     9c8:	62670072 	rsbvs	r0, r7, #114	; 0x72
     9cc:	30447854 	subcc	r7, r4, r4, asr r8
     9d0:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     9d4:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xfffff28d
     9d8:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     9dc:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
     9e0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9e4:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
     9e8:	63656843 	cmnvs	r5, #4390912	; 0x430000
     9ec:	7272456b 	rsbsvc	r4, r2, #448790528	; 0x1ac00000
     9f0:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
     9f4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     9f8:	66783074 			; <UNDEFINED> instruction: 0x66783074
     9fc:	62670066 	rsbvs	r0, r7, #102	; 0x66
     a00:	44497852 	strbmi	r7, [r9], #-2130	; 0xfffff7ae
     a04:	70626700 	rsbvc	r6, r2, r0, lsl #14
     a08:	6e497852 	mcrvs	8, 2, r7, cr9, cr2, {2}
     a0c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     a10:	42747075 	rsbsmi	r7, r4, #117	; 0x75
     a14:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     a18:	62670072 	rsbvs	r0, r7, #114	; 0x72
     a1c:	50676552 	rsbpl	r6, r7, r2, asr r5
     a20:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
     a24:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     a28:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     a2c:	62006874 	andvs	r6, r0, #116, 16	; 0x740000
     a30:	63656843 	cmnvs	r5, #4390912	; 0x430000
     a34:	6d75536b 	ldclvs	3, cr5, [r5, #-428]!	; 0xfffffe54
     a38:	6e456200 	cdpvs	2, 4, cr6, cr5, cr0, {0}
     a3c:	64644164 	strbtvs	r4, [r4], #-356	; 0xfffffe9c
     a40:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     a44:	61576200 	cmpvs	r7, r0, lsl #4
     a48:	61507469 	cmpvs	r0, r9, ror #8
     a4c:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
     a50:	4c726574 	cfldr64mi	mvdx6, [r2], #-464	; 0xfffffe30
     a54:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
     a58:	54620068 	strbtpl	r0, [r2], #-104	; 0xffffff98
     a5c:	00706d65 	rsbseq	r6, r0, r5, ror #26
     a60:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     a64:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     a68:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
     a6c:	6f506461 	svcvs	0x00506461
     a70:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     a74:	50470072 	subpl	r0, r7, r2, ror r0
     a78:	525f4f49 	subspl	r4, pc, #292	; 0x124
     a7c:	4f646165 	svcmi	0x00646165
     a80:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
     a84:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
     a88:	74694261 	strbtvc	r4, [r9], #-609	; 0xfffffd9f
     a8c:	52626700 	rsbpl	r6, r2, #0, 14
     a90:	64416765 	strbvs	r6, [r1], #-1893	; 0xfffff89b
     a94:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     a98:	62670073 	rsbvs	r0, r7, #115	; 0x73
     a9c:	67655270 			; <UNDEFINED> instruction: 0x67655270
     aa0:	61726150 	cmnvs	r2, r0, asr r1
     aa4:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93
     aa8:	62670072 	rsbvs	r0, r7, #114	; 0x72
     aac:	31447852 	cmpcc	r4, r2, asr r8
     ab0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     ab4:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
     ab8:	6f506461 	svcvs	0x00506461
     abc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     ac0:	57620072 			; <UNDEFINED> instruction: 0x57620072
     ac4:	52746961 	rsbspl	r6, r4, #1589248	; 0x184000
     ac8:	00444978 	subeq	r4, r4, r8, ror r9
     acc:	5f746942 	svcpl	0x00746942
     ad0:	00544553 	subseq	r4, r4, r3, asr r5
     ad4:	505f5852 	subspl	r5, pc, r2, asr r8	; <UNPREDICTABLE>
     ad8:	454b4341 	strbmi	r4, [fp, #-833]	; 0xfffffcbf
     adc:	49545f54 	ldmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     ae0:	554f454d 	strbpl	r4, [pc, #-1357]	; 59b <_Minimum_Stack_Size+0x49b>
     ae4:	50620054 	rsbpl	r0, r2, r4, asr r0
     ae8:	49766572 	ldmdbmi	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     aec:	72570044 	subsvc	r0, r7, #68	; 0x44
     af0:	43657469 	cmnmi	r5, #1761607680	; 0x69000000
     af4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     af8:	61546c6f 	cmpvs	r4, pc, ror #24
     afc:	52656c62 	rsbpl	r6, r5, #25088	; 0x6200
     b00:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
     b04:	63656843 	cmnvs	r5, #4390912	; 0x430000
     b08:	4362006b 	cmnmi	r2, #107	; 0x6b
     b0c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     b10:	62670030 	rsbvs	r0, r7, #48	; 0x30
     b14:	506c7844 	rsbpl	r7, ip, r4, asr #16
     b18:	55007277 	strpl	r7, [r0, #-631]	; 0xfffffd89
     b1c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     b28:	62670067 	rsbvs	r0, r7, #103	; 0x67
     b2c:	44785270 	ldrbtmi	r5, [r8], #-624	; 0xfffffd90
     b30:	66754230 			; <UNDEFINED> instruction: 0x66754230
     b34:	00726566 	rsbseq	r6, r2, r6, ror #10
     b38:	33374d43 	teqcc	r7, #4288	; 0x10c0
     b3c:	50415f30 	subpl	r5, r1, r0, lsr pc
     b40:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     b44:	4d432f63 	stclmi	15, cr2, [r3, #-396]	; 0xfffffe74
     b48:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     b4c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 9d8 <_Minimum_Stack_Size+0x8d8>
     b50:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
     b54:	78547062 	ldmdavc	r4, {r1, r5, r6, ip, sp, lr}^
     b58:	75423144 	strbvc	r3, [r2, #-324]	; 0xfffffebc
     b5c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b60:	504b4200 	subpl	r4, fp, r0, lsl #4
     b64:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     b68:	61426574 	hvcvs	9812	; 0x2654
     b6c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
     b70:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
     b74:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
     b78:	54626700 	strbtpl	r6, [r2], #-1792	; 0xfffff900
     b7c:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
     b80:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     b84:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     b88:	6f506574 	svcvs	0x00506574
     b8c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     b90:	62670072 	rsbvs	r0, r7, #114	; 0x72
     b94:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
     b98:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     ba0:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     ba4:	00726574 	rsbseq	r6, r2, r4, ror r5
     ba8:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bac:	75423044 	strbvc	r3, [r2, #-68]	; 0xffffffbc
     bb0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     bb4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     bb8:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     bbc:	00726574 	rsbseq	r6, r2, r4, ror r5
     bc0:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     bc4:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
     bc8:	00687467 	rsbeq	r7, r8, r7, ror #8
     bcc:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bd0:	75423144 	strbvc	r3, [r2, #-324]	; 0xfffffebc
     bd4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     bd8:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     bdc:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     be0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     be4:	654c6200 	strbvs	r6, [ip, #-512]	; 0xfffffe00
     be8:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     bec:	5f585200 	svcpl	0x00585200
     bf0:	4b434150 	blmi	10d1138 <__ram_size__+0x10c1138>
     bf4:	535f5445 	cmppl	pc, #1157627904	; 0x45000000
     bf8:	54524154 	ldrbpl	r4, [r2], #-340	; 0xfffffeac
     bfc:	74657200 	strbtvc	r7, [r5], #-512	; 0xfffffe00
     c00:	006c6176 	rsbeq	r6, ip, r6, ror r1
     c04:	33374d43 	teqcc	r7, #4288	; 0x10c0
     c08:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     c0c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c10:	7475622f 	ldrbtvc	r6, [r5], #-559	; 0xfffffdd1
     c14:	2e6e6f74 	mcrcs	15, 3, r6, cr14, cr4, {3}
     c18:	454c0063 	strbmi	r0, [ip, #-99]	; 0xffffff9d
     c1c:	4f505f44 	svcmi	0x00505f44
     c20:	4c005452 	cfstrsmi	mvf5, [r0], {82}	; 0x52
     c24:	525f4445 	subspl	r4, pc, #1157627904	; 0x45000000
     c28:	535f4247 	cmppl	pc, #1879048196	; 0x70000004
     c2c:	74537465 	ldrbvc	r7, [r3], #-1125	; 0xfffffb9b
     c30:	00657461 	rsbeq	r7, r5, r1, ror #8
     c34:	5f44454c 	svcpl	0x0044454c
     c38:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     c3c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     c40:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
     c44:	4247525f 	submi	r5, r7, #-268435451	; 0xf0000005
     c48:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     c4c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     c50:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     c54:	5f303337 	svcpl	0x00303337
     c58:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
     c5c:	6c2f6372 	stcvs	3, cr6, [pc], #-456	; a9c <_Minimum_Stack_Size+0x99c>
     c60:	632e6465 			; <UNDEFINED> instruction: 0x632e6465
     c64:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
     c68:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     c6c:	50470065 	subpl	r0, r7, r5, rrx
     c70:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; b54 <_Minimum_Stack_Size+0xa54>
     c74:	5f65646f 	svcpl	0x0065646f
     c78:	5f74754f 	svcpl	0x0074754f
     c7c:	45005050 	strmi	r5, [r0, #-80]	; 0xffffffb0
     c80:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     c84:	43435200 	movtmi	r5, #12800	; 0x3200
     c88:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
     c8c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     c90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c94:	51530067 	cmppl	r3, r7, rrx
     c98:	53003152 	movwpl	r3, #338	; 0x152
     c9c:	00325251 	eorseq	r5, r2, r1, asr r2
     ca0:	33525153 	cmpcc	r2, #-1073741804	; 0xc0000014
     ca4:	41535500 	cmpmi	r3, r0, lsl #10
     ca8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     cac:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
     cb0:	445f4343 	ldrbmi	r4, [pc], #-835	; cb8 <_Minimum_Stack_Size+0xbb8>
     cb4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     cb8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     cbc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     cc0:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0xffffffcc
     cc4:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
     cc8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ccc:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
     cd0:	505f4d49 	subspl	r4, pc, r9, asr #26
     cd4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     cd8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     cdc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ce0:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
     ce4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     ce8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     cec:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     cf0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     cf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     cf8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     cfc:	00666544 	rsbeq	r6, r6, r4, asr #10
     d00:	4f495047 	svcmi	0x00495047
     d04:	646f4d5f 	strbtvs	r4, [pc], #-3423	; d0c <_Minimum_Stack_Size+0xc0c>
     d08:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     d0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     d10:	616c6f50 	cmnvs	ip, r0, asr pc
     d14:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     d18:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d1c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     d20:	5053006e 	subspl	r0, r3, lr, rrx
     d24:	534e5f49 	movtpl	r5, #61257	; 0xef49
     d28:	44410053 	strbmi	r0, [r1], #-83	; 0xffffffad
     d2c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     d30:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
     d34:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     d38:	00657275 	rsbeq	r7, r5, r5, ror r2
     d3c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     d40:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     d44:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xfffff39f
     d48:	00657461 	rsbeq	r7, r5, r1, ror #8
     d4c:	64756142 	ldrbtvs	r6, [r5], #-322	; 0xfffffebe
     d50:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
     d54:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     d58:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     d5c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     d60:	53550074 	cmppl	r5, #116	; 0x74
     d64:	5f545241 	svcpl	0x00545241
     d68:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     d6c:	41535500 	cmpmi	r3, r0, lsl #10
     d70:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
     d74:	61427465 	cmpvs	r2, r5, ror #8
     d78:	61726475 	cmnvs	r2, r5, ror r4
     d7c:	45006574 	strmi	r6, [r0, #-1396]	; 0xfffffa8c
     d80:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     d84:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     d88:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
     d8c:	43524358 	cmpmi	r2, #88, 6	; 0x60000001
     d90:	50530052 	subspl	r0, r3, r2, asr r0
     d94:	52435f49 	subpl	r5, r3, #292	; 0x124
     d98:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; c94 <_Minimum_Stack_Size+0xb94>
     d9c:	6d6f6e79 	stclvs	14, cr6, [pc, #-484]!	; bc0 <_Minimum_Stack_Size+0xac0>
     da0:	006c6169 	rsbeq	r6, ip, r9, ror #2
     da4:	5f434352 	svcpl	0x00434352
     da8:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     dac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     db0:	53550067 	cmppl	r5, #103	; 0x67
     db4:	5f545241 	svcpl	0x00545241
     db8:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xfffff0a9
     dbc:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     dc0:	47006874 	smlsdxmi	r0, r4, r8, r6
     dc4:	5f4f4950 	svcpl	0x004f4950
     dc8:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
     dcc:	70616d65 	rsbvc	r6, r1, r5, ror #26
     dd0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     dd4:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
     dd8:	505f4d49 	subspl	r4, pc, r9, asr #26
     ddc:	6f697265 	svcvs	0x00697265
     de0:	53550064 	cmppl	r5, #100	; 0x64
     de4:	5f545241 	svcpl	0x00545241
     de8:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     dec:	73746942 	cmnvc	r4, #1081344	; 0x108000
     df0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     df4:	7269465f 	rsbvc	r4, r9, #99614720	; 0x5f00000
     df8:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     dfc:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     e00:	5f485341 	svcpl	0x00485341
     e04:	66657250 			; <UNDEFINED> instruction: 0x66657250
     e08:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     e0c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e10:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
     e14:	61420064 	cmpvs	r2, r4, rrx
     e18:	61726475 	cmnvs	r2, r5, ror r4
     e1c:	5a5f6574 	bpl	17da3f4 <__ram_size__+0x17ca3f4>
     e20:	45424749 	strbmi	r4, [r2, #-1865]	; 0xfffff8b7
     e24:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
     e28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     e2c:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0xfffffbb7
     e30:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     e34:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
     e38:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     e3c:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xfffff095
     e40:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     e44:	0064616f 	rsbeq	r6, r4, pc, ror #2
     e48:	4f495047 	svcmi	0x00495047
     e4c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     e50:	43520074 	cmpmi	r2, #116	; 0x74
     e54:	43505f43 	cmpmi	r0, #268	; 0x10c
     e58:	43324b4c 	teqmi	r2, #76, 22	; 0x13000
     e5c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e60:	50530067 	subspl	r0, r3, r7, rrx
     e64:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
     e68:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
     e6c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     e70:	00657275 	rsbeq	r7, r5, r5, ror r2
     e74:	31524343 	cmpcc	r2, r3, asr #6
     e78:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
     e7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     e80:	70535f4f 	subsvc	r5, r3, pc, asr #30
     e84:	5f646565 	svcpl	0x00646565
     e88:	7a484d32 	bvc	1214358 <__ram_size__+0x1204358>
     e8c:	43444100 	movtmi	r4, #16640	; 0x4100
     e90:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     e94:	70795474 	rsbsvc	r5, r9, r4, ror r4
     e98:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     e9c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ea0:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
     ea4:	55006573 	strpl	r6, [r0, #-1395]	; 0xfffffa8d
     ea8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     eac:	7561425f 	strbvc	r4, [r1, #-607]!	; 0xfffffda1
     eb0:	74615264 	strbtvc	r5, [r1], #-612	; 0xfffffd9c
     eb4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     eb8:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     ebc:	446b636f 	strbtmi	r6, [fp], #-879	; 0xfffffc91
     ec0:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     ec4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ec8:	33374d43 	teqcc	r7, #4288	; 0x10c0
     ecc:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     ed0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     ed4:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     ed8:	5f6d6574 	svcpl	0x006d6574
     edc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     ee0:	5300632e 	movwpl	r6, #814	; 0x32e
     ee4:	445f4950 	ldrbmi	r4, [pc], #-2384	; eec <_Minimum_Stack_Size+0xdec>
     ee8:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
     eec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ef0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ef4:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
     ef8:	53747570 	cmnpl	r4, #112, 10	; 0x1c000000
     efc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     f00:	43434100 	movtmi	r4, #12544	; 0x3100
     f04:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     f08:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     f0c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f10:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     f14:	5f434956 	svcpl	0x00434956
     f18:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     f1c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     f20:	00666544 	rsbeq	r6, r6, r4, asr #10
     f24:	5f434441 	svcpl	0x00434441
     f28:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f2c:	4f495047 	svcmi	0x00495047
     f30:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0xfffffca1
     f34:	315f6465 	cmpcc	pc, r5, ror #8
     f38:	7a484d30 	bvc	1214400 <__ram_size__+0x1204400>
     f3c:	7a754200 	bvc	1d51744 <__ram_size__+0x1d41744>
     f40:	5f72657a 	svcpl	0x0072657a
     f44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f48:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     f4c:	6f697461 	svcvs	0x00697461
     f50:	4441006e 	strbmi	r0, [r1], #-110	; 0xffffff92
     f54:	63535f43 	cmpvs	r3, #268	; 0x10c
     f58:	6f436e61 	svcvs	0x00436e61
     f5c:	6f4d766e 	svcvs	0x004d766e
     f60:	41006564 	tstmi	r0, r4, ror #10
     f64:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     f68:	0074696e 	rsbseq	r6, r4, lr, ror #18
     f6c:	5f434441 	svcpl	0x00434441
     f70:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xfffff0ad
     f74:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
     f78:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     f7c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     f80:	646d4376 	strbtvs	r4, [sp], #-886	; 0xfffffc8a
     f84:	52575000 	subspl	r5, r7, #0
     f88:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
     f8c:	4170756b 	cmnmi	r0, fp, ror #10
     f90:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     f94:	646d4373 	strbtvs	r4, [sp], #-883	; 0xfffffc8d
     f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     f9c:	6f4d5f4f 	svcvs	0x004d5f4f
     fa0:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     fa4:	47004450 	smlsdmi	r0, r0, r4, r4
     fa8:	5f4f4950 	svcpl	0x004f4950
     fac:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     fb0:	5550495f 	ldrbpl	r4, [r0, #-2399]	; 0xfffff6a1
     fb4:	41535500 	cmpmi	r3, r0, lsl #10
     fb8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     fbc:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     fc0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     fc4:	50470074 	subpl	r0, r7, r4, ror r0
     fc8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; eac <_Minimum_Stack_Size+0xdac>
     fcc:	5f65646f 	svcpl	0x0065646f
     fd0:	5f74754f 	svcpl	0x0074754f
     fd4:	4e00444f 	cdpmi	4, 0, cr4, cr0, cr15, {2}
     fd8:	5f434956 	svcpl	0x00434956
     fdc:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     fe0:	6e6e6168 	powvsez	f6, f6, #0.0
     fe4:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     fe8:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     fec:	5f485341 	svcpl	0x00485341
     ff0:	6f6c6e55 	svcvs	0x006c6e55
     ff4:	54006b63 	strpl	r6, [r0], #-2915	; 0xfffff49d
     ff8:	43524358 	cmpmi	r2, #88, 6	; 0x60000001
     ffc:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
    1000:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1004:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1008:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    100c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    1010:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1014:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xfffff0b3
    1018:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    101c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1020:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1024:	00726574 	rsbseq	r6, r2, r4, ror r5
    1028:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    102c:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    1030:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    1034:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    1038:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    103c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1040:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; f10 <_Minimum_Stack_Size+0xe10>
    1044:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    1048:	53550079 	cmppl	r5, #121	; 0x79
    104c:	5f545241 	svcpl	0x00545241
    1050:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1054:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1058:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    105c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1060:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1064:	6142656d 	cmpvs	r2, sp, ror #10
    1068:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    106c:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1070:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
    1074:	5f657461 	svcpl	0x00657461
    1078:	53004350 	movwpl	r4, #848	; 0x350
    107c:	45434355 	strbmi	r4, [r3, #-853]	; 0xfffffcab
    1080:	41005353 	tstmi	r0, r3, asr r3
    1084:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    1088:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    108c:	756f756e 	strbvc	r7, [pc, #-1390]!	; b26 <_Minimum_Stack_Size+0xa26>
    1090:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
    1094:	646f4d76 	strbtvs	r4, [pc], #-3446	; 109c <_Minimum_Stack_Size+0xf9c>
    1098:	564e0065 	strbpl	r0, [lr], -r5, rrx
    109c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    10a0:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    10a4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    10a8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
    10ac:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    10b0:	646d435f 	strbtvs	r4, [sp], #-863	; 0xfffffca1
    10b4:	43435200 	movtmi	r5, #12800	; 0x3200
    10b8:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    10bc:	72655031 	rsbvc	r5, r5, #49	; 0x31
    10c0:	43687069 	cmnmi	r8, #105	; 0x69
    10c4:	6b636f6c 	blvs	18dce7c <__ram_size__+0x18cce7c>
    10c8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    10cc:	5f434441 	svcpl	0x00434441
    10d0:	4f72624e 	svcmi	0x0072624e
    10d4:	61684366 	cmnvs	r8, r6, ror #6
    10d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    10dc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    10e0:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    10e4:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
    10e8:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xfffff08c
    10ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    10f0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    10f4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 10fc <_Minimum_Stack_Size+0xffc>
    10f8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    10fc:	6f435f4d 	svcvs	0x00435f4d
    1100:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    1104:	646f4d72 	strbtvs	r4, [pc], #-3442	; 110c <_Minimum_Stack_Size+0x100c>
    1108:	53550065 	cmppl	r5, #101	; 0x65
    110c:	5f545241 	svcpl	0x00545241
    1110:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    1114:	72794700 	rsbsvc	r4, r9, #0, 14
    1118:	6f435f6f 	svcvs	0x00435f6f
    111c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1120:	74617275 	strbtvc	r7, [r1], #-629	; 0xfffffd8b
    1124:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1128:	4f495047 	svcmi	0x00495047
    112c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1130:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1134:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1138:	5f434441 	svcpl	0x00434441
    113c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1140:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    1144:	61726269 	cmnvs	r2, r9, ror #4
    1148:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    114c:	52434300 	subpl	r4, r3, #0, 6
    1150:	61565f33 	cmpvs	r6, r3, lsr pc
    1154:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    1158:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    115c:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    1160:	44410074 	strbmi	r0, [r1], #-116	; 0xffffff8c
    1164:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1168:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    116c:	53550066 	cmppl	r5, #102	; 0x66
    1170:	5f545241 	svcpl	0x00545241
    1174:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
    1178:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
    117c:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
    1180:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
    1184:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    1188:	5f434441 	svcpl	0x00434441
    118c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1190:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1194:	6f697461 	svcvs	0x00697461
    1198:	5053006e 	subspl	r0, r3, lr, rrx
    119c:	50435f49 	subpl	r5, r3, r9, asr #30
    11a0:	53004148 	movwpl	r4, #328	; 0x148
    11a4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    11a8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    11ac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    11b0:	61727567 	cmnvs	r2, r7, ror #10
    11b4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    11b8:	43435200 	movtmi	r5, #12800	; 0x3200
    11bc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    11c0:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
    11c4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    11c8:	54006e6f 	strpl	r6, [r0], #-3695	; 0xfffff191
    11cc:	4f5f4d49 	svcmi	0x005f4d49
    11d0:	64494e43 	strbvs	r4, [r9], #-3651	; 0xfffff1bd
    11d4:	7453656c 	ldrbvc	r6, [r3], #-1388	; 0xfffffa94
    11d8:	00657461 	rsbeq	r7, r5, r1, ror #8
    11dc:	5f434441 	svcpl	0x00434441
    11e0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    11e4:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    11e8:	61726269 	cmnvs	r2, r9, ror #4
    11ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    11f0:	43435200 	movtmi	r5, #12800	; 0x3200
    11f4:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0xfffff7a1
    11f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11fc:	41006769 	tstmi	r0, r9, ror #14
    1200:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    1204:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1208:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    120c:	50470074 	subpl	r0, r7, r4, ror r0
    1210:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    1214:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1218:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    121c:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
    1220:	51534a00 	cmppl	r3, r0, lsl #20
    1224:	43520052 	cmpmi	r2, #82	; 0x52
    1228:	43485f43 	movtmi	r5, #36675	; 0x8f43
    122c:	6f434b4c 	svcvs	0x00434b4c
    1230:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1234:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1238:	7561425f 	strbvc	r4, [r1, #-607]!	; 0xfffffda1
    123c:	74615264 	strbtvc	r5, [r1], #-612	; 0xfffffd9c
    1240:	65725065 	ldrbvs	r5, [r2, #-101]!	; 0xffffff9b
    1244:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1248:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
    124c:	5f434956 	svcpl	0x00434956
    1250:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1254:	6e6e6168 	powvsez	f6, f6, #0.0
    1258:	41006c65 	tstmi	r0, r5, ror #24
    125c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1260:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1264:	00676966 	rsbeq	r6, r7, r6, ror #18
    1268:	5f434352 	svcpl	0x00434352
    126c:	4b4c4350 	blmi	1311fb4 <__ram_size__+0x1301fb4>
    1270:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1274:	00676966 	rsbeq	r6, r7, r6, ror #18
    1278:	4349564e 	movtmi	r5, #38478	; 0x964e
    127c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1280:	5f5f0074 	svcpl	0x005f0074
    1284:	50544553 	subspl	r4, r4, r3, asr r5
    1288:	414d4952 	cmpmi	sp, r2, asr r9
    128c:	53004b53 	movwpl	r4, #2899	; 0xb53
    1290:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    1294:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1298:	61727567 	cmnvs	r2, r7, ror #10
    129c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    12a4:	6f4d5f4f 	svcvs	0x004d5f4f
    12a8:	415f6564 	cmpmi	pc, r4, ror #10
    12ac:	444f5f46 	strbmi	r5, [pc], #-3910	; 12b4 <_Minimum_Stack_Size+0x11b4>
    12b0:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    12b4:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    12b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12bc:	61727567 	cmnvs	r2, r7, ror #10
    12c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12c4:	504d5300 	subpl	r5, sp, r0, lsl #6
    12c8:	53003152 	movwpl	r3, #338	; 0x152
    12cc:	3252504d 	subscc	r5, r2, #77	; 0x4d
    12d0:	53324900 	teqpl	r2, #0, 18
    12d4:	41005250 	tstmi	r0, r0, asr r2
    12d8:	4d5f4344 	ldclmi	3, cr4, [pc, #-272]	; 11d0 <_Minimum_Stack_Size+0x10d0>
    12dc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    12e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12e4:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xfffff0b8
    12e8:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xfffff38c
    12ec:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    12f0:	43444100 	movtmi	r4, #16640	; 0x4100
    12f4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    12f8:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    12fc:	74617262 	strbtvc	r7, [r1], #-610	; 0xfffffd9e
    1300:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1304:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1308:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    130c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1310:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xfffff095
    1314:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1318:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    131c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1320:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1324:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    1328:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    132c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1330:	6570534f 	ldrbvs	r5, [r0, #-847]!	; 0xfffffcb1
    1334:	545f6465 	ldrbpl	r6, [pc], #-1125	; 133c <_Minimum_Stack_Size+0x123c>
    1338:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    133c:	54006665 	strpl	r6, [r0], #-1637	; 0xfffff99b
    1340:	4f5f4d49 	svcmi	0x005f4d49
    1344:	646f4d43 	strbtvs	r4, [pc], #-3395	; 134c <_Minimum_Stack_Size+0x124c>
    1348:	50470065 	subpl	r0, r7, r5, rrx
    134c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 1230 <_Minimum_Stack_Size+0x1130>
    1350:	5f65646f 	svcpl	0x0065646f
    1354:	004e4941 	subeq	r4, lr, r1, asr #18
    1358:	3152444a 	cmpcc	r2, sl, asr #8
    135c:	52444a00 	subpl	r4, r4, #0, 20
    1360:	444a0032 	strbmi	r0, [sl], #-50	; 0xffffffce
    1364:	4a003352 	bmi	e0b4 <_Minimum_Stack_Size+0xdfb4>
    1368:	00345244 	eorseq	r5, r4, r4, asr #4
    136c:	4f495047 	svcmi	0x00495047
    1370:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1378 <_Minimum_Stack_Size+0x1278>
    1374:	46415f65 	strbmi	r5, [r1], -r5, ror #30
    1378:	0050505f 	subseq	r5, r0, pc, asr r0
    137c:	4f495047 	svcmi	0x00495047
    1380:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0xfffffca1
    1384:	41006465 	tstmi	r0, r5, ror #8
    1388:	445f4344 	ldrbmi	r4, [pc], #-836	; 1390 <_Minimum_Stack_Size+0x1290>
    138c:	41617461 	cmnmi	r1, r1, ror #8
    1390:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    1394:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1398:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    139c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13a0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    13a4:	74435f4d 	strbvc	r5, [r3], #-3917	; 0xfffff0b3
    13a8:	57506c72 			; <UNDEFINED> instruction: 0x57506c72
    13ac:	74754f4d 	ldrbtvc	r4, [r5], #-3917	; 0xfffff0b3
    13b0:	73747570 	cmnvc	r4, #112, 10	; 0x1c000000
    13b4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    13b8:	646f4d4f 	strbtvs	r4, [pc], #-3407	; 13c0 <_Minimum_Stack_Size+0x12c0>
    13bc:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    13c0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    13c4:	50530066 	subspl	r0, r3, r6, rrx
    13c8:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    13cc:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    13d0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    13d4:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    13d8:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 493 <_Minimum_Stack_Size+0x393>
    13dc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    13e0:	6174534e 	cmnvs	r4, lr, asr #6
    13e4:	52006574 	andpl	r6, r0, #116, 10	; 0x1d000000
    13e8:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    13ec:	59537465 	ldmdbpl	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    13f0:	4b4c4353 	blmi	1312144 <__ram_size__+0x1302144>
    13f4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    13f8:	54006563 	strpl	r6, [r0], #-1379	; 0xfffffa9d
    13fc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 1404 <_Minimum_Stack_Size+0x1304>
    1400:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    1404:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    1408:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    140c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1410:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    1414:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1418:	6142656d 	cmpvs	r2, sp, ror #10
    141c:	74536573 	ldrbvc	r6, [r3], #-1395	; 0xfffffa8d
    1420:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1424:	00657275 	rsbeq	r7, r5, r5, ror r2
    1428:	50435243 	subpl	r5, r3, r3, asr #4
    142c:	43430052 	movtmi	r0, #12370	; 0x3052
    1430:	565f3252 			; <UNDEFINED> instruction: 0x565f3252
    1434:	47006c61 	strmi	r6, [r0, -r1, ror #24]
    1438:	5f4f4950 	svcpl	0x004f4950
    143c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1440:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1444:	00666544 	rsbeq	r6, r6, r4, asr #10
    1448:	5f4d4954 	svcpl	0x004d4954
    144c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1450:	41007469 	tstmi	r0, r9, ror #8
    1454:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1458:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0xfffffb9b
    145c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1460:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1464:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1468:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xfffff191
    146c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1470:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1474:	70535f4f 	subsvc	r5, r3, pc, asr #30
    1478:	5f646565 	svcpl	0x00646565
    147c:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
    1480:	5355007a 	cmppl	r5, #122	; 0x7a
    1484:	5f545241 	svcpl	0x00545241
    1488:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    148c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1490:	5f434956 	svcpl	0x00434956
    1494:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1498:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    149c:	6f697461 	svcvs	0x00697461
    14a0:	5047006e 	subpl	r0, r7, lr, rrx
    14a4:	435f4f49 	cmpmi	pc, #292	; 0x124
    14a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    14ac:	61727567 	cmnvs	r2, r7, ror #10
    14b0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14b4:	53324900 	teqpl	r2, #0, 18
    14b8:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
    14bc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    14c0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    14c4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    14c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14cc:	52495f43 	subpl	r5, r9, #268	; 0x10c
    14d0:	61684351 	cmnvs	r8, r1, asr r3
    14d4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    14d8:	50627553 	rsbpl	r7, r2, r3, asr r5
    14dc:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    14e0:	00797469 	rsbseq	r7, r9, r9, ror #8
    14e4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    14e8:	61505f54 	cmpvs	r0, r4, asr pc
    14ec:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    14f0:	43435200 	movtmi	r5, #12800	; 0x3200
    14f4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    14f8:	72655032 	rsbvc	r5, r5, #50	; 0x32
    14fc:	43687069 	cmnmi	r8, #105	; 0x69
    1500:	6b636f6c 	blvs	18dd2b8 <__ram_size__+0x18cd2b8>
    1504:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1508:	5f434441 	svcpl	0x00434441
    150c:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
    1510:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1514:	67697254 			; <UNDEFINED> instruction: 0x67697254
    1518:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    151c:	43435200 	movtmi	r5, #12800	; 0x3200
    1520:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1524:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1528:	5f4d4954 	svcpl	0x004d4954
    152c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    1530:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    1534:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1538:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    153c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1540:	4349564e 	movtmi	r5, #38478	; 0x964e
    1544:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1548:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
    154c:	6f724779 	svcvs	0x00724779
    1550:	6f437075 	svcvs	0x00437075
    1554:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1558:	43435200 	movtmi	r5, #12800	; 0x3200
    155c:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1560:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1564:	53455348 	movtpl	r5, #21320	; 0x5348
    1568:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    156c:	54007055 	strpl	r7, [r0], #-85	; 0xffffffab
    1570:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1574:	4a00646d 	bmi	1a730 <__ram_size__+0xa730>
    1578:	3152464f 	cmpcc	r2, pc, asr #12
    157c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    1580:	4a003252 	bmi	ded0 <_Minimum_Stack_Size+0xddd0>
    1584:	3352464f 	cmpcc	r2, #82837504	; 0x4f00000
    1588:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    158c:	4e003452 	cfmvsrmi	mvf0, r3
    1590:	5f434956 	svcpl	0x00434956
    1594:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1598:	6e6e6168 	powvsez	f6, f6, #0.0
    159c:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
    15a0:	706d6565 	rsbvc	r6, sp, r5, ror #10
    15a4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15a8:	6f697250 	svcvs	0x00697250
    15ac:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    15b0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    15b4:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    15b8:	7a695361 	bvc	1a56344 <__ram_size__+0x1a46344>
    15bc:	50470065 	subpl	r0, r7, r5, rrx
    15c0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 14a4 <_Minimum_Stack_Size+0x13a4>
    15c4:	5f65646f 	svcpl	0x0065646f
    15c8:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
    15cc:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xfffff0b4
    15d0:	00474e49 	subeq	r4, r7, r9, asr #28
    15d4:	5f4d4954 	svcpl	0x004d4954
    15d8:	73657250 	cmnvc	r5, #80, 4
    15dc:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    15e0:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    15e4:	00676966 	rsbeq	r6, r7, r6, ror #18
    15e8:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xfffff0a1
    15ec:	50544553 	subspl	r4, r4, r3, asr r5
    15f0:	414d4952 	cmpmi	sp, r2, asr r9
    15f4:	53004b53 	movwpl	r4, #2899	; 0xb53
    15f8:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    15fc:	004c4f50 	subeq	r4, ip, r0, asr pc
    1600:	53455348 	movtpl	r5, #21320	; 0x5348
    1604:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    1608:	74537055 	ldrbvc	r7, [r3], #-85	; 0xffffffab
    160c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1610:	43444100 	movtmi	r4, #16640	; 0x4100
    1614:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
    1618:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
    161c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1620:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    1624:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1628:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    162c:	796c6470 	stmdbvc	ip!, {r4, r5, r6, sl, sp, lr}^
    1630:	73795300 	cmnvc	r9, #0, 6
    1634:	6b636954 	blvs	18dbb8c <__ram_size__+0x18cbb8c>
    1638:	756f435f 	strbvc	r4, [pc, #-863]!	; 12e1 <_Minimum_Stack_Size+0x11e1>
    163c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1640:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1644:	52504545 	subspl	r4, r0, #289406976	; 0x11400000
    1648:	575f4d4f 	ldrbpl	r4, [pc, -pc, asr #26]
    164c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    1650:	414c4600 	cmpmi	ip, r0, lsl #12
    1654:	455f4853 	ldrbmi	r4, [pc, #-2131]	; e09 <_Minimum_Stack_Size+0xd09>
    1658:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
    165c:	5052575f 	subspl	r5, r2, pc, asr r7
    1660:	414c4600 	cmpmi	ip, r0, lsl #12
    1664:	455f4853 	ldrbmi	r4, [pc, #-2131]	; e19 <_Minimum_Stack_Size+0xd19>
    1668:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0xfffffe8e
    166c:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
    1670:	54776700 	ldrbtpl	r6, [r7], #-1792	; 0xfffff900
    1674:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
    1678:	6c654467 	cfstrdvs	mvd4, [r5], #-412	; 0xfffffe64
    167c:	44007961 	strmi	r7, [r0], #-2401	; 0xfffff69f
    1680:	796d6d75 	stmdbvc	sp!, {r0, r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    1684:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1688:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    168c:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1690:	79732f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    1694:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1698:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    169c:	00632e63 	rsbeq	r2, r3, r3, ror #28
    16a0:	52746567 	rsbspl	r6, r4, #432013312	; 0x19c00000
    16a4:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    16a8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    16ac:	46006563 	strmi	r6, [r0], -r3, ror #10
    16b0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    16b4:	6174535f 	cmnvs	r4, pc, asr r3
    16b8:	00737574 	rsbseq	r7, r3, r4, ror r5
    16bc:	52504545 	subspl	r4, r0, #289406976	; 0x11400000
    16c0:	525f4d4f 	subspl	r4, pc, #5056	; 0x13c0
    16c4:	00646165 	rsbeq	r6, r4, r5, ror #2
    16c8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    16cc:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    16d0:	5f524f52 	svcpl	0x00524f52
    16d4:	46004750 			; <UNDEFINED> instruction: 0x46004750
    16d8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    16dc:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
    16e0:	6267006b 	rsbvs	r0, r7, #107	; 0x6b
    16e4:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xfffff0aa
    16e8:	54656761 	strbtpl	r6, [r5], #-1889	; 0xfffff89f
    16ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    16f0:	414c4600 	cmpmi	ip, r0, lsl #12
    16f4:	435f4853 	cmpmi	pc, #5439488	; 0x530000
    16f8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    16fc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1700:	414c4600 	cmpmi	ip, r0, lsl #12
    1704:	435f4853 	cmpmi	pc, #5439488	; 0x530000
    1708:	4c504d4f 	mrrcmi	13, 4, r4, r0, cr15
    170c:	00455445 	subeq	r5, r5, r5, asr #8
    1710:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1714:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xfffff0b8
    1718:	46005953 			; <UNDEFINED> instruction: 0x46005953
    171c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1720:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
    1724:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xfffff0bb
    1728:	43435200 	movtmi	r5, #12800	; 0x3200
    172c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    1730:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    1734:	45006761 	strmi	r6, [r0, #-1889]	; 0xfffff89f
    1738:	4f525045 	svcmi	0x00525045
    173c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1740:	00726165 	rsbseq	r6, r2, r5, ror #2
    1744:	6d695475 	cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c
    1748:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    174c:	5f485341 	svcpl	0x00485341
    1750:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1754:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    1758:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    175c:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1760:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!	; 0xfffffe48
    1764:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1768:	53485341 	movtpl	r5, #33601	; 0x8341
    176c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1770:	65670073 	strbvs	r0, [r7, #-115]!	; 0xffffff8d
    1774:	43444174 	movtmi	r4, #16756	; 0x4174
    1778:	43444100 	movtmi	r4, #16640	; 0x4100
    177c:	524f505f 	subpl	r5, pc, #95	; 0x5f
    1780:	44410054 	strbmi	r0, [r1], #-84	; 0xffffffac
    1784:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    1788:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    178c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    1790:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1794:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    1798:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    179c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    17a0:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    17a4:	64612f63 	strbtvs	r2, [r1], #-3939	; 0xfffff09d
    17a8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    17ac:	5f434441 	svcpl	0x00434441
    17b0:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
    17b4:	44410065 	strbmi	r0, [r1], #-101	; 0xffffff9b
    17b8:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17bc:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    17c0:	4441006c 	strbmi	r0, [r1], #-108	; 0xffffff94
    17c4:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17c8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    17cc:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
    17d0:	00786564 	rsbseq	r6, r8, r4, ror #10
    17d4:	33374d43 	teqcc	r7, #4288	; 0x10c0
    17d8:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    17dc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    17e0:	6173752f 	cmnvs	r3, pc, lsr #10
    17e4:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    17e8:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0xfffff900
    17ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    17f0:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    17f4:	5f454542 	svcpl	0x00454542
    17f8:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
    17fc:	00727450 	rsbseq	r7, r2, r0, asr r4
    1800:	55707767 	ldrbpl	r7, [r0, #-1895]!	; 0xfffff899
    1804:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1808:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    180c:	5f454542 	svcpl	0x00454542
    1810:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1814:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    1818:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    181c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1820:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    1824:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1828:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0xfffff900
    182c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1830:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1834:	5f454542 	svcpl	0x00454542
    1838:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    183c:	72745065 	rsbsvc	r5, r4, #101	; 0x65
    1840:	41535500 	cmpmi	r3, r0, lsl #10
    1844:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1848:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    184c:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    1850:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1854:	41535500 	cmpmi	r3, r0, lsl #10
    1858:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    185c:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1860:	61446576 	hvcvs	18006	; 0x4656
    1864:	52006174 	andpl	r6, r0, #116, 2
    1868:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    186c:	44646576 	strbtmi	r6, [r4], #-1398	; 0xfffffa8a
    1870:	00617461 	rsbeq	r7, r1, r1, ror #8
    1874:	42746567 	rsbsmi	r6, r4, #432013312	; 0x19c00000
    1878:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xfffff58b
    187c:	74614472 	strbtvc	r4, [r1], #-1138	; 0xfffffb8e
    1880:	69680061 	stmdbvs	r8!, {r0, r5, r6}^
    1884:	00316867 	eorseq	r6, r1, r7, ror #16
    1888:	326c6f73 	rsbcc	r6, ip, #460	; 0x1cc
    188c:	754d005f 	strbvc	r0, [sp, #-95]	; 0xffffffa1
    1890:	5f636973 	svcpl	0x00636973
    1894:	706d6554 	rsbvc	r6, sp, r4, asr r5
    1898:	6e6f436f 	cdpvs	3, 6, cr4, cr15, cr15, {3}
    189c:	6e696174 	mcrvs	1, 3, r6, cr9, cr4, {3}
    18a0:	68007265 	stmdavs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    18a4:	32686769 	rsbcc	r6, r8, #27525120	; 0x1a40000
    18a8:	73754d00 	cmnvc	r5, #0, 26
    18ac:	61546369 	cmpvs	r4, r9, ror #6
    18b0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    18b4:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    18b8:	754d5f63 	strbvc	r5, [sp, #-3939]	; 0xfffff09d
    18bc:	49636973 	stmdbmi	r3!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    18c0:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    18c4:	646e6900 	strbtvs	r6, [lr], #-2304	; 0xfffff700
    18c8:	4d007865 	stcmi	8, cr7, [r0, #-404]	; 0xfffffe6c
    18cc:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    18d0:	7661575f 			; <UNDEFINED> instruction: 0x7661575f
    18d4:	65745365 	ldrbvs	r5, [r4, #-869]!	; 0xfffffc9b
    18d8:	61660070 	smcvs	24576	; 0x6000
    18dc:	4d005f31 	stcmi	15, cr5, [r0, #-196]	; 0xffffff3c
    18e0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    18e4:	7661575f 			; <UNDEFINED> instruction: 0x7661575f
    18e8:	616c4665 	cmnvs	ip, r5, ror #12
    18ec:	6f440067 	svcvs	0x00440067
    18f0:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    18f4:	616c505f 	qdsubvs	r5, pc, ip	; <UNPREDICTABLE>
    18f8:	65700079 	ldrbvs	r0, [r0, #-121]!	; 0xffffff87
    18fc:	646f6972 	strbtvs	r6, [pc], #-2418	; 1904 <_Minimum_Stack_Size+0x1804>
    1900:	6c007355 	stcvs	3, cr7, [r0], {85}	; 0x55
    1904:	005f3165 	subseq	r3, pc, r5, ror #2
    1908:	75426267 	strbvc	r6, [r2, #-615]	; 0xfffffd99
    190c:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1910:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    1914:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1918:	70006874 	andvc	r6, r0, r4, ror r8
    191c:	5479616c 	ldrbtpl	r6, [r9], #-364	; 0xfffffe94
    1920:	00656d69 	rsbeq	r6, r5, r9, ror #26
    1924:	5f326166 	svcpl	0x00326166
    1928:	32656c00 	rsbcc	r6, r5, #0, 24
    192c:	756d005f 	strbvc	r0, [sp, #-95]!	; 0xffffffa1
    1930:	49636973 	stmdbmi	r3!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    1934:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1938:	73754d00 	cmnvc	r5, #0, 26
    193c:	545f6369 	ldrbpl	r6, [pc], #-873	; 1944 <_Minimum_Stack_Size+0x1844>
    1940:	6f706d65 	svcvs	0x00706d65
    1944:	00746e43 	rsbseq	r6, r4, r3, asr #28
    1948:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    194c:	61575f63 	cmpvs	r7, r3, ror #30
    1950:	75426576 	strbvc	r6, [r2, #-1398]	; 0xfffffa8a
    1954:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1958:	73754d00 	cmnvc	r5, #0, 26
    195c:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    1960:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
    1964:	6150746e 	cmpvs	r0, lr, ror #8
    1968:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xfffff49d
    196c:	73754d00 	cmnvc	r5, #0, 26
    1970:	535f6369 	cmppl	pc, #-1543503871	; 0xa4000001
    1974:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    1978:	616c6544 	cmnvs	ip, r4, asr #10
    197c:	616c4679 	smcvs	50281	; 0xc469
    1980:	6c500067 	mrrcvs	0, 6, r0, r0, cr7	; <UNPREDICTABLE>
    1984:	6f447961 	svcvs	0x00447961
    1988:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    198c:	726f4400 	rsbvc	r4, pc, #0, 8
    1990:	5f696d65 	svcpl	0x00696d65
    1994:	436d6954 	cmnmi	sp, #84, 18	; 0x150000
    1998:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
    199c:	73754d00 	cmnvc	r5, #0, 26
    19a0:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    19a4:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
    19a8:	6f53746e 	svcvs	0x0053746e
    19ac:	00646e75 	rsbeq	r6, r4, r5, ror lr
    19b0:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    19b4:	00303164 	eorseq	r3, r0, r4, ror #2
    19b8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    19bc:	00313164 	eorseq	r3, r1, r4, ror #2
    19c0:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    19c4:	00323164 	eorseq	r3, r2, r4, ror #2
    19c8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    19cc:	00333164 	eorseq	r3, r3, r4, ror #2
    19d0:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    19d4:	00353164 	eorseq	r3, r5, r4, ror #2
    19d8:	42746567 	rsbsmi	r6, r4, #432013312	; 0x19c00000
    19dc:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xfffff58b
    19e0:	616c5072 	smcvs	50434	; 0xc502
    19e4:	6e654c79 	mcrvs	12, 3, r4, cr5, cr9, {3}
    19e8:	00687467 	rsbeq	r7, r8, r7, ror #8
    19ec:	5f30616c 	svcpl	0x0030616c
    19f0:	316f6400 	cmncc	pc, r0, lsl #8
    19f4:	754d005f 	strbvc	r0, [sp, #-95]	; 0xffffffa1
    19f8:	5f636973 	svcpl	0x00636973
    19fc:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1a00:	4c746e65 	ldclmi	14, cr6, [r4], #-404	; 0xfffffe6c
    1a04:	4d006e65 	stcmi	14, cr6, [r0, #-404]	; 0xfffffe6c
    1a08:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1a0c:	6165525f 	cmnvs	r5, pc, asr r2
    1a10:	646e4964 	strbtvs	r4, [lr], #-2404	; 0xfffff69c
    1a14:	53007865 	movwpl	r7, #2149	; 0x865
    1a18:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a1c:	53003032 	movwpl	r3, #50	; 0x32
    1a20:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a24:	53003132 	movwpl	r3, #306	; 0x132
    1a28:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a2c:	53003232 	movwpl	r3, #562	; 0x232
    1a30:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a34:	53003332 	movwpl	r3, #818	; 0x332
    1a38:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a3c:	53003432 	movwpl	r3, #1074	; 0x432
    1a40:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1a44:	6c003532 	cfstr32vs	mvfx3, [r0], {50}	; 0x32
    1a48:	005f3161 	subseq	r3, pc, r1, ror #2
    1a4c:	5f326f64 	svcpl	0x00326f64
    1a50:	73754d00 	cmnvc	r5, #0, 26
    1a54:	505f6369 	subspl	r6, pc, r9, ror #6
    1a58:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1a5c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1a60:	00303364 	eorseq	r3, r0, r4, ror #6
    1a64:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1a68:	00313364 	eorseq	r3, r1, r4, ror #6
    1a6c:	75426267 	strbvc	r6, [r2, #-615]	; 0xfffffd99
    1a70:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1a74:	61746144 	cmnvs	r4, r4, asr #2
    1a78:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
    1a7c:	6f6c0030 	svcvs	0x006c0030
    1a80:	54003177 	strpl	r3, [r0], #-375	; 0xfffffe89
    1a84:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1a88:	75417465 	strbvc	r7, [r1, #-1125]	; 0xfffffb9b
    1a8c:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xfffff08c
    1a90:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    1a94:	756f5300 	strbvc	r5, [pc, #-768]!	; 179c <_Minimum_Stack_Size+0x169c>
    1a98:	0030646e 	eorseq	r6, r0, lr, ror #8
    1a9c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1aa0:	53003164 	movwpl	r3, #356	; 0x164
    1aa4:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1aa8:	6f530032 	svcvs	0x00530032
    1aac:	33646e75 	cmncc	r4, #1872	; 0x750
    1ab0:	756f5300 	strbvc	r5, [pc, #-768]!	; 17b8 <_Minimum_Stack_Size+0x16b8>
    1ab4:	0034646e 	eorseq	r6, r4, lr, ror #8
    1ab8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1abc:	53003564 	movwpl	r3, #1380	; 0x564
    1ac0:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1ac4:	6f530036 	svcvs	0x00530036
    1ac8:	37646e75 			; <UNDEFINED> instruction: 0x37646e75
    1acc:	756f5300 	strbvc	r5, [pc, #-768]!	; 17d4 <_Minimum_Stack_Size+0x16d4>
    1ad0:	0038646e 	eorseq	r6, r8, lr, ror #8
    1ad4:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
    1ad8:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xfffff58b
    1adc:	6c500072 	mrrcvs	0, 7, r0, r0, cr2	; <UNPREDICTABLE>
    1ae0:	754d7961 	strbvc	r7, [sp, #-2401]	; 0xfffff69f
    1ae4:	00636973 	rsbeq	r6, r3, r3, ror r9
    1ae8:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1aec:	4d003063 	stcmi	0, cr3, [r0, #-396]	; 0xfffffe74
    1af0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1af4:	754d0031 	strbvc	r0, [sp, #-49]	; 0xffffffcf
    1af8:	36636973 			; <UNDEFINED> instruction: 0x36636973
    1afc:	73754d00 	cmnvc	r5, #0, 26
    1b00:	00376369 	eorseq	r6, r7, r9, ror #6
    1b04:	65726f44 	ldrbvs	r6, [r2, #-3908]!	; 0xfffff0bc
    1b08:	6154696d 	cmpvs	r4, sp, ror #18
    1b0c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1b10:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1b14:	62615464 	rsbvs	r5, r1, #100, 8	; 0x64000000
    1b18:	4400656c 	strmi	r6, [r0], #-1388	; 0xfffffa94
    1b1c:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1b20:	6e495f69 	cdpvs	15, 4, cr5, cr9, cr9, {3}
    1b24:	00786564 	rsbseq	r6, r8, r4, ror #10
    1b28:	316c6f73 	smccc	50931	; 0xc6f3
    1b2c:	4d43005f 	stclmi	0, cr0, [r3, #-380]	; 0xfffffe84
    1b30:	5f303337 	svcpl	0x00303337
    1b34:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    1b38:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    1b3c:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
    1b40:	7300632e 	movwvc	r6, #814	; 0x32e
    1b44:	00316c6f 	eorseq	r6, r1, pc, ror #24
    1b48:	326c6f73 	rsbcc	r6, ip, #460	; 0x1cc
    1b4c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1b50:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    1b54:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1b58:	74614464 	strbtvc	r4, [r1], #-1124	; 0xfffffb9c
    1b5c:	79470061 	stmdbvc	r7, {r0, r5, r6}^
    1b60:	5a5f6f72 	bpl	17dd930 <__ram_size__+0x17cd930>
    1b64:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    1b68:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
    1b6c:	6f727947 	svcvs	0x00727947
    1b70:	61725f58 	cmnvs	r2, r8, asr pc
    1b74:	59470077 	stmdbpl	r7, {r0, r1, r2, r4, r5, r6}^
    1b78:	415f4f52 	cmpmi	pc, r2, asr pc	; <UNPREDICTABLE>
    1b7c:	455f4343 	ldrbmi	r4, [pc, #-835]	; 1841 <_Minimum_Stack_Size+0x1741>
    1b80:	4c42414e 	stfmie	f4, [r2], {78}	; 0x4e
    1b84:	41460045 	cmpmi	r6, r5, asr #32
    1b88:	0045534c 	subeq	r5, r5, ip, asr #6
    1b8c:	706d6574 	rsbvc	r6, sp, r4, ror r5
    1b90:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
    1b94:	6f727947 	svcvs	0x00727947
    1b98:	65670059 	strbvs	r0, [r7, #-89]!	; 0xffffffa7
    1b9c:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    1ba0:	43005a6f 	movwmi	r5, #2671	; 0xa6f
    1ba4:	7265766f 	rsbvc	r7, r5, #116391936	; 0x6f00000
    1ba8:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    1bac:	65670061 	strbvs	r0, [r7, #-97]!	; 0xffffff9f
    1bb0:	43434174 	movtmi	r4, #12660	; 0x3174
    1bb4:	6700585f 	smlsdvs	r0, pc, r8, r5	; <UNPREDICTABLE>
    1bb8:	43417465 	movtmi	r7, #5221	; 0x1465
    1bbc:	00595f43 	subseq	r5, r9, r3, asr #30
    1bc0:	41746567 	cmnmi	r4, r7, ror #10
    1bc4:	5a5f4343 	bpl	17d28d8 <__ram_size__+0x17c28d8>
    1bc8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1bcc:	4278545f 	rsbsmi	r5, r8, #1593835520	; 0x5f000000
    1bd0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
    1bd4:	65670072 	strbvs	r0, [r7, #-114]!	; 0xffffff8e
    1bd8:	43434174 	movtmi	r4, #12660	; 0x3174
    1bdc:	725f595f 	subsvc	r5, pc, #1556480	; 0x17c000
    1be0:	67007761 	strvs	r7, [r0, -r1, ror #14]
    1be4:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1be8:	00586f72 	subseq	r6, r8, r2, ror pc
    1bec:	6f727947 	svcvs	0x00727947
    1bf0:	725f585f 	subsvc	r5, pc, #6225920	; 0x5f0000
    1bf4:	53007761 	movwpl	r7, #1889	; 0x761
    1bf8:	525f4950 	subspl	r4, pc, #80, 18	; 0x140000
    1bfc:	66754278 			; <UNDEFINED> instruction: 0x66754278
    1c00:	00726566 	rsbseq	r6, r2, r6, ror #10
    1c04:	68737550 	ldmdavs	r3!, {r4, r6, r8, sl, ip, sp, lr}^
    1c08:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    1c0c:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    1c10:	65670061 	strbvs	r0, [r7, #-97]!	; 0xffffff9f
    1c14:	43434174 	movtmi	r4, #12660	; 0x3174
    1c18:	725f5a5f 	subsvc	r5, pc, #389120	; 0x5f000
    1c1c:	43007761 	movwmi	r7, #1889	; 0x761
    1c20:	3033374d 	eorscc	r3, r3, sp, asr #14
    1c24:	2f57485f 	svccs	0x0057485f
    1c28:	2f637273 	svccs	0x00637273
    1c2c:	6f727967 	svcvs	0x00727967
    1c30:	6363615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    1c34:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
    1c38:	5f6f7279 	svcpl	0x006f7279
    1c3c:	79470058 	stmdbvc	r7, {r3, r4, r6}^
    1c40:	595f6f72 	ldmdbpl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1c44:	72794700 	rsbsvc	r4, r9, #0, 14
    1c48:	005a5f6f 	subseq	r5, sl, pc, ror #30
    1c4c:	5f495053 	svcpl	0x00495053
    1c50:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
    1c54:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1c58:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    1c5c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1c60:	5f495053 	svcpl	0x00495053
    1c64:	75427854 	strbvc	r7, [r2, #-2132]	; 0xfffff7ac
    1c68:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1c6c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    1c70:	00726574 	rsbseq	r6, r2, r4, ror r5
    1c74:	5f495053 	svcpl	0x00495053
    1c78:	5f533249 	svcpl	0x00533249
    1c7c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1c80:	44657669 	strbtmi	r7, [r5], #-1641	; 0xfffff997
    1c84:	00617461 	rsbeq	r7, r1, r1, ror #8
    1c88:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    1c8c:	5a6f7279 	bpl	1bde678 <__ram_size__+0x1bce678>
    1c90:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    1c94:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
    1c98:	6f727947 	svcvs	0x00727947
    1c9c:	61725f59 	cmnvs	r2, r9, asr pc
    1ca0:	79470077 	stmdbvc	r7, {r0, r1, r2, r4, r5, r6}^
    1ca4:	595f6f72 	ldmdbpl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1ca8:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    1cac:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1cb0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    1cb4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1cb8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1cbc:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1cc0:	67007375 	smlsdxvs	r0, r5, r3, r7
    1cc4:	43417465 	movtmi	r7, #5221	; 0x1465
    1cc8:	5f585f43 	svcpl	0x00585f43
    1ccc:	00776172 	rsbseq	r6, r7, r2, ror r1
    1cd0:	45555254 	ldrbmi	r5, [r5, #-596]	; 0xfffffdac
    1cd4:	656c4300 	strbvs	r4, [ip, #-768]!	; 0xfffffd00
    1cd8:	535f7261 	cmppl	pc, #268435462	; 0x10000006
    1cdc:	445f4950 	ldrbmi	r4, [pc], #-2384	; 1ce4 <_Minimum_Stack_Size+0x1be4>
    1ce0:	00617461 	rsbeq	r7, r1, r1, ror #8
    1ce4:	78434441 	stmdavc	r3, {r0, r6, sl, lr}^
    1ce8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1cec:	31676572 	smccc	30290	; 0x7652
    1cf0:	43444100 	movtmi	r4, #16640	; 0x4100
    1cf4:	616e415f 	cmnvs	lr, pc, asr r1
    1cf8:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    1cfc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    1d00:	43676f64 	cmnmi	r7, #100, 30	; 0x190
    1d04:	4100646d 	tstmi	r0, sp, ror #8
    1d08:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1d0c:	6f537465 	svcvs	0x00537465
    1d10:	61777466 	cmnvs	r7, r6, ror #8
    1d14:	74536572 	ldrbvc	r6, [r3], #-1394	; 0xfffffa8e
    1d18:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    1d1c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1d20:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    1d24:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    1d28:	7453646d 	ldrbvc	r6, [r3], #-1133	; 0xfffffb93
    1d2c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d30:	43444100 	movtmi	r4, #16640	; 0x4100
    1d34:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    1d38:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    1d3c:	41006761 	tstmi	r0, r1, ror #14
    1d40:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1d44:	54497465 	strbpl	r7, [r9], #-1125	; 0xfffffb9b
    1d48:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1d4c:	73007375 	movwvc	r7, #885	; 0x375
    1d50:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d58:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1d5c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1d60:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1d64:	31663233 	cmncc	r6, r3, lsr r2
    1d68:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
    1d6c:	632e6364 			; <UNDEFINED> instruction: 0x632e6364
    1d70:	6d754e00 	ldclvs	14, cr4, [r5, #-0]
    1d74:	00726562 	rsbseq	r6, r2, r2, ror #10
    1d78:	5f434441 	svcpl	0x00434441
    1d7c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1d80:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1d84:	41007463 	tstmi	r0, r3, ror #8
    1d88:	415f4344 	cmpmi	pc, r4, asr #6
    1d8c:	6f6c616e 	svcvs	0x006c616e
    1d90:	74615767 	strbtvc	r5, [r1], #-1895	; 0xfffff899
    1d94:	6f646863 	svcvs	0x00646863
    1d98:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
    1d9c:	6f687365 	svcvs	0x00687365
    1da0:	4373646c 	cmnmi	r3, #108, 8	; 0x6c000000
    1da4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1da8:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
    1dac:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1db0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1db4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1db8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1dbc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1dc0:	5f434441 	svcpl	0x00434441
    1dc4:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1dc8:	43444100 	movtmi	r4, #16640	; 0x4100
    1dcc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1dd0:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xfffff0ad
    1dd4:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
    1dd8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1ddc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1de0:	61745376 	cmnvs	r4, r6, ror r3
    1de4:	00737574 	rsbseq	r7, r3, r4, ror r5
    1de8:	5f434441 	svcpl	0x00434441
    1dec:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    1df0:	6157676f 	cmpvs	r7, pc, ror #14
    1df4:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
    1df8:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1dfc:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
    1e00:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1e04:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    1e08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e0c:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
    1e10:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    1e14:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    1e18:	48007375 	stmdami	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1e1c:	54686769 	strbtpl	r6, [r8], #-1897	; 0xfffff897
    1e20:	73657268 	cmnvc	r5, #104, 4	; 0x80000006
    1e24:	646c6f68 	strbtvs	r6, [ip], #-3944	; 0xfffff098
    1e28:	43444100 	movtmi	r4, #16640	; 0x4100
    1e2c:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    1e30:	646f4d63 	strbtvs	r4, [pc], #-3427	; 1e38 <_Minimum_Stack_Size+0x1d38>
    1e34:	61684365 	cmnvs	r8, r5, ror #6
    1e38:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1e3c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1e40:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1e44:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e48:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    1e4c:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
    1e50:	006b6e61 	rsbeq	r6, fp, r1, ror #28
    1e54:	5f434441 	svcpl	0x00434441
    1e58:	6f747541 	svcvs	0x00747541
    1e5c:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xfffff1b7
    1e60:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
    1e64:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1e68:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e6c:	5f434441 	svcpl	0x00434441
    1e70:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
    1e74:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1e78:	67697254 			; <UNDEFINED> instruction: 0x67697254
    1e7c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1e80:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e84:	5f434441 	svcpl	0x00434441
    1e88:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1e8c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1e90:	4f646574 	svcmi	0x00646574
    1e94:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
    1e98:	44410074 	strbmi	r0, [r1], #-116	; 0xffffff8c
    1e9c:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xfffff0bd
    1ea0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1ea4:	43444100 	movtmi	r4, #16640	; 0x4100
    1ea8:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0xfffffaa1
    1eac:	616e7265 	cmnvs	lr, r5, ror #4
    1eb0:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1eb4:	6a6e4967 	bvs	1b94458 <__ram_size__+0x1b84458>
    1eb8:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
    1ebc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1ec0:	646d4376 	strbtvs	r4, [sp], #-886	; 0xfffffc8a
    1ec4:	43444100 	movtmi	r4, #16640	; 0x4100
    1ec8:	6a6e495f 	bvs	1b9444c <__ram_size__+0x1b8444c>
    1ecc:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
    1ed0:	73694464 	cmnvc	r9, #100, 8	; 0x64000000
    1ed4:	646f4d63 	strbtvs	r4, [pc], #-3427	; 1edc <_Minimum_Stack_Size+0x1ddc>
    1ed8:	646d4365 	strbtvs	r4, [sp], #-869	; 0xfffffc9b
    1edc:	43444100 	movtmi	r4, #16640	; 0x4100
    1ee0:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0xfffffaa1
    1ee4:	616e7265 	cmnvs	lr, r5, ror #4
    1ee8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1eec:	6a6e4967 	bvs	1b94490 <__ram_size__+0x1b84490>
    1ef0:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
    1ef4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1ef8:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
    1efc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f00:	54776f4c 	ldrbtpl	r6, [r7], #-3916	; 0xfffff0b4
    1f04:	73657268 	cmnvc	r5, #104, 4	; 0x80000006
    1f08:	646c6f68 	strbtvs	r6, [ip], #-3944	; 0xfffff098
    1f0c:	43444100 	movtmi	r4, #16640	; 0x4100
    1f10:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1f14:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xfffff1b7
    1f18:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
    1f1c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1f20:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1f24:	61566e6f 	cmpvs	r6, pc, ror #28
    1f28:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1f2c:	5f434352 	svcpl	0x00434352
    1f30:	32425041 	subcc	r5, r2, #65	; 0x41
    1f34:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1f38:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0xfffff790
    1f3c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1f40:	7400646d 	strvc	r6, [r0], #-1133	; 0xfffffb93
    1f44:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0xffffff93
    1f48:	74003267 	strvc	r3, [r0], #-615	; 0xfffffd99
    1f4c:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0xffffff93
    1f50:	62003367 	andvs	r3, r0, #-1677721599	; 0x9c000001
    1f54:	74737469 	ldrbtvc	r7, [r3], #-1129	; 0xfffffb97
    1f58:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1f5c:	43444100 	movtmi	r4, #16640	; 0x4100
    1f60:	6a6e495f 	bvs	1b944e4 <__ram_size__+0x1b844e4>
    1f64:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
    1f68:	71655364 	cmnvc	r5, r4, ror #6
    1f6c:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f70:	654c7265 	strbvs	r7, [ip, #-613]	; 0xfffffd9b
    1f74:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1f78:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f7c:	41006769 	tstmi	r0, r9, ror #14
    1f80:	415f4344 	cmpmi	pc, r4, asr #6
    1f84:	6f6c616e 	svcvs	0x006c616e
    1f88:	74615767 	strbtvc	r5, [r1], #-1895	; 0xfffff899
    1f8c:	6f646863 	svcvs	0x00646863
    1f90:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
    1f94:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1f98:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
    1f9c:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    1fa0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    1fa4:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    1fa8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fac:	5f434441 	svcpl	0x00434441
    1fb0:	706d6153 	rsbvc	r6, sp, r3, asr r1
    1fb4:	6954656c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, sl, sp, lr}^
    1fb8:	4100656d 	tstmi	r0, sp, ror #10
    1fbc:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    1fc0:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    1fc4:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    1fc8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    1fcc:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xfffff1b7
    1fd0:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
    1fd4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1fd8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1fdc:	5f434441 	svcpl	0x00434441
    1fe0:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xfffff1b7
    1fe4:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
    1fe8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1fec:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1ff0:	5f434441 	svcpl	0x00434441
    1ff4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1ff8:	5367616c 	cmnpl	r7, #108, 2
    1ffc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    2000:	44410073 	strbmi	r0, [r1], #-115	; 0xffffff8d
    2004:	65545f43 	ldrbvs	r5, [r4, #-3907]	; 0xfffff0bd
    2008:	6553706d 	ldrbvs	r7, [r3, #-109]	; 0xffffff93
    200c:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    2010:	66657256 			; <UNDEFINED> instruction: 0x66657256
    2014:	43746e69 	cmnmi	r4, #1680	; 0x690
    2018:	4100646d 	tstmi	r0, sp, ror #8
    201c:	445f4344 	ldrbmi	r4, [pc], #-836	; 2024 <_Minimum_Stack_Size+0x1f24>
    2020:	4d637369 	stclmi	3, cr7, [r3, #-420]!	; 0xfffffe5c
    2024:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2028:	4100646d 	tstmi	r0, sp, ror #8
    202c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2030:	74690054 	strbtvc	r0, [r9], #-84	; 0xffffffac
    2034:	6b73616d 	blvs	1cda5f0 <__ram_size__+0x1cca5f0>
    2038:	43444100 	movtmi	r4, #16640	; 0x4100
    203c:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0xfffffaa1
    2040:	616e7265 	cmnvs	lr, r5, ror #4
    2044:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    2048:	6a6e4967 	bvs	1b945ec <__ram_size__+0x1b845ec>
    204c:	6f436365 	svcvs	0x00436365
    2050:	4100766e 	tstmi	r0, lr, ror #12
    2054:	445f4344 	ldrbmi	r4, [pc], #-836	; 205c <_Minimum_Stack_Size+0x1f5c>
    2058:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    205c:	44410064 	strbmi	r0, [r1], #-100	; 0xffffff9c
    2060:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2064:	61754474 	cmnvs	r5, r4, ror r4
    2068:	646f4d6c 	strbtvs	r4, [pc], #-3436	; 2070 <_Minimum_Stack_Size+0x1f70>
    206c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2070:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    2074:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2078:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    207c:	504b4200 	subpl	r4, fp, r0, lsl #4
    2080:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2084:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2088:	53455200 	movtpl	r5, #20992	; 0x5200
    208c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    2090:	00303444 	eorseq	r3, r0, r4, asr #8
    2094:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    2098:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    209c:	52003134 	andpl	r3, r0, #52, 2
    20a0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    20a4:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
    20a8:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
    20ac:	56524553 			; <UNDEFINED> instruction: 0x56524553
    20b0:	33344445 	teqcc	r4, #1157627904	; 0x45000000
    20b4:	53455200 	movtpl	r5, #20992	; 0x5200
    20b8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    20bc:	00343444 	eorseq	r3, r4, r4, asr #8
    20c0:	5f504b42 	svcpl	0x00504b42
    20c4:	42005244 	andmi	r5, r0, #68, 4	; 0x40000004
    20c8:	445f504b 	ldrbmi	r5, [pc], #-75	; 20d0 <_Minimum_Stack_Size+0x1fd0>
    20cc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    20d0:	4b420074 	blmi	10822a8 <__ram_size__+0x10722a8>
    20d4:	65525f50 	ldrbvs	r5, [r2, #-3920]	; 0xfffff0b0
    20d8:	61426461 	cmpvs	r2, r1, ror #8
    20dc:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    20e0:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
    20e4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    20e8:	504b4200 	subpl	r4, fp, r0, lsl #4
    20ec:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    20f0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    20f4:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    20f8:	42007375 	andmi	r7, r0, #-738197503	; 0xd4000001
    20fc:	525f504b 	subspl	r5, pc, #75	; 0x4b
    2100:	754f4354 	strbvc	r4, [pc, #-852]	; 1db4 <_Minimum_Stack_Size+0x1cb4>
    2104:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    2108:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    210c:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    2110:	475f504b 	ldrbmi	r5, [pc, -fp, asr #32]
    2114:	54497465 	strbpl	r7, [r9], #-1125	; 0xfffffb9b
    2118:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    211c:	42007375 	andmi	r7, r0, #-738197503	; 0xd4000001
    2120:	435f504b 	cmpmi	pc, #75	; 0x4b
    2124:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2128:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    212c:	504b4200 	subpl	r4, fp, r0, lsl #4
    2130:	6d61545f 	cfstrdvs	mvd5, [r1, #-380]!	; 0xfffffe84
    2134:	50726570 	rsbspl	r6, r2, r0, ror r5
    2138:	654c6e69 	strbvs	r6, [ip, #-3689]	; 0xfffff197
    213c:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    2140:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2144:	4b420067 	blmi	10822e8 <__ram_size__+0x10722e8>
    2148:	54525f50 	ldrbpl	r5, [r2], #-3920	; 0xfffff0b0
    214c:	74754f43 	ldrbtvc	r4, [r5], #-3907	; 0xfffff0bd
    2150:	53747570 	cmnpl	r4, #112, 10	; 0x1c000000
    2154:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2158:	4b420065 	blmi	10822f4 <__ram_size__+0x10722f4>
    215c:	65535f50 	ldrbvs	r5, [r3, #-3920]	; 0xfffff0b0
    2160:	43545274 	cmpmi	r4, #116, 4	; 0x40000007
    2164:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2168:	74617262 	strbtvc	r7, [r1], #-610	; 0xfffffd9e
    216c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2170:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    2174:	504b4200 	subpl	r4, fp, r0, lsl #4
    2178:	6d61545f 	cfstrdvs	mvd5, [r1, #-380]!	; 0xfffffe84
    217c:	50726570 	rsbspl	r6, r2, r0, ror r5
    2180:	654c6e69 	strbvs	r6, [ip, #-3689]	; 0xfffff197
    2184:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2188:	30315244 	eorscc	r5, r1, r4, asr #4
    218c:	31524400 	cmpcc	r2, r0, lsl #8
    2190:	52440031 	subpl	r0, r4, #49	; 0x31
    2194:	44003231 	strmi	r3, [r0], #-561	; 0xfffffdcf
    2198:	00333152 	eorseq	r3, r3, r2, asr r1
    219c:	34315244 	ldrtcc	r5, [r1], #-580	; 0xfffffdbc
    21a0:	31524400 	cmpcc	r2, r0, lsl #8
    21a4:	52440035 	subpl	r0, r4, #53	; 0x35
    21a8:	44003631 	strmi	r3, [r0], #-1585	; 0xfffff9cf
    21ac:	00373152 	eorseq	r3, r7, r2, asr r1
    21b0:	38315244 	ldmdacc	r1!, {r2, r6, r9, ip, lr}
    21b4:	31524400 	cmpcc	r2, r0, lsl #8
    21b8:	4b420039 	blmi	10822a4 <__ram_size__+0x10722a4>
    21bc:	61545f50 	cmpvs	r4, r0, asr pc
    21c0:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    21c4:	436e6950 	cmnmi	lr, #80, 18	; 0x140000
    21c8:	4400646d 	strmi	r6, [r0], #-1133	; 0xfffffb93
    21cc:	00303252 	eorseq	r3, r0, r2, asr r2
    21d0:	31325244 	teqcc	r2, r4, asr #4
    21d4:	32524400 	subscc	r4, r2, #0, 8
    21d8:	52440032 	subpl	r0, r4, #50	; 0x32
    21dc:	44003332 	strmi	r3, [r0], #-818	; 0xfffffcce
    21e0:	00343252 	eorseq	r3, r4, r2, asr r2
    21e4:	35325244 	ldrcc	r5, [r2, #-580]!	; 0xfffffdbc
    21e8:	32524400 	subscc	r4, r2, #0, 8
    21ec:	52440036 	subpl	r0, r4, #54	; 0x36
    21f0:	44003732 	strmi	r3, [r0], #-1842	; 0xfffff8ce
    21f4:	00383252 	eorseq	r3, r8, r2, asr r2
    21f8:	39325244 	ldmdbcc	r2!, {r2, r6, r9, ip, lr}
    21fc:	53455200 	movtpl	r5, #20992	; 0x5200
    2200:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    2204:	00353444 	eorseq	r3, r5, r4, asr #8
    2208:	30335244 	eorscc	r5, r3, r4, asr #4
    220c:	33524400 	cmpcc	r2, #0, 8
    2210:	52440031 	subpl	r0, r4, #49	; 0x31
    2214:	44003233 	strmi	r3, [r0], #-563	; 0xfffffdcd
    2218:	00333352 	eorseq	r3, r3, r2, asr r3
    221c:	34335244 	ldrtcc	r5, [r3], #-580	; 0xfffffdbc
    2220:	33524400 	cmpcc	r2, #0, 8
    2224:	52440035 	subpl	r0, r4, #53	; 0x35
    2228:	44003633 	strmi	r3, [r0], #-1587	; 0xfffff9cd
    222c:	00373352 	eorseq	r3, r7, r2, asr r3
    2230:	38335244 	ldmdacc	r3!, {r2, r6, r9, ip, lr}
    2234:	33524400 	cmpcc	r2, #0, 8
    2238:	4b420039 	blmi	1082324 <__ram_size__+0x1072324>
    223c:	6c435f50 	mcrrvs	15, 5, r5, r3, cr0
    2240:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2244:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2248:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    224c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2250:	5f504b42 	svcpl	0x00504b42
    2254:	6f435449 	svcvs	0x00435449
    2258:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    225c:	34524400 	ldrbcc	r4, [r2], #-1024	; 0xfffffc00
    2260:	52440030 	subpl	r0, r4, #48	; 0x30
    2264:	44003134 	strmi	r3, [r0], #-308	; 0xfffffecc
    2268:	00323452 	eorseq	r3, r2, r2, asr r4
    226c:	5f434352 	svcpl	0x00434352
    2270:	6b636142 	blvs	18da780 <__ram_size__+0x18ca780>
    2274:	65527075 	ldrbvs	r7, [r2, #-117]	; 0xffffff8b
    2278:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    227c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2280:	52434354 	subpl	r4, r3, #84, 6	; 0x50000001
    2284:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2288:	31663233 	cmncc	r6, r3, lsr r2
    228c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2290:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2294:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    2298:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    229c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22a0:	706b625f 	rsbvc	r6, fp, pc, asr r2
    22a4:	5200632e 	andpl	r6, r0, #-1207959552	; 0xb8000000
    22a8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    22ac:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    22b0:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
    22b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    22b8:	31324445 	teqcc	r2, r5, asr #8
    22bc:	53455200 	movtpl	r5, #20992	; 0x5200
    22c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    22c4:	00323244 	eorseq	r3, r2, r4, asr #4
    22c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    22cc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    22d0:	52003332 	andpl	r3, r0, #-939524096	; 0xc8000000
    22d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    22d8:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    22dc:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
    22e0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    22e4:	35324445 	ldrcc	r4, [r2, #-1093]!	; 0xfffffbbb
    22e8:	53455200 	movtpl	r5, #20992	; 0x5200
    22ec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    22f0:	00363244 	eorseq	r3, r6, r4, asr #4
    22f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    22f8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    22fc:	52003732 	andpl	r3, r0, #13107200	; 0xc80000
    2300:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2304:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    2308:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
    230c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2310:	39324445 	ldmdbcc	r2!, {r0, r2, r6, sl, lr}
    2314:	53455200 	movtpl	r5, #20992	; 0x5200
    2318:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    231c:	00303344 	eorseq	r3, r0, r4, asr #6
    2320:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    2324:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    2328:	52003133 	andpl	r3, r0, #-1073741812	; 0xc000000c
    232c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2330:	33444556 	movtcc	r4, #17750	; 0x4556
    2334:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
    2338:	56524553 			; <UNDEFINED> instruction: 0x56524553
    233c:	33334445 	teqcc	r3, #1157627904	; 0x45000000
    2340:	53455200 	movtpl	r5, #20992	; 0x5200
    2344:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    2348:	00343344 	eorseq	r3, r4, r4, asr #6
    234c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    2350:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    2354:	52003533 	andpl	r3, r0, #213909504	; 0xcc00000
    2358:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    235c:	33444556 	movtcc	r4, #17750	; 0x4556
    2360:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
    2364:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2368:	37334445 	ldrcc	r4, [r3, -r5, asr #8]!
    236c:	53455200 	movtpl	r5, #20992	; 0x5200
    2370:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    2374:	00383344 	eorseq	r3, r8, r4, asr #6
    2378:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    237c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    2380:	46003933 			; <UNDEFINED> instruction: 0x46003933
    2384:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2388:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    238c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2390:	52570067 	subspl	r0, r7, #103	; 0x67
    2394:	445f3250 	ldrbmi	r3, [pc], #-592	; 239c <_Minimum_Stack_Size+0x229c>
    2398:	00617461 	rsbeq	r7, r1, r1, ror #8
    239c:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    23a0:	00504f54 	subseq	r4, r0, r4, asr pc
    23a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    23a8:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    23ac:	4f657361 	svcmi	0x00657361
    23b0:	6f697470 	svcvs	0x00697470
    23b4:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0xfffffd92
    23b8:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    23bc:	6f646165 	svcvs	0x00646165
    23c0:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0xfffffb8b
    23c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    23c8:	414c4600 	cmpmi	ip, r0, lsl #12
    23cc:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    23d0:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    23d4:	46007963 	strmi	r7, [r0], -r3, ror #18
    23d8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    23dc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    23e0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    23e4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    23e8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    23ec:	74537265 	ldrbvc	r7, [r3], #-613	; 0xfffffd9b
    23f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    23f4:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    23f8:	57007961 	strpl	r7, [r0, -r1, ror #18]
    23fc:	00525052 	subseq	r5, r2, r2, asr r0
    2400:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2404:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    2408:	41657361 	cmnmi	r5, r1, ror #6
    240c:	61506c6c 	cmpvs	r0, ip, ror #24
    2410:	00736567 	rsbseq	r6, r3, r7, ror #10
    2414:	30505257 	subscc	r5, r0, r7, asr r2
    2418:	50525700 	subspl	r5, r2, r0, lsl #14
    241c:	52570031 	subspl	r0, r7, #49	; 0x31
    2420:	57003250 	smlsdpl	r0, r0, r2, r3
    2424:	00335052 	eorseq	r5, r3, r2, asr r0
    2428:	53414c46 	movtpl	r4, #7238	; 0x1c46
    242c:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
    2430:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    2434:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
    2438:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    243c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2440:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    2444:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2448:	4f006574 	svcmi	0x00006574
    244c:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
    2450:	46005259 			; <UNDEFINED> instruction: 0x46005259
    2454:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2458:	6573555f 	ldrbvs	r5, [r3, #-1375]!	; 0xfffffaa1
    245c:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xfffff08e
    2460:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    2464:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    2468:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    246c:	424f0067 	submi	r0, pc, #103	; 0x67
    2470:	4457495f 	ldrbmi	r4, [r7], #-2399	; 0xfffff6a1
    2474:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    2478:	5f485341 	svcpl	0x00485341
    247c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
    2480:	5074754f 	rsbspl	r7, r4, pc, asr #10
    2484:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xfffff08e
    2488:	6f697463 	svcvs	0x00697463
    248c:	6c66006e 	stclvs	0, cr0, [r6], #-440	; 0xfffffe48
    2490:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    2494:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    2498:	61500073 	cmpvs	r0, r3, ror r0
    249c:	415f6567 	cmpmi	pc, r7, ror #10
    24a0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
    24a4:	57007373 	smlsdxpl	r0, r3, r3, r7
    24a8:	5f335052 	svcpl	0x00335052
    24ac:	61746144 	cmnvs	r4, r4, asr #2
    24b0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    24b4:	31663233 	cmncc	r6, r3, lsr r2
    24b8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    24bc:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    24c0:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    24c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    24c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    24cc:	616c665f 	cmnvs	ip, pc, asr r6
    24d0:	632e6873 			; <UNDEFINED> instruction: 0x632e6873
    24d4:	414c4600 	cmpmi	ip, r0, lsl #12
    24d8:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    24dc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    24e0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    24e4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    24e8:	50525700 	subspl	r5, r2, r0, lsl #14
    24ec:	61445f31 	cmpvs	r4, r1, lsr pc
    24f0:	54006174 	strpl	r6, [r0], #-372	; 0xfffffe8c
    24f4:	6f656d69 	svcvs	0x00656d69
    24f8:	46007475 			; <UNDEFINED> instruction: 0x46007475
    24fc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2500:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    2504:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
    2508:	5074754f 	rsbspl	r7, r4, pc, asr #10
    250c:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xfffff08e
    2510:	6f697463 	svcvs	0x00697463
    2514:	6174536e 	cmnvs	r4, lr, ror #6
    2518:	00737574 	rsbseq	r7, r3, r4, ror r5
    251c:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    2520:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    2524:	50525700 	subspl	r5, r2, r0, lsl #14
    2528:	61445f30 	cmpvs	r4, r0, lsr pc
    252c:	46006174 			; <UNDEFINED> instruction: 0x46006174
    2530:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2534:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    2538:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    253c:	6341656c 	movtvs	r6, #5484	; 0x156c
    2540:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    2544:	414c4600 	cmpmi	ip, r0, lsl #12
    2548:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    254c:	74537465 	ldrbvc	r7, [r3], #-1125	; 0xfffffb9b
    2550:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2554:	5f424f00 	svcpl	0x00424f00
    2558:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    255c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2560:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2564:	61485f48 	cmpvs	r8, r8, asr #30
    2568:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    256c:	41656c63 	cmnmi	r5, r3, ror #24
    2570:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2574:	646d4373 	strbtvs	r4, [sp], #-883	; 0xfffffc8d
    2578:	414c4600 	cmpmi	ip, r0, lsl #12
    257c:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    2580:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    2584:	704f6d61 	subvc	r6, pc, r1, ror #26
    2588:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    258c:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    2590:	61746144 	cmnvs	r4, r4, asr #2
    2594:	414c4600 	cmpmi	ip, r0, lsl #12
    2598:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    259c:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    25a0:	704f7265 	subvc	r7, pc, r5, ror #4
    25a4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    25a8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    25ac:	414c4600 	cmpmi	ip, r0, lsl #12
    25b0:	465f4853 			; <UNDEFINED> instruction: 0x465f4853
    25b4:	0047414c 	subeq	r4, r7, ip, asr #2
    25b8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    25bc:	6e455f48 	cdpvs	15, 4, cr5, cr5, cr8, {2}
    25c0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    25c4:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    25c8:	6f725065 	svcvs	0x00725065
    25cc:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
    25d0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    25d4:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    25d8:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
    25dc:	44003061 	strmi	r3, [r0], #-97	; 0xffffff9f
    25e0:	31617461 	cmncc	r1, r1, ror #8
    25e4:	414c4600 	cmpmi	ip, r0, lsl #12
    25e8:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    25ec:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    25f0:	414c4600 	cmpmi	ip, r0, lsl #12
    25f4:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    25f8:	4c460054 	mcrrmi	0, 5, r0, r6, cr4
    25fc:	5f485341 	svcpl	0x00485341
    2600:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    2604:	576d6172 			; <UNDEFINED> instruction: 0x576d6172
    2608:	0064726f 	rsbeq	r7, r4, pc, ror #4
    260c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    2610:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    2614:	414c4600 	cmpmi	ip, r0, lsl #12
    2618:	545f4853 	ldrbpl	r4, [pc], #-2131	; 2620 <_Minimum_Stack_Size+0x2520>
    261c:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2620:	46006665 	strmi	r6, [r0], -r5, ror #12
    2624:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2628:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    262c:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    2630:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0xfffffeb4
    2634:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    2638:	6f697461 	svcvs	0x00697461
    263c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    2640:	5f485341 	svcpl	0x00485341
    2644:	66657250 			; <UNDEFINED> instruction: 0x66657250
    2648:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    264c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    2650:	70007265 	andvc	r7, r0, r5, ror #4
    2654:	6f706e69 	svcvs	0x00706e69
    2658:	50470073 	subpl	r0, r7, r3, ror r0
    265c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2660:	4f646165 	svcmi	0x00646165
    2664:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    2668:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    266c:	50470061 	subpl	r0, r7, r1, rrx
    2670:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 172f <_Minimum_Stack_Size+0x162f>
    2674:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    2678:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    267c:	6d437475 	cfstrdvs	mvd7, [r3, #-468]	; 0xfffffe2c
    2680:	69420064 	stmdbvs	r2, {r2, r5, r6}^
    2684:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
    2688:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    268c:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    2690:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    2694:	45007469 	strmi	r7, [r0, #-1129]	; 0xfffffb97
    2698:	43495458 	movtmi	r5, #37976	; 0x9458
    269c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    26a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    26a4:	5f783031 	svcpl	0x00783031
    26a8:	2f62696c 	svccs	0x0062696c
    26ac:	2f637273 	svccs	0x00637273
    26b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    26b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    26b8:	70675f78 	rsbvc	r5, r7, r8, ror pc
    26bc:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
    26c0:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    26c4:	6b73616d 	blvs	1cdac80 <__ram_size__+0x1ccac80>
    26c8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26cc:	6f505f4f 	svcvs	0x00505f4f
    26d0:	6f537472 	svcvs	0x00537472
    26d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    26d8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26dc:	65445f4f 	strbvs	r5, [r4, #-3919]	; 0xfffff0b1
    26e0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    26e4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26e8:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    26ec:	4f746e65 	svcmi	0x00746e65
    26f0:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    26f4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    26f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    26fc:	4f495047 	svcmi	0x00495047
    2700:	6d65525f 	sfmvs	f5, 2, [r5, #-380]!	; 0xfffffe84
    2704:	50007061 	andpl	r7, r0, r1, rrx
    2708:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
    270c:	63006c61 	movwvs	r6, #3169	; 0xc61
    2710:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
    2714:	6f6d746e 	svcvs	0x006d746e
    2718:	47006564 	strmi	r6, [r0, -r4, ror #10]
    271c:	5f4f4950 	svcpl	0x004f4950
    2720:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
    2724:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2728:	50470065 	subpl	r0, r7, r5, rrx
    272c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2730:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    2734:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
    2738:	61746144 	cmnvs	r4, r4, asr #2
    273c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2740:	6b73616d 	blvs	1cdacfc <__ram_size__+0x1ccacfc>
    2744:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2748:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    274c:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    2750:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2754:	00676966 	rsbeq	r6, r7, r6, ror #18
    2758:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    275c:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    2760:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    2764:	5f4f4950 	svcpl	0x004f4950
    2768:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    276c:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    2770:	47003170 	smlsdxmi	r0, r0, r1, r3
    2774:	5f4f4950 	svcpl	0x004f4950
    2778:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    277c:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
    2780:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2784:	41006769 	tstmi	r0, r9, ror #14
    2788:	5f4f4946 	svcpl	0x004f4946
    278c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    2790:	00666544 	rsbeq	r6, r6, r4, asr #10
    2794:	41746942 	cmnmi	r4, r2, asr #18
    2798:	6f697463 	svcvs	0x00697463
    279c:	414d006e 	cmpmi	sp, lr, rrx
    27a0:	47005250 	smlsdmi	r0, r0, r2, r5
    27a4:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    27a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    27ac:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    27b0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    27b4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    27b8:	43564500 	cmpmi	r6, #0, 10
    27bc:	50470052 	subpl	r0, r7, r2, asr r0
    27c0:	415f4f49 	cmpmi	pc, r9, asr #30
    27c4:	444f4946 	strbmi	r4, [pc], #-2374	; 27cc <_Minimum_Stack_Size+0x26cc>
    27c8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    27cc:	41490074 	hvcmi	36868	; 0x9004
    27d0:	4e005242 	cdpmi	2, 0, cr5, cr0, cr2, {2}
    27d4:	5f434956 	svcpl	0x00434956
    27d8:	61656c43 	cmnvs	r5, r3, asr #24
    27dc:	51524972 	cmppl	r2, r2, ror r9
    27e0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    27e4:	506c656e 	rsbpl	r6, ip, lr, ror #10
    27e8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    27ec:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    27f0:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    27f4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    27f8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    27fc:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2800:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    2804:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2808:	75437465 	strbvc	r7, [r3, #-1125]	; 0xfffffb9b
    280c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2810:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
    2814:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2818:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    281c:	6e6e6168 	powvsez	f6, f6, #0.0
    2820:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
    2824:	5f434956 	svcpl	0x00434956
    2828:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    282c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    2830:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2834:	00737365 	rsbseq	r7, r3, r5, ror #6
    2838:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    283c:	61486d65 	cmpvs	r8, r5, ror #26
    2840:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2844:	62755372 	rsbsvs	r5, r5, #-939524095	; 0xc8000001
    2848:	6f697250 	svcvs	0x00697250
    284c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2850:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2854:	45535f43 	ldrbmi	r5, [r3, #-3907]	; 0xfffff0bd
    2858:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    285c:	4b53414d 	blmi	14d2d98 <__ram_size__+0x14c2d98>
    2860:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2864:	00657270 	rsbeq	r7, r5, r0, ror r2
    2868:	4349564e 	movtmi	r5, #38478	; 0x964e
    286c:	5345525f 	movtpl	r5, #21087	; 0x525f
    2870:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    2874:	53414d49 	movtpl	r4, #7497	; 0x1d49
    2878:	6166004b 	cmnvs	r6, fp, asr #32
    287c:	61746c75 	cmnvs	r4, r5, ror ip
    2880:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
    2884:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    2888:	5f434956 	svcpl	0x00434956
    288c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    2890:	61486d65 	cmpvs	r8, r5, ror #26
    2894:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2898:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    289c:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
    28a0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    28a4:	00676966 	rsbeq	r6, r7, r6, ror #18
    28a8:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xfffff0a1
    28ac:	53414274 	movtpl	r4, #4724	; 0x1274
    28b0:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    28b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28b8:	31663233 	cmncc	r6, r3, lsr r2
    28bc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    28c0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    28c4:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    28c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    28cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    28d0:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    28d4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    28d8:	4349564e 	movtmi	r5, #38478	; 0x964e
    28dc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    28e0:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    28e4:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    28e8:	505f4349 	subspl	r4, pc, r9, asr #6
    28ec:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    28f0:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    28f4:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    28f8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    28fc:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd
    2900:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2904:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    2908:	4b53414d 	blmi	14d2e44 <__ram_size__+0x14c2e44>
    290c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2910:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2914:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2918:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    291c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2920:	61486576 	hvcvs	34390	; 0x8656
    2924:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2928:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    292c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2930:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2934:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2938:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
    293c:	45535200 	ldrbmi	r5, [r3, #-512]	; 0xfffffe00
    2940:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    2944:	5f5f0031 	svcpl	0x005f0031
    2948:	46544553 			; <UNDEFINED> instruction: 0x46544553
    294c:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    2950:	4b53414d 	blmi	14d2e8c <__ram_size__+0x14c2e8c>
    2954:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2958:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    295c:	6172656e 	cmnvs	r2, lr, ror #10
    2960:	6f436574 	svcvs	0x00436574
    2964:	65526572 	ldrbvs	r6, [r2, #-1394]	; 0xfffffa8e
    2968:	00746573 	rsbseq	r6, r4, r3, ror r5
    296c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2970:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    2974:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    2978:	61486d65 	cmpvs	r8, r5, ror #26
    297c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2980:	74634172 	strbtvc	r4, [r3], #-370	; 0xfffffe8e
    2984:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    2988:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    298c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2990:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2994:	41425f43 	cmpmi	r2, r3, asr #30
    2998:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    299c:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    29a0:	00474946 	subeq	r4, r7, r6, asr #18
    29a4:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
    29a8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    29ac:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    29b0:	51524974 	cmppl	r2, r4, ror r9
    29b4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    29b8:	506c656e 	rsbpl	r6, ip, lr, ror #10
    29bc:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    29c0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    29c4:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    29c8:	736f7070 	cmnvc	pc, #112	; 0x70
    29cc:	53464300 	movtpl	r4, #25344	; 0x6300
    29d0:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    29d4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    29d8:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    29dc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    29e0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    29e4:	5072656c 	rsbspl	r6, r2, ip, ror #10
    29e8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    29ec:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    29f0:	49410074 	stmdbmi	r1, {r2, r4, r5, r6}^
    29f4:	00524352 	subseq	r4, r2, r2, asr r3
    29f8:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
    29fc:	425f5f00 	subsmi	r5, pc, #0, 30
    2a00:	50455341 	subpl	r5, r5, r1, asr #6
    2a04:	4f434952 	svcmi	0x00434952
    2a08:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2a0c:	50485300 	subpl	r5, r8, r0, lsl #6
    2a10:	48530052 	ldmdami	r3, {r1, r4, r6}^
    2a14:	00525343 	subseq	r5, r2, r3, asr #6
    2a18:	4349564e 	movtmi	r5, #38478	; 0x964e
    2a1c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2a20:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2a24:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2a28:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2a2c:	53414274 	movtpl	r4, #4724	; 0x1274
    2a30:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2a34:	525f5f00 	subspl	r5, pc, #0, 30
    2a38:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
    2a3c:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2a40:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2a44:	4d4d004b 	stclmi	0, cr0, [sp, #-300]	; 0xfffffed4
    2a48:	00524146 	subseq	r4, r2, r6, asr #2
    2a4c:	73706d74 	cmnvc	r0, #116, 26	; 0x1d00
    2a50:	4e006275 	mcrmi	2, 0, r6, cr0, cr5, {3}
    2a54:	5f434956 	svcpl	0x00434956
    2a58:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    2a5c:	61486d65 	cmpvs	r8, r5, ror #26
    2a60:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2a64:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    2a68:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a6c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2a70:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2a74:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464	; 0xfffffe30
    2a78:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    2a7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a80:	4349564e 	movtmi	r5, #38478	; 0x964e
    2a84:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2a88:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2a8c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2a90:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
    2a94:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2a98:	6f697270 	svcvs	0x00697270
    2a9c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2aa0:	4f545600 	svcmi	0x00545600
    2aa4:	53490052 	movtpl	r0, #36946	; 0x9052
    2aa8:	44005250 	strmi	r5, [r0], #-592	; 0xfffffdb0
    2aac:	00525346 	subseq	r5, r2, r6, asr #6
    2ab0:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
    2ab4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2ab8:	45535f43 	ldrbmi	r5, [r3, #-3907]	; 0xfffff0bd
    2abc:	55414654 	strbpl	r4, [r1, #-1620]	; 0xfffff9ac
    2ac0:	414d544c 	cmpmi	sp, ip, asr #8
    2ac4:	41004b53 	tstmi	r0, r3, asr fp
    2ac8:	00525346 	subseq	r5, r2, r6, asr #6
    2acc:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
    2ad0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2ad4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2ad8:	75614674 	strbvc	r4, [r1, #-1652]!	; 0xfffff98c
    2adc:	6148746c 	cmpvs	r8, ip, ror #8
    2ae0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2ae4:	756f5372 	strbvc	r5, [pc, #-882]!	; 277a <_Minimum_Stack_Size+0x267a>
    2ae8:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    2aec:	42435300 	submi	r5, r3, #0, 6
    2af0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2af4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2af8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2afc:	564e0032 			; <UNDEFINED> instruction: 0x564e0032
    2b00:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2b04:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2b08:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2b0c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2b10:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2b14:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b18:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2b1c:	61745374 	cmnvs	r4, r4, ror r3
    2b20:	00737574 	rsbseq	r7, r3, r4, ror r5
    2b24:	4349564e 	movtmi	r5, #38478	; 0x964e
    2b28:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2b2c:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    2b30:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2b34:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2b38:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2b3c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b40:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2b44:	75760074 	ldrbvc	r0, [r6, #-116]!	; 0xffffff8c
    2b48:	00323363 	eorseq	r3, r2, r3, ror #6
    2b4c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
    2b50:	756f7374 	strbvc	r7, [pc, #-884]!	; 27e4 <_Minimum_Stack_Size+0x26e4>
    2b54:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    2b58:	73795300 	cmnvc	r9, #0, 6
    2b5c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2b60:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2b64:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    2b68:	706d6565 	rsbvc	r6, sp, r5, ror #10
    2b6c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2b70:	6f697250 	svcvs	0x00697250
    2b74:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b78:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2b7c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2b80:	51524974 	cmppl	r2, r4, ror r9
    2b84:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2b88:	506c656e 	rsbpl	r6, ip, lr, ror #10
    2b8c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b90:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2b94:	61745374 	cmnvs	r4, r4, ror r3
    2b98:	00737574 	rsbseq	r7, r3, r4, ror r5
    2b9c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2ba0:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    2ba4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2ba8:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    2bac:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    2bb0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2bb4:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    2bb8:	5f434956 	svcpl	0x00434956
    2bbc:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
    2bc0:	00626154 	rsbeq	r6, r2, r4, asr r1
    2bc4:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    2bc8:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    2bcc:	61747371 	cmnvs	r4, r1, ror r3
    2bd0:	00737574 	rsbseq	r7, r3, r4, ror r5
    2bd4:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
    2bd8:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2bdc:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2be0:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    2be4:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    2be8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    2bec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2bf0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2bf4:	51524974 	cmppl	r2, r4, ror r9
    2bf8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2bfc:	416c656e 	cmnmi	ip, lr, ror #10
    2c00:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    2c04:	74694265 	strbtvc	r4, [r9], #-613	; 0xfffffd9b
    2c08:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    2c0c:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    2c10:	5f434956 	svcpl	0x00434956
    2c14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2c18:	70007469 	andvc	r7, r0, r9, ror #8
    2c1c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2c20:	7269676e 	rsbvc	r6, r9, #28835840	; 0x1b80000
    2c24:	61747371 	cmnvs	r4, r1, ror r3
    2c28:	00737574 	rsbseq	r7, r3, r4, ror r5
    2c2c:	5f525750 	svcpl	0x00525750
    2c30:	65746e45 	ldrbvs	r6, [r4, #-3653]!	; 0xfffff1bb
    2c34:	41545372 	cmpmi	r4, r2, ror r3
    2c38:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    2c3c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    2c40:	52575000 	subspl	r5, r7, #0
    2c44:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2c48:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    2c4c:	50006761 	andpl	r6, r0, r1, ror #14
    2c50:	445f5257 	ldrbmi	r5, [pc], #-599	; 2c58 <_Minimum_Stack_Size+0x2b58>
    2c54:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2c58:	57500074 			; <UNDEFINED> instruction: 0x57500074
    2c5c:	65525f52 	ldrbvs	r5, [r2, #-3922]	; 0xfffff0ae
    2c60:	616c7567 	cmnvs	ip, r7, ror #10
    2c64:	00726f74 	rsbseq	r6, r2, r4, ror pc
    2c68:	5f525750 	svcpl	0x00525750
    2c6c:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    2c70:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2c74:	52575000 	subspl	r5, r7, #0
    2c78:	414c465f 	cmpmi	ip, pc, asr r6
    2c7c:	57500047 	ldrbpl	r0, [r0, -r7, asr #32]
    2c80:	79545f52 	ldmdbvc	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    2c84:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    2c88:	57500066 	ldrbpl	r0, [r0, -r6, rrx]
    2c8c:	56505f52 	usaxpl	r5, r0, r2
    2c90:	646d4344 	strbtvs	r4, [sp], #-836	; 0xfffffcbc
    2c94:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2c98:	31663233 	cmncc	r6, r3, lsr r2
    2c9c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2ca0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2ca4:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    2ca8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2cac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2cb0:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    2cb4:	5000632e 	andpl	r6, r0, lr, lsr #6
    2cb8:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    2cbc:	654c4456 	strbvs	r4, [ip, #-1110]	; 0xfffffbaa
    2cc0:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    2cc4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2cc8:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    2ccc:	65475f52 	strbvs	r5, [r7, #-3922]	; 0xfffff0ae
    2cd0:	616c4674 	smcvs	50276	; 0xc464
    2cd4:	61745367 	cmnvs	r4, r7, ror #6
    2cd8:	00737574 	rsbseq	r7, r3, r4, ror r5
    2cdc:	46575f5f 	usaxmi	r5, r7, pc	; <UNPREDICTABLE>
    2ce0:	5f5f0045 	svcpl	0x005f0045
    2ce4:	00494657 	subeq	r4, r9, r7, asr r6
    2ce8:	5f525750 	svcpl	0x00525750
    2cec:	65746e45 	ldrbvs	r6, [r4, #-3653]!	; 0xfffff1bb
    2cf0:	4f545372 	svcmi	0x00545372
    2cf4:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2cfc <_Minimum_Stack_Size+0x2bfc>
    2cf8:	43520065 	cmpmi	r2, #101	; 0x65
    2cfc:	50415f43 	subpl	r5, r1, r3, asr #30
    2d00:	65503142 	ldrbvs	r3, [r0, #-322]	; 0xfffffebe
    2d04:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2d08:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    2d0c:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
    2d10:	52575000 	subspl	r5, r7, #0
    2d14:	4f54535f 	svcmi	0x0054535f
    2d18:	746e4550 	strbtvc	r4, [lr], #-1360	; 0xfffffab0
    2d1c:	50007972 	andpl	r7, r0, r2, ror r9
    2d20:	575f5257 			; <UNDEFINED> instruction: 0x575f5257
    2d24:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    2d28:	6e695070 	mcrvs	0, 3, r5, cr9, cr0, {3}
    2d2c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2d30:	5f434352 	svcpl	0x00434352
    2d34:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    2d38:	00666544 	rsbeq	r6, r6, r4, asr #10
    2d3c:	31425041 	cmpcc	r2, r1, asr #32
    2d40:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    2d44:	43435200 	movtmi	r5, #12800	; 0x3200
    2d48:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    2d4c:	4352004b 	cmpmi	r2, #75	; 0x4b
    2d50:	44415f43 	strbmi	r5, [r1], #-3907	; 0xfffff0bd
    2d54:	4b4c4343 	blmi	1313a68 <__ram_size__+0x1303a68>
    2d58:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d5c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2d60:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2d64:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2d68:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0xfffffbb7
    2d6c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2d70:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    2d74:	43435200 	movtmi	r5, #12800	; 0x3200
    2d78:	45534c5f 	ldrbmi	r4, [r3, #-3167]	; 0xfffff3a1
    2d7c:	43435200 	movtmi	r5, #12800	; 0x3200
    2d80:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    2d84:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    2d88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2d8c:	43444200 	movtmi	r4, #16896	; 0x4200
    2d90:	43520052 	cmpmi	r2, #82	; 0x52
    2d94:	50415f43 	subpl	r5, r1, r3, asr #30
    2d98:	65503242 	ldrbvs	r3, [r0, #-578]	; 0xfffffdbe
    2d9c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2da0:	43435200 	movtmi	r5, #12800	; 0x3200
    2da4:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2da8:	5200324b 	andpl	r3, r0, #-1342177276	; 0xb0000004
    2dac:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2db0:	6b636f6c 	blvs	18deb68 <__ram_size__+0x18ceb68>
    2db4:	70795473 	rsbsvc	r5, r9, r3, ror r4
    2db8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2dbc:	43435200 	movtmi	r5, #12800	; 0x3200
    2dc0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    2dc4:	006c754d 	rsbeq	r7, ip, sp, asr #10
    2dc8:	5f434352 	svcpl	0x00434352
    2dcc:	50424841 	subpl	r4, r2, r1, asr #16
    2dd0:	70697265 	rsbvc	r7, r9, r5, ror #4
    2dd4:	6f6c4368 	svcvs	0x006c4368
    2dd8:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
    2ddc:	43480064 	movtmi	r0, #32868	; 0x8064
    2de0:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2de4:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    2de8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2dec:	42504100 	subsmi	r4, r0, #0, 2
    2df0:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2df4:	43435200 	movtmi	r5, #12800	; 0x3200
    2df8:	4f434d5f 	svcmi	0x00434d5f
    2dfc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e00:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2e04:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    2e08:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    2e0c:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ac9 <_Minimum_Stack_Size+0x29c9>
    2e10:	00656372 	rsbeq	r6, r5, r2, ror r3
    2e14:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!	; 0xfffffe40
    2e18:	006c6c75 	rsbeq	r6, ip, r5, ror ip
    2e1c:	5f434352 	svcpl	0x00434352
    2e20:	43425355 	movtmi	r5, #9045	; 0x2355
    2e24:	6f434b4c 	svcvs	0x00434b4c
    2e28:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e2c:	43435200 	movtmi	r5, #12800	; 0x3200
    2e30:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    2e34:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e38:	32425041 	subcc	r5, r2, #65	; 0x41
    2e3c:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    2e40:	43435200 	movtmi	r5, #12800	; 0x3200
    2e44:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2e48:	72655031 	rsbvc	r5, r5, #49	; 0x31
    2e4c:	00687069 	rsbeq	r7, r8, r9, rrx
    2e50:	736c6c70 	cmnvc	ip, #112, 24	; 0x7000
    2e54:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2e58:	48410065 	stmdami	r1, {r0, r2, r5, r6}^
    2e5c:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
    2e60:	61747300 	cmnvs	r4, r0, lsl #6
    2e64:	72737574 	rsbsvc	r7, r3, #116, 10	; 0x1d000000
    2e68:	41006765 	tstmi	r0, r5, ror #14
    2e6c:	45324250 	ldrmi	r4, [r2, #-592]!	; 0xfffffdb0
    2e70:	5300524e 	movwpl	r5, #590	; 0x24e
    2e74:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    2e78:	6f437055 	svcvs	0x00437055
    2e7c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    2e80:	43520072 	cmpmi	r2, #114	; 0x72
    2e84:	64415f43 	strbvs	r5, [r1], #-3907	; 0xfffff0bd
    2e88:	7473756a 	ldrbtvc	r7, [r3], #-1386	; 0xfffffa96
    2e8c:	43495348 	movtmi	r5, #37704	; 0x9348
    2e90:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    2e94:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2e98:	61566e6f 	cmpvs	r6, pc, ror #28
    2e9c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2ea0:	43434441 	movtmi	r4, #13377	; 0x3441
    2ea4:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2ea8:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    2eac:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2eb0:	43435200 	movtmi	r5, #12800	; 0x3200
    2eb4:	414c465f 	cmpmi	ip, pc, asr r6
    2eb8:	43520047 	cmpmi	r2, #71	; 0x47
    2ebc:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    2ec0:	756f534c 	strbvc	r5, [pc, #-844]!	; 2b7c <_Minimum_Stack_Size+0x2a7c>
    2ec4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2ec8:	5f434352 	svcpl	0x00434352
    2ecc:	43435452 	movtmi	r5, #13394	; 0x3452
    2ed0:	6f434b4c 	svcvs	0x00434b4c
    2ed4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ed8:	43435200 	movtmi	r5, #12800	; 0x3200
    2edc:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    2ee0:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2ee4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2ee8:	43520065 	cmpmi	r2, #101	; 0x65
    2eec:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2ef0:	4b4c4353 	blmi	1313c44 <__ram_size__+0x1303c44>
    2ef4:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0xfffff800
    2ef8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    2efc:	53007375 	movwpl	r7, #885	; 0x375
    2f00:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2f04:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    2f08:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    2f0c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2f10:	5f434352 	svcpl	0x00434352
    2f14:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2f18:	5000736b 	andpl	r7, r0, fp, ror #6
    2f1c:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    2f20:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
    2f24:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2f28:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    2f2c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2f30:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    2f34:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f38:	73657270 	cmnvc	r5, #112, 4
    2f3c:	43520063 	cmpmi	r2, #99	; 0x63
    2f40:	53485f43 	movtpl	r5, #36675	; 0x8f43
    2f44:	43520045 	cmpmi	r2, #69	; 0x45
    2f48:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2f4c:	4b4c4353 	blmi	1313ca0 <__ram_size__+0x1303ca0>
    2f50:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2f54:	50006563 	andpl	r6, r0, r3, ror #10
    2f58:	314b4c43 	cmpcc	fp, r3, asr #24
    2f5c:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
    2f60:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2f64:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    2f68:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    2f6c:	6f434553 	svcvs	0x00434553
    2f70:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f74:	42504100 	subsmi	r4, r0, #0, 2
    2f78:	50424841 	subpl	r4, r2, r1, asr #16
    2f7c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2f80:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    2f84:	43520065 	cmpmi	r2, #101	; 0x65
    2f88:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2f8c:	6f6c4374 	svcvs	0x006c4374
    2f90:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    2f94:	00716572 	rsbseq	r6, r1, r2, ror r5
    2f98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2fa0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2fa8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
    2fac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2fb0:	5f783031 	svcpl	0x00783031
    2fb4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2fb8:	43520063 	cmpmi	r2, #99	; 0x63
    2fbc:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
    2fc0:	4b4c4343 	blmi	1313cd4 <__ram_size__+0x1303cd4>
    2fc4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2fc8:	5f434352 	svcpl	0x00434352
    2fcc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2fd0:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    2fd4:	74697275 	strbtvc	r7, [r9], #-629	; 0xfffffd8b
    2fd8:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    2fdc:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
    2fe0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2fe4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2fe8:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    2fec:	43520064 	cmpmi	r2, #100	; 0x64
    2ff0:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    2ff4:	4352004f 	cmpmi	r2, #79	; 0x4f
    2ff8:	54495f43 	strbpl	r5, [r9], #-3907	; 0xfffff0bd
    2ffc:	43435200 	movtmi	r5, #12800	; 0x3200
    3000:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    3004:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    3008:	41006870 	tstmi	r0, r0, ror r8
    300c:	72504344 	subsvc	r4, r0, #68, 6	; 0x10000001
    3010:	54637365 	strbtpl	r7, [r3], #-869	; 0xfffffc9b
    3014:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    3018:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    301c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3020:	414d445f 	cmpmi	sp, pc, asr r4
    3024:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3028:	5f495053 	svcpl	0x00495053
    302c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3030:	6f504352 	svcvs	0x00504352
    3034:	6f6e796c 	svcvs	0x006e796c
    3038:	6c61696d 	stclvs	9, cr6, [r1], #-436	; 0xfffffe4c
    303c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3040:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3044:	414c465f 	cmpmi	ip, pc, asr r6
    3048:	32490047 	subcc	r0, r9, #71	; 0x47
    304c:	74535f53 	ldrbvc	r5, [r3], #-3923	; 0xfffff0ad
    3050:	61646e61 	cmnvs	r4, r1, ror #28
    3054:	49006472 	stmdbmi	r0, {r1, r4, r5, r6, sl, sp, lr}
    3058:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    305c:	004c4f50 	subeq	r4, ip, r0, asr pc
    3060:	6b636170 	blvs	18db628 <__ram_size__+0x18cb628>
    3064:	656c7465 	strbvs	r7, [ip, #-1125]!	; 0xfffffb9b
    3068:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    306c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3070:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3074:	414d445f 	cmpmi	sp, pc, asr r4
    3078:	00716552 	rsbseq	r6, r1, r2, asr r5
    307c:	5f533249 	svcpl	0x00533249
    3080:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3084:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    3088:	49007463 	stmdbmi	r0, {r0, r1, r5, r6, sl, ip, sp, lr}
    308c:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    3090:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    3094:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    3098:	49006665 	stmdbmi	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    309c:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    30a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    30a4:	5f533249 	svcpl	0x00533249
    30a8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    30ac:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    30b0:	69007469 	stmdbvs	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    30b4:	69647332 	stmdbvs	r4!, {r1, r4, r5, r8, r9, ip, sp, lr}^
    30b8:	50530076 	subspl	r0, r3, r6, ror r0
    30bc:	32495f49 	subcc	r5, r9, #292	; 0x124
    30c0:	54495f53 	strbpl	r5, [r9], #-3923	; 0xfffff0ad
    30c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c8:	49006769 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    30cc:	415f5332 	cmpmi	pc, r2, lsr r3	; <UNPREDICTABLE>
    30d0:	6f696475 	svcvs	0x00696475
    30d4:	71657246 	cmnvc	r5, r6, asr #4
    30d8:	53324900 	teqpl	r2, #0, 18
    30dc:	4c434d5f 	mcrrmi	13, 5, r4, r3, cr15
    30e0:	74754f4b 	ldrbtvc	r4, [r5], #-3915	; 0xfffff0b5
    30e4:	00747570 	rsbseq	r7, r4, r0, ror r5
    30e8:	5f495053 	svcpl	0x00495053
    30ec:	00435243 	subeq	r5, r3, r3, asr #4
    30f0:	5f495053 	svcpl	0x00495053
    30f4:	69446942 	stmdbvs	r4, {r1, r6, r8, fp, sp, lr}^
    30f8:	74636572 	strbtvc	r6, [r3], #-1394	; 0xfffffa8e
    30fc:	616e6f69 	cmnvs	lr, r9, ror #30
    3100:	6e694c6c 	cdpvs	12, 6, cr4, cr9, cr12, {3}
    3104:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    3108:	00676966 	rsbeq	r6, r7, r6, ror #18
    310c:	5f495053 	svcpl	0x00495053
    3110:	5f533249 	svcpl	0x00533249
    3114:	53005449 	movwpl	r5, #1097	; 0x449
    3118:	475f4950 			; <UNDEFINED> instruction: 0x475f4950
    311c:	52437465 	subpl	r7, r3, #1694498816	; 0x65000000
    3120:	50530043 	subspl	r0, r3, r3, asr #32
    3124:	61445f49 	cmpvs	r4, r9, asr #30
    3128:	69536174 	ldmdbvs	r3, {r2, r4, r5, r6, r8, sp, lr}^
    312c:	6f43657a 	svcvs	0x0043657a
    3130:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3134:	53324900 	teqpl	r2, #0, 18
    3138:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    313c:	726f4661 	rsbvc	r4, pc, #101711872	; 0x6100000
    3140:	0074616d 	rsbseq	r6, r4, sp, ror #2
    3144:	5f495053 	svcpl	0x00495053
    3148:	5f533249 	svcpl	0x00533249
    314c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    3150:	53007469 	movwpl	r7, #1129	; 0x469
    3154:	4e5f4950 	mrcmi	9, 2, r4, cr15, cr0, {2}
    3158:	6e495353 	mcrvs	3, 2, r5, cr9, cr3, {2}
    315c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    3160:	6f536c61 	svcvs	0x00536c61
    3164:	61777466 	cmnvs	r7, r6, ror #8
    3168:	6f436572 	svcvs	0x00436572
    316c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3170:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3174:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3178:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    317c:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    3180:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3184:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3188:	53534e5f 	cmppl	r3, #1520	; 0x5f0
    318c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
    3190:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    3194:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xfffff0ad
    3198:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    319c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    31a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    31a4:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    31a8:	49006761 	stmdbmi	r0, {r0, r5, r6, r8, r9, sl, sp, lr}
    31ac:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    31b0:	5300646d 	movwpl	r6, #1133	; 0x46d
    31b4:	535f4950 	cmppl	pc, #80, 18	; 0x140000
    31b8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    31bc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    31c0:	50530074 	subspl	r0, r3, r4, ror r0
    31c4:	32495f49 	subcc	r5, r9, #292	; 0x124
    31c8:	6c435f53 	mcrrvs	15, 5, r5, r3, cr3
    31cc:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    31d0:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    31d4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    31d8:	00746942 	rsbseq	r6, r4, r2, asr #18
    31dc:	5f533249 	svcpl	0x00533249
    31e0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    31e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    31e8:	31663233 	cmncc	r6, r3, lsr r2
    31ec:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    31f0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    31f4:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    31f8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3200:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    3204:	5300632e 	movwpl	r6, #814	; 0x32e
    3208:	00784950 	rsbseq	r4, r8, r0, asr r9
    320c:	5f495053 	svcpl	0x00495053
    3210:	754f5353 	strbvc	r5, [pc, #-851]	; 2ec5 <_Minimum_Stack_Size+0x2dc5>
    3214:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    3218:	00646d43 	rsbeq	r6, r4, r3, asr #26
    321c:	6f733269 	svcvs	0x00733269
    3220:	53006464 	movwpl	r6, #1124	; 0x464
    3224:	545f4950 	ldrbpl	r4, [pc], #-2384	; 322c <_Minimum_Stack_Size+0x312c>
    3228:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
    322c:	4374696d 	cmnmi	r4, #1785856	; 0x1b4000
    3230:	53004352 	movwpl	r4, #850	; 0x352
    3234:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    3238:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xfffff39f
    323c:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    3240:	00435243 	subeq	r5, r3, r3, asr #4
    3244:	72637263 	rsbvc	r7, r3, #805306374	; 0x30000006
    3248:	53006765 	movwpl	r6, #1893	; 0x765
    324c:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3250:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3254:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3258:	79530074 	ldmdbvc	r3, {r2, r4, r5, r6}^
    325c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3260:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xfffff095
    3264:	756f4374 	strbvc	r4, [pc, #-884]!	; 2ef8 <_Minimum_Stack_Size+0x2df8>
    3268:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    326c:	73795300 	cmnvc	r9, #0, 6
    3270:	6b636954 	blvs	18dd7c8 <__ram_size__+0x18cd7c8>
    3274:	4b4c435f 	blmi	1313ff8 <__ram_size__+0x1303ff8>
    3278:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    327c:	6f436563 	svcvs	0x00436563
    3280:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3284:	73795300 	cmnvc	r9, #0, 6
    3288:	6b636954 	blvs	18dd7e0 <__ram_size__+0x18cd7e0>
    328c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3290:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3294:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    3298:	53007375 	movwpl	r7, #885	; 0x375
    329c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    32a0:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
    32a4:	0047414c 	subeq	r4, r7, ip, asr #2
    32a8:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
    32ac:	74730042 	ldrbtvc	r0, [r3], #-66	; 0xffffffbe
    32b0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    32b4:	5f783031 	svcpl	0x00783031
    32b8:	2f62696c 	svccs	0x0062696c
    32bc:	2f637273 	svccs	0x00637273
    32c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    32c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    32c8:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    32cc:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    32d0:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    32d4:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    32d8:	73795300 	cmnvc	r9, #0, 6
    32dc:	6b636954 	blvs	18dd834 <__ram_size__+0x18cd834>
    32e0:	756f435f 	strbvc	r4, [pc, #-863]!	; 2f89 <_Minimum_Stack_Size+0x2e89>
    32e4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    32e8:	414f4c00 	cmpmi	pc, r0, lsl #24
    32ec:	79530044 	ldmdbvc	r3, {r2, r6}^
    32f0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    32f4:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    32f8:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    32fc:	79530066 	ldmdbvc	r3, {r1, r2, r5, r6}^
    3300:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3304:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3308:	756f534b 	strbvc	r5, [pc, #-843]!	; 2fc5 <_Minimum_Stack_Size+0x2ec5>
    330c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3310:	5f4d4954 	svcpl	0x004d4954
    3314:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    3318:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    331c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3320:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3324:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3328:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 326c <_Minimum_Stack_Size+0x316c>
    332c:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    3330:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3334:	00676966 	rsbeq	r6, r7, r6, ror #18
    3338:	5f4d4954 	svcpl	0x004d4954
    333c:	74534349 	ldrbvc	r4, [r3], #-841	; 0xfffffcb7
    3340:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    3344:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3348:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    334c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    3350:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3354:	31657261 	cmncc	r5, r1, ror #4
    3358:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    335c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    3360:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3364:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    3368:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    336c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    3370:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 3240 <_Minimum_Stack_Size+0x3140>
    3374:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    3378:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    337c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3380:	5f4d4954 	svcpl	0x004d4954
    3384:	7250434f 	subsvc	r4, r0, #1006632961	; 0x3c000001
    3388:	616f6c65 	cmnvs	pc, r5, ror #24
    338c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3390:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3394:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0xffffffcd
    3398:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    339c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    33a0:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    33a4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    33a8:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    33ac:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    33b0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    33b4:	32495400 	subcc	r5, r9, #0, 8
    33b8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    33bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    33c0:	5f4d4954 	svcpl	0x004d4954
    33c4:	6146434f 	cmpvs	r6, pc, asr #6
    33c8:	54007473 	strpl	r7, [r0], #-1139	; 0xfffffb8d
    33cc:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    33d0:	5400444b 	strpl	r4, [r0], #-1099	; 0xfffffbb5
    33d4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    33d8:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    33dc:	70795474 	rsbsvc	r5, r9, r4, ror r4
    33e0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    33e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    33e8:	706e495f 	rsbvc	r4, lr, pc, asr r9
    33ec:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    33f0:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    33f4:	756f5372 	strbvc	r5, [pc, #-882]!	; 308a <_Minimum_Stack_Size+0x2f8a>
    33f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    33fc:	5f4d4954 	svcpl	0x004d4954
    3400:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0xfffff7bb
    3404:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    3408:	61637365 	cmnvs	r3, r5, ror #6
    340c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3410:	5f4d4954 	svcpl	0x004d4954
    3414:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    3418:	00646d43 	rsbeq	r6, r4, r3, asr #26
    341c:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    3420:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    3424:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3428:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    342c:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3430:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3434:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3438:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    343c:	6f465f4d 	svcvs	0x00465f4d
    3440:	64656372 	strbtvs	r6, [r5], #-882	; 0xfffffc8e
    3444:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    3448:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    344c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3450:	70555f4d 	subsvc	r5, r5, sp, asr #30
    3454:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    3458:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0xfffffaae
    345c:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    3460:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3464:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3468:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    346c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
    3470:	4d444343 	stclmi	3, cr4, [r4, #-268]	; 0xfffffef4
    3474:	49540041 	ldmdbmi	r4, {r0, r6}^
    3478:	504f5f4d 	subpl	r5, pc, sp, asr #30
    347c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    3480:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3484:	31434f5f 	cmpcc	r3, pc, asr pc
    3488:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    348c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3490:	31434f5f 	cmpcc	r3, pc, asr pc
    3494:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3498:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    349c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    34a0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    34a4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    34a8:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 33ec <_Minimum_Stack_Size+0x32ec>
    34ac:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    34b0:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    34b4:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xfffff0b3
    34b8:	70614374 	rsbvc	r4, r1, r4, ror r3
    34bc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
    34c0:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    34c4:	636d7370 	cmnvs	sp, #112, 6	; 0xc0000001
    34c8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    34cc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    34d0:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    34d4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    34d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    34dc:	784d4954 	stmdavc	sp, {r2, r4, r6, r8, fp, lr}^
    34e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    34e4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    34e8:	41646563 	cmnmi	r4, r3, ror #10
    34ec:	6f697463 	svcvs	0x00697463
    34f0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    34f4:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    34f8:	34434974 	strbcc	r4, [r3], #-2420	; 0xfffff68c
    34fc:	73657250 	cmnvc	r5, #80, 4
    3500:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    3504:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3508:	6c535f4d 	mrrcvs	15, 4, r5, r3, cr13
    350c:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    3510:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3514:	5f4d4954 	svcpl	0x004d4954
    3518:	4953534f 	ldmdbmi	r3, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    351c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    3520:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    3524:	31726370 	cmncc	r2, r0, ror r3
    3528:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    352c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3530:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3534:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3538:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    353c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3540:	646f4d6b 	strbtvs	r4, [pc], #-3435	; 3548 <_Minimum_Stack_Size+0x3448>
    3544:	6f433265 	svcvs	0x00433265
    3548:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    354c:	31495400 	cmpcc	r9, r0, lsl #8
    3550:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    3554:	00676966 	rsbeq	r6, r7, r6, ror #18
    3558:	5f4d4954 	svcpl	0x004d4954
    355c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3560:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0xffffff9f
    3564:	00326572 	eorseq	r6, r2, r2, ror r5
    3568:	5f4d4954 	svcpl	0x004d4954
    356c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3570:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0xffffff9f
    3574:	00336572 	eorseq	r6, r3, r2, ror r5
    3578:	5f4d4954 	svcpl	0x004d4954
    357c:	42414d44 	submi	r4, r1, #68, 26	; 0x1100
    3580:	74737275 	ldrbtvc	r7, [r3], #-629	; 0xfffffd8b
    3584:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    3588:	54006874 	strpl	r6, [r0], #-2164	; 0xfffff78c
    358c:	4f5f4d49 	svcmi	0x005f4d49
    3590:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    3594:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
    3598:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    359c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    35a0:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    35a4:	54006665 	strpl	r6, [r0], #-1637	; 0xfffff99b
    35a8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    35ac:	45785254 	ldrbmi	r5, [r8, #-596]!	; 0xfffffdac
    35b0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    35b4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    35b8:	6b636f6c 	blvs	18df370 <__ram_size__+0x18cf370>
    35bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    35c0:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    35c4:	4f5f4d49 	svcmi	0x005f4d49
    35c8:	61463143 	cmpvs	r6, r3, asr #2
    35cc:	6f437473 	svcvs	0x00437473
    35d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    35d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    35d8:	414d445f 	cmpmi	sp, pc, asr r4
    35dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    35e0:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    35e4:	415f4d49 	cmpmi	pc, r9, asr #26
    35e8:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    35ec:	616f6c65 	cmnvs	pc, r5, ror #24
    35f0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    35f4:	00676966 	rsbeq	r6, r7, r6, ror #18
    35f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    35fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    3600:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3604:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3608:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
    360c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3610:	5f783031 	svcpl	0x00783031
    3614:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    3618:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    361c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xfffff0b3
    3620:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    3624:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    3628:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    362c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    3630:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    3634:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3638:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    363c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3640:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    3644:	6f697369 	svcvs	0x00697369
    3648:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    364c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3650:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    3654:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    3658:	00676966 	rsbeq	r6, r7, r6, ror #18
    365c:	5f4d4954 	svcpl	0x004d4954
    3660:	61657242 	cmnvs	r5, r2, asr #4
    3664:	6c6f506b 	stclvs	0, cr5, [pc], #-428	; 34c0 <_Minimum_Stack_Size+0x33c0>
    3668:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    366c:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    3670:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3674:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
    3678:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    367c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3680:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    3684:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3688:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    368c:	6142656d 	cmpvs	r2, sp, ror #10
    3690:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    3694:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    3698:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    369c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    36a0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    36a4:	4f746365 	svcmi	0x00746365
    36a8:	004d7843 	subeq	r7, sp, r3, asr #16
    36ac:	5f4d4954 	svcpl	0x004d4954
    36b0:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    36b4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    36b8:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    36bc:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    36c0:	54006c65 	strpl	r6, [r0], #-3173	; 0xfffff39b
    36c4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    36c8:	6f437465 	svcvs	0x00437465
    36cc:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    36d0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    36d4:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    36d8:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
    36dc:	646f4d72 	strbtvs	r4, [pc], #-3442	; 36e4 <_Minimum_Stack_Size+0x35e4>
    36e0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    36e4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    36e8:	73657250 	cmnvc	r5, #80, 4
    36ec:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    36f0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    36f4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    36f8:	61656c43 	cmnvs	r5, r3, asr #24
    36fc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3700:	53505f4d 	cmppl	r0, #308	; 0x134
    3704:	6c655243 	sfmvs	f5, 2, [r5], #-268	; 0xfffffef4
    3708:	4d64616f 	stfmie	f6, [r4, #-444]!	; 0xfffffe44
    370c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3710:	5f4d4954 	svcpl	0x004d4954
    3714:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    3718:	5400646d 	strpl	r6, [r0], #-1133	; 0xfffffb93
    371c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3720:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    3724:	61637365 	cmnvs	r3, r5, ror #6
    3728:	0072656c 	rsbseq	r6, r2, ip, ror #10
    372c:	5f4d4954 	svcpl	0x004d4954
    3730:	42414d44 	submi	r4, r1, #68, 26	; 0x1100
    3734:	00657361 	rsbeq	r7, r5, r1, ror #6
    3738:	5f4d4954 	svcpl	0x004d4954
    373c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    3740:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3744:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    3748:	00666544 	rsbeq	r6, r6, r4, asr #10
    374c:	5f4d4954 	svcpl	0x004d4954
    3750:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3754:	61487463 	cmpvs	r8, r3, ror #8
    3758:	65536c6c 	ldrbvs	r6, [r3, #-3180]	; 0xfffff394
    375c:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    3760:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3764:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    3768:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    376c:	65764565 	ldrbvs	r4, [r6, #-1381]!	; 0xfffffa9b
    3770:	5400746e 	strpl	r7, [r0], #-1134	; 0xfffffb92
    3774:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3778:	43497465 	movtmi	r7, #37989	; 0x9465
    377c:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0xffffffce
    3780:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3784:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    3788:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2a47 <_Minimum_Stack_Size+0x2947>
    378c:	646f636e 	strbtvs	r6, [pc], #-878	; 3794 <_Minimum_Stack_Size+0x3694>
    3790:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    3794:	66726574 			; <UNDEFINED> instruction: 0x66726574
    3798:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    379c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    37a0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    37a4:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    37a8:	54004e78 	strpl	r4, [r0], #-3704	; 0xfffff188
    37ac:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    37b0:	6b616572 	blvs	185cd80 <__ram_size__+0x184cd80>
    37b4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    37b8:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    37bc:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
    37c0:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    37c4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    37c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    37cc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    37d0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    37d4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    37d8:	61736944 	cmnvs	r3, r4, asr #18
    37dc:	43656c62 	cmnmi	r5, #25088	; 0x6200
    37e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    37e4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    37e8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    37ec:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    37f0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    37f4:	54006563 	strpl	r6, [r0], #-1379	; 0xfffffa9d
    37f8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    37fc:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3800:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3804:	00746375 	rsbseq	r6, r4, r5, ror r3
    3808:	5f334954 	svcpl	0x00334954
    380c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3810:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3814:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3818:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
    381c:	6f4d7265 	svcvs	0x004d7265
    3820:	6f436564 	svcvs	0x00436564
    3824:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3828:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    382c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    3830:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3834:	33657261 	cmncc	r5, #268435462	; 0x10000006
    3838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    383c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    3840:	434f7261 	movtmi	r7, #62049	; 0xf261
    3844:	66655233 			; <UNDEFINED> instruction: 0x66655233
    3848:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    384c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3850:	4f646563 	svcmi	0x00646563
    3854:	6f433443 	svcvs	0x00433443
    3858:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    385c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3860:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3864:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3868:	00726574 	rsbseq	r6, r2, r4, ror r5
    386c:	5f4d4954 	svcpl	0x004d4954
    3870:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    3874:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    3878:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    387c:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    3880:	46475254 			; <UNDEFINED> instruction: 0x46475254
    3884:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
    3888:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    388c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3890:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
    3894:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    3898:	646f4d65 	strbtvs	r4, [pc], #-3429	; 38a0 <_Minimum_Stack_Size+0x37a0>
    389c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    38a0:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xfffff0b3
    38a4:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    38a8:	00676966 	rsbeq	r6, r7, r6, ror #18
    38ac:	5f4d4954 	svcpl	0x004d4954
    38b0:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    38b4:	616c6f50 	cmnvs	ip, r0, asr pc
    38b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    38bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    38c0:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    38c4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    38c8:	43535043 	cmpmi	r3, #67	; 0x43
    38cc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38d0:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0xfffffaa1
    38d4:	6f53746e 	svcvs	0x0053746e
    38d8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    38dc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    38e0:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    38e4:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    38e8:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    38ec:	54003272 	strpl	r3, [r0], #-626	; 0xfffffd8e
    38f0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    38f4:	6e6e6168 	powvsez	f6, f6, #0.0
    38f8:	54006c65 	strpl	r6, [r0], #-3173	; 0xfffff39b
    38fc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3900:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3904:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 373c <_Minimum_Stack_Size+0x363c>
    3908:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    390c:	5043435f 	subpl	r4, r3, pc, asr r3
    3910:	6f6c6572 	svcvs	0x006c6572
    3914:	6f436461 	svcvs	0x00436461
    3918:	6f72746e 	svcvs	0x0072746e
    391c:	6369006c 	cmnvs	r9, #108	; 0x6c
    3920:	6f70706f 	svcvs	0x0070706f
    3924:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0xfffff68d
    3928:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0xfffffa8d
    392c:	6f697463 	svcvs	0x00697463
    3930:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    3934:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    3938:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    393c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    3940:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    3944:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3948:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    394c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3950:	31434974 	hvccc	13460	; 0x3494
    3954:	73657250 	cmnvc	r5, #80, 4
    3958:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    395c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3960:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3964:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    3968:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    396c:	33434974 	movtcc	r4, #14708	; 0x3974
    3970:	73657250 	cmnvc	r5, #80, 4
    3974:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    3978:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    397c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3980:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3984:	6f697463 	svcvs	0x00697463
    3988:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    398c:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xfffff0b3
    3990:	6f6c4352 	svcvs	0x006c4352
    3994:	6f4d6b63 	svcvs	0x004d6b63
    3998:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    399c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    39a0:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    39a4:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    39a8:	54007872 	strpl	r7, [r0], #-2162	; 0xfffff78e
    39ac:	535f4d49 	cmppl	pc, #4672	; 0x1240
    39b0:	63656c65 	cmnvs	r5, #25856	; 0x6500
    39b4:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xfffff08c
    39b8:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    39bc:	646f4d65 	strbtvs	r4, [pc], #-3429	; 39c4 <_Minimum_Stack_Size+0x38c4>
    39c0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    39c4:	52545f4d 	subspl	r5, r4, #308	; 0x134
    39c8:	6f534f47 	svcvs	0x00534f47
    39cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    39d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    39d4:	53534f5f 	cmppl	r3, #380	; 0x17c
    39d8:	61745352 	cmnvs	r4, r2, asr r3
    39dc:	54006574 	strpl	r6, [r0], #-1396	; 0xfffffa8c
    39e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    39e4:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 38e0 <_Minimum_Stack_Size+0x37e0>
    39e8:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    39ec:	63690079 	cmnvs	r9, #121	; 0x79
    39f0:	6f70706f 	svcvs	0x0070706f
    39f4:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0xfffff68d
    39f8:	616c6f70 	smcvs	50928	; 0xc6f0
    39fc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3a00:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a04:	5444425f 	strbpl	r4, [r4], #-607	; 0xfffffda1
    3a08:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    3a0c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3a10:	5f4d4954 	svcpl	0x004d4954
    3a14:	61656c43 	cmnvs	r5, r3, asr #24
    3a18:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    3a1c:	00666552 	rsbeq	r6, r6, r2, asr r5
    3a20:	5f4d4954 	svcpl	0x004d4954
    3a24:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0xfffff6ac
    3a28:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3a2c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3a30:	6b636f6c 	blvs	18df7e8 <__ram_size__+0x18cf7e8>
    3a34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a38:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3a3c:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 3920 <_Minimum_Stack_Size+0x3820>
    3a40:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0xfffffc9f
    3a44:	616c5372 	smcvs	50482	; 0xc532
    3a48:	6f4d6576 	svcvs	0x004d6576
    3a4c:	54006564 	strpl	r6, [r0], #-1380	; 0xfffffa9c
    3a50:	415f4d49 	cmpmi	pc, r9, asr #26
    3a54:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 3888 <_Minimum_Stack_Size+0x3788>
    3a58:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    3a5c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    3a60:	54007475 	strpl	r7, [r0], #-1141	; 0xfffffb8b
    3a64:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3a6c <_Minimum_Stack_Size+0x396c>
    3a68:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    3a6c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3a70:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3a74:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 39b4 <_Minimum_Stack_Size+0x38b4>
    3a78:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    3a7c:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    3a80:	6f465f4d 	svcvs	0x00465f4d
    3a84:	64656372 	strbtvs	r6, [r5], #-882	; 0xfffffc8e
    3a88:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3a8c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3a90:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3a94:	6f435f34 	svcvs	0x00435f34
    3a98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3a9c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3aa0:	6165445f 	cmnvs	r5, pc, asr r4
    3aa4:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3aa8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3aac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3ab0:	6f504e32 	svcvs	0x00504e32
    3ab4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3ab8:	6f437974 	svcvs	0x00437974
    3abc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3ac0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ac4:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xfffff0a1
    3ac8:	616c6f50 	cmnvs	ip, r0, asr pc
    3acc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3ad0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3ad4:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3ad8:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3adc:	53525444 	cmppl	r2, #68, 8	; 0x44000000
    3ae0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3ae4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3ae8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3aec:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3af0:	4f726165 	svcmi	0x00726165
    3af4:	65523143 	ldrbvs	r3, [r2, #-323]	; 0xfffffebd
    3af8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3afc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3b00:	6c6f5033 	stclvs	0, cr5, [pc], #-204	; 3a3c <_Minimum_Stack_Size+0x393c>
    3b04:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    3b08:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3b0c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3b10:	5f4d4954 	svcpl	0x004d4954
    3b14:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0xfffff7bb
    3b18:	6f504752 	svcvs	0x00504752
    3b1c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3b20:	54007974 	strpl	r7, [r0], #-2420	; 0xfffff68c
    3b24:	505f4d49 	subspl	r4, pc, r9, asr #26
    3b28:	43494d57 	movtmi	r4, #40279	; 0x9d57
    3b2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3b30:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    3b34:	32726370 	rsbscc	r6, r2, #112, 6	; 0xc0000001
    3b38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b3c:	0054495f 	subseq	r4, r4, pc, asr r9
    3b40:	5f4d4954 	svcpl	0x004d4954
    3b44:	63726f46 	cmnvs	r2, #280	; 0x118
    3b48:	434f6465 	movtmi	r6, #62565	; 0xf465
    3b4c:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    3b50:	00676966 	rsbeq	r6, r7, r6, ror #18
    3b54:	5f4d4954 	svcpl	0x004d4954
    3b58:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    3b5c:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
    3b60:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3b64:	6c694643 	stclvs	6, cr4, [r9], #-268	; 0xfffffef4
    3b68:	00726574 	rsbseq	r6, r2, r4, ror r5
    3b6c:	5f4d4954 	svcpl	0x004d4954
    3b70:	53414d44 	movtpl	r4, #7492	; 0x1d44
    3b74:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3b78:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3b7c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3b80:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
    3b84:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0xfffffeb3
    3b88:	6c537265 	lfmvs	f7, 2, [r3], {101}	; 0x65
    3b8c:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    3b90:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3b94:	5f4d4954 	svcpl	0x004d4954
    3b98:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3b9c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3ba0:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0xfffffa90
    3ba4:	67676972 			; <UNDEFINED> instruction: 0x67676972
    3ba8:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    3bac:	4f5f4d49 	svcmi	0x005f4d49
    3bb0:	6f503243 	svcvs	0x00503243
    3bb4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3bb8:	6f437974 	svcvs	0x00437974
    3bbc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3bc0:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
    3bc4:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    3bc8:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3bcc:	00726564 	rsbseq	r6, r2, r4, ror #10
    3bd0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3bd4:	50435f54 	subpl	r5, r3, r4, asr pc
    3bd8:	55004148 	strpl	r4, [r0, #-328]	; 0xfffffeb8
    3bdc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3be0:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    3be4:	73657250 	cmnvc	r5, #80, 4
    3be8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    3bec:	53550072 	cmppl	r5, #114	; 0x72
    3bf0:	5f545241 	svcpl	0x00545241
    3bf4:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3bf8:	6b616572 	blvs	185d1c8 <__ram_size__+0x184d1c8>
    3bfc:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    3c00:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    3c04:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3c08:	41535500 	cmpmi	r3, r0, lsl #10
    3c0c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3c10:	6b636f6c 	blvs	18df9c8 <__ram_size__+0x18cf9c8>
    3c14:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3c18:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    3c1c:	00666544 	rsbeq	r6, r6, r4, asr #10
    3c20:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3c24:	61485f54 	cmpvs	r8, r4, asr pc
    3c28:	7544666c 	strbvc	r6, [r4, #-1644]	; 0xfffff994
    3c2c:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    3c30:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3c34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3c38:	61575f54 	cmpvs	r7, r4, asr pc
    3c3c:	7055656b 	subsvc	r6, r5, fp, ror #10
    3c40:	41535500 	cmpmi	r3, r0, lsl #10
    3c44:	445f5452 	ldrbmi	r5, [pc], #-1106	; 3c4c <_Minimum_Stack_Size+0x3b4c>
    3c48:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    3c4c:	53550064 	cmppl	r5, #100	; 0x64
    3c50:	5f545241 	svcpl	0x00545241
    3c54:	55005449 	strpl	r5, [r0, #-1097]	; 0xfffffbb7
    3c58:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3c5c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0xfffff6a1
    3c60:	646f4d41 	strbtvs	r4, [pc], #-3393	; 3c68 <_Minimum_Stack_Size+0x3b68>
    3c64:	70610065 	rsbvc	r0, r1, r5, rrx
    3c68:	6f6c6362 	svcvs	0x006c6362
    3c6c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xfffff49d
    3c70:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3c74:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    3c78:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    3c7c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    3c80:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3c84:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    3c88:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3c8c:	6175475f 	cmnvs	r5, pc, asr r7
    3c90:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    3c94:	5500656d 	strpl	r6, [r0, #-1389]	; 0xfffffa93
    3c98:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3c9c:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    3ca0:	61657242 	cmnvs	r5, r2, asr #4
    3ca4:	7465446b 	strbtvc	r4, [r5], #-1131	; 0xfffffb95
    3ca8:	4c746365 	ldclmi	3, cr6, [r4], #-404	; 0xfffffe6c
    3cac:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
    3cb0:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    3cb4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3cb8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3cbc:	4c465f54 	mcrrmi	15, 5, r5, r6, cr4
    3cc0:	55004741 	strpl	r4, [r0, #-1857]	; 0xfffff8bf
    3cc4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3cc8:	6f6c435f 	svcvs	0x006c435f
    3ccc:	6e496b63 	vmlsvs.f64	d22, d9, d19
    3cd0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    3cd4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    3cd8:	41535500 	cmpmi	r3, r0, lsl #10
    3cdc:	445f5452 	ldrbmi	r5, [pc], #-1106	; 3ce4 <_Minimum_Stack_Size+0x3be4>
    3ce0:	6552414d 	ldrbvs	r4, [r2, #-333]	; 0xfffffeb3
    3ce4:	53550071 	cmppl	r5, #113	; 0x71
    3ce8:	5f545241 	svcpl	0x00545241
    3cec:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3cf0:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    3cf4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3cf8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3cfc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    3d00:	61627874 	smcvs	10116	; 0x2784
    3d04:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    3d08:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    3d0c:	6b636f6c 	blvs	18dfac4 <__ram_size__+0x18cfac4>
    3d10:	61745373 	cmnvs	r4, r3, ror r3
    3d14:	00737574 	rsbseq	r7, r3, r4, ror r5
    3d18:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3d1c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    3d20:	64644174 	strbtvs	r4, [r4], #-372	; 0xfffffe8c
    3d24:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    3d28:	41535500 	cmpmi	r3, r0, lsl #10
    3d2c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    3d30:	75477465 	strbvc	r7, [r7, #-1125]	; 0xfffffb9b
    3d34:	54647261 	strbtpl	r7, [r4], #-609	; 0xfffffd9f
    3d38:	00656d69 	rsbeq	r6, r5, r9, ror #26
    3d3c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3d40:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    3d44:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    3d48:	006b6165 	rsbeq	r6, fp, r5, ror #2
    3d4c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3d50:	55007854 	strpl	r7, [r0, #-2132]	; 0xfffff7ac
    3d54:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3d58:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    3d5c:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3d60:	00746375 	rsbseq	r6, r4, r5, ror r3
    3d64:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3d68:	64415f54 	strbvs	r5, [r1], #-3924	; 0xfffff0ac
    3d6c:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3d70:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    3d74:	736f7074 	cmnvc	pc, #116	; 0x74
    3d78:	41535500 	cmpmi	r3, r0, lsl #10
    3d7c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3d80:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3d84:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3d88:	41535500 	cmpmi	r3, r0, lsl #10
    3d8c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    3d90:	43414472 	movtmi	r4, #5234	; 0x1472
    3d94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3d98:	53550067 	cmppl	r5, #103	; 0x67
    3d9c:	5f545241 	svcpl	0x00545241
    3da0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3da4:	5355006b 	cmppl	r5, #107	; 0x6b
    3da8:	5f545241 	svcpl	0x00545241
    3dac:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
    3db0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    3db4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    3db8:	6d437055 	stclvs	0, cr7, [r3, #-340]	; 0xfffffeac
    3dbc:	53550064 	cmppl	r5, #100	; 0x64
    3dc0:	5f545241 	svcpl	0x00545241
    3dc4:	41447249 	cmpmi	r4, r9, asr #4
    3dc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3dcc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3dd0:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    3dd4:	646d434e 	strbtvs	r4, [sp], #-846	; 0xfffffcb2
    3dd8:	61726600 	cmnvs	r2, r0, lsl #12
    3ddc:	6f697463 	svcvs	0x00697463
    3de0:	646c616e 	strbtvs	r6, [ip], #-366	; 0xfffffe92
    3de4:	64697669 	strbtvs	r7, [r9], #-1641	; 0xfffff997
    3de8:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    3dec:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3df0:	616d535f 	cmnvs	sp, pc, asr r3
    3df4:	61437472 	hvcvs	14146	; 0x3742
    3df8:	414e6472 	hvcmi	58946	; 0xe642
    3dfc:	6d434b43 	vstrvs	d20, [r3, #-268]	; 0xfffffef4
    3e00:	53550064 	cmppl	r5, #100	; 0x64
    3e04:	5f545241 	svcpl	0x00545241
    3e08:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    3e0c:	72614374 	rsbvc	r4, r1, #116, 6	; 0xd0000001
    3e10:	646d4364 	strbtvs	r4, [sp], #-868	; 0xfffffc9c
    3e14:	41535500 	cmpmi	r3, r0, lsl #10
    3e18:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3e1c:	6b636f6c 	blvs	18dfbd4 <__ram_size__+0x18cfbd4>
    3e20:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3e24:	41535500 	cmpmi	r3, r0, lsl #10
    3e28:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    3e2c:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    3e30:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    3e34:	00676966 	rsbeq	r6, r7, r6, ror #18
    3e38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3e3c:	72505f54 	subsvc	r5, r0, #84, 30	; 0x150
    3e40:	61637365 	cmnvs	r3, r5, ror #6
    3e44:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3e48:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3e4c:	50435f54 	subpl	r5, r3, r4, asr pc
    3e50:	55004c4f 	strpl	r4, [r0, #-3151]	; 0xfffff3b1
    3e54:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    3e58:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    3e5c:	74694274 	strbtvc	r4, [r9], #-628	; 0xfffffd8c
    3e60:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3e64:	31663233 	cmncc	r6, r3, lsr r2
    3e68:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    3e6c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    3e70:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    3e74:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3e78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3e7c:	6173755f 	cmnvs	r3, pc, asr r5
    3e80:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    3e84:	61737500 	cmnvs	r3, r0, lsl #10
    3e88:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0xfffffb8e
    3e8c:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3e2d <_Minimum_Stack_Size+0x3d2d>
    3e90:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    3e94:	735f006b 	cmpvc	pc, #107	; 0x6b
    3e98:	61746164 	cmnvs	r4, r4, ror #2
    3e9c:	73655200 	cmnvc	r5, #0, 4
    3ea0:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    3ea4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    3ea8:	70007265 	andvc	r7, r0, r5, ror #4
    3eac:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xfffff38b
    3eb0:	5f007473 	svcpl	0x00007473
    3eb4:	61646973 	smcvs	18067	; 0x4693
    3eb8:	5f006174 	svcpl	0x00006174
    3ebc:	73736265 	cmnvc	r3, #1342177286	; 0x50000006
    3ec0:	64655f00 	strbtvs	r5, [r5], #-3840	; 0xfffff100
    3ec4:	00617461 	rsbeq	r7, r1, r1, ror #8
    3ec8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3ecc:	30316632 	eorscc	r6, r1, r2, lsr r6
    3ed0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3ed4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3ed8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
    3edc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3ee0:	5f783031 	svcpl	0x00783031
    3ee4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
    3ee8:	632e726f 			; <UNDEFINED> instruction: 0x632e726f
    3eec:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3ef0:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xfffff19a
    3ef4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3ef8:	75700073 	ldrbvc	r0, [r0, #-115]!	; 0xffffff8d
    3efc:	6372536c 	cmnvs	r2, #108, 6	; 0xb0000001
    3f00:	62735f00 	rsbsvs	r5, r3, #0, 30
    3f04:	Address 0x00003f04 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	08007874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp, lr}
       4:	0800787a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip, sp, lr}
       8:	9f300002 	svcls	0x00300002
       c:	0800787a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip, sp, lr}
      10:	0800787e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, ip, sp, lr}
      14:	7e530001 	cdpvc	0, 5, cr0, cr3, cr1, {0}
      18:	80080078 	andhi	r0, r8, r8, ror r0
      1c:	03080078 	movweq	r0, #32888	; 0x8078
      20:	9f017300 	svcls	0x00017300
      24:	0800788a 	stmdaeq	r0, {r1, r3, r7, fp, ip, sp, lr}
      28:	0800788c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp, lr}
      2c:	9f300002 	svcls	0x00300002
      30:	0800788c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp, lr}
      34:	080078a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp, lr}
      38:	74330005 	ldrtvc	r0, [r3], #-5
      3c:	009f1c00 	addseq	r1, pc, r0, lsl #24
	...
      48:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      4c:	01000000 	mrseq	r0, (UNDEF: 0)
      50:	00095000 	andeq	r5, r9, r0
      54:	00200000 	eoreq	r0, r0, r0
      58:	00040000 	andeq	r0, r4, r0
      5c:	9f5001f3 	svcls	0x005001f3
	...
      68:	00000024 	andeq	r0, r0, r4, lsr #32
      6c:	0000002c 	andeq	r0, r0, ip, lsr #32
      70:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      74:	60000000 	andvs	r0, r0, r0
      78:	04000000 	streq	r0, [r0], #-0
      7c:	5001f300 	andpl	pc, r1, r0, lsl #6
      80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      84:	00000000 	andeq	r0, r0, r0
      88:	00002400 	andeq	r2, r0, r0, lsl #8
      8c:	00002c00 	andeq	r2, r0, r0, lsl #24
      90:	50000100 	andpl	r0, r0, r0, lsl #2
      94:	0000002c 	andeq	r0, r0, ip, lsr #32
      98:	00000060 	andeq	r0, r0, r0, rrx
      9c:	01f30004 	mvnseq	r0, r4
      a0:	00009f50 	andeq	r9, r0, r0, asr pc
      a4:	00000000 	andeq	r0, r0, r0
      a8:	00280000 	eoreq	r0, r8, r0
      ac:	00380000 	eorseq	r0, r8, r0
      b0:	00010000 	andeq	r0, r1, r0
      b4:	00003853 	andeq	r3, r0, r3, asr r8
      b8:	00005300 	andeq	r5, r0, r0, lsl #6
      bc:	91000200 	mrsls	r0, R8_usr
      c0:	00005372 	andeq	r5, r0, r2, ror r3
      c4:	00006000 	andeq	r6, r0, r0
      c8:	f3000400 	vshl.u8	d0, d0, d0
      cc:	009f5001 	addseq	r5, pc, r1
      d0:	00000000 	andeq	r0, r0, r0
      d4:	2c000000 	stccs	0, cr0, [r0], {-0}
      d8:	32000000 	andcc	r0, r0, #0
      dc:	01000000 	mrseq	r0, (UNDEF: 0)
      e0:	00325000 	eorseq	r5, r2, r0
      e4:	00530000 	subseq	r0, r3, r0
      e8:	00020000 	andeq	r0, r2, r0
      ec:	00537491 			; <UNDEFINED> instruction: 0x00537491
      f0:	00600000 	rsbeq	r0, r0, r0
      f4:	000a0000 	andeq	r0, sl, r0
      f8:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
      fc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
     100:	00009f25 	andeq	r9, r0, r5, lsr #30
     104:	00000000 	andeq	r0, r0, r0
     108:	007c0000 	rsbseq	r0, ip, r0
     10c:	00840000 	addeq	r0, r4, r0
     110:	00010000 	andeq	r0, r1, r0
     114:	00000050 	andeq	r0, r0, r0, asr r0
     118:	00000000 	andeq	r0, r0, r0
     11c:	0000f000 	andeq	pc, r0, r0
     120:	0000f600 	andeq	pc, r0, r0, lsl #12
     124:	52000100 	andpl	r0, r0, #0, 2
     128:	000000f6 	strdeq	r0, [r0], -r6
     12c:	000000fc 	strdeq	r0, [r0], -ip
     130:	1003000c 	andne	r0, r3, ip
     134:	94200003 	strtls	r0, [r0], #-3
     138:	1aff0801 	bne	fffc2144 <__ram_end__+0xdffb2144>
     13c:	00fc9f20 	rscseq	r9, ip, r0, lsr #30
     140:	01060000 	mrseq	r0, (UNDEF: 6)
     144:	00010000 	andeq	r0, r1, r0
     148:	00010652 	andeq	r0, r1, r2, asr r6
     14c:	00010a00 	andeq	r0, r1, r0, lsl #20
     150:	03000c00 	movweq	r0, #3072	; 0xc00
     154:	20000312 	andcs	r0, r0, r2, lsl r3
     158:	ff080194 			; <UNDEFINED> instruction: 0xff080194
     15c:	009f201a 	addseq	r2, pc, sl, lsl r0	; <UNPREDICTABLE>
     160:	00000000 	andeq	r0, r0, r0
     164:	94000000 	strls	r0, [r0], #-0
     168:	d2000000 	andle	r0, r0, #0
     16c:	01000000 	mrseq	r0, (UNDEF: 0)
     170:	00005300 	andeq	r5, r0, r0, lsl #6
     174:	00000000 	andeq	r0, r0, r0
     178:	00c00000 	sbceq	r0, r0, r0
     17c:	00c40000 	sbceq	r0, r4, r0
     180:	00010000 	andeq	r0, r1, r0
     184:	0000c453 	andeq	ip, r0, r3, asr r4
     188:	0000d000 	andeq	sp, r0, r0
     18c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     198:	0000012c 	andeq	r0, r0, ip, lsr #2
     19c:	00000134 	andeq	r0, r0, r4, lsr r1
     1a0:	34500001 	ldrbcc	r0, [r0], #-1
     1a4:	44000001 	strmi	r0, [r0], #-1
     1a8:	04000001 	streq	r0, [r0], #-1
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	00013600 	andeq	r3, r1, r0, lsl #12
     1bc:	00013a00 	andeq	r3, r1, r0, lsl #20
     1c0:	31000200 	mrscc	r0, R8_usr
     1c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	00014400 	andeq	r4, r1, r0, lsl #8
     1d0:	00014e00 	andeq	r4, r1, r0, lsl #28
     1d4:	32000200 	andcc	r0, r0, #0, 4
     1d8:	00014e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
     1dc:	0001a800 	andeq	sl, r1, r0, lsl #16
     1e0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     1e4:	000001a8 	andeq	r0, r0, r8, lsr #3
     1e8:	000001aa 	andeq	r0, r0, sl, lsr #3
     1ec:	7f750003 	svcvc	0x00750003
     1f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	00016200 	andeq	r6, r1, r0, lsl #4
     1fc:	00016a00 	andeq	r6, r1, r0, lsl #20
     200:	31000200 	mrscc	r0, R8_usr
     204:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     208:	00000000 	andeq	r0, r0, r0
     20c:	0001c200 	andeq	ip, r1, r0, lsl #4
     210:	0001ca00 	andeq	ip, r1, r0, lsl #20
     214:	31000200 	mrscc	r0, R8_usr
     218:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     224:	00000800 	andeq	r0, r0, r0, lsl #16
     228:	50000100 	andpl	r0, r0, r0, lsl #2
     22c:	00000008 	andeq	r0, r0, r8
     230:	00000010 	andeq	r0, r0, r0, lsl r0
     234:	01f30004 	mvnseq	r0, r4
     238:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     244:	00060000 	andeq	r0, r6, r0
     248:	00010000 	andeq	r0, r1, r0
     24c:	00000651 	andeq	r0, r0, r1, asr r6
     250:	00001000 	andeq	r1, r0, r0
     254:	f3000400 	vshl.u8	d0, d0, d0
     258:	009f5101 	addseq	r5, pc, r1, lsl #2
     25c:	00000000 	andeq	r0, r0, r0
     260:	12000000 	andne	r0, r0, #0
     264:	1a000000 	bne	26c <_Minimum_Stack_Size+0x16c>
     268:	01000000 	mrseq	r0, (UNDEF: 0)
     26c:	001a5000 	andseq	r5, sl, r0
     270:	00300000 	eorseq	r0, r0, r0
     274:	00010000 	andeq	r0, r1, r0
     278:	00000055 	andeq	r0, r0, r5, asr r0
     27c:	00000000 	andeq	r0, r0, r0
     280:	00001200 	andeq	r1, r0, r0, lsl #4
     284:	00001a00 	andeq	r1, r0, r0, lsl #20
     288:	51000100 	mrspl	r0, (UNDEF: 16)
     28c:	0000001a 	andeq	r0, r0, sl, lsl r0
     290:	00000030 	andeq	r0, r0, r0, lsr r0
     294:	00560001 	subseq	r0, r6, r1
     298:	00000000 	andeq	r0, r0, r0
     29c:	12000000 	andne	r0, r0, #0
     2a0:	1a000000 	bne	2a8 <_Minimum_Stack_Size+0x1a8>
     2a4:	02000000 	andeq	r0, r0, #0
     2a8:	1a9f3000 	bne	fe7cc2b0 <__ram_end__+0xde7bc2b0>
     2ac:	24000000 	strcs	r0, [r0], #-0
     2b0:	06000000 	streq	r0, [r0], -r0
     2b4:	75007400 	strvc	r7, [r0, #-1024]	; 0xfffffc00
     2b8:	249f1c00 	ldrcs	r1, [pc], #3072	; 2c0 <_Minimum_Stack_Size+0x1c0>
     2bc:	2a000000 	bcs	2c4 <_Minimum_Stack_Size+0x1c4>
     2c0:	07000000 	streq	r0, [r0, -r0]
     2c4:	20007500 	andcs	r7, r0, r0, lsl #10
     2c8:	9f220074 	svcls	0x00220074
     2cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     2d0:	00000030 	andeq	r0, r0, r0, lsr r0
     2d4:	00740006 	rsbseq	r0, r4, r6
     2d8:	9f1c0075 	svcls	0x001c0075
	...
     2e4:	00000030 	andeq	r0, r0, r0, lsr r0
     2e8:	00000036 	andeq	r0, r0, r6, lsr r0
     2ec:	36500001 	ldrbcc	r0, [r0], -r1
     2f0:	6a000000 	bvs	2f8 <_Minimum_Stack_Size+0x1f8>
     2f4:	01000000 	mrseq	r0, (UNDEF: 0)
     2f8:	00005600 	andeq	r5, r0, r0, lsl #12
     2fc:	00000000 	andeq	r0, r0, r0
     300:	00300000 	eorseq	r0, r0, r0
     304:	003b0000 	eorseq	r0, fp, r0
     308:	00010000 	andeq	r0, r1, r0
     30c:	00003b51 	andeq	r3, r0, r1, asr fp
     310:	00006a00 	andeq	r6, r0, r0, lsl #20
     314:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     320:	00000030 	andeq	r0, r0, r0, lsr r0
     324:	00000040 	andeq	r0, r0, r0, asr #32
     328:	9f300002 	svcls	0x00300002
     32c:	0000004a 	andeq	r0, r0, sl, asr #32
     330:	00000054 	andeq	r0, r0, r4, asr r0
     334:	00750008 	rsbseq	r0, r5, r8
     338:	231c0076 	tstcs	ip, #118	; 0x76
     33c:	00549f01 	subseq	r9, r4, r1, lsl #30
     340:	00640000 	rsbeq	r0, r4, r0
     344:	00060000 	andeq	r0, r6, r0
     348:	00760075 	rsbseq	r0, r6, r5, ror r0
     34c:	00649f1c 	rsbeq	r9, r4, ip, lsl pc
     350:	006a0000 	rsbeq	r0, sl, r0
     354:	00020000 	andeq	r0, r2, r0
     358:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
     364:	000a0000 	andeq	r0, sl, r0
     368:	00020000 	andeq	r0, r2, r0
     36c:	000a9f31 	andeq	r9, sl, r1, lsr pc
     370:	00340000 	eorseq	r0, r4, r0
     374:	00010000 	andeq	r0, r1, r0
     378:	00003656 	andeq	r3, r0, r6, asr r6
     37c:	00005400 	andeq	r5, r0, r0, lsl #8
     380:	56000100 	strpl	r0, [r0], -r0, lsl #2
     384:	00000056 	andeq	r0, r0, r6, asr r0
     388:	0000005a 	andeq	r0, r0, sl, asr r0
     38c:	00560001 	subseq	r0, r6, r1
     390:	00000000 	andeq	r0, r0, r0
     394:	1a000000 	bne	39c <_Minimum_Stack_Size+0x29c>
     398:	2c000000 	stccs	0, cr0, [r0], {-0}
     39c:	01000000 	mrseq	r0, (UNDEF: 0)
     3a0:	002c5000 	eoreq	r5, ip, r0
     3a4:	00310000 	eorseq	r0, r1, r0
     3a8:	00100000 	andseq	r0, r0, r0
     3ac:	00031603 	andeq	r1, r3, r3, lsl #12
     3b0:	08019420 	stmdaeq	r1, {r5, sl, ip, pc}
     3b4:	00761aff 	ldrshteq	r1, [r6], #-175	; 0xffffff51
     3b8:	9f1c3122 	svcls	0x001c3122
     3bc:	00000038 	andeq	r0, r0, r8, lsr r0
     3c0:	0000004a 	andeq	r0, r0, sl, asr #32
     3c4:	4a500001 	bmi	14003d0 <__ram_size__+0x13f03d0>
     3c8:	51000000 	mrspl	r0, (UNDEF: 0)
     3cc:	10000000 	andne	r0, r0, r0
     3d0:	03160300 	tsteq	r6, #0, 6
     3d4:	01942000 	orrseq	r2, r4, r0
     3d8:	761aff08 	ldrvc	pc, [sl], -r8, lsl #30
     3dc:	1c312200 	lfmne	f2, 4, [r1], #-0
     3e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	00008800 	andeq	r8, r0, r0, lsl #16
     3ec:	0000c200 	andeq	ip, r0, r0, lsl #4
     3f0:	31000200 	mrscc	r0, R8_usr
     3f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f8:	00000000 	andeq	r0, r0, r0
     3fc:	00008e00 	andeq	r8, r0, r0, lsl #28
     400:	0000b200 	andeq	fp, r0, r0, lsl #4
     404:	53000100 	movwpl	r0, #256	; 0x100
	...
     410:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     414:	000000f4 	strdeq	r0, [r0], -r4
     418:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
     41c:	94000000 	strls	r0, [r0], #-0
     420:	01000001 	tsteq	r0, r1
     424:	00005000 	andeq	r5, r0, r0
     428:	00000000 	andeq	r0, r0, r0
     42c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
     430:	01860000 	orreq	r0, r6, r0
     434:	00010000 	andeq	r0, r1, r0
     438:	00018653 	andeq	r8, r1, r3, asr r6
     43c:	00018e00 	andeq	r8, r1, r0, lsl #28
     440:	72000300 	andvc	r0, r0, #0, 6
     444:	000002e1 	andeq	r0, r0, r1, ror #5
     448:	00000000 	andeq	r0, r0, r0
     44c:	01c80000 	biceq	r0, r8, r0
     450:	01d00000 	bicseq	r0, r0, r0
     454:	00020000 	andeq	r0, r2, r0
     458:	01d09f30 	bicseq	r9, r0, r0, lsr pc
     45c:	01d60000 	bicseq	r0, r6, r0
     460:	00010000 	andeq	r0, r1, r0
     464:	0001d656 	andeq	sp, r1, r6, asr r6
     468:	0001e000 	andeq	lr, r1, r0
     46c:	53000100 	movwpl	r0, #256	; 0x100
     470:	000001e0 	andeq	r0, r0, r0, ror #3
     474:	000002be 			; <UNDEFINED> instruction: 0x000002be
     478:	be560001 	cdplt	0, 5, cr0, cr6, cr1, {0}
     47c:	c0000002 	andgt	r0, r0, r2
     480:	03000002 	movweq	r0, #2
     484:	9f017600 	svcls	0x00017600
     488:	000002c2 	andeq	r0, r0, r2, asr #5
     48c:	000002c4 	andeq	r0, r0, r4, asr #5
     490:	00530001 	subseq	r0, r3, r1
     494:	00000000 	andeq	r0, r0, r0
     498:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     49c:	fc000001 	stc2	0, cr0, [r0], {1}
     4a0:	06000001 	streq	r0, [r0], -r1
     4a4:	84800c00 	strhi	r0, [r0], #3072	; 0xc00
     4a8:	fc9f001e 	ldc2	0, cr0, [pc], {30}
     4ac:	0c000001 	stceq	0, cr0, [r0], {1}
     4b0:	01000002 	tsteq	r0, r2
     4b4:	00005500 	andeq	r5, r0, r0, lsl #10
     4b8:	00000000 	andeq	r0, r0, r0
     4bc:	03fe0000 	mvnseq	r0, #0
     4c0:	04020000 	streq	r0, [r2], #-0
     4c4:	00010000 	andeq	r0, r1, r0
     4c8:	00040252 	andeq	r0, r4, r2, asr r2
     4cc:	00042600 	andeq	r2, r4, r0, lsl #12
     4d0:	5e000100 	adfpls	f0, f0, f0
     4d4:	00000426 	andeq	r0, r0, r6, lsr #8
     4d8:	0000043c 	andeq	r0, r0, ip, lsr r4
     4dc:	48520001 	ldmdami	r2, {r0}^
     4e0:	50000004 	andpl	r0, r0, r4
     4e4:	01000004 	tsteq	r0, r4
     4e8:	04665e00 	strbteq	r5, [r6], #-3584	; 0xfffff200
     4ec:	04680000 	strbteq	r0, [r8], #-0
     4f0:	00010000 	andeq	r0, r1, r0
     4f4:	0004945a 	andeq	r9, r4, sl, asr r4
     4f8:	00049600 	andeq	r9, r4, r0, lsl #12
     4fc:	32000200 	andcc	r0, r0, #0, 4
     500:	0004969f 	muleq	r4, pc, r6	; <UNPREDICTABLE>
     504:	0004c800 	andeq	ip, r4, r0, lsl #16
     508:	53000100 	movwpl	r0, #256	; 0x100
     50c:	0000058c 	andeq	r0, r0, ip, lsl #11
     510:	0000058e 	andeq	r0, r0, lr, lsl #11
     514:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
     518:	96000005 	strls	r0, [r0], -r5
     51c:	01000005 	tsteq	r0, r5
     520:	05965300 	ldreq	r5, [r6, #768]	; 0x300
     524:	05b20000 	ldreq	r0, [r2, #0]!
     528:	00010000 	andeq	r0, r1, r0
     52c:	0005c450 	andeq	ip, r5, r0, asr r4
     530:	0005c600 	andeq	ip, r5, r0, lsl #12
     534:	53000100 	movwpl	r0, #256	; 0x100
     538:	000005cc 	andeq	r0, r0, ip, asr #11
     53c:	000005d9 	ldrdeq	r0, [r0], -r9
     540:	da530001 	ble	14c054c <__ram_size__+0x14b054c>
     544:	dc000005 	stcle	0, cr0, [r0], {5}
     548:	01000005 	tsteq	r0, r5
     54c:	05dc5500 	ldrbeq	r5, [ip, #1280]	; 0x500
     550:	05e60000 	strbeq	r0, [r6, #0]!
     554:	00010000 	andeq	r0, r1, r0
     558:	0005ea53 	andeq	lr, r5, r3, asr sl
     55c:	0005f000 	andeq	pc, r5, r0
     560:	53000100 	movwpl	r0, #256	; 0x100
     564:	00000608 	andeq	r0, r0, r8, lsl #12
     568:	0000060e 	andeq	r0, r0, lr, lsl #12
     56c:	9f320002 	svcls	0x00320002
     570:	0000060e 	andeq	r0, r0, lr, lsl #12
     574:	00000624 	andeq	r0, r0, r4, lsr #12
     578:	2a520001 	bcs	1480584 <__ram_size__+0x1470584>
     57c:	2c000006 	stccs	0, cr0, [r0], {6}
     580:	01000006 	tsteq	r0, r6
     584:	06405000 	strbeq	r5, [r0], -r0
     588:	06500000 	ldrbeq	r0, [r0], -r0
     58c:	00010000 	andeq	r0, r1, r0
     590:	00065050 	andeq	r5, r6, r0, asr r0
     594:	00065200 	andeq	r5, r6, r0, lsl #4
     598:	52000100 	andpl	r0, r0, #0, 2
     59c:	00000654 	andeq	r0, r0, r4, asr r6
     5a0:	00000656 	andeq	r0, r0, r6, asr r6
     5a4:	bc520001 	mrrclt	0, 0, r0, r2, cr1
     5a8:	4a000007 	bmi	5cc <_Minimum_Stack_Size+0x4cc>
     5ac:	01000008 	tsteq	r0, r8
     5b0:	08645a00 	stmdaeq	r4!, {r9, fp, ip, lr}^
     5b4:	094e0000 	stmdbeq	lr, {}^	; <UNPREDICTABLE>
     5b8:	00010000 	andeq	r0, r1, r0
     5bc:	0000005a 	andeq	r0, r0, sl, asr r0
     5c0:	00000000 	andeq	r0, r0, r0
     5c4:	0003b400 	andeq	fp, r3, r0, lsl #8
     5c8:	0004c000 	andeq	ip, r4, r0
     5cc:	59000100 	stmdbpl	r0, {r8}
     5d0:	000004c0 	andeq	r0, r0, r0, asr #9
     5d4:	000005e0 	andeq	r0, r0, r0, ror #11
     5d8:	9f340002 	svcls	0x00340002
     5dc:	000005e0 	andeq	r0, r0, r0, ror #11
     5e0:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     5e4:	f0590001 			; <UNDEFINED> instruction: 0xf0590001
     5e8:	f4000005 	vst4.8	{d0-d3}, [r0], r5
     5ec:	02000005 	andeq	r0, r0, #5
     5f0:	f49f3400 			; <UNDEFINED> instruction: 0xf49f3400
     5f4:	4a000005 	bmi	610 <_Minimum_Stack_Size+0x510>
     5f8:	01000006 	tsteq	r0, r6
     5fc:	06505900 	ldrbeq	r5, [r0], -r0, lsl #18
     600:	06560000 	ldrbeq	r0, [r6], -r0
     604:	00010000 	andeq	r0, r1, r0
     608:	0007aa59 	andeq	sl, r7, r9, asr sl
     60c:	0007ae00 	andeq	sl, r7, r0, lsl #28
     610:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     61c:	000007aa 	andeq	r0, r0, sl, lsr #15
     620:	0000094e 	andeq	r0, r0, lr, asr #18
     624:	00590001 	subseq	r0, r9, r1
     628:	00000000 	andeq	r0, r0, r0
     62c:	1a000000 	bne	634 <_Minimum_Stack_Size+0x534>
     630:	24000003 	strcs	r0, [r0], #-3
     634:	02000003 	andeq	r0, r0, #3
     638:	249f3000 	ldrcs	r3, [pc], #0	; 640 <_Minimum_Stack_Size+0x540>
     63c:	62000003 	andvs	r0, r0, #3
     640:	01000003 	tsteq	r0, r3
     644:	03685300 	cmneq	r8, #0, 6
     648:	036e0000 	cmneq	lr, #0
     64c:	00010000 	andeq	r0, r1, r0
     650:	00037053 	andeq	r7, r3, r3, asr r0
     654:	00037400 	andeq	r7, r3, r0, lsl #8
     658:	53000100 	movwpl	r0, #256	; 0x100
     65c:	000004dc 	ldrdeq	r0, [r0], -ip
     660:	000004de 	ldrdeq	r0, [r0], -lr
     664:	9f300002 	svcls	0x00300002
     668:	000004de 	ldrdeq	r0, [r0], -lr
     66c:	00000514 	andeq	r0, r0, r4, lsl r5
     670:	16530001 	ldrbne	r0, [r3], -r1
     674:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     678:	01000005 	tsteq	r0, r5
     67c:	00005300 	andeq	r5, r0, r0, lsl #6
     680:	00000000 	andeq	r0, r0, r0
     684:	03fe0000 	mvnseq	r0, #0
     688:	04400000 	strbeq	r0, [r0], #-0
     68c:	00010000 	andeq	r0, r1, r0
     690:	00044655 	andeq	r4, r4, r5, asr r6
     694:	00049600 	andeq	r9, r4, r0, lsl #12
     698:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     69c:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
     6a0:	00000826 	andeq	r0, r0, r6, lsr #16
     6a4:	26550001 	ldrbcs	r0, [r5], -r1
     6a8:	62000008 	andvs	r0, r0, #8
     6ac:	06000008 	streq	r0, [r0], -r8
     6b0:	70007500 	andvc	r7, r0, r0, lsl #10
     6b4:	649f2200 	ldrvs	r2, [pc], #512	; 6bc <_Minimum_Stack_Size+0x5bc>
     6b8:	8a000008 	bhi	6e0 <_Minimum_Stack_Size+0x5e0>
     6bc:	01000008 	tsteq	r0, r8
     6c0:	08985500 	ldmeq	r8, {r8, sl, ip, lr}
     6c4:	08ae0000 	stmiaeq	lr!, {}	; <UNPREDICTABLE>
     6c8:	00010000 	andeq	r0, r1, r0
     6cc:	0008ae55 	andeq	sl, r8, r5, asr lr
     6d0:	0008d600 	andeq	sp, r8, r0, lsl #12
     6d4:	53000100 	movwpl	r0, #256	; 0x100
     6d8:	000008d6 	ldrdeq	r0, [r0], -r6
     6dc:	000008de 	ldrdeq	r0, [r0], -lr
     6e0:	f0720003 			; <UNDEFINED> instruction: 0xf0720003
     6e4:	00000008 	andeq	r0, r0, r8
     6e8:	00000000 	andeq	r0, r0, r0
     6ec:	00066400 	andeq	r6, r6, r0, lsl #8
     6f0:	00067800 	andeq	r7, r6, r0, lsl #16
     6f4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     700:	00000494 	muleq	r0, r4, r4
     704:	00000496 	muleq	r0, r6, r4
     708:	ff090003 			; <UNDEFINED> instruction: 0xff090003
     70c:	0005e49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     710:	0005f000 	andeq	pc, r5, r0
     714:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     720:	0000050e 	andeq	r0, r0, lr, lsl #10
     724:	00000526 	andeq	r0, r0, r6, lsr #10
     728:	00520001 	subseq	r0, r2, r1
     72c:	00000000 	andeq	r0, r0, r0
     730:	54000000 	strpl	r0, [r0], #-0
     734:	58000005 	stmdapl	r0, {r0, r2}
     738:	01000005 	tsteq	r0, r5
     73c:	00005200 	andeq	r5, r0, r0, lsl #4
     740:	00000000 	andeq	r0, r0, r0
     744:	055a0000 	ldrbeq	r0, [sl, #-0]
     748:	05c60000 	strbeq	r0, [r6]
     74c:	00010000 	andeq	r0, r1, r0
     750:	00000052 	andeq	r0, r0, r2, asr r0
     754:	00000000 	andeq	r0, r0, r0
     758:	00060800 	andeq	r0, r6, r0, lsl #16
     75c:	00064600 	andeq	r4, r6, r0, lsl #12
     760:	51000100 	mrspl	r0, (UNDEF: 16)
     764:	00000646 	andeq	r0, r0, r6, asr #12
     768:	00000650 	andeq	r0, r0, r0, asr r6
     76c:	7f710003 	svcvc	0x00710003
     770:	0006509f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     774:	00065600 	andeq	r5, r6, r0, lsl #12
     778:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     784:	0000062a 	andeq	r0, r0, sl, lsr #12
     788:	00000638 	andeq	r0, r0, r8, lsr r6
     78c:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
     790:	50000006 	andpl	r0, r0, r6
     794:	01000006 	tsteq	r0, r6
     798:	00005300 	andeq	r5, r0, r0, lsl #6
     79c:	00000000 	andeq	r0, r0, r0
     7a0:	07fe0000 	ldrbeq	r0, [lr, r0]!
     7a4:	08260000 	stmdaeq	r6!, {}	; <UNPREDICTABLE>
     7a8:	00010000 	andeq	r0, r1, r0
     7ac:	00082650 	andeq	r2, r8, r0, asr r6
     7b0:	00086000 	andeq	r6, r8, r0
     7b4:	53000100 	movwpl	r0, #256	; 0x100
     7b8:	00000860 	andeq	r0, r0, r0, ror #16
     7bc:	00000866 	andeq	r0, r0, r6, ror #16
     7c0:	f0710003 			; <UNDEFINED> instruction: 0xf0710003
     7c4:	00087408 	andeq	r7, r8, r8, lsl #8
     7c8:	00089c00 	andeq	r9, r8, r0, lsl #24
     7cc:	53000100 	movwpl	r0, #256	; 0x100
	...
     7d8:	000007f6 	strdeq	r0, [r0], -r6
     7dc:	00000812 	andeq	r0, r0, r2, lsl r8
     7e0:	12530001 	subsne	r0, r3, #1
     7e4:	4a000008 	bmi	80c <_Minimum_Stack_Size+0x70c>
     7e8:	05000008 	streq	r0, [r0, #-8]
     7ec:	7a007b00 	bvc	1f3f4 <__ram_size__+0xf3f4>
     7f0:	084a2200 	stmdaeq	sl, {r9, sp}^
     7f4:	08660000 	stmdaeq	r6!, {}^	; <UNPREDICTABLE>
     7f8:	00070000 	andeq	r0, r7, r0
     7fc:	0072007b 	rsbseq	r0, r2, fp, ror r0
     800:	001c3122 	andseq	r3, ip, r2, lsr #2
	...
     80c:	1a000000 	bne	814 <_Minimum_Stack_Size+0x714>
     810:	02000000 	andeq	r0, r0, #0
     814:	1a9f3000 	bne	fe7cc81c <__ram_end__+0xde7bc81c>
     818:	26000000 	strcs	r0, [r0], -r0
     81c:	01000000 	mrseq	r0, (UNDEF: 0)
     820:	00285400 	eoreq	r5, r8, r0, lsl #8
     824:	002c0000 	eoreq	r0, ip, r0
     828:	00010000 	andeq	r0, r1, r0
     82c:	00002c54 	andeq	r2, r0, r4, asr ip
     830:	00003000 	andeq	r3, r0, r0
     834:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     844:	00000028 	andeq	r0, r0, r8, lsr #32
     848:	28500001 	ldmdacs	r0, {r0}^
     84c:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     850:	04000000 	streq	r0, [r0], #-0
     854:	5001f300 	andpl	pc, r1, r0, lsl #6
     858:	00006e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
     85c:	00007600 	andeq	r7, r0, r0, lsl #12
     860:	50000100 	andpl	r0, r0, r0, lsl #2
     864:	00000076 	andeq	r0, r0, r6, ror r0
     868:	000000cc 	andeq	r0, r0, ip, asr #1
     86c:	01f30004 	mvnseq	r0, r4
     870:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     87c:	00260000 	eoreq	r0, r6, r0
     880:	00010000 	andeq	r0, r1, r0
     884:	00002651 	andeq	r2, r0, r1, asr r6
     888:	00006e00 	andeq	r6, r0, r0, lsl #28
     88c:	f3000400 	vshl.u8	d0, d0, d0
     890:	6e9f5101 	fmlvse	f5, f7, f1
     894:	74000000 	strvc	r0, [r0], #-0
     898:	01000000 	mrseq	r0, (UNDEF: 0)
     89c:	00745100 	rsbseq	r5, r4, r0, lsl #2
     8a0:	00cc0000 	sbceq	r0, ip, r0
     8a4:	00040000 	andeq	r0, r4, r0
     8a8:	9f5101f3 	svcls	0x005101f3
	...
     8b4:	000000cc 	andeq	r0, r0, ip, asr #1
     8b8:	000000e2 	andeq	r0, r0, r2, ror #1
     8bc:	e2500001 	subs	r0, r0, #1
     8c0:	e4000000 	str	r0, [r0], #-0
     8c4:	04000000 	streq	r0, [r0], #-0
     8c8:	5001f300 	andpl	pc, r1, r0, lsl #6
     8cc:	0000e49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     8d0:	00010000 	andeq	r0, r1, r0
     8d4:	50000100 	andpl	r0, r0, r0, lsl #2
     8d8:	00000100 	andeq	r0, r0, r0, lsl #2
     8dc:	00000102 	andeq	r0, r0, r2, lsl #2
     8e0:	01f30004 	mvnseq	r0, r4
     8e4:	01029f50 	tsteq	r2, r0, asr pc
     8e8:	01080000 	mrseq	r0, (UNDEF: 8)
     8ec:	00010000 	andeq	r0, r1, r0
     8f0:	00010850 	andeq	r0, r1, r0, asr r8
     8f4:	00011a00 	andeq	r1, r1, r0, lsl #20
     8f8:	f3000400 	vshl.u8	d0, d0, d0
     8fc:	1a9f5001 	bne	fe7d4908 <__ram_end__+0xde7c4908>
     900:	1c000001 	stcne	0, cr0, [r0], {1}
     904:	01000001 	tsteq	r0, r1
     908:	011c5000 	tsteq	ip, r0
     90c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
     910:	00040000 	andeq	r0, r4, r0
     914:	9f5001f3 	svcls	0x005001f3
	...
     920:	0000012c 	andeq	r0, r0, ip, lsr #2
     924:	00000138 	andeq	r0, r0, r8, lsr r1
     928:	38500001 	ldmdacc	r0, {r0}^
     92c:	78000001 	stmdavc	r0, {r0}
     930:	04000001 	streq	r0, [r0], #-1
     934:	5001f300 	andpl	pc, r1, r0, lsl #6
     938:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     93c:	00000000 	andeq	r0, r0, r0
     940:	00017800 	andeq	r7, r1, r0, lsl #16
     944:	00018a00 	andeq	r8, r1, r0, lsl #20
     948:	30000200 	andcc	r0, r0, r0, lsl #4
     94c:	00018a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
     950:	00019600 	andeq	r9, r1, r0, lsl #12
     954:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     958:	00000196 	muleq	r0, r6, r1
     95c:	0000019c 	muleq	r0, ip, r1
     960:	00760008 	rsbseq	r0, r6, r8
     964:	00742431 	rsbseq	r2, r4, r1, lsr r4
     968:	019c9f21 	orrseq	r9, ip, r1, lsr #30
     96c:	019e0000 	orrseq	r0, lr, r0
     970:	000d0000 	andeq	r0, sp, r0
     974:	24310076 	ldrtcs	r0, [r1], #-118	; 0xffffff8a
     978:	24320070 	ldrtcs	r0, [r2], #-112	; 0xffffff90
     97c:	21007421 	tstcs	r0, r1, lsr #8
     980:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     984:	00000000 	andeq	r0, r0, r0
     988:	00013a00 	andeq	r3, r1, r0, lsl #20
     98c:	00013c00 	andeq	r3, r1, r0, lsl #24
     990:	50000100 	andpl	r0, r0, r0, lsl #2
     994:	00000158 	andeq	r0, r0, r8, asr r1
     998:	0000015a 	andeq	r0, r0, sl, asr r1
     99c:	00500001 	subseq	r0, r0, r1
     9a0:	00000000 	andeq	r0, r0, r0
     9a4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     9a8:	b2000001 	andlt	r0, r0, #1
     9ac:	01000001 	tsteq	r0, r1
     9b0:	01b25000 			; <UNDEFINED> instruction: 0x01b25000
     9b4:	025c0000 	subseq	r0, ip, #0
     9b8:	00040000 	andeq	r0, r4, r0
     9bc:	9f5001f3 	svcls	0x005001f3
	...
     9c8:	000001a8 	andeq	r0, r0, r8, lsr #3
     9cc:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
     9d0:	b5510001 	ldrblt	r0, [r1, #-1]
     9d4:	4c000001 	stcmi	0, cr0, [r0], {1}
     9d8:	01000002 	tsteq	r0, r2
     9dc:	024c5500 	subeq	r5, ip, #0, 10
     9e0:	025c0000 	subseq	r0, ip, #0
     9e4:	00040000 	andeq	r0, r4, r0
     9e8:	9f5101f3 	svcls	0x005101f3
	...
     9f4:	0000025c 	andeq	r0, r0, ip, asr r2
     9f8:	00000262 	andeq	r0, r0, r2, ror #4
     9fc:	62500001 	subsvs	r0, r0, #1
     a00:	64000002 	strvs	r0, [r0], #-2
     a04:	04000002 	streq	r0, [r0], #-2
     a08:	5001f300 	andpl	pc, r1, r0, lsl #6
     a0c:	0002649f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     a10:	00026c00 	andeq	r6, r2, r0, lsl #24
     a14:	50000100 	andpl	r0, r0, r0, lsl #2
     a18:	0000026c 	andeq	r0, r0, ip, ror #4
     a1c:	0000026e 	andeq	r0, r0, lr, ror #4
     a20:	01f30004 	mvnseq	r0, r4
     a24:	026e9f50 	rsbeq	r9, lr, #80, 30	; 0x140
     a28:	02760000 	rsbseq	r0, r6, #0
     a2c:	00010000 	andeq	r0, r1, r0
     a30:	00027650 	andeq	r7, r2, r0, asr r6
     a34:	00028000 	andeq	r8, r2, r0
     a38:	f3000400 	vshl.u8	d0, d0, d0
     a3c:	009f5001 	addseq	r5, pc, r1
	...
     a48:	56000000 	strpl	r0, [r0], -r0
     a4c:	02000000 	andeq	r0, r0, #0
     a50:	569f3000 	ldrpl	r3, [pc], r0
     a54:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     a58:	01000000 	mrseq	r0, (UNDEF: 0)
     a5c:	00005400 	andeq	r5, r0, r0, lsl #8
     a60:	00000000 	andeq	r0, r0, r0
     a64:	005e0000 	subseq	r0, lr, r0
     a68:	00640000 	rsbeq	r0, r4, r0
     a6c:	00010000 	andeq	r0, r1, r0
     a70:	00006450 	andeq	r6, r0, r0, asr r4
     a74:	00006c00 	andeq	r6, r0, r0, lsl #24
     a78:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     a7c:	0000006c 	andeq	r0, r0, ip, rrx
     a80:	00000079 	andeq	r0, r0, r9, ror r0
     a84:	90030005 	andls	r0, r3, r5
     a88:	7920000b 	stmdbvc	r0!, {r0, r1, r3}
     a8c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     a90:	04000000 	streq	r0, [r0], #-0
     a94:	5001f300 	andpl	pc, r1, r0, lsl #6
     a98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	00008a00 	andeq	r8, r0, r0, lsl #20
     aa4:	00009400 	andeq	r9, r0, r0, lsl #8
     aa8:	50000100 	andpl	r0, r0, r0, lsl #2
     aac:	00000094 	muleq	r0, r4, r0
     ab0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     ab4:	01f30004 	mvnseq	r0, r4
     ab8:	00009f50 	andeq	r9, r0, r0, asr pc
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	008a0000 	addeq	r0, sl, r0
     ac4:	00960000 	addseq	r0, r6, r0
     ac8:	00020000 	andeq	r0, r2, r0
     acc:	00009f30 	andeq	r9, r0, r0, lsr pc
     ad0:	00000000 	andeq	r0, r0, r0
     ad4:	00c40000 	sbceq	r0, r4, r0
     ad8:	00cc0000 	sbceq	r0, ip, r0
     adc:	00010000 	andeq	r0, r1, r0
     ae0:	0000cc50 	andeq	ip, r0, r0, asr ip
     ae4:	0000dc00 	andeq	sp, r0, r0, lsl #24
     ae8:	f3000400 	vshl.u8	d0, d0, d0
     aec:	009f5001 	addseq	r5, pc, r1
     af0:	00000000 	andeq	r0, r0, r0
     af4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
     af8:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
     afc:	01000000 	mrseq	r0, (UNDEF: 0)
     b00:	00f65000 	rscseq	r5, r6, r0
     b04:	01020000 	mrseq	r0, (UNDEF: 2)
     b08:	00040000 	andeq	r0, r4, r0
     b0c:	9f5001f3 	svcls	0x005001f3
	...
     b18:	000000f4 	strdeq	r0, [r0], -r4
     b1c:	000000f6 	strdeq	r0, [r0], -r6
     b20:	0070000a 	rsbseq	r0, r0, sl
     b24:	80232431 	eorhi	r2, r3, r1, lsr r4
     b28:	9f409fe0 	svcls	0x00409fe0
     b2c:	000000f6 	strdeq	r0, [r0], -r6
     b30:	00000102 	andeq	r0, r0, r2, lsl #2
     b34:	01f3000b 	mvnseq	r0, fp
     b38:	23243150 			; <UNDEFINED> instruction: 0x23243150
     b3c:	409fe080 	addsmi	lr, pc, r0, lsl #1
     b40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b44:	00000000 	andeq	r0, r0, r0
     b48:	00010200 	andeq	r0, r1, r0, lsl #4
     b4c:	00014300 	andeq	r4, r1, r0, lsl #6
     b50:	50000100 	andpl	r0, r0, r0, lsl #2
     b54:	00000143 	andeq	r0, r0, r3, asr #2
     b58:	000001a4 	andeq	r0, r0, r4, lsr #3
     b5c:	01f30004 	mvnseq	r0, r4
     b60:	00009f50 	andeq	r9, r0, r0, asr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	01020000 	mrseq	r0, (UNDEF: 2)
     b6c:	01430000 	mrseq	r0, (UNDEF: 67)
     b70:	00010000 	andeq	r0, r1, r0
     b74:	00014351 	andeq	r4, r1, r1, asr r3
     b78:	0001a400 	andeq	sl, r1, r0, lsl #8
     b7c:	f3000400 	vshl.u8	d0, d0, d0
     b80:	009f5101 	addseq	r5, pc, r1, lsl #2
     b84:	00000000 	andeq	r0, r0, r0
     b88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     b8c:	6c000001 	stcvs	0, cr0, [r0], {1}
     b90:	01000001 	tsteq	r0, r1
     b94:	016c5400 	cmneq	ip, r0, lsl #8
     b98:	01720000 	cmneq	r2, r0
     b9c:	000b0000 	andeq	r0, fp, r0
     ba0:	315001f3 	ldrshcc	r0, [r0, #-19]	; 0xffffffed
     ba4:	e0802324 	add	r2, r0, r4, lsr #6
     ba8:	729f409f 	addsvc	r4, pc, #159	; 0x9f
     bac:	9a000001 	bls	bb8 <_Minimum_Stack_Size+0xab8>
     bb0:	01000001 	tsteq	r0, r1
     bb4:	00005400 	andeq	r5, r0, r0, lsl #8
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	01240000 			; <UNDEFINED> instruction: 0x01240000
     bc0:	01340000 	teqeq	r4, r0
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	00013453 	andeq	r3, r1, r3, asr r4
     bcc:	00013600 	andeq	r3, r1, r0, lsl #12
     bd0:	73000300 	movwvc	r0, #768	; 0x300
     bd4:	00009f01 	andeq	r9, r0, r1, lsl #30
	...
     be0:	00060000 	andeq	r0, r6, r0
     be4:	00010000 	andeq	r0, r1, r0
     be8:	00000650 	andeq	r0, r0, r0, asr r6
     bec:	00001000 	andeq	r1, r0, r0
     bf0:	f3000400 	vshl.u8	d0, d0, d0
     bf4:	009f5001 	addseq	r5, pc, r1
     bf8:	00000000 	andeq	r0, r0, r0
     bfc:	7a000000 	bvc	c04 <_Minimum_Stack_Size+0xb04>
     c00:	82000000 	andhi	r0, r0, #0
     c04:	02000000 	andeq	r0, r0, #0
     c08:	829f3000 	addshi	r3, pc, #0
     c0c:	86000000 	strhi	r0, [r0], -r0
     c10:	01000000 	mrseq	r0, (UNDEF: 0)
     c14:	00005300 	andeq	r5, r0, r0, lsl #6
     c18:	00000000 	andeq	r0, r0, r0
     c1c:	00140000 	andseq	r0, r4, r0
     c20:	001c0000 	andseq	r0, ip, r0
     c24:	00010000 	andeq	r0, r1, r0
     c28:	00001c50 	andeq	r1, r0, r0, asr ip
     c2c:	00002a00 	andeq	r2, r0, r0, lsl #20
     c30:	f3000400 	vshl.u8	d0, d0, d0
     c34:	2a9f5001 	bcs	fe7d4c40 <__ram_end__+0xde7c4c40>
     c38:	2c000000 	stccs	0, cr0, [r0], {-0}
     c3c:	01000000 	mrseq	r0, (UNDEF: 0)
     c40:	002c5000 	eoreq	r5, ip, r0
     c44:	00340000 	eorseq	r0, r4, r0
     c48:	00040000 	andeq	r0, r4, r0
     c4c:	9f5001f3 	svcls	0x005001f3
	...
     c58:	00000034 	andeq	r0, r0, r4, lsr r0
     c5c:	0000004e 	andeq	r0, r0, lr, asr #32
     c60:	4e500001 	cdpmi	0, 5, cr0, cr0, cr1, {0}
     c64:	52000000 	andpl	r0, r0, #0
     c68:	04000000 	streq	r0, [r0], #-0
     c6c:	5001f300 	andpl	pc, r1, r0, lsl #6
     c70:	0000529f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     c74:	00005400 	andeq	r5, r0, r0, lsl #8
     c78:	50000100 	andpl	r0, r0, r0, lsl #2
     c7c:	00000054 	andeq	r0, r0, r4, asr r0
     c80:	0000005c 	andeq	r0, r0, ip, asr r0
     c84:	01f30004 	mvnseq	r0, r4
     c88:	00009f50 	andeq	r9, r0, r0, asr pc
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	005c0000 	subseq	r0, ip, r0
     c94:	00660000 	rsbeq	r0, r6, r0
     c98:	00010000 	andeq	r0, r1, r0
     c9c:	00006650 	andeq	r6, r0, r0, asr r6
     ca0:	00009a00 	andeq	r9, r0, r0, lsl #20
     ca4:	f3000400 	vshl.u8	d0, d0, d0
     ca8:	9a9f5001 	bls	fe7d4cb4 <__ram_end__+0xde7c4cb4>
     cac:	a0000000 	andge	r0, r0, r0
     cb0:	01000000 	mrseq	r0, (UNDEF: 0)
     cb4:	00a05000 	adceq	r5, r0, r0
     cb8:	00b20000 	adcseq	r0, r2, r0
     cbc:	00040000 	andeq	r0, r4, r0
     cc0:	9f5001f3 	svcls	0x005001f3
     cc4:	000000b2 	strheq	r0, [r0], -r2
     cc8:	000000b8 	strheq	r0, [r0], -r8
     ccc:	b8500001 	ldmdalt	r0, {r0}^
     cd0:	dc000000 	stcle	0, cr0, [r0], {-0}
     cd4:	04000000 	streq	r0, [r0], #-0
     cd8:	5001f300 	andpl	pc, r1, r0, lsl #6
     cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	00005c00 	andeq	r5, r0, r0, lsl #24
     ce8:	00006400 	andeq	r6, r0, r0, lsl #8
     cec:	51000100 	mrspl	r0, (UNDEF: 16)
     cf0:	00000064 	andeq	r0, r0, r4, rrx
     cf4:	0000009a 	muleq	r0, sl, r0
     cf8:	01f30004 	mvnseq	r0, r4
     cfc:	009a9f51 	addseq	r9, sl, r1, asr pc
     d00:	00a30000 	adceq	r0, r3, r0
     d04:	00010000 	andeq	r0, r1, r0
     d08:	0000a351 	andeq	sl, r0, r1, asr r3
     d0c:	0000b200 	andeq	fp, r0, r0, lsl #4
     d10:	f3000400 	vshl.u8	d0, d0, d0
     d14:	b29f5101 	addslt	r5, pc, #1073741824	; 0x40000000
     d18:	bb000000 	bllt	d20 <_Minimum_Stack_Size+0xc20>
     d1c:	01000000 	mrseq	r0, (UNDEF: 0)
     d20:	00bb5100 	adcseq	r5, fp, r0, lsl #2
     d24:	00dc0000 	sbcseq	r0, ip, r0
     d28:	00040000 	andeq	r0, r4, r0
     d2c:	9f5101f3 	svcls	0x005101f3
	...
     d38:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d3c:	00000104 	andeq	r0, r0, r4, lsl #2
     d40:	00500001 	subseq	r0, r0, r1
     d44:	00000000 	andeq	r0, r0, r0
     d48:	2a000000 	bcs	d50 <_Minimum_Stack_Size+0xc50>
     d4c:	42000001 	andmi	r0, r0, #1
     d50:	01000001 	tsteq	r0, r1
     d54:	00005400 	andeq	r5, r0, r0, lsl #8
     d58:	00000000 	andeq	r0, r0, r0
     d5c:	023c0000 	eorseq	r0, ip, #0
     d60:	024c0000 	subeq	r0, ip, #0
     d64:	00010000 	andeq	r0, r1, r0
     d68:	00000050 	andeq	r0, r0, r0, asr r0
     d6c:	00000000 	andeq	r0, r0, r0
     d70:	00004800 	andeq	r4, r0, r0, lsl #16
     d74:	00004e00 	andeq	r4, r0, r0, lsl #28
     d78:	50000100 	andpl	r0, r0, r0, lsl #2
     d7c:	0000004e 	andeq	r0, r0, lr, asr #32
     d80:	00000074 	andeq	r0, r0, r4, ror r0
     d84:	00500001 	subseq	r0, r0, r1
     d88:	00000000 	andeq	r0, r0, r0
     d8c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     d90:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     d94:	01000000 	mrseq	r0, (UNDEF: 0)
     d98:	00585100 	subseq	r5, r8, r0, lsl #2
     d9c:	005a0000 	subseq	r0, sl, r0
     da0:	00040000 	andeq	r0, r4, r0
     da4:	9f5101f3 	svcls	0x005101f3
     da8:	0000005a 	andeq	r0, r0, sl, asr r0
     dac:	00000062 	andeq	r0, r0, r2, rrx
     db0:	00510001 	subseq	r0, r1, r1
     db4:	00000000 	andeq	r0, r0, r0
     db8:	7a000000 	bvc	dc0 <_Minimum_Stack_Size+0xcc0>
     dbc:	86000000 	strhi	r0, [r0], -r0
     dc0:	01000000 	mrseq	r0, (UNDEF: 0)
     dc4:	00005000 	andeq	r5, r0, r0
     dc8:	00000000 	andeq	r0, r0, r0
     dcc:	00a40000 	adceq	r0, r4, r0
     dd0:	00ae0000 	adceq	r0, lr, r0
     dd4:	00010000 	andeq	r0, r1, r0
     dd8:	0000ae50 	andeq	sl, r0, r0, asr lr
     ddc:	0000c400 	andeq	ip, r0, r0, lsl #8
     de0:	f3000400 	vshl.u8	d0, d0, d0
     de4:	009f5001 	addseq	r5, pc, r1
	...
     df0:	04000000 	streq	r0, [r0], #-0
     df4:	01000000 	mrseq	r0, (UNDEF: 0)
     df8:	00045000 	andeq	r5, r4, r0
     dfc:	00180000 	andseq	r0, r8, r0
     e00:	00040000 	andeq	r0, r4, r0
     e04:	9f5001f3 	svcls	0x005001f3
	...
     e10:	0000009c 	muleq	r0, ip, r0
     e14:	000000a2 	andeq	r0, r0, r2, lsr #1
     e18:	0071000a 	rsbseq	r0, r1, sl
     e1c:	401b4008 	andsmi	r4, fp, r8
     e20:	9f264024 	svcls	0x00264024
     e24:	000000a2 	andeq	r0, r0, r2, lsr #1
     e28:	000000ac 	andeq	r0, r0, ip, lsr #1
     e2c:	f603000f 			; <UNDEFINED> instruction: 0xf603000f
     e30:	94200013 	strtls	r0, [r0], #-19	; 0xffffffed
     e34:	1b400802 	blne	1002e44 <__ram_size__+0xff2e44>
     e38:	26402440 	strbcs	r2, [r0], -r0, asr #8
     e3c:	0000ac9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     e40:	0000ba00 	andeq	fp, r0, r0, lsl #20
     e44:	51000100 	mrspl	r0, (UNDEF: 16)
     e48:	000000ba 	strheq	r0, [r0], -sl
     e4c:	000000be 	strheq	r0, [r0], -lr
     e50:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
     e54:	00be9f03 	adcseq	r9, lr, r3, lsl #30
     e58:	00c00000 	sbceq	r0, r0, r0
     e5c:	00010000 	andeq	r0, r1, r0
     e60:	0000c451 	andeq	ip, r0, r1, asr r4
     e64:	0000ca00 	andeq	ip, r0, r0, lsl #20
     e68:	72000a00 	andvc	r0, r0, #0, 20
     e6c:	1b400800 	blne	1002e74 <__ram_size__+0xff2e74>
     e70:	26402440 	strbcs	r2, [r0], -r0, asr #8
     e74:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     e78:	0000d400 	andeq	sp, r0, r0, lsl #8
     e7c:	03000f00 	movweq	r0, #3840	; 0xf00
     e80:	200013f8 	strdcs	r1, [r0], -r8
     e84:	40080294 	mulmi	r8, r4, r2
     e88:	4024401b 	eormi	r4, r4, fp, lsl r0
     e8c:	00d49f26 	sbcseq	r9, r4, r6, lsr #30
     e90:	00e20000 	rsceq	r0, r2, r0
     e94:	00010000 	andeq	r0, r1, r0
     e98:	0000e252 	andeq	lr, r0, r2, asr r2
     e9c:	0000e600 	andeq	lr, r0, r0, lsl #12
     ea0:	0a000400 	beq	1ea8 <_Minimum_Stack_Size+0x1da8>
     ea4:	e69f03ff 			; <UNDEFINED> instruction: 0xe69f03ff
     ea8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     eac:	01000000 	mrseq	r0, (UNDEF: 0)
     eb0:	00ec5200 	rsceq	r5, ip, r0, lsl #4
     eb4:	00f20000 	rscseq	r0, r2, r0
     eb8:	000b0000 	andeq	r0, fp, r0
     ebc:	40080074 	andmi	r0, r8, r4, ror r0
     ec0:	4024401b 	eormi	r4, r4, fp, lsl r0
     ec4:	f29f1f26 			; <UNDEFINED> instruction: 0xf29f1f26
     ec8:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
     ecc:	10000000 	andne	r0, r0, r0
     ed0:	13fa0300 	mvnsne	r0, #0, 6
     ed4:	02942000 	addseq	r2, r4, #0
     ed8:	401b4008 	andsmi	r4, fp, r8
     edc:	1f264024 	svcne	0x00264024
     ee0:	0000fe9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
     ee4:	00011c00 	andeq	r1, r1, r0, lsl #24
     ee8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     ef4:	000003c8 	andeq	r0, r0, r8, asr #7
     ef8:	000003cc 	andeq	r0, r0, ip, asr #7
     efc:	9f300002 	svcls	0x00300002
     f00:	00000428 	andeq	r0, r0, r8, lsr #8
     f04:	0000042e 	andeq	r0, r0, lr, lsr #8
     f08:	88540001 	ldmdahi	r4, {r0}^
     f0c:	98000004 	stmdals	r0, {r2}
     f10:	01000004 	tsteq	r0, r4
     f14:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     f20:	001e0000 	andseq	r0, lr, r0
     f24:	00010000 	andeq	r0, r1, r0
     f28:	00001e50 	andeq	r1, r0, r0, asr lr
     f2c:	00002a00 	andeq	r2, r0, r0, lsl #20
     f30:	f3000400 	vshl.u8	d0, d0, d0
     f34:	2a9f5001 	bcs	fe7d4f40 <__ram_end__+0xde7c4f40>
     f38:	30000000 	andcc	r0, r0, r0
     f3c:	01000000 	mrseq	r0, (UNDEF: 0)
     f40:	00305000 	eorseq	r5, r0, r0
     f44:	003c0000 	eorseq	r0, ip, r0
     f48:	00040000 	andeq	r0, r4, r0
     f4c:	9f5001f3 	svcls	0x005001f3
     f50:	0000003c 	andeq	r0, r0, ip, lsr r0
     f54:	00000042 	andeq	r0, r0, r2, asr #32
     f58:	42500001 	subsmi	r0, r0, #1
     f5c:	54000000 	strpl	r0, [r0], #-0
     f60:	04000000 	streq	r0, [r0], #-0
     f64:	5001f300 	andpl	pc, r1, r0, lsl #6
     f68:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     f6c:	00005c00 	andeq	r5, r0, r0, lsl #24
     f70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     f7c:	0000005c 	andeq	r0, r0, ip, asr r0
     f80:	0000005e 	andeq	r0, r0, lr, asr r0
     f84:	9f300002 	svcls	0x00300002
     f88:	0000005e 	andeq	r0, r0, lr, asr r0
     f8c:	00000066 	andeq	r0, r0, r6, rrx
     f90:	00730008 	rsbseq	r0, r3, r8
     f94:	43fdff11 	mvnsmi	pc, #17, 30	; 0x44
     f98:	00729f1a 	rsbseq	r9, r2, sl, lsl pc
     f9c:	00780000 	rsbseq	r0, r8, r0
     fa0:	00010000 	andeq	r0, r1, r0
     fa4:	00007853 	andeq	r7, r0, r3, asr r8
     fa8:	00007a00 	andeq	r7, r0, r0, lsl #20
     fac:	70000200 	andvc	r0, r0, r0, lsl #4
     fb0:	00007a04 	andeq	r7, r0, r4, lsl #20
     fb4:	00008000 	andeq	r8, r0, r0
     fb8:	74000800 	strvc	r0, [r0], #-2048	; 0xfffff800
     fbc:	effd1100 	svc	0x00fd1100
     fc0:	809f1a47 	addshi	r1, pc, r7, asr #20
     fc4:	82000000 	andhi	r0, r0, #0
     fc8:	01000000 	mrseq	r0, (UNDEF: 0)
     fcc:	00825300 	addeq	r5, r2, r0, lsl #6
     fd0:	00880000 	addeq	r0, r8, r0
     fd4:	00080000 	andeq	r0, r8, r0
     fd8:	fd110074 	ldc2	0, cr0, [r1, #-464]	; 0xfffffe30
     fdc:	9f1a47ef 	svcls	0x001a47ef
     fe0:	00000088 	andeq	r0, r0, r8, lsl #1
     fe4:	00000090 	muleq	r0, r0, r0
     fe8:	90530001 	subsls	r0, r3, r1
     fec:	9a000000 	bls	ff4 <_Minimum_Stack_Size+0xef4>
     ff0:	01000000 	mrseq	r0, (UNDEF: 0)
     ff4:	009a5200 	addseq	r5, sl, r0, lsl #4
     ff8:	00a40000 	adceq	r0, r4, r0
     ffc:	00010000 	andeq	r0, r1, r0
    1000:	00000053 	andeq	r0, r0, r3, asr r0
    1004:	00000000 	andeq	r0, r0, r0
    1008:	00005c00 	andeq	r5, r0, r0, lsl #24
    100c:	00009000 	andeq	r9, r0, r0
    1010:	30000200 	andcc	r0, r0, r0, lsl #4
    1014:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1018:	00009c00 	andeq	r9, r0, r0, lsl #24
    101c:	71000700 	tstvc	r0, r0, lsl #14
    1020:	31019410 	tstcc	r1, r0, lsl r4
    1024:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1028:	00000000 	andeq	r0, r0, r0
    102c:	00da0000 	sbcseq	r0, sl, r0
    1030:	00dc0000 	sbcseq	r0, ip, r0
    1034:	00010000 	andeq	r0, r1, r0
    1038:	0000dc51 	andeq	sp, r0, r1, asr ip
    103c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1040:	f3000400 	vshl.u8	d0, d0, d0
    1044:	009f5101 	addseq	r5, pc, r1, lsl #2
    1048:	00000000 	andeq	r0, r0, r0
    104c:	da000000 	ble	1054 <_Minimum_Stack_Size+0xf54>
    1050:	dc000000 	stcle	0, cr0, [r0], {-0}
    1054:	02000000 	andeq	r0, r0, #0
    1058:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    105c:	e2000000 	and	r0, r0, #0
    1060:	01000000 	mrseq	r0, (UNDEF: 0)
    1064:	00e25100 	rsceq	r5, r2, r0, lsl #2
    1068:	00e40000 	rsceq	r0, r4, r0
    106c:	00040000 	andeq	r0, r4, r0
    1070:	9f5101f3 	svcls	0x005101f3
    1074:	000000e4 	andeq	r0, r0, r4, ror #1
    1078:	000000e8 	andeq	r0, r0, r8, ror #1
    107c:	e8510001 	ldmda	r1, {r0}^
    1080:	ec000000 	stc	0, cr0, [r0], {-0}
    1084:	04000000 	streq	r0, [r0], #-0
    1088:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    108c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1090:	00000000 	andeq	r0, r0, r0
    1094:	0000f600 	andeq	pc, r0, r0, lsl #12
    1098:	0000f800 	andeq	pc, r0, r0, lsl #16
    109c:	50000100 	andpl	r0, r0, r0, lsl #2
    10a0:	000000f8 	strdeq	r0, [r0], -r8
    10a4:	000000fe 	strdeq	r0, [r0], -lr
    10a8:	01f30004 	mvnseq	r0, r4
    10ac:	00009f50 	andeq	r9, r0, r0, asr pc
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	00f60000 	rscseq	r0, r6, r0
    10b8:	00f80000 	rscseq	r0, r8, r0
    10bc:	00020000 	andeq	r0, r2, r0
    10c0:	00f89f30 	rscseq	r9, r8, r0, lsr pc
    10c4:	00fc0000 	rscseq	r0, ip, r0
    10c8:	00070000 	andeq	r0, r7, r0
    10cc:	1a380070 	bne	e01294 <__ram_size__+0xdf1294>
    10d0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    10d4:	00000000 	andeq	r0, r0, r0
    10d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    10dc:	0a000001 	beq	10e8 <_Minimum_Stack_Size+0xfe8>
    10e0:	01000001 	tsteq	r0, r1
    10e4:	010a5000 	mrseq	r5, (UNDEF: 10)
    10e8:	01100000 	tsteq	r0, r0
    10ec:	00040000 	andeq	r0, r4, r0
    10f0:	9f5001f3 	svcls	0x005001f3
	...
    10fc:	00000108 	andeq	r0, r0, r8, lsl #2
    1100:	0000010a 	andeq	r0, r0, sl, lsl #2
    1104:	9f300002 	svcls	0x00300002
    1108:	0000010a 	andeq	r0, r0, sl, lsl #2
    110c:	0000010e 	andeq	r0, r0, lr, lsl #2
    1110:	00700007 	rsbseq	r0, r0, r7
    1114:	2e301a34 	mrccs	10, 1, r1, cr0, cr4, {1}
    1118:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    111c:	00000000 	andeq	r0, r0, r0
    1120:	00012200 	andeq	r2, r1, r0, lsl #4
    1124:	00012400 	andeq	r2, r1, r0, lsl #8
    1128:	50000100 	andpl	r0, r0, r0, lsl #2
    112c:	00000124 	andeq	r0, r0, r4, lsr #2
    1130:	0000012a 	andeq	r0, r0, sl, lsr #2
    1134:	01f30004 	mvnseq	r0, r4
    1138:	00009f50 	andeq	r9, r0, r0, asr pc
    113c:	00000000 	andeq	r0, r0, r0
    1140:	01220000 			; <UNDEFINED> instruction: 0x01220000
    1144:	01240000 			; <UNDEFINED> instruction: 0x01240000
    1148:	00020000 	andeq	r0, r2, r0
    114c:	01249f30 			; <UNDEFINED> instruction: 0x01249f30
    1150:	01280000 			; <UNDEFINED> instruction: 0x01280000
    1154:	00090000 	andeq	r0, r9, r0
    1158:	42400070 	submi	r0, r0, #112	; 0x70
    115c:	2e301a24 	vaddcs.f32	s2, s0, s9
    1160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1164:	00000000 	andeq	r0, r0, r0
    1168:	00012a00 	andeq	r2, r1, r0, lsl #20
    116c:	00012e00 	andeq	r2, r1, r0, lsl #28
    1170:	51000100 	mrspl	r0, (UNDEF: 16)
    1174:	0000012e 	andeq	r0, r0, lr, lsr #2
    1178:	0000013a 	andeq	r0, r0, sl, lsr r1
    117c:	01f30004 	mvnseq	r0, r4
    1180:	00009f51 	andeq	r9, r0, r1, asr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	012a0000 			; <UNDEFINED> instruction: 0x012a0000
    118c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
    1190:	00020000 	andeq	r0, r2, r0
    1194:	012c9f30 			; <UNDEFINED> instruction: 0x012c9f30
    1198:	013a0000 	teqeq	sl, r0
    119c:	00010000 	andeq	r0, r1, r0
    11a0:	00000053 	andeq	r0, r0, r3, asr r0
    11a4:	00000000 	andeq	r0, r0, r0
    11a8:	00012a00 	andeq	r2, r1, r0, lsl #20
    11ac:	00013200 	andeq	r3, r1, r0, lsl #4
    11b0:	30000200 	andcc	r0, r0, r0, lsl #4
    11b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11b8:	00000000 	andeq	r0, r0, r0
    11bc:	00014c00 	andeq	r4, r1, r0, lsl #24
    11c0:	00018a00 	andeq	r8, r1, r0, lsl #20
    11c4:	52000100 	andpl	r0, r0, #0, 2
    11c8:	0000018a 	andeq	r0, r0, sl, lsl #3
    11cc:	000001a2 	andeq	r0, r0, r2, lsr #3
    11d0:	01f30004 	mvnseq	r0, r4
    11d4:	01a29f52 			; <UNDEFINED> instruction: 0x01a29f52
    11d8:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    11dc:	00010000 	andeq	r0, r1, r0
    11e0:	0001a852 	andeq	sl, r1, r2, asr r8
    11e4:	0001c000 	andeq	ip, r1, r0
    11e8:	f3000400 	vshl.u8	d0, d0, d0
    11ec:	c09f5201 	addsgt	r5, pc, r1, lsl #4
    11f0:	c2000001 	andgt	r0, r0, #1
    11f4:	01000001 	tsteq	r0, r1
    11f8:	01c25200 	biceq	r5, r2, r0, lsl #4
    11fc:	01da0000 	bicseq	r0, sl, r0
    1200:	00040000 	andeq	r0, r4, r0
    1204:	9f5201f3 	svcls	0x005201f3
	...
    1210:	0000014c 	andeq	r0, r0, ip, asr #2
    1214:	00000192 	muleq	r0, r2, r1
    1218:	92530001 	subsls	r0, r3, #1
    121c:	a2000001 	andge	r0, r0, #1
    1220:	04000001 	streq	r0, [r0], #-1
    1224:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1228:	0001a29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    122c:	0001b000 	andeq	fp, r1, r0
    1230:	53000100 	movwpl	r0, #256	; 0x100
    1234:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    1238:	000001c0 	andeq	r0, r0, r0, asr #3
    123c:	01f30004 	mvnseq	r0, r4
    1240:	01c09f53 	biceq	r9, r0, r3, asr pc
    1244:	01ca0000 	biceq	r0, sl, r0
    1248:	00010000 	andeq	r0, r1, r0
    124c:	0001ca53 	andeq	ip, r1, r3, asr sl
    1250:	0001da00 	andeq	sp, r1, r0, lsl #20
    1254:	f3000400 	vshl.u8	d0, d0, d0
    1258:	009f5301 	addseq	r5, pc, r1, lsl #6
    125c:	00000000 	andeq	r0, r0, r0
    1260:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1264:	58000001 	stmdapl	r0, {r0}
    1268:	02000001 	andeq	r0, r0, #1
    126c:	589f3000 	ldmpl	pc, {ip, sp}	; <UNPREDICTABLE>
    1270:	64000001 	strvs	r0, [r0], #-1
    1274:	01000001 	tsteq	r0, r1
    1278:	01645600 	cmneq	r4, r0, lsl #12
    127c:	016a0000 	cmneq	sl, r0
    1280:	00010000 	andeq	r0, r1, r0
    1284:	00016a55 	andeq	r6, r1, r5, asr sl
    1288:	00016e00 	andeq	r6, r1, r0, lsl #28
    128c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1290:	0000016e 	andeq	r0, r0, lr, ror #2
    1294:	00000170 	andeq	r0, r0, r0, ror r1
    1298:	9f300002 	svcls	0x00300002
    129c:	00000170 	andeq	r0, r0, r0, ror r1
    12a0:	0000017c 	andeq	r0, r0, ip, ror r1
    12a4:	7c560001 	mrrcvc	0, 0, r0, r6, cr1
    12a8:	82000001 	andhi	r0, r0, #1
    12ac:	01000001 	tsteq	r0, r1
    12b0:	01825500 	orreq	r5, r2, r0, lsl #10
    12b4:	01980000 	orrseq	r0, r8, r0
    12b8:	00010000 	andeq	r0, r1, r0
    12bc:	00019854 	andeq	r9, r1, r4, asr r8
    12c0:	00019e00 	andeq	r9, r1, r0, lsl #28
    12c4:	53000100 	movwpl	r0, #256	; 0x100
    12c8:	0000019e 	muleq	r0, lr, r1
    12cc:	000001a2 	andeq	r0, r0, r2, lsr #3
    12d0:	a2520001 	subsge	r0, r2, #1
    12d4:	b6000001 	strlt	r0, [r0], -r1
    12d8:	01000001 	tsteq	r0, r1
    12dc:	01b65400 			; <UNDEFINED> instruction: 0x01b65400
    12e0:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    12e4:	00010000 	andeq	r0, r1, r0
    12e8:	0001bc53 	andeq	fp, r1, r3, asr ip
    12ec:	0001c000 	andeq	ip, r1, r0
    12f0:	52000100 	andpl	r0, r0, #0, 2
    12f4:	000001c0 	andeq	r0, r0, r0, asr #3
    12f8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    12fc:	d0540001 	subsle	r0, r4, r1
    1300:	d6000001 	strle	r0, [r0], -r1
    1304:	01000001 	tsteq	r0, r1
    1308:	01d65300 	bicseq	r5, r6, r0, lsl #6
    130c:	01da0000 	bicseq	r0, sl, r0
    1310:	00010000 	andeq	r0, r1, r0
    1314:	00000052 	andeq	r0, r0, r2, asr r0
    1318:	00000000 	andeq	r0, r0, r0
    131c:	00014c00 	andeq	r4, r1, r0, lsl #24
    1320:	00015c00 	andeq	r5, r1, r0, lsl #24
    1324:	30000200 	andcc	r0, r0, r0, lsl #4
    1328:	00015c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    132c:	00016000 	andeq	r6, r1, r0
    1330:	37000500 	strcc	r0, [r0, -r0, lsl #10]
    1334:	9f240074 	svcls	0x00240074
    1338:	00000160 	andeq	r0, r0, r0, ror #2
    133c:	00000164 	andeq	r0, r0, r4, ror #2
    1340:	64550001 	ldrbvs	r0, [r5], #-1
    1344:	68000001 	stmdavs	r0, {r0}
    1348:	09000001 	stmdbeq	r0, {r0}
    134c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    1350:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
    1354:	01689f24 	cmneq	r8, r4, lsr #30
    1358:	016e0000 	cmneq	lr, r0
    135c:	000b0000 	andeq	r0, fp, r0
    1360:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    1364:	3376711a 	cmncc	r6, #-2147483642	; 0x80000006
    1368:	6e9f241e 	mrcvs	4, 4, r2, cr15, cr14, {0}
    136c:	74000001 	strvc	r0, [r0], #-1
    1370:	02000001 	andeq	r0, r0, #1
    1374:	749f3000 	ldrvc	r3, [pc], #0	; 137c <_Minimum_Stack_Size+0x127c>
    1378:	78000001 	stmdavc	r0, {r0}
    137c:	05000001 	streq	r0, [r0, #-1]
    1380:	00743700 	rsbseq	r3, r4, r0, lsl #14
    1384:	01789f24 	cmneq	r8, r4, lsr #30
    1388:	017c0000 	cmneq	ip, r0
    138c:	00010000 	andeq	r0, r1, r0
    1390:	00017c55 	andeq	r7, r1, r5, asr ip
    1394:	00018000 	andeq	r8, r1, r0
    1398:	73000900 	movwvc	r0, #2304	; 0x900
    139c:	1aff0800 	bne	fffc33a4 <__ram_end__+0xdffb33a4>
    13a0:	9f240074 	svcls	0x00240074
    13a4:	00000180 	andeq	r0, r0, r0, lsl #3
    13a8:	00000184 	andeq	r0, r0, r4, lsl #3
    13ac:	0073000e 	rsbseq	r0, r3, lr
    13b0:	711aff08 	tstvc	sl, r8, lsl #30	; <UNPREDICTABLE>
    13b4:	71243100 			; <UNDEFINED> instruction: 0x71243100
    13b8:	9f242200 	svcls	0x00242200
    13bc:	00000190 	muleq	r0, r0, r1
    13c0:	00000194 	muleq	r0, r4, r1
    13c4:	724f0005 	subvc	r0, pc, #5
    13c8:	949f2400 	ldrls	r2, [pc], #1024	; 13d0 <_Minimum_Stack_Size+0x12d0>
    13cc:	98000001 	stmdals	r0, {r0}
    13d0:	01000001 	tsteq	r0, r1
    13d4:	01985300 	orrseq	r5, r8, r0, lsl #6
    13d8:	019c0000 	orrseq	r0, ip, r0
    13dc:	00090000 	andeq	r0, r9, r0
    13e0:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    13e4:	2400721a 	strcs	r7, [r0], #-538	; 0xfffffde6
    13e8:	0001ae9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    13ec:	0001b200 	andeq	fp, r1, r0, lsl #4
    13f0:	4f000500 	svcmi	0x00000500
    13f4:	9f240072 	svcls	0x00240072
    13f8:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    13fc:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    1400:	b6530001 	ldrblt	r0, [r3], -r1
    1404:	ba000001 	blt	1410 <_Minimum_Stack_Size+0x1310>
    1408:	09000001 	stmdbeq	r0, {r0}
    140c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1410:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    1414:	01c89f24 	biceq	r9, r8, r4, lsr #30
    1418:	01cc0000 	biceq	r0, ip, r0
    141c:	00050000 	andeq	r0, r5, r0
    1420:	2400724f 	strcs	r7, [r0], #-591	; 0xfffffdb1
    1424:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    1428:	0001d000 	andeq	sp, r1, r0
    142c:	53000100 	movwpl	r0, #256	; 0x100
    1430:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1434:	000001d4 	ldrdeq	r0, [r0], -r4
    1438:	00710009 	rsbseq	r0, r1, r9
    143c:	721aff08 	andsvc	pc, sl, #8, 30
    1440:	009f2400 	addseq	r2, pc, r0, lsl #8
    1444:	00000000 	andeq	r0, r0, r0
    1448:	ec000000 	stc	0, cr0, [r0], {-0}
    144c:	ee000001 	cdp	0, 0, cr0, cr0, cr1, {0}
    1450:	01000001 	tsteq	r0, r1
    1454:	01ee5000 	mvneq	r5, r0
    1458:	01f20000 	mvnseq	r0, r0
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5001f3 	svcls	0x005001f3
	...
    146c:	00000220 	andeq	r0, r0, r0, lsr #4
    1470:	00000228 	andeq	r0, r0, r8, lsr #4
    1474:	28510001 	ldmdacs	r1, {r0}^
    1478:	2c000002 	stccs	0, cr0, [r0], {2}
    147c:	04000002 	streq	r0, [r0], #-2
    1480:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1484:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1488:	00000000 	andeq	r0, r0, r0
    148c:	00022000 	andeq	r2, r2, r0
    1490:	00022200 	andeq	r2, r2, r0, lsl #4
    1494:	30000200 	andcc	r0, r0, r0, lsl #4
    1498:	0002229f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    149c:	00022800 	andeq	r2, r2, r0, lsl #16
    14a0:	53000100 	movwpl	r0, #256	; 0x100
    14a4:	00000228 	andeq	r0, r0, r8, lsr #4
    14a8:	0000022c 	andeq	r0, r0, ip, lsr #4
    14ac:	00510001 	subseq	r0, r1, r1
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	50000000 	andpl	r0, r0, r0
    14b8:	52000002 	andpl	r0, r0, #2
    14bc:	01000002 	tsteq	r0, r2
    14c0:	02525000 	subseq	r5, r2, #0
    14c4:	02580000 	subseq	r0, r8, #0
    14c8:	00040000 	andeq	r0, r4, r0
    14cc:	9f5001f3 	svcls	0x005001f3
	...
    14d8:	00000250 	andeq	r0, r0, r0, asr r2
    14dc:	00000252 	andeq	r0, r0, r2, asr r2
    14e0:	9f300002 	svcls	0x00300002
    14e4:	00000252 	andeq	r0, r0, r2, asr r2
    14e8:	00000256 	andeq	r0, r0, r6, asr r2
    14ec:	00700009 	rsbseq	r0, r0, r9
    14f0:	1a244140 	bne	9119f8 <__ram_size__+0x9019f8>
    14f4:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    1500:	aa000002 	bge	1510 <_Minimum_Stack_Size+0x1410>
    1504:	01000002 	tsteq	r0, r2
    1508:	02aa5100 	adceq	r5, sl, #0, 2
    150c:	02b00000 	adcseq	r0, r0, #0
    1510:	00040000 	andeq	r0, r4, r0
    1514:	9f5101f3 	svcls	0x005101f3
	...
    1520:	00000258 	andeq	r0, r0, r8, asr r2
    1524:	00000294 	muleq	r0, r4, r2
    1528:	94520001 	ldrbls	r0, [r2], #-1
    152c:	b0000002 	andlt	r0, r0, r2
    1530:	04000002 	streq	r0, [r0], #-2
    1534:	5201f300 	andpl	pc, r1, #0, 6
    1538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    153c:	00000000 	andeq	r0, r0, r0
    1540:	00025800 	andeq	r5, r2, r0, lsl #16
    1544:	00029200 	andeq	r9, r2, r0, lsl #4
    1548:	53000100 	movwpl	r0, #256	; 0x100
    154c:	00000292 	muleq	r0, r2, r2
    1550:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1554:	01f30004 	mvnseq	r0, r4
    1558:	00009f53 	andeq	r9, r0, r3, asr pc
    155c:	00000000 	andeq	r0, r0, r0
    1560:	02580000 	subseq	r0, r8, #0
    1564:	02640000 	rsbeq	r0, r4, #0
    1568:	00020000 	andeq	r0, r2, r0
    156c:	02649f30 	rsbeq	r9, r4, #48, 30	; 0xc0
    1570:	02700000 	rsbseq	r0, r0, #0
    1574:	00010000 	andeq	r0, r1, r0
    1578:	00027056 	andeq	r7, r2, r6, asr r0
    157c:	00027600 	andeq	r7, r2, r0, lsl #12
    1580:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    1584:	00000276 	andeq	r0, r0, r6, ror r2
    1588:	0000027a 	andeq	r0, r0, sl, ror r2
    158c:	7a540001 	bvc	1501598 <__ram_size__+0x14f1598>
    1590:	7c000002 	stcvc	0, cr0, [r0], {2}
    1594:	02000002 	andeq	r0, r0, #2
    1598:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    159c:	88000002 	stmdahi	r0, {r1}
    15a0:	01000002 	tsteq	r0, r2
    15a4:	02885600 	addeq	r5, r8, #0, 12
    15a8:	028e0000 	addeq	r0, lr, #0
    15ac:	00010000 	andeq	r0, r1, r0
    15b0:	00028e55 	andeq	r8, r2, r5, asr lr
    15b4:	00029200 	andeq	r9, r2, r0, lsl #4
    15b8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    15bc:	00000292 	muleq	r0, r2, r2
    15c0:	000002ac 	andeq	r0, r0, ip, lsr #5
    15c4:	ac530001 	mrrcge	0, 0, r0, r3, cr1
    15c8:	b0000002 	andlt	r0, r0, r2
    15cc:	01000002 	tsteq	r0, r2
    15d0:	00005100 	andeq	r5, r0, r0, lsl #2
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	02580000 	subseq	r0, r8, #0
    15dc:	02680000 	rsbeq	r0, r8, #0
    15e0:	00020000 	andeq	r0, r2, r0
    15e4:	02689f30 	rsbeq	r9, r8, #48, 30	; 0xc0
    15e8:	026c0000 	rsbeq	r0, ip, #0
    15ec:	00050000 	andeq	r0, r5, r0
    15f0:	24007437 	strcs	r7, [r0], #-1079	; 0xfffffbc9
    15f4:	00026c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    15f8:	00027000 	andeq	r7, r2, r0
    15fc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    1600:	00000270 	andeq	r0, r0, r0, ror r2
    1604:	00000274 	andeq	r0, r0, r4, ror r2
    1608:	00730009 	rsbseq	r0, r3, r9
    160c:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xfffff0f8
    1610:	749f2400 	ldrvc	r2, [pc], #1024	; 1618 <_Minimum_Stack_Size+0x1518>
    1614:	7a000002 	bvc	1624 <_Minimum_Stack_Size+0x1524>
    1618:	0b000002 	bleq	1628 <_Minimum_Stack_Size+0x1528>
    161c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    1620:	76711aff 			; <UNDEFINED> instruction: 0x76711aff
    1624:	9f241e33 	svcls	0x00241e33
    1628:	0000027a 	andeq	r0, r0, sl, ror r2
    162c:	00000280 	andeq	r0, r0, r0, lsl #5
    1630:	9f300002 	svcls	0x00300002
    1634:	00000280 	andeq	r0, r0, r0, lsl #5
    1638:	00000284 	andeq	r0, r0, r4, lsl #5
    163c:	74370005 	ldrtvc	r0, [r7], #-5
    1640:	849f2400 	ldrhi	r2, [pc], #1024	; 1648 <_Minimum_Stack_Size+0x1548>
    1644:	88000002 	stmdahi	r0, {r1}
    1648:	01000002 	tsteq	r0, r2
    164c:	02885500 	addeq	r5, r8, #0, 10
    1650:	028c0000 	addeq	r0, ip, #0
    1654:	00090000 	andeq	r0, r9, r0
    1658:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    165c:	2400741a 	strcs	r7, [r0], #-1050	; 0xfffffbe6
    1660:	00028c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1664:	00029000 	andeq	r9, r2, r0
    1668:	73000e00 	movwvc	r0, #3584	; 0xe00
    166c:	1aff0800 	bne	fffc3674 <__ram_end__+0xdffb3674>
    1670:	24310071 	ldrtcs	r0, [r1], #-113	; 0xffffff8f
    1674:	24220071 	strtcs	r0, [r2], #-113	; 0xffffff8f
    1678:	0002a09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    167c:	0002a400 	andeq	sl, r2, r0, lsl #8
    1680:	4f000500 	svcmi	0x00000500
    1684:	9f240072 	svcls	0x00240072
    1688:	000002a4 	andeq	r0, r0, r4, lsr #5
    168c:	000002a8 	andeq	r0, r0, r8, lsr #5
    1690:	a8540001 	ldmdage	r4, {r0}^
    1694:	aa000002 	bge	16a4 <_Minimum_Stack_Size+0x15a4>
    1698:	09000002 	stmdbeq	r0, {r1}
    169c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    16a0:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    16a4:	02aa9f24 	adceq	r9, sl, #36, 30	; 0x90
    16a8:	02b00000 	adcseq	r0, r0, #0
    16ac:	000a0000 	andeq	r0, sl, r0
    16b0:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    16b4:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    16b8:	00009f24 	andeq	r9, r0, r4, lsr #30
    16bc:	00000000 	andeq	r0, r0, r0
    16c0:	02580000 	subseq	r0, r8, #0
    16c4:	02920000 	addseq	r0, r2, #0
    16c8:	00020000 	andeq	r0, r2, r0
    16cc:	02929f30 	addseq	r9, r2, #48, 30	; 0xc0
    16d0:	02a80000 	adceq	r0, r8, #0
    16d4:	00070000 	andeq	r0, r7, r0
    16d8:	25440073 	strbcs	r0, [r4, #-115]	; 0xffffff8d
    16dc:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	b0000000 	andlt	r0, r0, r0
    16e8:	b4000002 	strlt	r0, [r0], #-2
    16ec:	01000002 	tsteq	r0, r2
    16f0:	02b45100 	adcseq	r5, r4, #0, 2
    16f4:	02c00000 	sbceq	r0, r0, #0
    16f8:	00040000 	andeq	r0, r4, r0
    16fc:	9f5101f3 	svcls	0x005101f3
	...
    1708:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    170c:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1710:	9f300002 	svcls	0x00300002
    1714:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1718:	000002c0 	andeq	r0, r0, r0, asr #5
    171c:	00530001 	subseq	r0, r3, r1
    1720:	00000000 	andeq	r0, r0, r0
    1724:	b0000000 	andlt	r0, r0, r0
    1728:	b8000002 	stmdalt	r0, {r1}
    172c:	02000002 	andeq	r0, r0, #2
    1730:	009f3000 	addseq	r3, pc, r0
    1734:	00000000 	andeq	r0, r0, r0
    1738:	c4000000 	strgt	r0, [r0], #-0
    173c:	c8000002 	stmdagt	r0, {r1}
    1740:	01000002 	tsteq	r0, r2
    1744:	02c85000 	sbceq	r5, r8, #0
    1748:	02cc0000 	sbceq	r0, ip, #0
    174c:	00040000 	andeq	r0, r4, r0
    1750:	9f5001f3 	svcls	0x005001f3
	...
    175c:	000002c4 	andeq	r0, r0, r4, asr #5
    1760:	000002c6 	andeq	r0, r0, r6, asr #5
    1764:	c6510001 	ldrbgt	r0, [r1], -r1
    1768:	cc000002 	stcgt	0, cr0, [r0], {2}
    176c:	04000002 	streq	r0, [r0], #-2
    1770:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1774:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1778:	00000000 	andeq	r0, r0, r0
    177c:	0002cc00 	andeq	ip, r2, r0, lsl #24
    1780:	0002d800 	andeq	sp, r2, r0, lsl #16
    1784:	51000100 	mrspl	r0, (UNDEF: 16)
    1788:	000002d8 	ldrdeq	r0, [r0], -r8
    178c:	000002dc 	ldrdeq	r0, [r0], -ip
    1790:	01f30004 	mvnseq	r0, r4
    1794:	00009f51 	andeq	r9, r0, r1, asr pc
    1798:	00000000 	andeq	r0, r0, r0
    179c:	02cc0000 	sbceq	r0, ip, #0
    17a0:	02ce0000 	sbceq	r0, lr, #0
    17a4:	00020000 	andeq	r0, r2, r0
    17a8:	02ce9f30 	sbceq	r9, lr, #48, 30	; 0xc0
    17ac:	02d20000 	sbcseq	r0, r2, #0
    17b0:	00010000 	andeq	r0, r1, r0
    17b4:	0002d653 	andeq	sp, r2, r3, asr r6
    17b8:	0002d800 	andeq	sp, r2, r0, lsl #16
    17bc:	53000100 	movwpl	r0, #256	; 0x100
    17c0:	000002d8 	ldrdeq	r0, [r0], -r8
    17c4:	000002dc 	ldrdeq	r0, [r0], -ip
    17c8:	00510001 	subseq	r0, r1, r1
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	e2000000 	and	r0, r0, #0
    17d4:	ea000002 	b	17e4 <_Minimum_Stack_Size+0x16e4>
    17d8:	01000002 	tsteq	r0, r2
    17dc:	02ea5100 	rsceq	r5, sl, #0, 2
    17e0:	02ee0000 	rsceq	r0, lr, #0
    17e4:	00040000 	andeq	r0, r4, r0
    17e8:	9f5101f3 	svcls	0x005101f3
	...
    17f4:	000002e2 	andeq	r0, r0, r2, ror #5
    17f8:	000002e4 	andeq	r0, r0, r4, ror #5
    17fc:	9f300002 	svcls	0x00300002
    1800:	000002e4 	andeq	r0, r0, r4, ror #5
    1804:	000002ea 	andeq	r0, r0, sl, ror #5
    1808:	ea530001 	b	14c1814 <__ram_size__+0x14b1814>
    180c:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    1810:	01000002 	tsteq	r0, r2
    1814:	00005100 	andeq	r5, r0, r0, lsl #2
    1818:	00000000 	andeq	r0, r0, r0
    181c:	03080000 	movweq	r0, #32768	; 0x8000
    1820:	03100000 	tsteq	r0, #0
    1824:	00010000 	andeq	r0, r1, r0
    1828:	00031050 	andeq	r1, r3, r0, asr r0
    182c:	00031400 	andeq	r1, r3, r0, lsl #8
    1830:	f3000400 	vshl.u8	d0, d0, d0
    1834:	009f5001 	addseq	r5, pc, r1
    1838:	00000000 	andeq	r0, r0, r0
    183c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1840:	0a000003 	beq	1854 <_Minimum_Stack_Size+0x1754>
    1844:	02000003 	andeq	r0, r0, #3
    1848:	0a9f3000 	beq	fe7cd850 <__ram_end__+0xde7bd850>
    184c:	14000003 	strne	r0, [r0], #-3
    1850:	0b000003 	bleq	1864 <_Minimum_Stack_Size+0x1764>
    1854:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1858:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    185c:	9f2e301a 	svcls	0x002e301a
	...
    1868:	00000314 	andeq	r0, r0, r4, lsl r3
    186c:	00000316 	andeq	r0, r0, r6, lsl r3
    1870:	16510001 	ldrbne	r0, [r1], -r1
    1874:	1a000003 	bne	1888 <_Minimum_Stack_Size+0x1788>
    1878:	04000003 	streq	r0, [r0], #-3
    187c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1880:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1884:	00000000 	andeq	r0, r0, r0
    1888:	00031a00 	andeq	r1, r3, r0, lsl #20
    188c:	00031e00 	andeq	r1, r3, r0, lsl #28
    1890:	50000100 	andpl	r0, r0, r0, lsl #2
    1894:	0000031e 	andeq	r0, r0, lr, lsl r3
    1898:	00000330 	andeq	r0, r0, r0, lsr r3
    189c:	01f30004 	mvnseq	r0, r4
    18a0:	00009f50 	andeq	r9, r0, r0, asr pc
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	031a0000 	tsteq	sl, #0
    18ac:	03260000 			; <UNDEFINED> instruction: 0x03260000
    18b0:	00010000 	andeq	r0, r1, r0
    18b4:	00032651 	andeq	r2, r3, r1, asr r6
    18b8:	00033000 	andeq	r3, r3, r0
    18bc:	f3000400 	vshl.u8	d0, d0, d0
    18c0:	009f5101 	addseq	r5, pc, r1, lsl #2
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	1a000000 	bne	18d0 <_Minimum_Stack_Size+0x17d0>
    18cc:	2e000003 	cdpcs	0, 0, cr0, cr0, cr3, {0}
    18d0:	02000003 	andeq	r0, r0, #3
    18d4:	2e9f3000 	cdpcs	0, 9, cr3, cr15, cr0, {0}
    18d8:	30000003 	andcc	r0, r0, r3
    18dc:	01000003 	tsteq	r0, r3
    18e0:	00005000 	andeq	r5, r0, r0
    18e4:	00000000 	andeq	r0, r0, r0
    18e8:	031a0000 	tsteq	sl, #0
    18ec:	03260000 			; <UNDEFINED> instruction: 0x03260000
    18f0:	00090000 	andeq	r0, r9, r0
    18f4:	25380071 	ldrcs	r0, [r8, #-113]!	; 0xffffff8f
    18f8:	1affff0a 	bne	1528 <_Minimum_Stack_Size+0x1428>
    18fc:	0003269f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1900:	00033000 	andeq	r3, r3, r0
    1904:	f3000a00 	vpmax.u8	d0, d0, d0
    1908:	25385101 	ldrcs	r5, [r8, #-257]!	; 0xfffffeff
    190c:	1affff0a 	bne	153c <_Minimum_Stack_Size+0x143c>
    1910:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1914:	00000000 	andeq	r0, r0, r0
    1918:	00031a00 	andeq	r1, r3, r0, lsl #20
    191c:	00031c00 	andeq	r1, r3, r0, lsl #24
    1920:	30000200 	andcc	r0, r0, r0, lsl #4
    1924:	00031c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    1928:	00032e00 	andeq	r2, r3, r0, lsl #28
    192c:	71000900 	tstvc	r0, r0, lsl #18
    1930:	1aff0800 	bne	fffc3938 <__ram_end__+0xdffb3938>
    1934:	9f1a0073 	svcls	0x001a0073
    1938:	0000032e 	andeq	r0, r0, lr, lsr #6
    193c:	00000330 	andeq	r0, r0, r0, lsr r3
    1940:	01f3000a 	mvnseq	r0, sl
    1944:	1aff0851 	bne	fffc3a90 <__ram_end__+0xdffb3a90>
    1948:	9f1a0073 	svcls	0x001a0073
	...
    1954:	00000330 	andeq	r0, r0, r0, lsr r3
    1958:	00000334 	andeq	r0, r0, r4, lsr r3
    195c:	34510001 	ldrbcc	r0, [r1], #-1
    1960:	38000003 	stmdacc	r0, {r0, r1}
    1964:	04000003 	streq	r0, [r0], #-3
    1968:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    196c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1970:	00000000 	andeq	r0, r0, r0
    1974:	00033000 	andeq	r3, r3, r0
    1978:	00033400 	andeq	r3, r3, r0, lsl #8
    197c:	71000500 	tstvc	r0, r0, lsl #10
    1980:	9f253800 	svcls	0x00253800
    1984:	00000334 	andeq	r0, r0, r4, lsr r3
    1988:	00000338 	andeq	r0, r0, r8, lsr r3
    198c:	01f30006 	mvnseq	r0, r6
    1990:	9f253851 	svcls	0x00253851
	...
    199c:	00000034 	andeq	r0, r0, r4, lsr r0
    19a0:	00000042 	andeq	r0, r0, r2, asr #32
    19a4:	42500001 	subsmi	r0, r0, #1
    19a8:	4c000000 	stcmi	0, cr0, [r0], {-0}
    19ac:	04000000 	streq	r0, [r0], #-0
    19b0:	5001f300 	andpl	pc, r1, r0, lsl #6
    19b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19b8:	00000000 	andeq	r0, r0, r0
    19bc:	00003400 	andeq	r3, r0, r0, lsl #8
    19c0:	00003800 	andeq	r3, r0, r0, lsl #16
    19c4:	30000200 	andcc	r0, r0, r0, lsl #4
    19c8:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    19cc:	00003c00 	andeq	r3, r0, r0, lsl #24
    19d0:	53000100 	movwpl	r0, #256	; 0x100
    19d4:	00000040 	andeq	r0, r0, r0, asr #32
    19d8:	00000042 	andeq	r0, r0, r2, asr #32
    19dc:	42530001 	subsmi	r0, r3, #1
    19e0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    19e4:	01000000 	mrseq	r0, (UNDEF: 0)
    19e8:	00005000 	andeq	r5, r0, r0
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	004c0000 	subeq	r0, ip, r0
    19f4:	005a0000 	subseq	r0, sl, r0
    19f8:	00010000 	andeq	r0, r1, r0
    19fc:	00005a50 	andeq	r5, r0, r0, asr sl
    1a00:	00006400 	andeq	r6, r0, r0, lsl #8
    1a04:	f3000400 	vshl.u8	d0, d0, d0
    1a08:	009f5001 	addseq	r5, pc, r1
    1a0c:	00000000 	andeq	r0, r0, r0
    1a10:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1a14:	50000000 	andpl	r0, r0, r0
    1a18:	02000000 	andeq	r0, r0, #0
    1a1c:	509f3000 	addspl	r3, pc, r0
    1a20:	54000000 	strpl	r0, [r0], #-0
    1a24:	01000000 	mrseq	r0, (UNDEF: 0)
    1a28:	00585300 	subseq	r5, r8, r0, lsl #6
    1a2c:	005a0000 	subseq	r0, sl, r0
    1a30:	00010000 	andeq	r0, r1, r0
    1a34:	00005a53 	andeq	r5, r0, r3, asr sl
    1a38:	00006400 	andeq	r6, r0, r0, lsl #8
    1a3c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a48:	00000064 	andeq	r0, r0, r4, rrx
    1a4c:	00000068 	andeq	r0, r0, r8, rrx
    1a50:	68500001 	ldmdavs	r0, {r0}^
    1a54:	70000000 	andvc	r0, r0, r0
    1a58:	04000000 	streq	r0, [r0], #-0
    1a5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a64:	00000000 	andeq	r0, r0, r0
    1a68:	00007000 	andeq	r7, r0, r0
    1a6c:	00007400 	andeq	r7, r0, r0, lsl #8
    1a70:	50000100 	andpl	r0, r0, r0, lsl #2
    1a74:	00000074 	andeq	r0, r0, r4, ror r0
    1a78:	0000007e 	andeq	r0, r0, lr, ror r0
    1a7c:	01f30004 	mvnseq	r0, r4
    1a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1a8c:	000e0000 	andeq	r0, lr, r0
    1a90:	00010000 	andeq	r0, r1, r0
    1a94:	00000e50 	andeq	r0, r0, r0, asr lr
    1a98:	00001800 	andeq	r1, r0, r0, lsl #16
    1a9c:	f3000400 	vshl.u8	d0, d0, d0
    1aa0:	009f5001 	addseq	r5, pc, r1
    1aa4:	00000000 	andeq	r0, r0, r0
    1aa8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1aac:	26000000 	strcs	r0, [r0], -r0
    1ab0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ab4:	00265000 	eoreq	r5, r6, r0
    1ab8:	00300000 	eorseq	r0, r0, r0
    1abc:	00040000 	andeq	r0, r4, r0
    1ac0:	9f5001f3 	svcls	0x005001f3
	...
    1acc:	00000030 	andeq	r0, r0, r0, lsr r0
    1ad0:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ad4:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    1ad8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1adc:	04000000 	streq	r0, [r0], #-0
    1ae0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ae4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ae8:	00000000 	andeq	r0, r0, r0
    1aec:	00008800 	andeq	r8, r0, r0, lsl #16
    1af0:	00008c00 	andeq	r8, r0, r0, lsl #24
    1af4:	30000200 	andcc	r0, r0, r0, lsl #4
    1af8:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    1afc:	00009000 	andeq	r9, r0, r0
    1b00:	70000700 	andvc	r0, r0, r0, lsl #14
    1b04:	301a3200 	andscc	r3, sl, r0, lsl #4
    1b08:	00009f2e 	andeq	r9, r0, lr, lsr #30
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	00980000 	addseq	r0, r8, r0
    1b14:	009c0000 	addseq	r0, ip, r0
    1b18:	00020000 	andeq	r0, r2, r0
    1b1c:	009c9f30 	addseq	r9, ip, r0, lsr pc
    1b20:	00a00000 	adceq	r0, r0, r0
    1b24:	00080000 	andeq	r0, r8, r0
    1b28:	20080070 	andcs	r0, r8, r0, ror r0
    1b2c:	9f2e301a 	svcls	0x002e301a
	...
    1b38:	000000a8 	andeq	r0, r0, r8, lsr #1
    1b3c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b40:	b0500001 	subslt	r0, r0, r1
    1b44:	b2000000 	andlt	r0, r0, #0
    1b48:	04000000 	streq	r0, [r0], #-0
    1b4c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b50:	0000b29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    1b54:	0000b600 	andeq	fp, r0, r0, lsl #12
    1b58:	50000100 	andpl	r0, r0, r0, lsl #2
    1b5c:	000000b6 	strheq	r0, [r0], -r6
    1b60:	000000c0 	andeq	r0, r0, r0, asr #1
    1b64:	01f30004 	mvnseq	r0, r4
    1b68:	00009f50 	andeq	r9, r0, r0, asr pc
    1b6c:	00000000 	andeq	r0, r0, r0
    1b70:	00c00000 	sbceq	r0, r0, r0
    1b74:	00c80000 	sbceq	r0, r8, r0
    1b78:	00010000 	andeq	r0, r1, r0
    1b7c:	0000c850 	andeq	ip, r0, r0, asr r8
    1b80:	0000ce00 	andeq	ip, r0, r0, lsl #28
    1b84:	f3000400 	vshl.u8	d0, d0, d0
    1b88:	ce9f5001 	cdpgt	0, 9, cr5, cr15, cr1, {0}
    1b8c:	d6000000 	strle	r0, [r0], -r0
    1b90:	01000000 	mrseq	r0, (UNDEF: 0)
    1b94:	00d65000 	sbcseq	r5, r6, r0
    1b98:	00e00000 	rsceq	r0, r0, r0
    1b9c:	00040000 	andeq	r0, r4, r0
    1ba0:	9f5001f3 	svcls	0x005001f3
	...
    1bac:	000000c0 	andeq	r0, r0, r0, asr #1
    1bb0:	000000d8 	ldrdeq	r0, [r0], -r8
    1bb4:	9f300002 	svcls	0x00300002
    1bb8:	000000d8 	ldrdeq	r0, [r0], -r8
    1bbc:	000000e0 	andeq	r0, r0, r0, ror #1
    1bc0:	00500001 	subseq	r0, r0, r1
    1bc4:	00000000 	andeq	r0, r0, r0
    1bc8:	ec000000 	stc	0, cr0, [r0], {-0}
    1bcc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1bd0:	02000001 	andeq	r0, r0, #1
    1bd4:	0e9f3400 	cdpeq	4, 9, cr3, cr15, cr0, {0}
    1bd8:	14000001 	strne	r0, [r0], #-1
    1bdc:	01000001 	tsteq	r0, r1
    1be0:	00005000 	andeq	r5, r0, r0
    1be4:	00000000 	andeq	r0, r0, r0
    1be8:	01140000 	tsteq	r4, r0
    1bec:	011b0000 	tsteq	fp, r0
    1bf0:	00010000 	andeq	r0, r1, r0
    1bf4:	00011b50 	andeq	r1, r1, r0, asr fp
    1bf8:	00014c00 	andeq	r4, r1, r0, lsl #24
    1bfc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1c08:	00000114 	andeq	r0, r0, r4, lsl r1
    1c0c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1c10:	9f340002 	svcls	0x00340002
    1c14:	0000011c 	andeq	r0, r0, ip, lsl r1
    1c18:	00000139 	andeq	r0, r0, r9, lsr r1
    1c1c:	3a500001 	bcc	1401c28 <__ram_size__+0x13f1c28>
    1c20:	40000001 	andmi	r0, r0, r1
    1c24:	01000001 	tsteq	r0, r1
    1c28:	01425000 	mrseq	r5, (UNDEF: 66)
    1c2c:	014c0000 	mrseq	r0, (UNDEF: 76)
    1c30:	00010000 	andeq	r0, r1, r0
    1c34:	00000050 	andeq	r0, r0, r0, asr r0
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00014c00 	andeq	r4, r1, r0, lsl #24
    1c40:	00015400 	andeq	r5, r1, r0, lsl #8
    1c44:	50000100 	andpl	r0, r0, r0, lsl #2
    1c48:	00000154 	andeq	r0, r0, r4, asr r1
    1c4c:	00000188 	andeq	r0, r0, r8, lsl #3
    1c50:	88550001 	ldmdahi	r5, {r0}^
    1c54:	8c000001 	stchi	0, cr0, [r0], {1}
    1c58:	04000001 	streq	r0, [r0], #-1
    1c5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1c60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	00014c00 	andeq	r4, r1, r0, lsl #24
    1c6c:	00015800 	andeq	r5, r1, r0, lsl #16
    1c70:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1c74:	0001589f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    1c78:	00016200 	andeq	r6, r1, r0, lsl #4
    1c7c:	50000100 	andpl	r0, r0, r0, lsl #2
    1c80:	00000178 	andeq	r0, r0, r8, ror r1
    1c84:	0000018c 	andeq	r0, r0, ip, lsl #3
    1c88:	00500001 	subseq	r0, r0, r1
    1c8c:	00000000 	andeq	r0, r0, r0
    1c90:	8c000000 	stchi	0, cr0, [r0], {-0}
    1c94:	96000001 	strls	r0, [r0], -r1
    1c98:	02000001 	andeq	r0, r0, #1
    1c9c:	969f3400 	ldrls	r3, [pc], r0, lsl #8
    1ca0:	a0000001 	andge	r0, r0, r1
    1ca4:	01000001 	tsteq	r0, r1
    1ca8:	01b45000 			; <UNDEFINED> instruction: 0x01b45000
    1cac:	01c80000 	biceq	r0, r8, r0
    1cb0:	00010000 	andeq	r0, r1, r0
    1cb4:	00000050 	andeq	r0, r0, r0, asr r0
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	0001c800 	andeq	ip, r1, r0, lsl #16
    1cc0:	0001d200 	andeq	sp, r1, r0, lsl #4
    1cc4:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1cc8:	0001d29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    1ccc:	0001de00 	andeq	sp, r1, r0, lsl #28
    1cd0:	50000100 	andpl	r0, r0, r0, lsl #2
    1cd4:	000001fa 	strdeq	r0, [r0], -sl
    1cd8:	00000206 	andeq	r0, r0, r6, lsl #4
    1cdc:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1ce0:	38000002 	stmdacc	r0, {r1}
    1ce4:	01000002 	tsteq	r0, r2
    1ce8:	00005000 	andeq	r5, r0, r0
    1cec:	00000000 	andeq	r0, r0, r0
    1cf0:	02380000 	eorseq	r0, r8, #0
    1cf4:	023e0000 	eorseq	r0, lr, #0
    1cf8:	00010000 	andeq	r0, r1, r0
    1cfc:	00023e50 	andeq	r3, r2, r0, asr lr
    1d00:	00027a00 	andeq	r7, r2, r0, lsl #20
    1d04:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1d08:	0000027a 	andeq	r0, r0, sl, ror r2
    1d0c:	00000280 	andeq	r0, r0, r0, lsl #5
    1d10:	01f30004 	mvnseq	r0, r4
    1d14:	00009f50 	andeq	r9, r0, r0, asr pc
    1d18:	00000000 	andeq	r0, r0, r0
    1d1c:	02380000 	eorseq	r0, r8, #0
    1d20:	02430000 	subeq	r0, r3, #0
    1d24:	00010000 	andeq	r0, r1, r0
    1d28:	00024351 	andeq	r4, r2, r1, asr r3
    1d2c:	00026200 	andeq	r6, r2, r0, lsl #4
    1d30:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    1d34:	00000262 	andeq	r0, r0, r2, ror #4
    1d38:	00000280 	andeq	r0, r0, r0, lsl #5
    1d3c:	01f30004 	mvnseq	r0, r4
    1d40:	00009f51 	andeq	r9, r0, r1, asr pc
    1d44:	00000000 	andeq	r0, r0, r0
    1d48:	02380000 	eorseq	r0, r8, #0
    1d4c:	02440000 	subeq	r0, r4, #0
    1d50:	00020000 	andeq	r0, r2, r0
    1d54:	02449f34 	subeq	r9, r4, #52, 30	; 0xd0
    1d58:	024c0000 	subeq	r0, ip, #0
    1d5c:	00010000 	andeq	r0, r1, r0
    1d60:	00025c50 	andeq	r5, r2, r0, asr ip
    1d64:	00026600 	andeq	r6, r2, r0, lsl #12
    1d68:	50000100 	andpl	r0, r0, r0, lsl #2
    1d6c:	0000026a 	andeq	r0, r0, sl, ror #4
    1d70:	00000280 	andeq	r0, r0, r0, lsl #5
    1d74:	00500001 	subseq	r0, r0, r1
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	80000000 	andhi	r0, r0, r0
    1d80:	86000002 	strhi	r0, [r0], -r2
    1d84:	01000002 	tsteq	r0, r2
    1d88:	02865000 	addeq	r5, r6, #0
    1d8c:	02b20000 	adcseq	r0, r2, #0
    1d90:	00010000 	andeq	r0, r1, r0
    1d94:	0002b255 	andeq	fp, r2, r5, asr r2
    1d98:	0002b800 	andeq	fp, r2, r0, lsl #16
    1d9c:	f3000400 	vshl.u8	d0, d0, d0
    1da0:	009f5001 	addseq	r5, pc, r1
    1da4:	00000000 	andeq	r0, r0, r0
    1da8:	80000000 	andhi	r0, r0, r0
    1dac:	8b000002 	blhi	1dbc <_Minimum_Stack_Size+0x1cbc>
    1db0:	01000002 	tsteq	r0, r2
    1db4:	028b5100 	addeq	r5, fp, #0, 2
    1db8:	02b80000 	adcseq	r0, r8, #0
    1dbc:	00040000 	andeq	r0, r4, r0
    1dc0:	9f5101f3 	svcls	0x005101f3
	...
    1dcc:	00000280 	andeq	r0, r0, r0, lsl #5
    1dd0:	0000028c 	andeq	r0, r0, ip, lsl #5
    1dd4:	9f340002 	svcls	0x00340002
    1dd8:	0000028c 	andeq	r0, r0, ip, lsl #5
    1ddc:	00000294 	muleq	r0, r4, r2
    1de0:	a2500001 	subsge	r0, r0, #1
    1de4:	b8000002 	stmdalt	r0, {r1}
    1de8:	01000002 	tsteq	r0, r2
    1dec:	00005000 	andeq	r5, r0, r0
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	02b80000 	adcseq	r0, r8, #0
    1df8:	02be0000 	adcseq	r0, lr, #0
    1dfc:	00010000 	andeq	r0, r1, r0
    1e00:	0002be50 	andeq	fp, r2, r0, asr lr
    1e04:	0002f600 	andeq	pc, r2, r0, lsl #12
    1e08:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1e0c:	000002f6 	strdeq	r0, [r0], -r6
    1e10:	00000300 	andeq	r0, r0, r0, lsl #6
    1e14:	01f30004 	mvnseq	r0, r4
    1e18:	00009f50 	andeq	r9, r0, r0, asr pc
    1e1c:	00000000 	andeq	r0, r0, r0
    1e20:	02b80000 	adcseq	r0, r8, #0
    1e24:	02c30000 	sbceq	r0, r3, #0
    1e28:	00010000 	andeq	r0, r1, r0
    1e2c:	0002c351 	andeq	ip, r2, r1, asr r3
    1e30:	00030000 	andeq	r0, r3, r0
    1e34:	f3000400 	vshl.u8	d0, d0, d0
    1e38:	009f5101 	addseq	r5, pc, r1, lsl #2
    1e3c:	00000000 	andeq	r0, r0, r0
    1e40:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1e44:	c4000002 	strgt	r0, [r0], #-2
    1e48:	02000002 	andeq	r0, r0, #2
    1e4c:	c49f3400 	ldrgt	r3, [pc], #1024	; 1e54 <_Minimum_Stack_Size+0x1d54>
    1e50:	da000002 	ble	1e60 <_Minimum_Stack_Size+0x1d60>
    1e54:	01000002 	tsteq	r0, r2
    1e58:	02e65000 	rsceq	r5, r6, #0
    1e5c:	03000000 	movweq	r0, #0
    1e60:	00010000 	andeq	r0, r1, r0
    1e64:	00000050 	andeq	r0, r0, r0, asr r0
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00030000 	andeq	r0, r3, r0
    1e70:	00030400 	andeq	r0, r3, r0, lsl #8
    1e74:	50000100 	andpl	r0, r0, r0, lsl #2
    1e78:	00000304 	andeq	r0, r0, r4, lsl #6
    1e7c:	00000306 	andeq	r0, r0, r6, lsl #6
    1e80:	00700004 	rsbseq	r0, r0, r4
    1e84:	03069f20 	movweq	r9, #28448	; 0x6f20
    1e88:	03100000 	tsteq	r0, #0
    1e8c:	00040000 	andeq	r0, r4, r0
    1e90:	9f200074 	svcls	0x00200074
    1e94:	00000310 	andeq	r0, r0, r0, lsl r3
    1e98:	0000036a 	andeq	r0, r0, sl, ror #6
    1e9c:	6a540001 	bvs	1501ea8 <__ram_size__+0x14f1ea8>
    1ea0:	9c000003 	stcls	0, cr0, [r0], {3}
    1ea4:	05000003 	streq	r0, [r0, #-3]
    1ea8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1eac:	00009f20 	andeq	r9, r0, r0, lsr #30
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	03040000 	movweq	r0, #16384	; 0x4000
    1eb8:	03060000 	movweq	r0, #24576	; 0x6000
    1ebc:	00070000 	andeq	r0, r7, r0
    1ec0:	08200070 	stmdaeq	r0!, {r4, r5, r6}
    1ec4:	069f1aff 			; <UNDEFINED> instruction: 0x069f1aff
    1ec8:	10000003 	andne	r0, r0, r3
    1ecc:	07000003 	streq	r0, [r0, -r3]
    1ed0:	20007400 	andcs	r7, r0, r0, lsl #8
    1ed4:	9f1aff08 	svcls	0x001aff08
    1ed8:	00000310 	andeq	r0, r0, r0, lsl r3
    1edc:	0000036a 	andeq	r0, r0, sl, ror #6
    1ee0:	00740006 	rsbseq	r0, r4, r6
    1ee4:	9f1aff08 	svcls	0x001aff08
    1ee8:	0000036a 	andeq	r0, r0, sl, ror #6
    1eec:	0000039c 	muleq	r0, ip, r3
    1ef0:	01f30008 	mvnseq	r0, r8
    1ef4:	ff082050 			; <UNDEFINED> instruction: 0xff082050
    1ef8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	03040000 	movweq	r0, #16384	; 0x4000
    1f04:	03060000 	movweq	r0, #24576	; 0x6000
    1f08:	00090000 	andeq	r0, r9, r0
    1f0c:	38200070 	stmdacc	r0!, {r4, r5, r6}
    1f10:	1aff0825 	bne	fffc3fac <__ram_end__+0xdffb3fac>
    1f14:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1f18:	00031000 	andeq	r1, r3, r0
    1f1c:	74000900 	strvc	r0, [r0], #-2304	; 0xfffff700
    1f20:	25382000 	ldrcs	r2, [r8, #-0]!
    1f24:	9f1aff08 	svcls	0x001aff08
    1f28:	00000310 	andeq	r0, r0, r0, lsl r3
    1f2c:	0000036a 	andeq	r0, r0, sl, ror #6
    1f30:	00740008 	rsbseq	r0, r4, r8
    1f34:	ff082538 			; <UNDEFINED> instruction: 0xff082538
    1f38:	036a9f1a 	cmneq	sl, #26, 30	; 0x68
    1f3c:	039c0000 	orrseq	r0, ip, #0
    1f40:	000a0000 	andeq	r0, sl, r0
    1f44:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1f48:	ff082538 			; <UNDEFINED> instruction: 0xff082538
    1f4c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	03040000 	movweq	r0, #16384	; 0x4000
    1f58:	03060000 	movweq	r0, #24576	; 0x6000
    1f5c:	00090000 	andeq	r0, r9, r0
    1f60:	40200070 	eormi	r0, r0, r0, ror r0
    1f64:	1aff0825 	bne	fffc4000 <__ram_end__+0xdffb4000>
    1f68:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1f6c:	00031000 	andeq	r1, r3, r0
    1f70:	74000900 	strvc	r0, [r0], #-2304	; 0xfffff700
    1f74:	25402000 	strbcs	r2, [r0, #-0]
    1f78:	9f1aff08 	svcls	0x001aff08
    1f7c:	00000310 	andeq	r0, r0, r0, lsl r3
    1f80:	0000036a 	andeq	r0, r0, sl, ror #6
    1f84:	00740008 	rsbseq	r0, r4, r8
    1f88:	ff082540 			; <UNDEFINED> instruction: 0xff082540
    1f8c:	036a9f1a 	cmneq	sl, #26, 30	; 0x68
    1f90:	039c0000 	orrseq	r0, ip, #0
    1f94:	000a0000 	andeq	r0, sl, r0
    1f98:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1f9c:	ff082540 			; <UNDEFINED> instruction: 0xff082540
    1fa0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fa4:	00000000 	andeq	r0, r0, r0
    1fa8:	03040000 	movweq	r0, #16384	; 0x4000
    1fac:	03060000 	movweq	r0, #24576	; 0x6000
    1fb0:	00060000 	andeq	r0, r6, r0
    1fb4:	48200070 	stmdami	r0!, {r4, r5, r6}
    1fb8:	03069f25 	movweq	r9, #28453	; 0x6f25
    1fbc:	03100000 	tsteq	r0, #0
    1fc0:	00060000 	andeq	r0, r6, r0
    1fc4:	48200074 	stmdami	r0!, {r2, r4, r5, r6}
    1fc8:	03109f25 	tsteq	r0, #37, 30	; 0x94
    1fcc:	036a0000 	cmneq	sl, #0
    1fd0:	00050000 	andeq	r0, r5, r0
    1fd4:	25480074 	strbcs	r0, [r8, #-116]	; 0xffffff8c
    1fd8:	00036a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    1fdc:	00039c00 	andeq	r9, r3, r0, lsl #24
    1fe0:	f3000700 	vabd.u8	d0, d0, d0
    1fe4:	48205001 	stmdami	r0!, {r0, ip, lr}
    1fe8:	00009f25 	andeq	r9, r0, r5, lsr #30
    1fec:	00000000 	andeq	r0, r0, r0
    1ff0:	03000000 	movweq	r0, #0
    1ff4:	030a0000 	movweq	r0, #40960	; 0xa000
    1ff8:	00020000 	andeq	r0, r2, r0
    1ffc:	030a9f34 	movweq	r9, #44852	; 0xaf34
    2000:	032e0000 			; <UNDEFINED> instruction: 0x032e0000
    2004:	00010000 	andeq	r0, r1, r0
    2008:	00033450 	andeq	r3, r3, r0, asr r4
    200c:	00033800 	andeq	r3, r3, r0, lsl #16
    2010:	50000100 	andpl	r0, r0, r0, lsl #2
    2014:	0000033e 	andeq	r0, r0, lr, lsr r3
    2018:	00000344 	andeq	r0, r0, r4, asr #6
    201c:	4e500001 	cdpmi	0, 5, cr0, cr0, cr1, {0}
    2020:	52000003 	andpl	r0, r0, #3
    2024:	01000003 	tsteq	r0, r3
    2028:	03645000 	cmneq	r4, #0
    202c:	03680000 	cmneq	r8, #0
    2030:	00010000 	andeq	r0, r1, r0
    2034:	00037e50 	andeq	r7, r3, r0, asr lr
    2038:	00039c00 	andeq	r9, r3, r0, lsl #24
    203c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2048:	0000039c 	muleq	r0, ip, r3
    204c:	000003a4 	andeq	r0, r0, r4, lsr #7
    2050:	a4500001 	ldrbge	r0, [r0], #-1
    2054:	28000003 	stmdacs	r0, {r0, r1}
    2058:	04000004 	streq	r0, [r0], #-4
    205c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2060:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2064:	00000000 	andeq	r0, r0, r0
    2068:	00039c00 	andeq	r9, r3, r0, lsl #24
    206c:	0003a800 	andeq	sl, r3, r0, lsl #16
    2070:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2074:	0003a89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2078:	0003b400 	andeq	fp, r3, r0, lsl #8
    207c:	50000100 	andpl	r0, r0, r0, lsl #2
    2080:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2084:	000003f6 	strdeq	r0, [r0], -r6
    2088:	fa500001 	blx	1402094 <__ram_size__+0x13f2094>
    208c:	28000003 	stmdacs	r0, {r0, r1}
    2090:	01000004 	tsteq	r0, r4
    2094:	00005000 	andeq	r5, r0, r0
    2098:	00000000 	andeq	r0, r0, r0
    209c:	04280000 	strteq	r0, [r8], #-0
    20a0:	043a0000 	ldrteq	r0, [sl], #-0
    20a4:	00010000 	andeq	r0, r1, r0
    20a8:	00043a50 	andeq	r3, r4, r0, asr sl
    20ac:	00047c00 	andeq	r7, r4, r0, lsl #24
    20b0:	f3000400 	vshl.u8	d0, d0, d0
    20b4:	009f5001 	addseq	r5, pc, r1
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    20c0:	41000004 	tstmi	r0, r4
    20c4:	01000004 	tsteq	r0, r4
    20c8:	04415100 	strbeq	r5, [r1], #-256	; 0xffffff00
    20cc:	047c0000 	ldrbteq	r0, [ip], #-0
    20d0:	00040000 	andeq	r0, r4, r0
    20d4:	9f5101f3 	svcls	0x005101f3
	...
    20e0:	00000428 	andeq	r0, r0, r8, lsr #8
    20e4:	00000441 	andeq	r0, r0, r1, asr #8
    20e8:	41520001 	cmpmi	r2, r1
    20ec:	7c000004 	stcvc	0, cr0, [r0], {4}
    20f0:	04000004 	streq	r0, [r0], #-4
    20f4:	5201f300 	andpl	pc, r1, #0, 6
    20f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20fc:	00000000 	andeq	r0, r0, r0
    2100:	00042800 	andeq	r2, r4, r0, lsl #16
    2104:	00044200 	andeq	r4, r4, r0, lsl #4
    2108:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    210c:	0004429f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    2110:	00044c00 	andeq	r4, r4, r0, lsl #24
    2114:	50000100 	andpl	r0, r0, r0, lsl #2
    2118:	00000460 	andeq	r0, r0, r0, ror #8
    211c:	0000047c 	andeq	r0, r0, ip, ror r4
    2120:	00500001 	subseq	r0, r0, r1
	...
    212c:	26000000 	strcs	r0, [r0], -r0
    2130:	01000000 	mrseq	r0, (UNDEF: 0)
    2134:	00265000 	eoreq	r5, r6, r0
    2138:	00300000 	eorseq	r0, r0, r0
    213c:	00040000 	andeq	r0, r4, r0
    2140:	9f5001f3 	svcls	0x005001f3
    2144:	00000030 	andeq	r0, r0, r0, lsr r0
    2148:	0000004a 	andeq	r0, r0, sl, asr #32
    214c:	4a500001 	bmi	1402158 <__ram_size__+0x13f2158>
    2150:	54000000 	strpl	r0, [r0], #-0
    2154:	04000000 	streq	r0, [r0], #-0
    2158:	5001f300 	andpl	pc, r1, r0, lsl #6
    215c:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2160:	00005800 	andeq	r5, r0, r0, lsl #16
    2164:	50000100 	andpl	r0, r0, r0, lsl #2
    2168:	00000058 	andeq	r0, r0, r8, asr r0
    216c:	00000062 	andeq	r0, r0, r2, rrx
    2170:	01f30004 	mvnseq	r0, r4
    2174:	00629f50 	rsbeq	r9, r2, r0, asr pc
    2178:	00660000 	rsbeq	r0, r6, r0
    217c:	00010000 	andeq	r0, r1, r0
    2180:	00006650 	andeq	r6, r0, r0, asr r6
    2184:	00007000 	andeq	r7, r0, r0
    2188:	f3000400 	vshl.u8	d0, d0, d0
    218c:	709f5001 	addsvc	r5, pc, r1
    2190:	74000000 	strvc	r0, [r0], #-0
    2194:	01000000 	mrseq	r0, (UNDEF: 0)
    2198:	00745000 	rsbseq	r5, r4, r0
    219c:	007e0000 	rsbseq	r0, lr, r0
    21a0:	00040000 	andeq	r0, r4, r0
    21a4:	9f5001f3 	svcls	0x005001f3
    21a8:	0000007e 	andeq	r0, r0, lr, ror r0
    21ac:	00000082 	andeq	r0, r0, r2, lsl #1
    21b0:	82500001 	subshi	r0, r0, #1
    21b4:	8c000000 	stchi	0, cr0, [r0], {-0}
    21b8:	04000000 	streq	r0, [r0], #-0
    21bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    21c0:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    21c4:	00009200 	andeq	r9, r0, r0, lsl #4
    21c8:	50000100 	andpl	r0, r0, r0, lsl #2
    21cc:	00000092 	muleq	r0, r2, r0
    21d0:	000000a4 	andeq	r0, r0, r4, lsr #1
    21d4:	01f30004 	mvnseq	r0, r4
    21d8:	00a49f50 	adceq	r9, r4, r0, asr pc
    21dc:	00b00000 	adcseq	r0, r0, r0
    21e0:	00010000 	andeq	r0, r1, r0
    21e4:	00000050 	andeq	r0, r0, r0, asr r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	0000c600 	andeq	ip, r0, r0, lsl #12
    21f0:	0000e400 	andeq	lr, r0, r0, lsl #8
    21f4:	51000100 	mrspl	r0, (UNDEF: 16)
    21f8:	000000e4 	andeq	r0, r0, r4, ror #1
    21fc:	0000016a 	andeq	r0, r0, sl, ror #2
    2200:	01f30004 	mvnseq	r0, r4
    2204:	00009f51 	andeq	r9, r0, r1, asr pc
    2208:	00000000 	andeq	r0, r0, r0
    220c:	00c60000 	sbceq	r0, r6, r0
    2210:	00d80000 	sbcseq	r0, r8, r0
    2214:	00020000 	andeq	r0, r2, r0
    2218:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    221c:	00dc0000 	sbcseq	r0, ip, r0
    2220:	00060000 	andeq	r0, r6, r0
    2224:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    2228:	00dc9f1a 	sbcseq	r9, ip, sl, lsl pc
    222c:	016a0000 	cmneq	sl, r0
    2230:	00010000 	andeq	r0, r1, r0
    2234:	00000053 	andeq	r0, r0, r3, asr r0
    2238:	00000000 	andeq	r0, r0, r0
    223c:	0000c600 	andeq	ip, r0, r0, lsl #12
    2240:	0000ee00 	andeq	lr, r0, r0, lsl #28
    2244:	30000200 	andcc	r0, r0, r0, lsl #4
    2248:	0000f29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    224c:	00012000 	andeq	r2, r1, r0
    2250:	76000a00 	strvc	r0, [r0], -r0, lsl #20
    2254:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    2258:	1a00771a 	bne	1fec8 <__ram_size__+0xfec8>
    225c:	0001389f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2260:	00016600 	andeq	r6, r1, r0, lsl #12
    2264:	76000a00 	strvc	r0, [r0], -r0, lsl #20
    2268:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    226c:	1a00751a 	bne	1f6dc <__ram_size__+0xf6dc>
    2270:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2274:	00000000 	andeq	r0, r0, r0
    2278:	0000c600 	andeq	ip, r0, r0, lsl #12
    227c:	0000ee00 	andeq	lr, r0, r0, lsl #28
    2280:	30000200 	andcc	r0, r0, r0, lsl #4
    2284:	0000ee9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    2288:	00012000 	andeq	r2, r1, r0
    228c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2290:	00000126 	andeq	r0, r0, r6, lsr #2
    2294:	00000130 	andeq	r0, r0, r0, lsr r1
    2298:	9f300002 	svcls	0x00300002
    229c:	00000130 	andeq	r0, r0, r0, lsr r1
    22a0:	00000166 	andeq	r0, r0, r6, ror #2
    22a4:	00540001 	subseq	r0, r4, r1
    22a8:	00000000 	andeq	r0, r0, r0
    22ac:	c6000000 	strgt	r0, [r0], -r0
    22b0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    22b4:	02000000 	andeq	r0, r0, #0
    22b8:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
    22bc:	fa000000 	blx	22c4 <_Minimum_Stack_Size+0x21c4>
    22c0:	01000000 	mrseq	r0, (UNDEF: 0)
    22c4:	00fa5700 	rscseq	r5, sl, r0, lsl #14
    22c8:	01060000 	mrseq	r0, (UNDEF: 6)
    22cc:	00010000 	andeq	r0, r1, r0
    22d0:	00010655 	andeq	r0, r1, r5, asr r6
    22d4:	00011800 	andeq	r1, r1, r0, lsl #16
    22d8:	74000500 	strvc	r0, [r0], #-1280	; 0xfffffb00
    22dc:	9f243200 	svcls	0x00243200
    22e0:	00000138 	andeq	r0, r0, r8, lsr r1
    22e4:	00000140 	andeq	r0, r0, r0, asr #2
    22e8:	40550001 	subsmi	r0, r5, r1
    22ec:	4c000001 	stcmi	0, cr0, [r0], {1}
    22f0:	01000001 	tsteq	r0, r1
    22f4:	014c5700 	cmpeq	ip, r0, lsl #14
    22f8:	015e0000 	cmpeq	lr, r0
    22fc:	00050000 	andeq	r0, r5, r0
    2300:	24320074 	ldrtcs	r0, [r2], #-116	; 0xffffff8c
    2304:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2308:	00000000 	andeq	r0, r0, r0
    230c:	0000c600 	andeq	ip, r0, r0, lsl #12
    2310:	0000e400 	andeq	lr, r0, r0, lsl #8
    2314:	30000200 	andcc	r0, r0, r0, lsl #4
    2318:	0000e49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    231c:	00012000 	andeq	r2, r1, r0
    2320:	51000100 	mrspl	r0, (UNDEF: 16)
    2324:	00000126 	andeq	r0, r0, r6, lsr #2
    2328:	00000166 	andeq	r0, r0, r6, ror #2
    232c:	00510001 	subseq	r0, r1, r1
    2330:	00000000 	andeq	r0, r0, r0
    2334:	c6000000 	strgt	r0, [r0], -r0
    2338:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    233c:	02000000 	andeq	r0, r0, #0
    2340:	fa9f3000 	blx	fe7ce348 <__ram_end__+0xde7be348>
    2344:	06000000 	streq	r0, [r0], -r0
    2348:	05000001 	streq	r0, [r0, #-1]
    234c:	00753f00 	rsbseq	r3, r5, r0, lsl #30
    2350:	01069f24 	tsteq	r6, r4, lsr #30
    2354:	01180000 	tsteq	r8, r0
    2358:	00070000 	andeq	r0, r7, r0
    235c:	3200743f 	andcc	r7, r0, #1056964608	; 0x3f000000
    2360:	409f2424 	addsmi	r2, pc, r4, lsr #8
    2364:	4c000001 	stcmi	0, cr0, [r0], {1}
    2368:	05000001 	streq	r0, [r0, #-1]
    236c:	00773f00 	rsbseq	r3, r7, r0, lsl #30
    2370:	014c9f24 	cmpeq	ip, r4, lsr #30
    2374:	015e0000 	cmpeq	lr, r0
    2378:	00070000 	andeq	r0, r7, r0
    237c:	3200743f 	andcc	r7, r0, #1056964608	; 0x3f000000
    2380:	009f2424 	addseq	r2, pc, r4, lsr #8
    2384:	00000000 	andeq	r0, r0, r0
    2388:	7a000000 	bvc	2390 <_Minimum_Stack_Size+0x2290>
    238c:	82000001 	andhi	r0, r0, #1
    2390:	01000001 	tsteq	r0, r1
    2394:	01825000 	orreq	r5, r2, r0
    2398:	01860000 	orreq	r0, r6, r0
    239c:	00040000 	andeq	r0, r4, r0
    23a0:	9f5001f3 	svcls	0x005001f3
	...
    23ac:	0000017a 	andeq	r0, r0, sl, ror r1
    23b0:	0000017c 	andeq	r0, r0, ip, ror r1
    23b4:	9f300002 	svcls	0x00300002
    23b8:	0000017c 	andeq	r0, r0, ip, ror r1
    23bc:	00000186 	andeq	r0, r0, r6, lsl #3
    23c0:	0071000c 	rsbseq	r0, r1, ip
    23c4:	1affff0a 	bne	1ff4 <_Minimum_Stack_Size+0x1ef4>
    23c8:	301a0073 	andscc	r0, sl, r3, ror r0
    23cc:	00009f2e 	andeq	r9, r0, lr, lsr #30
    23d0:	00000000 	andeq	r0, r0, r0
    23d4:	01860000 	orreq	r0, r6, r0
    23d8:	01880000 	orreq	r0, r8, r0
    23dc:	00010000 	andeq	r0, r1, r0
    23e0:	00018850 	andeq	r8, r1, r0, asr r8
    23e4:	00018c00 	andeq	r8, r1, r0, lsl #24
    23e8:	f3000400 	vshl.u8	d0, d0, d0
    23ec:	009f5001 	addseq	r5, pc, r1
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	8c000000 	stchi	0, cr0, [r0], {-0}
    23f8:	94000001 	strls	r0, [r0], #-1
    23fc:	01000001 	tsteq	r0, r1
    2400:	01945000 	orrseq	r5, r4, r0
    2404:	01980000 	orrseq	r0, r8, r0
    2408:	00040000 	andeq	r0, r4, r0
    240c:	9f5001f3 	svcls	0x005001f3
	...
    2418:	0000018c 	andeq	r0, r0, ip, lsl #3
    241c:	0000018e 	andeq	r0, r0, lr, lsl #3
    2420:	9f300002 	svcls	0x00300002
    2424:	0000018e 	andeq	r0, r0, lr, lsl #3
    2428:	00000198 	muleq	r0, r8, r1
    242c:	0071000c 	rsbseq	r0, r1, ip
    2430:	1affff0a 	bne	2060 <_Minimum_Stack_Size+0x1f60>
    2434:	301a0073 	andscc	r0, sl, r3, ror r0
    2438:	00009f2e 	andeq	r9, r0, lr, lsr #30
    243c:	00000000 	andeq	r0, r0, r0
    2440:	01980000 	orrseq	r0, r8, r0
    2444:	019a0000 	orrseq	r0, sl, r0
    2448:	00010000 	andeq	r0, r1, r0
    244c:	00019a50 	andeq	r9, r1, r0, asr sl
    2450:	00019e00 	andeq	r9, r1, r0, lsl #28
    2454:	f3000400 	vshl.u8	d0, d0, d0
    2458:	009f5001 	addseq	r5, pc, r1
    245c:	00000000 	andeq	r0, r0, r0
    2460:	b4000000 	strlt	r0, [r0], #-0
    2464:	b8000001 	stmdalt	r0, {r0}
    2468:	04000001 	streq	r0, [r0], #-1
    246c:	243c4000 	ldrtcs	r4, [ip], #-0
    2470:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2474:	0001c000 	andeq	ip, r1, r0
    2478:	53000100 	movwpl	r0, #256	; 0x100
	...
    2484:	000001c4 	andeq	r0, r0, r4, asr #3
    2488:	000001d6 	ldrdeq	r0, [r0], -r6
    248c:	d6500001 	ldrble	r0, [r0], -r1
    2490:	e0000001 	and	r0, r0, r1
    2494:	04000001 	streq	r0, [r0], #-1
    2498:	5001f300 	andpl	pc, r1, r0, lsl #6
    249c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24a0:	00000000 	andeq	r0, r0, r0
    24a4:	0001c400 	andeq	ip, r1, r0, lsl #8
    24a8:	0001d200 	andeq	sp, r1, r0, lsl #4
    24ac:	51000100 	mrspl	r0, (UNDEF: 16)
    24b0:	000001d2 	ldrdeq	r0, [r0], -r2
    24b4:	000001e0 	andeq	r0, r0, r0, ror #3
    24b8:	01f30004 	mvnseq	r0, r4
    24bc:	00009f51 	andeq	r9, r0, r1, asr pc
    24c0:	00000000 	andeq	r0, r0, r0
    24c4:	01c40000 	biceq	r0, r4, r0
    24c8:	01c80000 	biceq	r0, r8, r0
    24cc:	00020000 	andeq	r0, r2, r0
    24d0:	01c89f30 	biceq	r9, r8, r0, lsr pc
    24d4:	01cc0000 	biceq	r0, ip, r0
    24d8:	000f0000 	andeq	r0, pc, r0
    24dc:	800a0073 	andhi	r0, sl, r3, ror r0
    24e0:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
    24e4:	341aff08 	ldrcc	pc, [sl], #-3848	; 0xfffff0f8
    24e8:	d69f2124 	ldrle	r2, [pc], r4, lsr #2
    24ec:	e0000001 	and	r0, r0, r1
    24f0:	01000001 	tsteq	r0, r1
    24f4:	00005000 	andeq	r5, r0, r0
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	01ec0000 	mvneq	r0, r0
    2500:	022e0000 	eoreq	r0, lr, #0
    2504:	00010000 	andeq	r0, r1, r0
    2508:	00022e50 	andeq	r2, r2, r0, asr lr
    250c:	00024000 	andeq	r4, r2, r0
    2510:	f3000400 	vshl.u8	d0, d0, d0
    2514:	009f5001 	addseq	r5, pc, r1
    2518:	00000000 	andeq	r0, r0, r0
    251c:	ec000000 	stc	0, cr0, [r0], {-0}
    2520:	fc000001 	stc2	0, cr0, [r0], {1}
    2524:	02000001 	andeq	r0, r0, #1
    2528:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    252c:	3c000001 	stccc	0, cr0, [r0], {1}
    2530:	01000002 	tsteq	r0, r2
    2534:	023c5400 	eorseq	r5, ip, #0, 8
    2538:	02400000 	subeq	r0, r0, #0
    253c:	00080000 	andeq	r0, r8, r0
    2540:	0a5001f3 	beq	1402d14 <__ram_size__+0x13f2d14>
    2544:	9f1affff 	svcls	0x001affff
	...
    2550:	000001ec 	andeq	r0, r0, ip, ror #3
    2554:	0000020e 	andeq	r0, r0, lr, lsl #4
    2558:	9f300002 	svcls	0x00300002
    255c:	0000020e 	andeq	r0, r0, lr, lsl #4
    2560:	0000022a 	andeq	r0, r0, sl, lsr #4
    2564:	70330009 	eorsvc	r0, r3, r9
    2568:	3f254000 	svccc	0x00254000
    256c:	009f241a 	addseq	r2, pc, sl, lsl r4	; <UNPREDICTABLE>
    2570:	00000000 	andeq	r0, r0, r0
    2574:	ec000000 	stc	0, cr0, [r0], {-0}
    2578:	fa000001 	blx	2584 <_Minimum_Stack_Size+0x2484>
    257c:	02000001 	andeq	r0, r0, #1
    2580:	fa9f3000 	blx	fe7ce588 <__ram_end__+0xde7be588>
    2584:	40000001 	andmi	r0, r0, r1
    2588:	01000002 	tsteq	r0, r2
    258c:	00005300 	andeq	r5, r0, r0, lsl #6
    2590:	00000000 	andeq	r0, r0, r0
    2594:	01ec0000 	mvneq	r0, r0
    2598:	01fa0000 	mvnseq	r0, r0
    259c:	00020000 	andeq	r0, r2, r0
    25a0:	01fa9f30 	mvnseq	r9, r0, lsr pc
    25a4:	022e0000 	eoreq	r0, lr, #0
    25a8:	00070000 	andeq	r0, r7, r0
    25ac:	25400070 	strbcs	r0, [r0, #-112]	; 0xffffff90
    25b0:	2e9f1a3f 	mrccs	10, 4, r1, cr15, cr15, {1}
    25b4:	40000002 	andmi	r0, r0, r2
    25b8:	08000002 	stmdaeq	r0, {r1}
    25bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    25c0:	1a3f2540 	bne	fcbac8 <__ram_size__+0xfbbac8>
    25c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	00024000 	andeq	r4, r2, r0
    25d0:	00026400 	andeq	r6, r2, r0, lsl #8
    25d4:	50000100 	andpl	r0, r0, r0, lsl #2
    25d8:	00000264 	andeq	r0, r0, r4, ror #4
    25dc:	0000026a 	andeq	r0, r0, sl, ror #4
    25e0:	01f30004 	mvnseq	r0, r4
    25e4:	00009f50 	andeq	r9, r0, r0, asr pc
    25e8:	00000000 	andeq	r0, r0, r0
    25ec:	02400000 	subeq	r0, r0, #0
    25f0:	02480000 	subeq	r0, r8, #0
    25f4:	00010000 	andeq	r0, r1, r0
    25f8:	00024851 	andeq	r4, r2, r1, asr r8
    25fc:	00026a00 	andeq	r6, r2, r0, lsl #20
    2600:	f3000400 	vshl.u8	d0, d0, d0
    2604:	009f5101 	addseq	r5, pc, r1, lsl #2
    2608:	00000000 	andeq	r0, r0, r0
    260c:	40000000 	andmi	r0, r0, r0
    2610:	54000002 	strpl	r0, [r0], #-2
    2614:	02000002 	andeq	r0, r0, #2
    2618:	549f3000 	ldrpl	r3, [pc], #0	; 2620 <_Minimum_Stack_Size+0x2520>
    261c:	5a000002 	bpl	262c <_Minimum_Stack_Size+0x252c>
    2620:	05000002 	streq	r0, [r0, #-2]
    2624:	00733f00 	rsbseq	r3, r3, r0, lsl #30
    2628:	025a9f24 	subseq	r9, sl, #36, 30	; 0x90
    262c:	025e0000 	subseq	r0, lr, #0
    2630:	00010000 	andeq	r0, r1, r0
    2634:	00025e52 	andeq	r5, r2, r2, asr lr
    2638:	00026a00 	andeq	r6, r2, r0, lsl #20
    263c:	3f000500 	svccc	0x00000500
    2640:	9f240073 	svcls	0x00240073
	...
    2650:	0000001e 	andeq	r0, r0, lr, lsl r0
    2654:	9f300002 	svcls	0x00300002
    2658:	0000001e 	andeq	r0, r0, lr, lsl r0
    265c:	00000034 	andeq	r0, r0, r4, lsr r0
    2660:	00520001 	subseq	r0, r2, r1
    2664:	00000000 	andeq	r0, r0, r0
    2668:	34000000 	strcc	r0, [r0], #-0
    266c:	4a000000 	bmi	2674 <_Minimum_Stack_Size+0x2574>
    2670:	02000000 	andeq	r0, r0, #0
    2674:	4a9f3000 	bmi	fe7ce67c <__ram_end__+0xde7be67c>
    2678:	4c000000 	stcmi	0, cr0, [r0], {-0}
    267c:	02000000 	andeq	r0, r0, #0
    2680:	4c9f3100 	ldfmis	f3, [pc], {0}
    2684:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2688:	02000000 	andeq	r0, r0, #0
    268c:	4e9f3200 	cdpmi	2, 9, cr3, cr15, cr0, {0}
    2690:	64000000 	strvs	r0, [r0], #-0
    2694:	02000000 	andeq	r0, r0, #0
    2698:	009f3300 	addseq	r3, pc, r0, lsl #6
    269c:	00000000 	andeq	r0, r0, r0
    26a0:	64000000 	strvs	r0, [r0], #-0
    26a4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    26a8:	01000000 	mrseq	r0, (UNDEF: 0)
    26ac:	00685000 	rsbeq	r5, r8, r0
    26b0:	00780000 	rsbseq	r0, r8, r0
    26b4:	00040000 	andeq	r0, r4, r0
    26b8:	9f5001f3 	svcls	0x005001f3
	...
    26c4:	00000078 	andeq	r0, r0, r8, ror r0
    26c8:	0000008c 	andeq	r0, r0, ip, lsl #1
    26cc:	9f300002 	svcls	0x00300002
    26d0:	0000008c 	andeq	r0, r0, ip, lsl #1
    26d4:	00000094 	muleq	r0, r4, r0
    26d8:	94510001 	ldrbls	r0, [r1], #-1
    26dc:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    26e0:	01000000 	mrseq	r0, (UNDEF: 0)
    26e4:	00ae5400 	adceq	r5, lr, r0, lsl #8
    26e8:	00b60000 	adcseq	r0, r6, r0
    26ec:	00010000 	andeq	r0, r1, r0
    26f0:	0000b652 	andeq	fp, r0, r2, asr r6
    26f4:	0000b800 	andeq	fp, r0, r0, lsl #16
    26f8:	72000c00 	andvc	r0, r0, #0, 24
    26fc:	24007500 	strcs	r7, [r0], #-1280	; 0xfffffb00
    2700:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    2704:	dc9f1a24 	vldmiale	pc, {s2-s37}
    2708:	fc000000 	stc2	0, cr0, [r0], {-0}
    270c:	02000000 	andeq	r0, r0, #0
    2710:	009f3000 	addseq	r3, pc, r0
    2714:	00000000 	andeq	r0, r0, r0
    2718:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    271c:	b4000000 	strlt	r0, [r0], #-0
    2720:	02000000 	andeq	r0, r0, #0
    2724:	b69f3000 	ldrlt	r3, [pc], r0
    2728:	c2000000 	andgt	r0, r0, #0
    272c:	0a000000 	beq	2734 <_Minimum_Stack_Size+0x2634>
    2730:	75ff0800 	ldrbvc	r0, [pc, #2048]!	; 2f38 <_Minimum_Stack_Size+0x2e38>
    2734:	74202400 	strtvc	r2, [r0], #-1024	; 0xfffffc00
    2738:	c29f1a00 	addsgt	r1, pc, #0, 20
    273c:	ca000000 	bgt	2744 <_Minimum_Stack_Size+0x2644>
    2740:	01000000 	mrseq	r0, (UNDEF: 0)
    2744:	00dc5200 	sbcseq	r5, ip, r0, lsl #4
    2748:	00fc0000 	rscseq	r0, ip, r0
    274c:	00020000 	andeq	r0, r2, r0
    2750:	00009f30 	andeq	r9, r0, r0, lsr pc
    2754:	00000000 	andeq	r0, r0, r0
    2758:	00780000 	rsbseq	r0, r8, r0
    275c:	00b60000 	adcseq	r0, r6, r0
    2760:	00020000 	andeq	r0, r2, r0
    2764:	00b69f30 	adcseq	r9, r6, r0, lsr pc
    2768:	00bc0000 	adcseq	r0, ip, r0
    276c:	00060000 	andeq	r0, r6, r0
    2770:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    2774:	00bc9f24 	adcseq	r9, ip, r4, lsr #30
    2778:	00cc0000 	sbceq	r0, ip, r0
    277c:	00010000 	andeq	r0, r1, r0
    2780:	0000cc51 	andeq	ip, r0, r1, asr ip
    2784:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2788:	08000600 	stmdaeq	r0, {r9, sl}
    278c:	240075ff 	strcs	r7, [r0], #-1535	; 0xfffffa01
    2790:	0000dc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2794:	0000fc00 	andeq	pc, r0, r0, lsl #24
    2798:	30000200 	andcc	r0, r0, r0, lsl #4
    279c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27a0:	00000000 	andeq	r0, r0, r0
    27a4:	00007800 	andeq	r7, r0, r0, lsl #16
    27a8:	00009000 	andeq	r9, r0, r0
    27ac:	30000200 	andcc	r0, r0, r0, lsl #4
    27b0:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27b4:	00009400 	andeq	r9, r0, r0, lsl #8
    27b8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    27bc:	00000094 	muleq	r0, r4, r0
    27c0:	0000009a 	muleq	r0, sl, r0
    27c4:	71340005 	teqvc	r4, r5
    27c8:	dc9f1c00 	ldcle	12, cr1, [pc], {0}
    27cc:	fc000000 	stc2	0, cr0, [r0], {-0}
    27d0:	02000000 	andeq	r0, r0, #0
    27d4:	009f3000 	addseq	r3, pc, r0
    27d8:	00000000 	andeq	r0, r0, r0
    27dc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    27e0:	90000000 	andls	r0, r0, r0
    27e4:	02000000 	andeq	r0, r0, #0
    27e8:	909f3f00 	addsls	r3, pc, r0, lsl #30
    27ec:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    27f0:	05000000 	streq	r0, [r0, #-0]
    27f4:	00713f00 	rsbseq	r3, r1, r0, lsl #30
    27f8:	00989f25 	addseq	r9, r8, r5, lsr #30
    27fc:	009c0000 	addseq	r0, ip, r0
    2800:	00010000 	andeq	r0, r1, r0
    2804:	0000dc52 	andeq	sp, r0, r2, asr ip
    2808:	0000fc00 	andeq	pc, r0, r0, lsl #24
    280c:	3f000200 	svccc	0x00000200
    2810:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2814:	00000000 	andeq	r0, r0, r0
    2818:	00011800 	andeq	r1, r1, r0, lsl #16
    281c:	00011a00 	andeq	r1, r1, r0, lsl #20
    2820:	50000100 	andpl	r0, r0, r0, lsl #2
    2824:	0000011a 	andeq	r0, r0, sl, lsl r1
    2828:	0000011e 	andeq	r0, r0, lr, lsl r1
    282c:	01f30004 	mvnseq	r0, r4
    2830:	00009f50 	andeq	r9, r0, r0, asr pc
    2834:	00000000 	andeq	r0, r0, r0
    2838:	01300000 	teqeq	r0, r0
    283c:	013a0000 	teqeq	sl, r0
    2840:	00010000 	andeq	r0, r1, r0
    2844:	00013a50 	andeq	r3, r1, r0, asr sl
    2848:	00015000 	andeq	r5, r1, r0
    284c:	f3000400 	vshl.u8	d0, d0, d0
    2850:	009f5001 	addseq	r5, pc, r1
    2854:	00000000 	andeq	r0, r0, r0
    2858:	30000000 	andcc	r0, r0, r0
    285c:	42000001 	andmi	r0, r0, #1
    2860:	02000001 	andeq	r0, r0, #1
    2864:	429f3000 	addsmi	r3, pc, #0
    2868:	44000001 	strmi	r0, [r0], #-1
    286c:	09000001 	stmdbeq	r0, {r0}
    2870:	20007200 	andcs	r7, r0, r0, lsl #4
    2874:	301a0073 	andscc	r0, sl, r3, ror r0
    2878:	00009f29 	andeq	r9, r0, r9, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	01300000 	teqeq	r0, r0
    2884:	01380000 	teqeq	r8, r0
    2888:	00020000 	andeq	r0, r2, r0
    288c:	01389f30 	teqeq	r8, r0, lsr pc
    2890:	01440000 	mrseq	r0, (UNDEF: 68)
    2894:	00010000 	andeq	r0, r1, r0
    2898:	00000053 	andeq	r0, r0, r3, asr r0
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	00015c00 	andeq	r5, r1, r0, lsl #24
    28a4:	00016400 	andeq	r6, r1, r0, lsl #8
    28a8:	50000100 	andpl	r0, r0, r0, lsl #2
    28ac:	00000164 	andeq	r0, r0, r4, ror #2
    28b0:	00000178 	andeq	r0, r0, r8, ror r1
    28b4:	01f30004 	mvnseq	r0, r4
    28b8:	00009f50 	andeq	r9, r0, r0, asr pc
    28bc:	00000000 	andeq	r0, r0, r0
    28c0:	01880000 	orreq	r0, r8, r0
    28c4:	01920000 	orrseq	r0, r2, r0
    28c8:	00010000 	andeq	r0, r1, r0
    28cc:	00019250 	andeq	r9, r1, r0, asr r2
    28d0:	0001a800 	andeq	sl, r1, r0, lsl #16
    28d4:	f3000400 	vshl.u8	d0, d0, d0
    28d8:	009f5001 	addseq	r5, pc, r1
    28dc:	00000000 	andeq	r0, r0, r0
    28e0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    28e4:	9a000001 	bls	28f0 <_Minimum_Stack_Size+0x27f0>
    28e8:	02000001 	andeq	r0, r0, #1
    28ec:	9a9f3000 	bls	fe7ce8f4 <__ram_end__+0xde7be8f4>
    28f0:	9c000001 	stcls	0, cr0, [r0], {1}
    28f4:	09000001 	stmdbeq	r0, {r0}
    28f8:	20007200 	andcs	r7, r0, r0, lsl #4
    28fc:	301a0073 	andscc	r0, sl, r3, ror r0
    2900:	00009f29 	andeq	r9, r0, r9, lsr #30
    2904:	00000000 	andeq	r0, r0, r0
    2908:	01880000 	orreq	r0, r8, r0
    290c:	01900000 	orrseq	r0, r0, r0
    2910:	00020000 	andeq	r0, r2, r0
    2914:	01909f30 	orrseq	r9, r0, r0, lsr pc
    2918:	019c0000 	orrseq	r0, ip, r0
    291c:	00010000 	andeq	r0, r1, r0
    2920:	00000053 	andeq	r0, r0, r3, asr r0
    2924:	00000000 	andeq	r0, r0, r0
    2928:	0001b400 	andeq	fp, r1, r0, lsl #8
    292c:	0001c000 	andeq	ip, r1, r0
    2930:	50000100 	andpl	r0, r0, r0, lsl #2
    2934:	000001c0 	andeq	r0, r0, r0, asr #3
    2938:	000001c8 	andeq	r0, r0, r8, asr #3
    293c:	01f30004 	mvnseq	r0, r4
    2940:	00009f50 	andeq	r9, r0, r0, asr pc
    2944:	00000000 	andeq	r0, r0, r0
    2948:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    294c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2950:	00010000 	andeq	r0, r1, r0
    2954:	0001b851 	andeq	fp, r1, r1, asr r8
    2958:	0001c800 	andeq	ip, r1, r0, lsl #16
    295c:	f3000400 	vshl.u8	d0, d0, d0
    2960:	009f5101 	addseq	r5, pc, r1, lsl #2
    2964:	00000000 	andeq	r0, r0, r0
    2968:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    296c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    2970:	01000001 	tsteq	r0, r1
    2974:	01f05000 	mvnseq	r5, r0
    2978:	01f20000 	mvnseq	r0, r0
    297c:	00040000 	andeq	r0, r4, r0
    2980:	9f5001f3 	svcls	0x005001f3
    2984:	000001f2 	strdeq	r0, [r0], -r2
    2988:	000001f6 	strdeq	r0, [r0], -r6
    298c:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
    2990:	00000001 	andeq	r0, r0, r1
    2994:	04000002 	streq	r0, [r0], #-2
    2998:	5001f300 	andpl	pc, r1, r0, lsl #6
    299c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29a0:	00000000 	andeq	r0, r0, r0
    29a4:	00020000 	andeq	r0, r2, r0
    29a8:	00020600 	andeq	r0, r2, r0, lsl #12
    29ac:	50000100 	andpl	r0, r0, r0, lsl #2
    29b0:	00000206 	andeq	r0, r0, r6, lsl #4
    29b4:	00000220 	andeq	r0, r0, r0, lsr #4
    29b8:	01f30004 	mvnseq	r0, r4
    29bc:	00009f50 	andeq	r9, r0, r0, asr pc
    29c0:	00000000 	andeq	r0, r0, r0
    29c4:	02000000 	andeq	r0, r0, #0
    29c8:	020a0000 	andeq	r0, sl, #0
    29cc:	00020000 	andeq	r0, r2, r0
    29d0:	020a9f30 	andeq	r9, sl, #48, 30	; 0xc0
    29d4:	02120000 	andseq	r0, r2, #0
    29d8:	00010000 	andeq	r0, r1, r0
    29dc:	00021250 	andeq	r1, r2, r0, asr r2
    29e0:	00021400 	andeq	r1, r2, r0, lsl #8
    29e4:	31000800 	tstcc	r0, r0, lsl #16
    29e8:	4f5001f3 	svcmi	0x005001f3
    29ec:	149f241a 	ldrne	r2, [pc], #1050	; 29f4 <_Minimum_Stack_Size+0x28f4>
    29f0:	18000002 	stmdane	r0, {r1}
    29f4:	01000002 	tsteq	r0, r2
    29f8:	02185000 	andseq	r5, r8, #0
    29fc:	02200000 	eoreq	r0, r0, #0
    2a00:	00080000 	andeq	r0, r8, r0
    2a04:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    2a08:	9f241a4f 	svcls	0x00241a4f
	...
    2a14:	00000220 	andeq	r0, r0, r0, lsr #4
    2a18:	00000248 	andeq	r0, r0, r8, asr #4
    2a1c:	48500001 	ldmdami	r0, {r0}^
    2a20:	70000002 	andvc	r0, r0, r2
    2a24:	04000002 	streq	r0, [r0], #-2
    2a28:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a30:	00000000 	andeq	r0, r0, r0
    2a34:	00022000 	andeq	r2, r2, r0
    2a38:	00023200 	andeq	r3, r2, r0, lsl #4
    2a3c:	51000100 	mrspl	r0, (UNDEF: 16)
    2a40:	00000232 	andeq	r0, r0, r2, lsr r2
    2a44:	00000270 	andeq	r0, r0, r0, ror r2
    2a48:	01f30004 	mvnseq	r0, r4
    2a4c:	00009f51 	andeq	r9, r0, r1, asr pc
    2a50:	00000000 	andeq	r0, r0, r0
    2a54:	02200000 	eoreq	r0, r0, #0
    2a58:	023a0000 	eorseq	r0, sl, #0
    2a5c:	00010000 	andeq	r0, r1, r0
    2a60:	00023a52 	andeq	r3, r2, r2, asr sl
    2a64:	00027000 	andeq	r7, r2, r0
    2a68:	f3000400 	vshl.u8	d0, d0, d0
    2a6c:	009f5201 	addseq	r5, pc, r1, lsl #4
    2a70:	00000000 	andeq	r0, r0, r0
    2a74:	20000000 	andcs	r0, r0, r0
    2a78:	30000002 	andcc	r0, r0, r2
    2a7c:	02000002 	andeq	r0, r0, #2
    2a80:	309f3000 	addscc	r3, pc, r0
    2a84:	34000002 	strcc	r0, [r0], #-2
    2a88:	01000002 	tsteq	r0, r2
    2a8c:	02345400 	eorseq	r5, r4, #0, 8
    2a90:	02380000 	eorseq	r0, r8, #0
    2a94:	00050000 	andeq	r0, r5, r0
    2a98:	1c007334 	stcne	3, cr7, [r0], {52}	; 0x34
    2a9c:	0002409f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    2aa0:	00024800 	andeq	r4, r2, r0, lsl #16
    2aa4:	70000700 	andvc	r0, r0, r0, lsl #14
    2aa8:	33253600 			; <UNDEFINED> instruction: 0x33253600
    2aac:	02489f1a 	subeq	r9, r8, #26, 30	; 0x68
    2ab0:	02700000 	rsbseq	r0, r0, #0
    2ab4:	00080000 	andeq	r0, r8, r0
    2ab8:	365001f3 			; <UNDEFINED> instruction: 0x365001f3
    2abc:	9f1a3325 	svcls	0x001a3325
	...
    2ac8:	00000220 	andeq	r0, r0, r0, lsr #4
    2acc:	00000230 	andeq	r0, r0, r0, lsr r2
    2ad0:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    2ad4:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    2ad8:	00023800 	andeq	r3, r2, r0, lsl #16
    2adc:	08000600 	stmdaeq	r0, {r9, sl}
    2ae0:	250073ff 	strcs	r7, [r0, #-1023]	; 0xfffffc01
    2ae4:	0002389f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2ae8:	00023e00 	andeq	r3, r2, r0, lsl #28
    2aec:	53000100 	movwpl	r0, #256	; 0x100
    2af0:	00000240 	andeq	r0, r0, r0, asr #4
    2af4:	00000248 	andeq	r0, r0, r8, asr #4
    2af8:	00700007 	rsbseq	r0, r0, r7
    2afc:	1a332538 	bne	ccbfe4 <__ram_size__+0xcbbfe4>
    2b00:	0002489f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2b04:	00027000 	andeq	r7, r2, r0
    2b08:	f3000800 	vsub.i8	d0, d0, d0
    2b0c:	25385001 	ldrcs	r5, [r8, #-1]!
    2b10:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    2b14:	00000000 	andeq	r0, r0, r0
    2b18:	20000000 	andcs	r0, r0, r0
    2b1c:	56000002 	strpl	r0, [r0], -r2
    2b20:	02000002 	andeq	r0, r0, #2
    2b24:	569f3000 	ldrpl	r3, [pc], r0
    2b28:	58000002 	stmdapl	r0, {r1}
    2b2c:	06000002 	streq	r0, [r0], -r2
    2b30:	73ff0800 	mvnsvc	r0, #0, 16
    2b34:	589f2400 	ldmpl	pc, {sl, sp}	; <UNPREDICTABLE>
    2b38:	5c000002 	stcpl	0, cr0, [r0], {2}
    2b3c:	01000002 	tsteq	r0, r2
    2b40:	025c5400 	subseq	r5, ip, #0, 8
    2b44:	02640000 	rsbeq	r0, r4, #0
    2b48:	00060000 	andeq	r0, r6, r0
    2b4c:	0073ff08 	rsbseq	pc, r3, r8, lsl #30
    2b50:	02649f24 	rsbeq	r9, r4, #36, 30	; 0x90
    2b54:	02700000 	rsbseq	r0, r0, #0
    2b58:	000e0000 	andeq	r0, lr, r0
    2b5c:	01f3ff08 	mvnseq	pc, r8, lsl #30
    2b60:	24fa0950 	ldrbtcs	r0, [sl], #2384	; 0x950
    2b64:	24332532 	ldrtcs	r2, [r3], #-1330	; 0xffffface
    2b68:	00009f24 	andeq	r9, r0, r4, lsr #30
    2b6c:	00000000 	andeq	r0, r0, r0
    2b70:	02200000 	eoreq	r0, r0, #0
    2b74:	022c0000 	eoreq	r0, ip, #0
    2b78:	00020000 	andeq	r0, r2, r0
    2b7c:	022c9f30 	eoreq	r9, ip, #48, 30	; 0xc0
    2b80:	02320000 	eorseq	r0, r2, #0
    2b84:	00010000 	andeq	r0, r1, r0
    2b88:	00023253 	andeq	r3, r2, r3, asr r2
    2b8c:	00023e00 	andeq	r3, r2, r0, lsl #28
    2b90:	51000100 	mrspl	r0, (UNDEF: 16)
    2b94:	0000023e 	andeq	r0, r0, lr, lsr r2
    2b98:	00000240 	andeq	r0, r0, r0, asr #4
    2b9c:	40530001 	subsmi	r0, r3, r1
    2ba0:	56000002 	strpl	r0, [r0], -r2
    2ba4:	01000002 	tsteq	r0, r2
    2ba8:	02565200 	subseq	r5, r6, #0, 4
    2bac:	02640000 	rsbeq	r0, r4, #0
    2bb0:	00060000 	andeq	r0, r6, r0
    2bb4:	00730072 	rsbseq	r0, r3, r2, ror r0
    2bb8:	02649f24 	rsbeq	r9, r4, #36, 30	; 0x90
    2bbc:	02660000 	rsbeq	r0, r6, #0
    2bc0:	00010000 	andeq	r0, r1, r0
    2bc4:	00026653 	andeq	r6, r2, r3, asr r6
    2bc8:	00027000 	andeq	r7, r2, r0
    2bcc:	72000e00 	andvc	r0, r0, #0, 28
    2bd0:	5001f300 	andpl	pc, r1, r0, lsl #6
    2bd4:	3224fa09 	eorcc	pc, r4, #36864	; 0x9000
    2bd8:	24243325 	strtcs	r3, [r4], #-805	; 0xfffffcdb
    2bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	00027000 	andeq	r7, r2, r0
    2be8:	00027600 	andeq	r7, r2, r0, lsl #12
    2bec:	50000100 	andpl	r0, r0, r0, lsl #2
    2bf0:	00000276 	andeq	r0, r0, r6, ror r2
    2bf4:	00000290 	muleq	r0, r0, r2
    2bf8:	01f30004 	mvnseq	r0, r4
    2bfc:	00009f50 	andeq	r9, r0, r0, asr pc
    2c00:	00000000 	andeq	r0, r0, r0
    2c04:	02700000 	rsbseq	r0, r0, #0
    2c08:	027e0000 	rsbseq	r0, lr, #0
    2c0c:	00020000 	andeq	r0, r2, r0
    2c10:	027e9f30 	rsbseq	r9, lr, #48, 30	; 0xc0
    2c14:	02820000 	addeq	r0, r2, #0
    2c18:	00090000 	andeq	r0, r9, r0
    2c1c:	70200073 	eorvc	r0, r0, r3, ror r0
    2c20:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    2c24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c28:	00000000 	andeq	r0, r0, r0
    2c2c:	00027000 	andeq	r7, r2, r0
    2c30:	00027e00 	andeq	r7, r2, r0, lsl #28
    2c34:	30000200 	andcc	r0, r0, r0, lsl #4
    2c38:	00027e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2c3c:	00028200 	andeq	r8, r2, r0, lsl #4
    2c40:	70000600 	andvc	r0, r0, r0, lsl #12
    2c44:	1a007300 	bne	1f84c <__ram_size__+0xf84c>
    2c48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	00027000 	andeq	r7, r2, r0
    2c54:	00027600 	andeq	r7, r2, r0, lsl #12
    2c58:	70000500 	andvc	r0, r0, r0, lsl #10
    2c5c:	9f253a00 	svcls	0x00253a00
    2c60:	00000276 	andeq	r0, r0, r6, ror r2
    2c64:	00000286 	andeq	r0, r0, r6, lsl #5
    2c68:	86500001 	ldrbhi	r0, [r0], -r1
    2c6c:	90000002 	andls	r0, r0, r2
    2c70:	09000002 	stmdbeq	r0, {r1}
    2c74:	01f33100 	mvnseq	r3, r0, lsl #2
    2c78:	24f60950 	ldrbtcs	r0, [r6], #2384	; 0x950
    2c7c:	00009f24 	andeq	r9, r0, r4, lsr #30
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	02900000 	addseq	r0, r0, #0
    2c88:	02960000 	addseq	r0, r6, #0
    2c8c:	00010000 	andeq	r0, r1, r0
    2c90:	00029650 	andeq	r9, r2, r0, asr r6
    2c94:	0002a800 	andeq	sl, r2, r0, lsl #16
    2c98:	f3000400 	vshl.u8	d0, d0, d0
    2c9c:	009f5001 	addseq	r5, pc, r1
    2ca0:	00000000 	andeq	r0, r0, r0
    2ca4:	90000000 	andls	r0, r0, r0
    2ca8:	96000002 	strls	r0, [r0], -r2
    2cac:	05000002 	streq	r0, [r0, #-2]
    2cb0:	4f007000 	svcmi	0x00007000
    2cb4:	02969f1a 	addseq	r9, r6, #26, 30	; 0x68
    2cb8:	029e0000 	addseq	r0, lr, #0
    2cbc:	00010000 	andeq	r0, r1, r0
    2cc0:	00029e50 	andeq	r9, r2, r0, asr lr
    2cc4:	0002a800 	andeq	sl, r2, r0, lsl #16
    2cc8:	f3000600 	vmax.u8	d0, d0, d0
    2ccc:	1a4f5001 	bne	13d6cd8 <__ram_size__+0x13c6cd8>
    2cd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cd4:	00000000 	andeq	r0, r0, r0
    2cd8:	0002a800 	andeq	sl, r2, r0, lsl #16
    2cdc:	0002ae00 	andeq	sl, r2, r0, lsl #28
    2ce0:	50000100 	andpl	r0, r0, r0, lsl #2
    2ce4:	000002ae 	andeq	r0, r0, lr, lsr #5
    2ce8:	000002c4 	andeq	r0, r0, r4, asr #5
    2cec:	01f30004 	mvnseq	r0, r4
    2cf0:	00009f50 	andeq	r9, r0, r0, asr pc
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	02a80000 	adceq	r0, r8, #0
    2cfc:	02ae0000 	adceq	r0, lr, #0
    2d00:	00050000 	andeq	r0, r5, r0
    2d04:	1a4f0070 	bne	13c2ecc <__ram_size__+0x13b2ecc>
    2d08:	0002ae9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2d0c:	0002b200 	andeq	fp, r2, r0, lsl #4
    2d10:	50000100 	andpl	r0, r0, r0, lsl #2
    2d14:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    2d18:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    2d1c:	01700003 	cmneq	r0, r3
    2d20:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2d24:	0002c400 	andeq	ip, r2, r0, lsl #8
    2d28:	f3000600 	vmax.u8	d0, d0, d0
    2d2c:	1a4f5001 	bne	13d6d38 <__ram_size__+0x13c6d38>
    2d30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d34:	00000000 	andeq	r0, r0, r0
    2d38:	0002c400 	andeq	ip, r2, r0, lsl #8
    2d3c:	0002ca00 	andeq	ip, r2, r0, lsl #20
    2d40:	50000100 	andpl	r0, r0, r0, lsl #2
    2d44:	000002ca 	andeq	r0, r0, sl, asr #5
    2d48:	000002e4 	andeq	r0, r0, r4, ror #5
    2d4c:	01f30004 	mvnseq	r0, r4
    2d50:	00009f50 	andeq	r9, r0, r0, asr pc
    2d54:	00000000 	andeq	r0, r0, r0
    2d58:	02c40000 	sbceq	r0, r4, #0
    2d5c:	02d20000 	sbcseq	r0, r2, #0
    2d60:	00020000 	andeq	r0, r2, r0
    2d64:	02d29f30 	sbcseq	r9, r2, #48, 30	; 0xc0
    2d68:	02d60000 	sbcseq	r0, r6, #0
    2d6c:	00090000 	andeq	r0, r9, r0
    2d70:	70200073 	eorvc	r0, r0, r3, ror r0
    2d74:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    2d78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d7c:	00000000 	andeq	r0, r0, r0
    2d80:	0002c400 	andeq	ip, r2, r0, lsl #8
    2d84:	0002d200 	andeq	sp, r2, r0, lsl #4
    2d88:	30000200 	andcc	r0, r0, r0, lsl #4
    2d8c:	0002d29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    2d90:	0002d600 	andeq	sp, r2, r0, lsl #12
    2d94:	70000600 	andvc	r0, r0, r0, lsl #12
    2d98:	1a007300 	bne	1f9a0 <__ram_size__+0xf9a0>
    2d9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2da0:	00000000 	andeq	r0, r0, r0
    2da4:	0002c400 	andeq	ip, r2, r0, lsl #8
    2da8:	0002ca00 	andeq	ip, r2, r0, lsl #20
    2dac:	30000200 	andcc	r0, r0, r0, lsl #4
    2db0:	0002ca9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    2db4:	0002da00 	andeq	sp, r2, r0, lsl #20
    2db8:	50000100 	andpl	r0, r0, r0, lsl #2
    2dbc:	000002da 	ldrdeq	r0, [r0], -sl
    2dc0:	000002e4 	andeq	r0, r0, r4, ror #5
    2dc4:	f3310009 	vhadd.u<illegal width 64>	d0, d1, d9
    2dc8:	f2095001 	vhadd.s8	d5, d9, d1
    2dcc:	009f2424 	addseq	r2, pc, r4, lsr #8
    2dd0:	00000000 	andeq	r0, r0, r0
    2dd4:	e4000000 	str	r0, [r0], #-0
    2dd8:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    2ddc:	01000002 	tsteq	r0, r2
    2de0:	02ee5000 	rsceq	r5, lr, #0
    2de4:	02f00000 	rscseq	r0, r0, #0
    2de8:	00040000 	andeq	r0, r4, r0
    2dec:	9f5001f3 	svcls	0x005001f3
    2df0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2df4:	000002fc 	strdeq	r0, [r0], -ip
    2df8:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2dfc:	0c000002 	stceq	0, cr0, [r0], {2}
    2e00:	04000003 	streq	r0, [r0], #-3
    2e04:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e08:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    2e0c:	00030e00 	andeq	r0, r3, r0, lsl #28
    2e10:	50000100 	andpl	r0, r0, r0, lsl #2
    2e14:	0000030e 	andeq	r0, r0, lr, lsl #6
    2e18:	00000314 	andeq	r0, r0, r4, lsl r3
    2e1c:	01f30004 	mvnseq	r0, r4
    2e20:	00009f50 	andeq	r9, r0, r0, asr pc
    2e24:	00000000 	andeq	r0, r0, r0
    2e28:	02e40000 	rsceq	r0, r4, #0
    2e2c:	02ee0000 	rsceq	r0, lr, #0
    2e30:	00020000 	andeq	r0, r2, r0
    2e34:	02ee9f30 	rsceq	r9, lr, #48, 30	; 0xc0
    2e38:	02f00000 	rscseq	r0, r0, #0
    2e3c:	00010000 	andeq	r0, r1, r0
    2e40:	0002f050 	andeq	pc, r2, r0, asr r0	; <UNPREDICTABLE>
    2e44:	00030000 	andeq	r0, r3, r0
    2e48:	30000200 	andcc	r0, r0, r0, lsl #4
    2e4c:	0003009f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    2e50:	00030c00 	andeq	r0, r3, r0, lsl #24
    2e54:	50000100 	andpl	r0, r0, r0, lsl #2
    2e58:	0000030c 	andeq	r0, r0, ip, lsl #6
    2e5c:	0000030e 	andeq	r0, r0, lr, lsl #6
    2e60:	9f300002 	svcls	0x00300002
    2e64:	0000030e 	andeq	r0, r0, lr, lsl #6
    2e68:	00000314 	andeq	r0, r0, r4, lsl r3
    2e6c:	00500001 	subseq	r0, r0, r1
    2e70:	00000000 	andeq	r0, r0, r0
    2e74:	e4000000 	str	r0, [r0], #-0
    2e78:	e8000002 	stmda	r0, {r1}
    2e7c:	02000002 	andeq	r0, r0, #2
    2e80:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    2e84:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    2e88:	01000002 	tsteq	r0, r2
    2e8c:	02f85200 	rscseq	r5, r8, #0, 4
    2e90:	02fc0000 	rscseq	r0, ip, #0
    2e94:	00080000 	andeq	r0, r8, r0
    2e98:	f0090070 			; <UNDEFINED> instruction: 0xf0090070
    2e9c:	9f253224 	svcls	0x00253224
    2ea0:	000002fc 	strdeq	r0, [r0], -ip
    2ea4:	0000030c 	andeq	r0, r0, ip, lsl #6
    2ea8:	01f30009 	mvnseq	r0, r9
    2eac:	24f00950 	ldrbtcs	r0, [r0], #2384	; 0x950
    2eb0:	0c9f2532 	cfldr32eq	mvfx2, [pc], {50}	; 0x32
    2eb4:	14000003 	strne	r0, [r0], #-3
    2eb8:	01000003 	tsteq	r0, r3
    2ebc:	00005200 	andeq	r5, r0, r0, lsl #4
    2ec0:	00000000 	andeq	r0, r0, r0
    2ec4:	02e40000 	rsceq	r0, r4, #0
    2ec8:	02e80000 	rsceq	r0, r8, #0
    2ecc:	00020000 	andeq	r0, r2, r0
    2ed0:	02e89f30 	rsceq	r9, r8, #48, 30	; 0xc0
    2ed4:	02ee0000 	rsceq	r0, lr, #0
    2ed8:	00070000 	andeq	r0, r7, r0
    2edc:	25440070 	strbcs	r0, [r4, #-112]	; 0xffffff90
    2ee0:	ee9f1a33 	mrc	10, 4, r1, cr15, cr3, {1}
    2ee4:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    2ee8:	08000002 	stmdaeq	r0, {r1}
    2eec:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ef0:	1a332544 	bne	ccc408 <__ram_size__+0xcbc408>
    2ef4:	0002f09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    2ef8:	0002fc00 	andeq	pc, r2, r0, lsl #24
    2efc:	70000700 	andvc	r0, r0, r0, lsl #14
    2f00:	33254400 			; <UNDEFINED> instruction: 0x33254400
    2f04:	02fc9f1a 	rscseq	r9, ip, #26, 30	; 0x68
    2f08:	030c0000 	movweq	r0, #49152	; 0xc000
    2f0c:	00080000 	andeq	r0, r8, r0
    2f10:	445001f3 	ldrbmi	r0, [r0], #-499	; 0xfffffe0d
    2f14:	9f1a3325 	svcls	0x001a3325
    2f18:	0000030c 	andeq	r0, r0, ip, lsl #6
    2f1c:	0000030e 	andeq	r0, r0, lr, lsl #6
    2f20:	00700007 	rsbseq	r0, r0, r7
    2f24:	1a332544 	bne	ccc43c <__ram_size__+0xcbc43c>
    2f28:	00030e9f 	muleq	r3, pc, lr	; <UNPREDICTABLE>
    2f2c:	00031400 	andeq	r1, r3, r0, lsl #8
    2f30:	f3000800 	vsub.i8	d0, d0, d0
    2f34:	25445001 	strbcs	r5, [r4, #-1]
    2f38:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    2f3c:	00000000 	andeq	r0, r0, r0
    2f40:	14000000 	strne	r0, [r0], #-0
    2f44:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    2f48:	01000003 	tsteq	r0, r3
    2f4c:	031e5000 	tsteq	lr, #0
    2f50:	03280000 			; <UNDEFINED> instruction: 0x03280000
    2f54:	00040000 	andeq	r0, r4, r0
    2f58:	9f5001f3 	svcls	0x005001f3
	...
    2f64:	00000314 	andeq	r0, r0, r4, lsl r3
    2f68:	0000031e 	andeq	r0, r0, lr, lsl r3
    2f6c:	9f300002 	svcls	0x00300002
    2f70:	0000031e 	andeq	r0, r0, lr, lsl r3
    2f74:	00000328 	andeq	r0, r0, r8, lsr #6
    2f78:	00500001 	subseq	r0, r0, r1
    2f7c:	00000000 	andeq	r0, r0, r0
    2f80:	14000000 	strne	r0, [r0], #-0
    2f84:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    2f88:	07000003 	streq	r0, [r0, -r3]
    2f8c:	46007000 	strmi	r7, [r0], -r0
    2f90:	9f1a3125 	svcls	0x001a3125
    2f94:	0000031e 	andeq	r0, r0, lr, lsl r3
    2f98:	00000328 	andeq	r0, r0, r8, lsr #6
    2f9c:	01f30008 	mvnseq	r0, r8
    2fa0:	31254650 			; <UNDEFINED> instruction: 0x31254650
    2fa4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2fa8:	00000000 	andeq	r0, r0, r0
    2fac:	00300000 	eorseq	r0, r0, r0
    2fb0:	003a0000 	eorseq	r0, sl, r0
    2fb4:	00010000 	andeq	r0, r1, r0
    2fb8:	00003a50 	andeq	r3, r0, r0, asr sl
    2fbc:	00004400 	andeq	r4, r0, r0, lsl #8
    2fc0:	f3000400 	vshl.u8	d0, d0, d0
    2fc4:	009f5001 	addseq	r5, pc, r1
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	30000000 	andcc	r0, r0, r0
    2fd0:	34000000 	strcc	r0, [r0], #-0
    2fd4:	02000000 	andeq	r0, r0, #0
    2fd8:	349f3000 	ldrcc	r3, [pc], #0	; 2fe0 <_Minimum_Stack_Size+0x2ee0>
    2fdc:	3a000000 	bcc	2fe4 <_Minimum_Stack_Size+0x2ee4>
    2fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fe4:	003a5300 	eorseq	r5, sl, r0, lsl #6
    2fe8:	00440000 	subeq	r0, r4, r0
    2fec:	00010000 	andeq	r0, r1, r0
    2ff0:	00000050 	andeq	r0, r0, r0, asr r0
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	00005000 	andeq	r5, r0, r0
    2ffc:	00005e00 	andeq	r5, r0, r0, lsl #28
    3000:	50000100 	andpl	r0, r0, r0, lsl #2
    3004:	0000005e 	andeq	r0, r0, lr, asr r0
    3008:	0000007c 	andeq	r0, r0, ip, ror r0
    300c:	01f30004 	mvnseq	r0, r4
    3010:	00009f50 	andeq	r9, r0, r0, asr pc
    3014:	00000000 	andeq	r0, r0, r0
    3018:	00500000 	subseq	r0, r0, r0
    301c:	006f0000 	rsbeq	r0, pc, r0
    3020:	00010000 	andeq	r0, r1, r0
    3024:	00006f51 	andeq	r6, r0, r1, asr pc
    3028:	00007000 	andeq	r7, r0, r0
    302c:	f3000400 	vshl.u8	d0, d0, d0
    3030:	709f5101 	addsvc	r5, pc, r1, lsl #2
    3034:	73000000 	movwvc	r0, #0
    3038:	01000000 	mrseq	r0, (UNDEF: 0)
    303c:	00735100 	rsbseq	r5, r3, r0, lsl #2
    3040:	007c0000 	rsbseq	r0, ip, r0
    3044:	00040000 	andeq	r0, r4, r0
    3048:	9f5101f3 	svcls	0x005101f3
	...
    3054:	00000050 	andeq	r0, r0, r0, asr r0
    3058:	00000056 	andeq	r0, r0, r6, asr r0
    305c:	9f300002 	svcls	0x00300002
    3060:	00000056 	andeq	r0, r0, r6, asr r0
    3064:	0000005e 	andeq	r0, r0, lr, asr r0
    3068:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    306c:	6f000000 	svcvs	0x00000000
    3070:	01000000 	mrseq	r0, (UNDEF: 0)
    3074:	00705000 	rsbseq	r5, r0, r0
    3078:	00730000 	rsbseq	r0, r3, r0
    307c:	00010000 	andeq	r0, r1, r0
    3080:	00000050 	andeq	r0, r0, r0, asr r0
    3084:	00000000 	andeq	r0, r0, r0
    3088:	0000a400 	andeq	sl, r0, r0, lsl #8
    308c:	0000ae00 	andeq	sl, r0, r0, lsl #28
    3090:	50000100 	andpl	r0, r0, r0, lsl #2
    3094:	000000ae 	andeq	r0, r0, lr, lsr #1
    3098:	000000b8 	strheq	r0, [r0], -r8
    309c:	01f30004 	mvnseq	r0, r4
    30a0:	00009f50 	andeq	r9, r0, r0, asr pc
    30a4:	00000000 	andeq	r0, r0, r0
    30a8:	00a40000 	adceq	r0, r4, r0
    30ac:	00a80000 	adceq	r0, r8, r0
    30b0:	00020000 	andeq	r0, r2, r0
    30b4:	00a89f30 	adceq	r9, r8, r0, lsr pc
    30b8:	00ae0000 	adceq	r0, lr, r0
    30bc:	00080000 	andeq	r0, r8, r0
    30c0:	00700073 	rsbseq	r0, r0, r3, ror r0
    30c4:	9f2e301a 	svcls	0x002e301a
    30c8:	000000ae 	andeq	r0, r0, lr, lsr #1
    30cc:	000000b8 	strheq	r0, [r0], -r8
    30d0:	00730009 	rsbseq	r0, r3, r9
    30d4:	1a5001f3 	bne	14038a8 <__ram_size__+0x13f38a8>
    30d8:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    30dc:	00000000 	andeq	r0, r0, r0
    30e0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    30e4:	c0000000 	andgt	r0, r0, r0
    30e8:	01000000 	mrseq	r0, (UNDEF: 0)
    30ec:	00c05000 	sbceq	r5, r0, r0
    30f0:	00c80000 	sbceq	r0, r8, r0
    30f4:	00040000 	andeq	r0, r4, r0
    30f8:	9f5001f3 	svcls	0x005001f3
	...
    3104:	00000074 	andeq	r0, r0, r4, ror r0
    3108:	00000080 	andeq	r0, r0, r0, lsl #1
    310c:	80500001 	subshi	r0, r0, r1
    3110:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    3114:	04000000 	streq	r0, [r0], #-0
    3118:	5001f300 	andpl	pc, r1, r0, lsl #6
    311c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3120:	00000000 	andeq	r0, r0, r0
    3124:	00007400 	andeq	r7, r0, r0, lsl #8
    3128:	00007800 	andeq	r7, r0, r0, lsl #16
    312c:	30000200 	andcc	r0, r0, r0, lsl #4
    3130:	0000789f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    3134:	00008000 	andeq	r8, r0, r0
    3138:	53000100 	movwpl	r0, #256	; 0x100
    313c:	00000080 	andeq	r0, r0, r0, lsl #1
    3140:	00000088 	andeq	r0, r0, r8, lsl #1
    3144:	00500001 	subseq	r0, r0, r1
    3148:	00000000 	andeq	r0, r0, r0
    314c:	94000000 	strls	r0, [r0], #-0
    3150:	a0000000 	andge	r0, r0, r0
    3154:	01000000 	mrseq	r0, (UNDEF: 0)
    3158:	00a05000 	adceq	r5, r0, r0
    315c:	00a80000 	adceq	r0, r8, r0
    3160:	00040000 	andeq	r0, r4, r0
    3164:	9f5001f3 	svcls	0x005001f3
	...
    3170:	00000094 	muleq	r0, r4, r0
    3174:	0000009e 	muleq	r0, lr, r0
    3178:	9e510001 	cdpls	0, 5, cr0, cr1, cr1, {0}
    317c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3180:	04000000 	streq	r0, [r0], #-0
    3184:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3188:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    318c:	00000000 	andeq	r0, r0, r0
    3190:	00009400 	andeq	r9, r0, r0, lsl #8
    3194:	00009800 	andeq	r9, r0, r0, lsl #16
    3198:	30000200 	andcc	r0, r0, r0, lsl #4
    319c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    31a0:	00009c00 	andeq	r9, r0, r0, lsl #24
    31a4:	73000900 	movwvc	r0, #2304	; 0x900
    31a8:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    31ac:	9f1a7e83 	svcls	0x001a7e83
    31b0:	0000009c 	muleq	r0, ip, r0
    31b4:	000000a0 	andeq	r0, r0, r0, lsr #1
    31b8:	a0530001 	subsge	r0, r3, r1
    31bc:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    31c0:	01000000 	mrseq	r0, (UNDEF: 0)
    31c4:	00005000 	andeq	r5, r0, r0
    31c8:	00000000 	andeq	r0, r0, r0
    31cc:	00b40000 	adcseq	r0, r4, r0
    31d0:	00be0000 	adcseq	r0, lr, r0
    31d4:	00010000 	andeq	r0, r1, r0
    31d8:	0000be50 	andeq	fp, r0, r0, asr lr
    31dc:	0000c800 	andeq	ip, r0, r0, lsl #16
    31e0:	f3000400 	vshl.u8	d0, d0, d0
    31e4:	009f5001 	addseq	r5, pc, r1
    31e8:	00000000 	andeq	r0, r0, r0
    31ec:	b4000000 	strlt	r0, [r0], #-0
    31f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    31f4:	02000000 	andeq	r0, r0, #0
    31f8:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    31fc:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3200:	01000000 	mrseq	r0, (UNDEF: 0)
    3204:	00be5300 	adcseq	r5, lr, r0, lsl #6
    3208:	00c80000 	sbceq	r0, r8, r0
    320c:	00010000 	andeq	r0, r1, r0
    3210:	00000050 	andeq	r0, r0, r0, asr r0
    3214:	00000000 	andeq	r0, r0, r0
    3218:	0000d800 	andeq	sp, r0, r0, lsl #16
    321c:	0000e200 	andeq	lr, r0, r0, lsl #4
    3220:	50000100 	andpl	r0, r0, r0, lsl #2
    3224:	000000e2 	andeq	r0, r0, r2, ror #1
    3228:	000000ec 	andeq	r0, r0, ip, ror #1
    322c:	01f30004 	mvnseq	r0, r4
    3230:	00009f50 	andeq	r9, r0, r0, asr pc
    3234:	00000000 	andeq	r0, r0, r0
    3238:	00d80000 	sbcseq	r0, r8, r0
    323c:	00dc0000 	sbcseq	r0, ip, r0
    3240:	00020000 	andeq	r0, r2, r0
    3244:	00dc9f30 	sbcseq	r9, ip, r0, lsr pc
    3248:	00e20000 	rsceq	r0, r2, r0
    324c:	00010000 	andeq	r0, r1, r0
    3250:	0000e253 	andeq	lr, r0, r3, asr r2
    3254:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3258:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3264:	000000ec 	andeq	r0, r0, ip, ror #1
    3268:	000000f6 	strdeq	r0, [r0], -r6
    326c:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
    3270:	00000000 	andeq	r0, r0, r0
    3274:	04000001 	streq	r0, [r0], #-1
    3278:	5001f300 	andpl	pc, r1, r0, lsl #6
    327c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3280:	00000000 	andeq	r0, r0, r0
    3284:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3288:	0000f000 	andeq	pc, r0, r0
    328c:	30000200 	andcc	r0, r0, r0, lsl #4
    3290:	0000f09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3294:	0000f600 	andeq	pc, r0, r0, lsl #12
    3298:	53000100 	movwpl	r0, #256	; 0x100
    329c:	000000f6 	strdeq	r0, [r0], -r6
    32a0:	00000100 	andeq	r0, r0, r0, lsl #2
    32a4:	00500001 	subseq	r0, r0, r1
	...
    32b0:	0c000001 	stceq	0, cr0, [r0], {1}
    32b4:	01000001 	tsteq	r0, r1
    32b8:	010c5000 	mrseq	r5, (UNDEF: 12)
    32bc:	01140000 	tsteq	r4, r0
    32c0:	00040000 	andeq	r0, r4, r0
    32c4:	9f5001f3 	svcls	0x005001f3
	...
    32d0:	00000100 	andeq	r0, r0, r0, lsl #2
    32d4:	00000104 	andeq	r0, r0, r4, lsl #2
    32d8:	9f300002 	svcls	0x00300002
    32dc:	00000104 	andeq	r0, r0, r4, lsl #2
    32e0:	0000010c 	andeq	r0, r0, ip, lsl #2
    32e4:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    32e8:	14000001 	strne	r0, [r0], #-1
    32ec:	01000001 	tsteq	r0, r1
    32f0:	00005000 	andeq	r5, r0, r0
    32f4:	00000000 	andeq	r0, r0, r0
    32f8:	01140000 	tsteq	r4, r0
    32fc:	011c0000 	tsteq	ip, r0
    3300:	00010000 	andeq	r0, r1, r0
    3304:	00011c50 	andeq	r1, r1, r0, asr ip
    3308:	00011e00 	andeq	r1, r1, r0, lsl #28
    330c:	f3000400 	vshl.u8	d0, d0, d0
    3310:	1e9f5001 	cdpne	0, 9, cr5, cr15, cr1, {0}
    3314:	22000001 	andcs	r0, r0, #1
    3318:	01000001 	tsteq	r0, r1
    331c:	01225000 			; <UNDEFINED> instruction: 0x01225000
    3320:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
    3324:	00040000 	andeq	r0, r4, r0
    3328:	9f5001f3 	svcls	0x005001f3
	...
    3334:	00000138 	andeq	r0, r0, r8, lsr r1
    3338:	00000142 	andeq	r0, r0, r2, asr #2
    333c:	42500001 	subsmi	r0, r0, #1
    3340:	4c000001 	stcmi	0, cr0, [r0], {1}
    3344:	04000001 	streq	r0, [r0], #-1
    3348:	5001f300 	andpl	pc, r1, r0, lsl #6
    334c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3350:	00000000 	andeq	r0, r0, r0
    3354:	00013800 	andeq	r3, r1, r0, lsl #16
    3358:	00013c00 	andeq	r3, r1, r0, lsl #24
    335c:	30000200 	andcc	r0, r0, r0, lsl #4
    3360:	00013c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3364:	00014200 	andeq	r4, r1, r0, lsl #4
    3368:	53000100 	movwpl	r0, #256	; 0x100
    336c:	00000142 	andeq	r0, r0, r2, asr #2
    3370:	0000014c 	andeq	r0, r0, ip, asr #2
    3374:	00500001 	subseq	r0, r0, r1
    3378:	00000000 	andeq	r0, r0, r0
    337c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    3380:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
    3384:	01000001 	tsteq	r0, r1
    3388:	017e5000 	cmneq	lr, r0
    338c:	01880000 	orreq	r0, r8, r0
    3390:	00040000 	andeq	r0, r4, r0
    3394:	9f5001f3 	svcls	0x005001f3
	...
    33a0:	00000194 	muleq	r0, r4, r1
    33a4:	0000019a 	muleq	r0, sl, r1
    33a8:	9f300002 	svcls	0x00300002
    33ac:	0000019a 	muleq	r0, sl, r1
    33b0:	0000019e 	muleq	r0, lr, r1
    33b4:	00730005 	rsbseq	r0, r3, r5
    33b8:	9e9f1a3c 	mrcls	10, 4, r1, cr15, cr12, {1}
    33bc:	a8000001 	stmdage	r0, {r0}
    33c0:	01000001 	tsteq	r0, r1
    33c4:	01aa5300 			; <UNDEFINED> instruction: 0x01aa5300
    33c8:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    33cc:	00010000 	andeq	r0, r1, r0
    33d0:	0001cc53 	andeq	ip, r1, r3, asr ip
    33d4:	0001d200 	andeq	sp, r1, r0, lsl #4
    33d8:	73000700 	movwvc	r0, #1792	; 0x700
    33dc:	3f253400 	svccc	0x00253400
    33e0:	01dc9f1a 	bicseq	r9, ip, sl, lsl pc
    33e4:	01e00000 	mvneq	r0, r0
    33e8:	00070000 	andeq	r0, r7, r0
    33ec:	25380074 	ldrcs	r0, [r8, #-116]!	; 0xffffff8c
    33f0:	ea9f1a37 	b	fe7c9cd4 <__ram_end__+0xde7b9cd4>
    33f4:	ee000001 	cdp	0, 0, cr0, cr0, cr1, {0}
    33f8:	07000001 	streq	r0, [r0, -r1]
    33fc:	3b007400 	blcc	20404 <__ram_size__+0x10404>
    3400:	9f1a3725 	svcls	0x001a3725
    3404:	000001f6 	strdeq	r0, [r0], -r6
    3408:	000001fa 	strdeq	r0, [r0], -sl
    340c:	00720007 	rsbseq	r0, r2, r7
    3410:	1a33253e 	bne	ccc910 <__ram_size__+0xcbc910>
    3414:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3418:	00000000 	andeq	r0, r0, r0
    341c:	00019400 	andeq	r9, r1, r0, lsl #8
    3420:	0001ac00 	andeq	sl, r1, r0, lsl #24
    3424:	30000200 	andcc	r0, r0, r0, lsl #4
    3428:	0001ac9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    342c:	0001b200 	andeq	fp, r1, r0, lsl #4
    3430:	73000700 	movwvc	r0, #1792	; 0x700
    3434:	24414e00 	strbcs	r4, [r1], #-3584	; 0xfffff200
    3438:	01b89f1a 			; <UNDEFINED> instruction: 0x01b89f1a
    343c:	01c80000 	biceq	r0, r8, r0
    3440:	00010000 	andeq	r0, r1, r0
    3444:	00000053 	andeq	r0, r0, r3, asr r0
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00019400 	andeq	r9, r1, r0, lsl #8
    3450:	0001b800 	andeq	fp, r1, r0, lsl #16
    3454:	30000200 	andcc	r0, r0, r0, lsl #4
    3458:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    345c:	0001bc00 	andeq	fp, r1, r0, lsl #24
    3460:	71000700 	tstvc	r0, r0, lsl #14
    3464:	243c4000 	ldrtcs	r4, [ip], #-0
    3468:	00009f1a 	andeq	r9, r0, sl, lsl pc
    346c:	00000000 	andeq	r0, r0, r0
    3470:	01940000 	orrseq	r0, r4, r0
    3474:	01cc0000 	biceq	r0, ip, r0
    3478:	00020000 	andeq	r0, r2, r0
    347c:	01cc9f30 	biceq	r9, ip, r0, lsr pc
    3480:	01d20000 	bicseq	r0, r2, r0
    3484:	00120000 	andseq	r0, r2, r0
    3488:	25340073 	ldrcs	r0, [r4, #-115]!	; 0xffffff8d
    348c:	44031a3f 	strmi	r1, [r3], #-2623	; 0xfffff5c1
    3490:	2208007b 	andcs	r0, r8, #123	; 0x7b
    3494:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3498:	01dc9f1a 	bicseq	r9, ip, sl, lsl pc
    349c:	01e00000 	mvneq	r0, r0
    34a0:	00120000 	andseq	r0, r2, r0
    34a4:	25380074 	ldrcs	r0, [r8, #-116]!	; 0xffffff8c
    34a8:	44031a37 	strmi	r1, [r3], #-2615	; 0xfffff5c9
    34ac:	2208007b 	andcs	r0, r8, #123	; 0x7b
    34b0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34b4:	01ea9f1a 	mvneq	r9, sl, lsl pc
    34b8:	01ee0000 	mvneq	r0, r0
    34bc:	00120000 	andseq	r0, r2, r0
    34c0:	253b0074 	ldrcs	r0, [fp, #-116]!	; 0xffffff8c
    34c4:	44031a37 	strmi	r1, [r3], #-2615	; 0xfffff5c9
    34c8:	2208007b 	andcs	r0, r8, #123	; 0x7b
    34cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34d0:	01f69f1a 	mvnseq	r9, sl, lsl pc
    34d4:	01fa0000 	mvnseq	r0, r0
    34d8:	00120000 	andseq	r0, r2, r0
    34dc:	253e0072 	ldrcs	r0, [lr, #-114]!	; 0xffffff8e
    34e0:	54031a33 	strpl	r1, [r3], #-2611	; 0xfffff5cd
    34e4:	2208007b 	andcs	r0, r8, #123	; 0x7b
    34e8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34ec:	00009f1a 	andeq	r9, r0, sl, lsl pc
    34f0:	00000000 	andeq	r0, r0, r0
    34f4:	02180000 	andseq	r0, r8, #0
    34f8:	02200000 	eoreq	r0, r0, #0
    34fc:	00010000 	andeq	r0, r1, r0
    3500:	00022050 	andeq	r2, r2, r0, asr r0
    3504:	00022200 	andeq	r2, r2, r0, lsl #4
    3508:	f3000400 	vshl.u8	d0, d0, d0
    350c:	229f5001 	addscs	r5, pc, #1
    3510:	26000002 	strcs	r0, [r0], -r2
    3514:	01000002 	tsteq	r0, r2
    3518:	02265000 	eoreq	r5, r6, #0
    351c:	02300000 	eorseq	r0, r0, #0
    3520:	00040000 	andeq	r0, r4, r0
    3524:	9f5001f3 	svcls	0x005001f3
	...
    3530:	00000230 	andeq	r0, r0, r0, lsr r2
    3534:	00000238 	andeq	r0, r0, r8, lsr r2
    3538:	38500001 	ldmdacc	r0, {r0}^
    353c:	3a000002 	bcc	354c <_Minimum_Stack_Size+0x344c>
    3540:	04000002 	streq	r0, [r0], #-2
    3544:	5001f300 	andpl	pc, r1, r0, lsl #6
    3548:	00023a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    354c:	00023e00 	andeq	r3, r2, r0, lsl #28
    3550:	50000100 	andpl	r0, r0, r0, lsl #2
    3554:	0000023e 	andeq	r0, r0, lr, lsr r2
    3558:	00000248 	andeq	r0, r0, r8, asr #4
    355c:	01f30004 	mvnseq	r0, r4
    3560:	00009f50 	andeq	r9, r0, r0, asr pc
    3564:	00000000 	andeq	r0, r0, r0
    3568:	02480000 	subeq	r0, r8, #0
    356c:	02500000 	subseq	r0, r0, #0
    3570:	00010000 	andeq	r0, r1, r0
    3574:	00025050 	andeq	r5, r2, r0, asr r0
    3578:	00025200 	andeq	r5, r2, r0, lsl #4
    357c:	f3000400 	vshl.u8	d0, d0, d0
    3580:	529f5001 	addspl	r5, pc, #1
    3584:	56000002 	strpl	r0, [r0], -r2
    3588:	01000002 	tsteq	r0, r2
    358c:	02565000 	subseq	r5, r6, #0
    3590:	02600000 	rsbeq	r0, r0, #0
    3594:	00040000 	andeq	r0, r4, r0
    3598:	9f5001f3 	svcls	0x005001f3
	...
    35a4:	00000260 	andeq	r0, r0, r0, ror #4
    35a8:	00000268 	andeq	r0, r0, r8, ror #4
    35ac:	68500001 	ldmdavs	r0, {r0}^
    35b0:	6a000002 	bvs	35c0 <_Minimum_Stack_Size+0x34c0>
    35b4:	04000002 	streq	r0, [r0], #-2
    35b8:	5001f300 	andpl	pc, r1, r0, lsl #6
    35bc:	00026a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    35c0:	00026e00 	andeq	r6, r2, r0, lsl #28
    35c4:	50000100 	andpl	r0, r0, r0, lsl #2
    35c8:	0000026e 	andeq	r0, r0, lr, ror #4
    35cc:	00000278 	andeq	r0, r0, r8, ror r2
    35d0:	01f30004 	mvnseq	r0, r4
    35d4:	00009f50 	andeq	r9, r0, r0, asr pc
    35d8:	00000000 	andeq	r0, r0, r0
    35dc:	02780000 	rsbseq	r0, r8, #0
    35e0:	02800000 	addeq	r0, r0, #0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00028050 	andeq	r8, r2, r0, asr r0
    35ec:	00028200 	andeq	r8, r2, r0, lsl #4
    35f0:	f3000400 	vshl.u8	d0, d0, d0
    35f4:	829f5001 	addshi	r5, pc, #1
    35f8:	86000002 	strhi	r0, [r0], -r2
    35fc:	01000002 	tsteq	r0, r2
    3600:	02865000 	addeq	r5, r6, #0
    3604:	02900000 	addseq	r0, r0, #0
    3608:	00040000 	andeq	r0, r4, r0
    360c:	9f5001f3 	svcls	0x005001f3
	...
    3618:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    361c:	000002cc 	andeq	r0, r0, ip, asr #5
    3620:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3624:	dc000002 	stcle	0, cr0, [r0], {2}
    3628:	04000002 	streq	r0, [r0], #-2
    362c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3630:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3634:	00000000 	andeq	r0, r0, r0
    3638:	0002b400 	andeq	fp, r2, r0, lsl #8
    363c:	0002b600 	andeq	fp, r2, r0, lsl #12
    3640:	30000200 	andcc	r0, r0, r0, lsl #4
    3644:	0002b69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    3648:	0002c800 	andeq	ip, r2, r0, lsl #16
    364c:	72000600 	andvc	r0, r0, #0, 12
    3650:	1aff0800 	bne	fffc5658 <__ram_end__+0xdffb5658>
    3654:	0002c89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    3658:	0002cc00 	andeq	ip, r2, r0, lsl #24
    365c:	70000800 	andvc	r0, r0, r0, lsl #16
    3660:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    3664:	cc9f1aff 	vldmiagt	pc, {s2-s256}
    3668:	dc000002 	stcle	0, cr0, [r0], {2}
    366c:	09000002 	stmdbeq	r0, {r1}
    3670:	5001f300 	andpl	pc, r1, r0, lsl #6
    3674:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    3678:	00009f1a 	andeq	r9, r0, sl, lsl pc
    367c:	00000000 	andeq	r0, r0, r0
    3680:	02b40000 	adcseq	r0, r4, #0
    3684:	02be0000 	adcseq	r0, lr, #0
    3688:	00020000 	andeq	r0, r2, r0
    368c:	02be9f30 	adcseq	r9, lr, #48, 30	; 0xc0
    3690:	02c00000 	sbceq	r0, r0, #0
    3694:	00010000 	andeq	r0, r1, r0
    3698:	0002c053 	andeq	ip, r2, r3, asr r0
    369c:	0002c600 	andeq	ip, r2, r0, lsl #12
    36a0:	30000200 	andcc	r0, r0, r0, lsl #4
    36a4:	0002c69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    36a8:	0002dc00 	andeq	sp, r2, r0, lsl #24
    36ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    36b8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    36bc:	000002c8 	andeq	r0, r0, r8, asr #5
    36c0:	9f300002 	svcls	0x00300002
    36c4:	000002c8 	andeq	r0, r0, r8, asr #5
    36c8:	000002cc 	andeq	r0, r0, ip, asr #5
    36cc:	0073000b 	rsbseq	r0, r3, fp
    36d0:	1a4f0070 	bne	13c3898 <__ram_size__+0x13b3898>
    36d4:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xfffff0f8
    36d8:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    36dc:	0002dc00 	andeq	sp, r2, r0, lsl #24
    36e0:	73000c00 	movwvc	r0, #3072	; 0xc00
    36e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    36e8:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    36ec:	009f251a 	addseq	r2, pc, sl, lsl r5	; <UNPREDICTABLE>
    36f0:	00000000 	andeq	r0, r0, r0
    36f4:	e2000000 	and	r0, r0, #0
    36f8:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    36fc:	02000002 	andeq	r0, r0, #2
    3700:	fe9f3000 	cdp2	0, 9, cr3, cr15, cr0, {0}
    3704:	00000002 	andeq	r0, r0, r2
    3708:	07000003 	streq	r0, [r0, -r3]
    370c:	48007000 	stmdami	r0, {ip, sp, lr}
    3710:	9f2e3024 	svcls	0x002e3024
	...
    371c:	000002e8 	andeq	r0, r0, r8, ror #5
    3720:	000002fa 	strdeq	r0, [r0], -sl
    3724:	00500001 	subseq	r0, r0, r1
    3728:	00000000 	andeq	r0, r0, r0
    372c:	1c000000 	stcne	0, cr0, [r0], {-0}
    3730:	26000003 	strcs	r0, [r0], -r3
    3734:	01000003 	tsteq	r0, r3
    3738:	03265000 			; <UNDEFINED> instruction: 0x03265000
    373c:	03300000 	teqeq	r0, #0
    3740:	00040000 	andeq	r0, r4, r0
    3744:	9f5001f3 	svcls	0x005001f3
	...
    3750:	0000031c 	andeq	r0, r0, ip, lsl r3
    3754:	00000320 	andeq	r0, r0, r0, lsr #6
    3758:	9f300002 	svcls	0x00300002
    375c:	00000320 	andeq	r0, r0, r0, lsr #6
    3760:	00000326 	andeq	r0, r0, r6, lsr #6
    3764:	0070000b 	rsbseq	r0, r0, fp
    3768:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    376c:	2e301a00 	vaddcs.f32	s2, s0, s0
    3770:	0003269f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    3774:	00033000 	andeq	r3, r3, r0
    3778:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    377c:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    3780:	1a00731a 	bne	203f0 <__ram_size__+0x103f0>
    3784:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    3790:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3794:	01000000 	mrseq	r0, (UNDEF: 0)
    3798:	001e5000 	andseq	r5, lr, r0
    379c:	002a0000 	eoreq	r0, sl, r0
    37a0:	00040000 	andeq	r0, r4, r0
    37a4:	9f5001f3 	svcls	0x005001f3
    37a8:	0000002a 	andeq	r0, r0, sl, lsr #32
    37ac:	00000030 	andeq	r0, r0, r0, lsr r0
    37b0:	30500001 	subscc	r0, r0, r1
    37b4:	42000000 	andmi	r0, r0, #0
    37b8:	04000000 	streq	r0, [r0], #-0
    37bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    37c0:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    37c4:	00004800 	andeq	r4, r0, r0, lsl #16
    37c8:	50000100 	andpl	r0, r0, r0, lsl #2
    37cc:	00000048 	andeq	r0, r0, r8, asr #32
    37d0:	0000005a 	andeq	r0, r0, sl, asr r0
    37d4:	01f30004 	mvnseq	r0, r4
    37d8:	005a9f50 	subseq	r9, sl, r0, asr pc
    37dc:	00600000 	rsbeq	r0, r0, r0
    37e0:	00010000 	andeq	r0, r1, r0
    37e4:	00000050 	andeq	r0, r0, r0, asr r0
    37e8:	00000000 	andeq	r0, r0, r0
    37ec:	00006000 	andeq	r6, r0, r0
    37f0:	00006200 	andeq	r6, r0, r0, lsl #4
    37f4:	30000200 	andcc	r0, r0, r0, lsl #4
    37f8:	0000629f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    37fc:	00006a00 	andeq	r6, r0, r0, lsl #20
    3800:	53000100 	movwpl	r0, #256	; 0x100
    3804:	0000006a 	andeq	r0, r0, sl, rrx
    3808:	0000008a 	andeq	r0, r0, sl, lsl #1
    380c:	8a540001 	bhi	1503818 <__ram_size__+0x14f3818>
    3810:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3814:	01000000 	mrseq	r0, (UNDEF: 0)
    3818:	008e5300 	addeq	r5, lr, r0, lsl #6
    381c:	00980000 	addseq	r0, r8, r0
    3820:	00020000 	andeq	r0, r2, r0
    3824:	00980070 	addseq	r0, r8, r0, ror r0
    3828:	009e0000 	addseq	r0, lr, r0
    382c:	00450000 	subeq	r0, r5, r0
    3830:	02940271 	addseq	r0, r4, #268435463	; 0x10000007
    3834:	1affff0a 	bne	3464 <_Minimum_Stack_Size+0x3364>
    3838:	02940071 	addseq	r0, r4, #113	; 0x71
    383c:	1affff0a 	bne	346c <_Minimum_Stack_Size+0x336c>
    3840:	94047121 	strls	r7, [r4], #-289	; 0xfffffedf
    3844:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    3848:	0671211a 			; <UNDEFINED> instruction: 0x0671211a
    384c:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3850:	71211aff 	strdvc	r1, [r1, -pc]!
    3854:	0a029408 	beq	a887c <__ram_size__+0x9887c>
    3858:	211affff 			; <UNDEFINED> instruction: 0x211affff
    385c:	02940a71 	addseq	r0, r4, #462848	; 0x71000
    3860:	1affff0a 	bne	3490 <_Minimum_Stack_Size+0x3390>
    3864:	940c7121 	strls	r7, [ip], #-289	; 0xfffffedf
    3868:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    386c:	0072211a 	rsbseq	r2, r2, sl, lsl r1
    3870:	21007421 	tstcs	r0, r1, lsr #8
    3874:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3878:	00000000 	andeq	r0, r0, r0
    387c:	00009e00 	andeq	r9, r0, r0, lsl #28
    3880:	0000c800 	andeq	ip, r0, r0, lsl #16
    3884:	50000100 	andpl	r0, r0, r0, lsl #2
    3888:	000000c8 	andeq	r0, r0, r8, asr #1
    388c:	0000010a 	andeq	r0, r0, sl, lsl #2
    3890:	0a550001 	beq	154389c <__ram_size__+0x153389c>
    3894:	0c000001 	stceq	0, cr0, [r0], {1}
    3898:	01000001 	tsteq	r0, r1
    389c:	010c5000 	mrseq	r5, (UNDEF: 12)
    38a0:	013e0000 	teqeq	lr, r0
    38a4:	00010000 	andeq	r0, r1, r0
    38a8:	00000055 	andeq	r0, r0, r5, asr r0
    38ac:	00000000 	andeq	r0, r0, r0
    38b0:	00009e00 	andeq	r9, r0, r0, lsl #28
    38b4:	0000d300 	andeq	sp, r0, r0, lsl #6
    38b8:	51000100 	mrspl	r0, (UNDEF: 16)
    38bc:	000000d3 	ldrdeq	r0, [r0], -r3
    38c0:	0000010a 	andeq	r0, r0, sl, lsl #2
    38c4:	0a540001 	beq	15038d0 <__ram_size__+0x14f38d0>
    38c8:	0c000001 	stceq	0, cr0, [r0], {1}
    38cc:	01000001 	tsteq	r0, r1
    38d0:	010c5100 	mrseq	r5, (UNDEF: 28)
    38d4:	013e0000 	teqeq	lr, r0
    38d8:	00010000 	andeq	r0, r1, r0
    38dc:	00000054 	andeq	r0, r0, r4, asr r0
    38e0:	00000000 	andeq	r0, r0, r0
    38e4:	00009e00 	andeq	r9, r0, r0, lsl #28
    38e8:	0000c200 	andeq	ip, r0, r0, lsl #4
    38ec:	30000200 	andcc	r0, r0, r0, lsl #4
    38f0:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    38f4:	00012800 	andeq	r2, r1, r0, lsl #16
    38f8:	56000100 	strpl	r0, [r0], -r0, lsl #2
    38fc:	00000138 	andeq	r0, r0, r8, lsr r1
    3900:	0000013e 	andeq	r0, r0, lr, lsr r1
    3904:	00530001 	subseq	r0, r3, r1
    3908:	00000000 	andeq	r0, r0, r0
    390c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3910:	06000000 	streq	r0, [r0], -r0
    3914:	02000001 	andeq	r0, r0, #1
    3918:	069f3200 	ldreq	r3, [pc], r0, lsl #4
    391c:	0a000001 	beq	3928 <_Minimum_Stack_Size+0x3828>
    3920:	01000001 	tsteq	r0, r1
    3924:	010a5300 	mrseq	r5, (UNDEF: 58)
    3928:	010c0000 	mrseq	r0, (UNDEF: 12)
    392c:	00020000 	andeq	r0, r2, r0
    3930:	010c9f32 	tsteq	ip, r2, lsr pc
    3934:	011a0000 	tsteq	sl, r0
    3938:	00010000 	andeq	r0, r1, r0
    393c:	00000053 	andeq	r0, r0, r3, asr r0
    3940:	00000000 	andeq	r0, r0, r0
    3944:	00009e00 	andeq	r9, r0, r0, lsl #28
    3948:	0000fc00 	andeq	pc, r0, r0, lsl #24
    394c:	30000200 	andcc	r0, r0, r0, lsl #4
    3950:	0000fc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    3954:	00010600 	andeq	r0, r1, r0, lsl #12
    3958:	73000500 	movwvc	r0, #1280	; 0x500
    395c:	9f1a3100 	svcls	0x001a3100
    3960:	00000108 	andeq	r0, r0, r8, lsl #2
    3964:	0000010a 	andeq	r0, r0, sl, lsl #2
    3968:	0a520001 	beq	1483974 <__ram_size__+0x1473974>
    396c:	0c000001 	stceq	0, cr0, [r0], {1}
    3970:	02000001 	andeq	r0, r0, #1
    3974:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    3978:	16000001 	strne	r0, [r0], -r1
    397c:	01000001 	tsteq	r0, r1
    3980:	01185200 	tsteq	r8, r0, lsl #4
    3984:	011c0000 	tsteq	ip, r0
    3988:	00010000 	andeq	r0, r1, r0
    398c:	00000052 	andeq	r0, r0, r2, asr r0
    3990:	00000000 	andeq	r0, r0, r0
    3994:	00009e00 	andeq	r9, r0, r0, lsl #28
    3998:	0000d000 	andeq	sp, r0, r0
    399c:	31000200 	mrscc	r0, R8_usr
    39a0:	0000d09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39a4:	00010a00 	andeq	r0, r1, r0, lsl #20
    39a8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    39ac:	0000010a 	andeq	r0, r0, sl, lsl #2
    39b0:	0000010c 	andeq	r0, r0, ip, lsl #2
    39b4:	9f310002 	svcls	0x00310002
	...
    39c0:	0000009e 	muleq	r0, lr, r0
    39c4:	000000f8 	strdeq	r0, [r0], -r8
    39c8:	9f300002 	svcls	0x00300002
    39cc:	000000f8 	strdeq	r0, [r0], -r8
    39d0:	00000106 	andeq	r0, r0, r6, lsl #2
    39d4:	0a530001 	beq	14c39e0 <__ram_size__+0x14b39e0>
    39d8:	0c000001 	stceq	0, cr0, [r0], {1}
    39dc:	02000001 	andeq	r0, r0, #1
    39e0:	009f3000 	addseq	r3, pc, r0
    39e4:	00000000 	andeq	r0, r0, r0
    39e8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    39ec:	9c000001 	stcls	0, cr0, [r0], {1}
    39f0:	01000001 	tsteq	r0, r1
    39f4:	019c5100 	orrseq	r5, ip, r0, lsl #2
    39f8:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    39fc:	00040000 	andeq	r0, r4, r0
    3a00:	9f5101f3 	svcls	0x005101f3
	...
    3a0c:	00000198 	muleq	r0, r8, r1
    3a10:	0000019c 	muleq	r0, ip, r1
    3a14:	00710008 	rsbseq	r0, r1, r8
    3a18:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3a1c:	019c9f1a 	orrseq	r9, ip, sl, lsl pc
    3a20:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    3a24:	00090000 	andeq	r0, r9, r0
    3a28:	345101f3 	ldrbcc	r0, [r1], #-499	; 0xfffffe0d
    3a2c:	1aff0825 	bne	fffc5ac8 <__ram_end__+0xdffb5ac8>
    3a30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a34:	00000000 	andeq	r0, r0, r0
    3a38:	00019800 	andeq	r9, r1, r0, lsl #16
    3a3c:	0001a400 	andeq	sl, r1, r0, lsl #8
    3a40:	30000200 	andcc	r0, r0, r0, lsl #4
    3a44:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    3a48:	0001aa00 	andeq	sl, r1, r0, lsl #20
    3a4c:	51000100 	mrspl	r0, (UNDEF: 16)
    3a50:	000001ac 	andeq	r0, r0, ip, lsr #3
    3a54:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    3a58:	00510001 	subseq	r0, r1, r1
    3a5c:	00000000 	andeq	r0, r0, r0
    3a60:	b4000000 	strlt	r0, [r0], #-0
    3a64:	bc000001 	stclt	0, cr0, [r0], {1}
    3a68:	01000001 	tsteq	r0, r1
    3a6c:	01bc5100 			; <UNDEFINED> instruction: 0x01bc5100
    3a70:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
    3a74:	00040000 	andeq	r0, r4, r0
    3a78:	9f5101f3 	svcls	0x005101f3
    3a7c:	000001be 			; <UNDEFINED> instruction: 0x000001be
    3a80:	000001c2 	andeq	r0, r0, r2, asr #3
    3a84:	c2510001 	subsgt	r0, r1, #1
    3a88:	c6000001 	strgt	r0, [r0], -r1
    3a8c:	04000001 	streq	r0, [r0], #-1
    3a90:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3a94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	0001ca00 	andeq	ip, r1, r0, lsl #20
    3aa0:	0001cc00 	andeq	ip, r1, r0, lsl #24
    3aa4:	50000100 	andpl	r0, r0, r0, lsl #2
    3aa8:	000001cc 	andeq	r0, r0, ip, asr #3
    3aac:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ab0:	01f30004 	mvnseq	r0, r4
    3ab4:	00009f50 	andeq	r9, r0, r0, asr pc
    3ab8:	00000000 	andeq	r0, r0, r0
    3abc:	02060000 	andeq	r0, r6, #0
    3ac0:	02180000 	andseq	r0, r8, #0
    3ac4:	00010000 	andeq	r0, r1, r0
    3ac8:	00021851 	andeq	r1, r2, r1, asr r8
    3acc:	00021c00 	andeq	r1, r2, r0, lsl #24
    3ad0:	f3000400 	vshl.u8	d0, d0, d0
    3ad4:	009f5101 	addseq	r5, pc, r1, lsl #2
    3ad8:	00000000 	andeq	r0, r0, r0
    3adc:	40000000 	andmi	r0, r0, r0
    3ae0:	46000002 	strmi	r0, [r0], -r2
    3ae4:	01000002 	tsteq	r0, r2
    3ae8:	02465000 	subeq	r5, r6, #0
    3aec:	024c0000 	subeq	r0, ip, #0
    3af0:	00040000 	andeq	r0, r4, r0
    3af4:	9f5001f3 	svcls	0x005001f3
	...
    3b00:	00000240 	andeq	r0, r0, r0, asr #4
    3b04:	0000024a 	andeq	r0, r0, sl, asr #4
    3b08:	9f300002 	svcls	0x00300002
    3b0c:	0000024a 	andeq	r0, r0, sl, asr #4
    3b10:	0000024c 	andeq	r0, r0, ip, asr #4
    3b14:	00500001 	subseq	r0, r0, r1
    3b18:	00000000 	andeq	r0, r0, r0
    3b1c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    3b20:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    3b24:	01000002 	tsteq	r0, r2
    3b28:	024e5000 	subeq	r5, lr, #0
    3b2c:	02520000 	subseq	r0, r2, #0
    3b30:	00040000 	andeq	r0, r4, r0
    3b34:	9f5001f3 	svcls	0x005001f3
	...
    3b40:	0000026e 	andeq	r0, r0, lr, ror #4
    3b44:	00000276 	andeq	r0, r0, r6, ror r2
    3b48:	76500001 	ldrbvc	r0, [r0], -r1
    3b4c:	7a000002 	bvc	3b5c <_Minimum_Stack_Size+0x3a5c>
    3b50:	04000002 	streq	r0, [r0], #-2
    3b54:	5001f300 	andpl	pc, r1, r0, lsl #6
    3b58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b5c:	00000000 	andeq	r0, r0, r0
    3b60:	00026e00 	andeq	r6, r2, r0, lsl #28
    3b64:	00027000 	andeq	r7, r2, r0
    3b68:	30000200 	andcc	r0, r0, r0, lsl #4
    3b6c:	0002709f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    3b70:	00027a00 	andeq	r7, r2, r0, lsl #20
    3b74:	71000a00 	tstvc	r0, r0, lsl #20
    3b78:	1a007300 	bne	20780 <__ram_size__+0x10780>
    3b7c:	2e302440 	cfnegscs	mvf2, mvf0
    3b80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b84:	00000000 	andeq	r0, r0, r0
    3b88:	00027a00 	andeq	r7, r2, r0, lsl #20
    3b8c:	00027c00 	andeq	r7, r2, r0, lsl #24
    3b90:	51000100 	mrspl	r0, (UNDEF: 16)
    3b94:	0000027c 	andeq	r0, r0, ip, ror r2
    3b98:	00000282 	andeq	r0, r0, r2, lsl #5
    3b9c:	01f30004 	mvnseq	r0, r4
    3ba0:	00009f51 	andeq	r9, r0, r1, asr pc
    3ba4:	00000000 	andeq	r0, r0, r0
    3ba8:	02820000 	addeq	r0, r2, #0
    3bac:	028e0000 	addeq	r0, lr, #0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00028e50 	andeq	r8, r2, r0, asr lr
    3bb8:	0002a800 	andeq	sl, r2, r0, lsl #16
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	82000000 	andhi	r0, r0, #0
    3bcc:	9c000002 	stcls	0, cr0, [r0], {2}
    3bd0:	01000002 	tsteq	r0, r2
    3bd4:	029c5100 	addseq	r5, ip, #0, 2
    3bd8:	02a80000 	adceq	r0, r8, #0
    3bdc:	00040000 	andeq	r0, r4, r0
    3be0:	9f5101f3 	svcls	0x005101f3
	...
    3bec:	00000282 	andeq	r0, r0, r2, lsl #5
    3bf0:	000002a6 	andeq	r0, r0, r6, lsr #5
    3bf4:	9f300002 	svcls	0x00300002
    3bf8:	000002a6 	andeq	r0, r0, r6, lsr #5
    3bfc:	000002a8 	andeq	r0, r0, r8, lsr #5
    3c00:	00500001 	subseq	r0, r0, r1
    3c04:	00000000 	andeq	r0, r0, r0
    3c08:	82000000 	andhi	r0, r0, #0
    3c0c:	9c000002 	stcls	0, cr0, [r0], {2}
    3c10:	0a000002 	beq	3c20 <_Minimum_Stack_Size+0x3b20>
    3c14:	00713100 	rsbseq	r3, r1, r0, lsl #2
    3c18:	ff081a3f 			; <UNDEFINED> instruction: 0xff081a3f
    3c1c:	9c9f241a 	cfldrsls	mvf2, [pc], {26}
    3c20:	a8000002 	stmdage	r0, {r1}
    3c24:	0b000002 	bleq	3c34 <_Minimum_Stack_Size+0x3b34>
    3c28:	01f33100 	mvnseq	r3, r0, lsl #2
    3c2c:	081a3f51 	ldmdaeq	sl, {r0, r4, r6, r8, r9, sl, fp, ip, sp}
    3c30:	9f241aff 	svcls	0x00241aff
	...
    3c3c:	00000282 	andeq	r0, r0, r2, lsl #5
    3c40:	0000029c 	muleq	r0, ip, r2
    3c44:	7131000a 	teqvc	r1, sl
    3c48:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    3c4c:	9f241aff 	svcls	0x00241aff
    3c50:	0000029c 	muleq	r0, ip, r2
    3c54:	000002a8 	andeq	r0, r0, r8, lsr #5
    3c58:	f331000b 	vhadd.u<illegal width 64>	d0, d1, d11
    3c5c:	25345101 	ldrcs	r5, [r4, #-257]!	; 0xfffffeff
    3c60:	241aff08 	ldrcs	pc, [sl], #-3848	; 0xfffff0f8
    3c64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c68:	00000000 	andeq	r0, r0, r0
    3c6c:	00028200 	andeq	r8, r2, r0, lsl #4
    3c70:	00029800 	andeq	r9, r2, r0, lsl #16
    3c74:	30000200 	andcc	r0, r0, r0, lsl #4
    3c78:	0002989f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    3c7c:	00029c00 	andeq	r9, r2, r0, lsl #24
    3c80:	31000d00 	tstcc	r0, r0, lsl #26
    3c84:	25340071 	ldrcs	r0, [r4, #-113]!	; 0xffffff8f
    3c88:	241aff08 	ldrcs	pc, [sl], #-3848	; 0xfffff0f8
    3c8c:	9f1a0074 	svcls	0x001a0074
    3c90:	0000029c 	muleq	r0, ip, r2
    3c94:	000002a8 	andeq	r0, r0, r8, lsr #5
    3c98:	f331000e 	vhadd.u<illegal width 64>	d0, d1, d14
    3c9c:	25345101 	ldrcs	r5, [r4, #-257]!	; 0xfffffeff
    3ca0:	241aff08 	ldrcs	pc, [sl], #-3848	; 0xfffff0f8
    3ca4:	9f1a0074 	svcls	0x001a0074
	...
    3cb0:	000002a8 	andeq	r0, r0, r8, lsr #5
    3cb4:	000002ac 	andeq	r0, r0, ip, lsr #5
    3cb8:	ac510001 	mrrcge	0, 0, r0, r1, cr1
    3cbc:	ba000002 	blt	3ccc <_Minimum_Stack_Size+0x3bcc>
    3cc0:	04000002 	streq	r0, [r0], #-2
    3cc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3cc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ccc:	00000000 	andeq	r0, r0, r0
    3cd0:	0002a800 	andeq	sl, r2, r0, lsl #16
    3cd4:	0002ac00 	andeq	sl, r2, r0, lsl #24
    3cd8:	31000a00 	tstcc	r0, r0, lsl #20
    3cdc:	1a3f0071 	bne	fc3ea8 <__ram_size__+0xfb3ea8>
    3ce0:	241aff08 	ldrcs	pc, [sl], #-3848	; 0xfffff0f8
    3ce4:	0002ac9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3ce8:	0002ba00 	andeq	fp, r2, r0, lsl #20
    3cec:	31000b00 	tstcc	r0, r0, lsl #22
    3cf0:	3f5101f3 	svccc	0x005101f3
    3cf4:	1aff081a 	bne	fffc5d64 <__ram_end__+0xdffb5d64>
    3cf8:	00009f24 	andeq	r9, r0, r4, lsr #30
    3cfc:	00000000 	andeq	r0, r0, r0
    3d00:	00240000 	eoreq	r0, r4, r0
    3d04:	00340000 	eorseq	r0, r4, r0
    3d08:	00010000 	andeq	r0, r1, r0
    3d0c:	00003450 	andeq	r3, r0, r0, asr r4
    3d10:	00003c00 	andeq	r3, r0, r0, lsl #24
    3d14:	70000300 	andvc	r0, r0, r0, lsl #6
    3d18:	003c9f7e 	eorseq	r9, ip, lr, ror pc
    3d1c:	00400000 	subeq	r0, r0, r0
    3d20:	00040000 	andeq	r0, r4, r0
    3d24:	9f5001f3 	svcls	0x005001f3
    3d28:	00000040 	andeq	r0, r0, r0, asr #32
    3d2c:	0000004c 	andeq	r0, r0, ip, asr #32
    3d30:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    3d34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d38:	00000000 	andeq	r0, r0, r0
    3d3c:	00007000 	andeq	r7, r0, r0
    3d40:	00008000 	andeq	r8, r0, r0
    3d44:	50000100 	andpl	r0, r0, r0, lsl #2
    3d48:	00000080 	andeq	r0, r0, r0, lsl #1
    3d4c:	0000008c 	andeq	r0, r0, ip, lsl #1
    3d50:	01f30004 	mvnseq	r0, r4
    3d54:	00009f50 	andeq	r9, r0, r0, asr pc
    3d58:	00000000 	andeq	r0, r0, r0
    3d5c:	00700000 	rsbseq	r0, r0, r0
    3d60:	007a0000 	rsbseq	r0, sl, r0
    3d64:	00020000 	andeq	r0, r2, r0
    3d68:	007a9f30 	rsbseq	r9, sl, r0, lsr pc
    3d6c:	008c0000 	addeq	r0, ip, r0
    3d70:	00010000 	andeq	r0, r1, r0
    3d74:	00000053 	andeq	r0, r0, r3, asr r0
    3d78:	00000000 	andeq	r0, r0, r0
    3d7c:	00007000 	andeq	r7, r0, r0
    3d80:	00008000 	andeq	r8, r0, r0
    3d84:	70000800 	andvc	r0, r0, r0, lsl #16
    3d88:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    3d8c:	809f1aff 			; <UNDEFINED> instruction: 0x809f1aff
    3d90:	8c000000 	stchi	0, cr0, [r0], {-0}
    3d94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3d98:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d9c:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3da0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3da4:	00000000 	andeq	r0, r0, r0
    3da8:	00700000 	rsbseq	r0, r0, r0
    3dac:	007c0000 	rsbseq	r0, ip, r0
    3db0:	00020000 	andeq	r0, r2, r0
    3db4:	007c9f30 	rsbseq	r9, ip, r0, lsr pc
    3db8:	00800000 	addeq	r0, r0, r0
    3dbc:	00090000 	andeq	r0, r9, r0
    3dc0:	00700073 	rsbseq	r0, r0, r3, ror r0
    3dc4:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xfffff0f8
    3dc8:	0000809f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3dcc:	00008c00 	andeq	r8, r0, r0, lsl #24
    3dd0:	73000a00 	movwvc	r0, #2560	; 0xa00
    3dd4:	5001f300 	andpl	pc, r1, r0, lsl #6
    3dd8:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xfffff0f8
    3ddc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3de8:	00002c00 	andeq	r2, r0, r0, lsl #24
    3dec:	51000100 	mrspl	r0, (UNDEF: 16)
    3df0:	0000002c 	andeq	r0, r0, ip, lsr #32
    3df4:	00000032 	andeq	r0, r0, r2, lsr r0
    3df8:	01f30004 	mvnseq	r0, r4
    3dfc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3e08:	001c0000 	andseq	r0, ip, r0
    3e0c:	00010000 	andeq	r0, r1, r0
    3e10:	00001c52 	andeq	r1, r0, r2, asr ip
    3e14:	00003200 	andeq	r3, r0, r0, lsl #4
    3e18:	f3000400 	vshl.u8	d0, d0, d0
    3e1c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3e28:	24000000 	strcs	r0, [r0], #-0
    3e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3e30:	00245300 	eoreq	r5, r4, r0, lsl #6
    3e34:	00320000 	eorseq	r0, r2, r0
    3e38:	00040000 	andeq	r0, r4, r0
    3e3c:	9f5301f3 	svcls	0x005301f3
	...
    3e4c:	00000014 	andeq	r0, r0, r4, lsl r0
    3e50:	9f300002 	svcls	0x00300002
    3e54:	00000014 	andeq	r0, r0, r4, lsl r0
    3e58:	00000016 	andeq	r0, r0, r6, lsl r0
    3e5c:	16540001 	ldrbne	r0, [r4], -r1
    3e60:	1a000000 	bne	3e68 <_Minimum_Stack_Size+0x3d68>
    3e64:	07000000 	streq	r0, [r0, -r0]
    3e68:	0b007400 	bleq	20e70 <__ram_size__+0x10e70>
    3e6c:	9f1aff0c 	svcls	0x001aff0c
    3e70:	0000002a 	andeq	r0, r0, sl, lsr #32
    3e74:	00000032 	andeq	r0, r0, r2, lsr r0
    3e78:	00520001 	subseq	r0, r2, r1
	...
    3e84:	16000000 	strne	r0, [r0], -r0
    3e88:	02000000 	andeq	r0, r0, #0
    3e8c:	169f3000 	ldrne	r3, [pc], r0
    3e90:	20000000 	andcs	r0, r0, r0
    3e94:	01000000 	mrseq	r0, (UNDEF: 0)
    3e98:	002c5500 	eoreq	r5, ip, r0, lsl #10
    3e9c:	00320000 	eorseq	r0, r2, r0
    3ea0:	00010000 	andeq	r0, r1, r0
    3ea4:	00000051 	andeq	r0, r0, r1, asr r0
    3ea8:	00000000 	andeq	r0, r0, r0
    3eac:	00003200 	andeq	r3, r0, r0, lsl #4
    3eb0:	00006200 	andeq	r6, r0, r0, lsl #4
    3eb4:	51000100 	mrspl	r0, (UNDEF: 16)
    3eb8:	00000062 	andeq	r0, r0, r2, rrx
    3ebc:	0000006c 	andeq	r0, r0, ip, rrx
    3ec0:	01f30004 	mvnseq	r0, r4
    3ec4:	00009f51 	andeq	r9, r0, r1, asr pc
    3ec8:	00000000 	andeq	r0, r0, r0
    3ecc:	00320000 	eorseq	r0, r2, r0
    3ed0:	005a0000 	subseq	r0, sl, r0
    3ed4:	00010000 	andeq	r0, r1, r0
    3ed8:	00005a52 	andeq	r5, r0, r2, asr sl
    3edc:	00006c00 	andeq	r6, r0, r0, lsl #24
    3ee0:	f3000400 	vshl.u8	d0, d0, d0
    3ee4:	009f5201 	addseq	r5, pc, r1, lsl #4
    3ee8:	00000000 	andeq	r0, r0, r0
    3eec:	32000000 	andcc	r0, r0, #0
    3ef0:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    3ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ef8:	005e5300 	subseq	r5, lr, r0, lsl #6
    3efc:	006c0000 	rsbeq	r0, ip, r0
    3f00:	00040000 	andeq	r0, r4, r0
    3f04:	9f5301f3 	svcls	0x005301f3
	...
    3f10:	00000032 	andeq	r0, r0, r2, lsr r0
    3f14:	00000042 	andeq	r0, r0, r2, asr #32
    3f18:	9f300002 	svcls	0x00300002
    3f1c:	00000042 	andeq	r0, r0, r2, asr #32
    3f20:	00000048 	andeq	r0, r0, r8, asr #32
    3f24:	64550001 	ldrbvs	r0, [r5], #-1
    3f28:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3f30:	00005300 	andeq	r5, r0, r0, lsl #6
    3f34:	00000000 	andeq	r0, r0, r0
    3f38:	00320000 	eorseq	r0, r2, r0
    3f3c:	004a0000 	subeq	r0, sl, r0
    3f40:	00020000 	andeq	r0, r2, r0
    3f44:	004a9f30 	subeq	r9, sl, r0, lsr pc
    3f48:	00520000 	subseq	r0, r2, r0
    3f4c:	00010000 	andeq	r0, r1, r0
    3f50:	00006654 	andeq	r6, r0, r4, asr r6
    3f54:	00006c00 	andeq	r6, r0, r0, lsl #24
    3f58:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    3f64:	00000032 	andeq	r0, r0, r2, lsr r0
    3f68:	0000004a 	andeq	r0, r0, sl, asr #32
    3f6c:	9f300002 	svcls	0x00300002
    3f70:	0000004a 	andeq	r0, r0, sl, asr #32
    3f74:	00000062 	andeq	r0, r0, r2, rrx
    3f78:	00710005 	rsbseq	r0, r1, r5
    3f7c:	629f2434 	addsvs	r2, pc, #52, 8	; 0x34000000
    3f80:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f84:	06000000 	streq	r0, [r0], -r0
    3f88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f8c:	009f2434 	addseq	r2, pc, r4, lsr r4	; <UNPREDICTABLE>
    3f90:	00000000 	andeq	r0, r0, r0
    3f94:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f98:	90000000 	andls	r0, r0, r0
    3f9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3fa0:	00905000 	addseq	r5, r0, r0
    3fa4:	009a0000 	addseq	r0, sl, r0
    3fa8:	00040000 	andeq	r0, r4, r0
    3fac:	9f5001f3 	svcls	0x005001f3
    3fb0:	0000009a 	muleq	r0, sl, r0
    3fb4:	000000c2 	andeq	r0, r0, r2, asr #1
    3fb8:	c2500001 	subsgt	r0, r0, #1
    3fbc:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    3fc0:	04000000 	streq	r0, [r0], #-0
    3fc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    3fc8:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    3fcc:	0000d200 	andeq	sp, r0, r0, lsl #4
    3fd0:	50000100 	andpl	r0, r0, r0, lsl #2
    3fd4:	000000d2 	ldrdeq	r0, [r0], -r2
    3fd8:	000000e2 	andeq	r0, r0, r2, ror #1
    3fdc:	01f30004 	mvnseq	r0, r4
    3fe0:	00e29f50 	rsceq	r9, r2, r0, asr pc
    3fe4:	00e60000 	rsceq	r0, r6, r0
    3fe8:	00010000 	andeq	r0, r1, r0
    3fec:	0000e650 	andeq	lr, r0, r0, asr r6
    3ff0:	0000f000 	andeq	pc, r0, r0
    3ff4:	f3000400 	vshl.u8	d0, d0, d0
    3ff8:	f09f5001 			; <UNDEFINED> instruction: 0xf09f5001
    3ffc:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4000:	01000000 	mrseq	r0, (UNDEF: 0)
    4004:	00f45000 	rscseq	r5, r4, r0
    4008:	00fe0000 	rscseq	r0, lr, r0
    400c:	00040000 	andeq	r0, r4, r0
    4010:	9f5001f3 	svcls	0x005001f3
    4014:	000000fe 	strdeq	r0, [r0], -lr
    4018:	00000102 	andeq	r0, r0, r2, lsl #2
    401c:	02500001 	subseq	r0, r0, #1
    4020:	0c000001 	stceq	0, cr0, [r0], {1}
    4024:	04000001 	streq	r0, [r0], #-1
    4028:	5001f300 	andpl	pc, r1, r0, lsl #6
    402c:	00010c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    4030:	00011000 	andeq	r1, r1, r0
    4034:	50000100 	andpl	r0, r0, r0, lsl #2
    4038:	00000110 	andeq	r0, r0, r0, lsl r1
    403c:	0000011a 	andeq	r0, r0, sl, lsl r1
    4040:	01f30004 	mvnseq	r0, r4
    4044:	011a9f50 	tsteq	sl, r0, asr pc
    4048:	01200000 			; <UNDEFINED> instruction: 0x01200000
    404c:	00010000 	andeq	r0, r1, r0
    4050:	00012050 	andeq	r2, r1, r0, asr r0
    4054:	00013200 	andeq	r3, r1, r0, lsl #4
    4058:	f3000400 	vshl.u8	d0, d0, d0
    405c:	329f5001 	addscc	r5, pc, #1
    4060:	40000001 	andmi	r0, r0, r1
    4064:	01000001 	tsteq	r0, r1
    4068:	00005000 	andeq	r5, r0, r0
    406c:	00000000 	andeq	r0, r0, r0
    4070:	017c0000 	cmneq	ip, r0
    4074:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    4078:	00020000 	andeq	r0, r2, r0
    407c:	01b69f30 			; <UNDEFINED> instruction: 0x01b69f30
    4080:	01ea0000 	mvneq	r0, r0
    4084:	00010000 	andeq	r0, r1, r0
    4088:	00000056 	andeq	r0, r0, r6, asr r0
    408c:	00000000 	andeq	r0, r0, r0
    4090:	00017c00 	andeq	r7, r1, r0, lsl #24
    4094:	00018c00 	andeq	r8, r1, r0, lsl #24
    4098:	30000200 	andcc	r0, r0, r0, lsl #4
    409c:	00018c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    40a0:	0001a200 	andeq	sl, r1, r0, lsl #4
    40a4:	53000100 	movwpl	r0, #256	; 0x100
    40a8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    40ac:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40b0:	00530001 	subseq	r0, r3, r1
    40b4:	00000000 	andeq	r0, r0, r0
    40b8:	7c000000 	stcvc	0, cr0, [r0], {-0}
    40bc:	b6000001 	strlt	r0, [r0], -r1
    40c0:	02000001 	andeq	r0, r0, #1
    40c4:	b69f3000 	ldrlt	r3, [pc], r0
    40c8:	d8000001 	stmdale	r0, {r0}
    40cc:	01000001 	tsteq	r0, r1
    40d0:	01d85400 	bicseq	r5, r8, r0, lsl #8
    40d4:	01e20000 	mvneq	r0, r0
    40d8:	00080000 	andeq	r0, r8, r0
    40dc:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    40e0:	9f210075 	svcls	0x00210075
    40e4:	000001e2 	andeq	r0, r0, r2, ror #3
    40e8:	000001ea 	andeq	r0, r0, sl, ror #3
    40ec:	00540001 	subseq	r0, r4, r1
    40f0:	00000000 	andeq	r0, r0, r0
    40f4:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    40f8:	26000001 	strcs	r0, [r0], -r1
    40fc:	02000002 	andeq	r0, r0, #2
    4100:	269f3000 	ldrcs	r3, [pc], r0
    4104:	74000002 	strvc	r0, [r0], #-2
    4108:	01000002 	tsteq	r0, r2
    410c:	00005400 	andeq	r5, r0, r0, lsl #8
    4110:	00000000 	andeq	r0, r0, r0
    4114:	01f00000 	mvnseq	r0, r0
    4118:	02000000 	andeq	r0, r0, #0
    411c:	00020000 	andeq	r0, r2, r0
    4120:	02009f30 	andeq	r9, r0, #48, 30	; 0xc0
    4124:	02160000 	andseq	r0, r6, #0
    4128:	00010000 	andeq	r0, r1, r0
    412c:	00022653 	andeq	r2, r2, r3, asr r6
    4130:	00022a00 	andeq	r2, r2, r0, lsl #20
    4134:	53000100 	movwpl	r0, #256	; 0x100
    4138:	0000022e 	andeq	r0, r0, lr, lsr #4
    413c:	00000242 	andeq	r0, r0, r2, asr #4
    4140:	46530001 	ldrbmi	r0, [r3], -r1
    4144:	4a000002 	bmi	4154 <_Minimum_Stack_Size+0x4054>
    4148:	01000002 	tsteq	r0, r2
    414c:	024a5300 	subeq	r5, sl, #0, 6
    4150:	02500000 	subseq	r0, r0, #0
    4154:	00010000 	andeq	r0, r1, r0
    4158:	00025052 	andeq	r5, r2, r2, asr r0
    415c:	00025600 	andeq	r5, r2, r0, lsl #12
    4160:	53000100 	movwpl	r0, #256	; 0x100
    4164:	00000260 	andeq	r0, r0, r0, ror #4
    4168:	00000278 	andeq	r0, r0, r8, ror r2
    416c:	00530001 	subseq	r0, r3, r1
    4170:	00000000 	andeq	r0, r0, r0
    4174:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    4178:	26000001 	strcs	r0, [r0], -r1
    417c:	02000002 	andeq	r0, r0, #2
    4180:	269f3000 	ldrcs	r3, [pc], r0
    4184:	5e000002 	cdppl	0, 0, cr0, cr0, cr2, {0}
    4188:	01000002 	tsteq	r0, r2
    418c:	02605500 	rsbeq	r5, r0, #0, 10
    4190:	026c0000 	rsbeq	r0, ip, #0
    4194:	00010000 	andeq	r0, r1, r0
    4198:	00026c52 	andeq	r6, r2, r2, asr ip
    419c:	00027400 	andeq	r7, r2, r0, lsl #8
    41a0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    41ac:	00000278 	andeq	r0, r0, r8, ror r2
    41b0:	000002aa 	andeq	r0, r0, sl, lsr #5
    41b4:	9f300002 	svcls	0x00300002
    41b8:	000002aa 	andeq	r0, r0, sl, lsr #5
    41bc:	000002f8 	strdeq	r0, [r0], -r8
    41c0:	00560001 	subseq	r0, r6, r1
    41c4:	00000000 	andeq	r0, r0, r0
    41c8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    41cc:	88000002 	stmdahi	r0, {r1}
    41d0:	02000002 	andeq	r0, r0, #2
    41d4:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    41d8:	9a000002 	bls	41e8 <_Minimum_Stack_Size+0x40e8>
    41dc:	01000002 	tsteq	r0, r2
    41e0:	02aa5300 	adceq	r5, sl, #0, 6
    41e4:	02ae0000 	adceq	r0, lr, #0
    41e8:	00010000 	andeq	r0, r1, r0
    41ec:	0002b253 	andeq	fp, r2, r3, asr r2
    41f0:	0002c600 	andeq	ip, r2, r0, lsl #12
    41f4:	53000100 	movwpl	r0, #256	; 0x100
    41f8:	000002ce 	andeq	r0, r0, lr, asr #5
    41fc:	000002d2 	ldrdeq	r0, [r0], -r2
    4200:	d2530001 	subsle	r0, r3, #1
    4204:	dc000002 	stcle	0, cr0, [r0], {2}
    4208:	01000002 	tsteq	r0, r2
    420c:	02dc5200 	sbcseq	r5, ip, #0, 4
    4210:	02e80000 	rsceq	r0, r8, #0
    4214:	00010000 	andeq	r0, r1, r0
    4218:	0002ee53 	andeq	lr, r2, r3, asr lr
    421c:	0002fc00 	andeq	pc, r2, r0, lsl #24
    4220:	53000100 	movwpl	r0, #256	; 0x100
	...
    422c:	00000278 	andeq	r0, r0, r8, ror r2
    4230:	000002aa 	andeq	r0, r0, sl, lsr #5
    4234:	9f300002 	svcls	0x00300002
    4238:	000002aa 	andeq	r0, r0, sl, lsr #5
    423c:	000002da 	ldrdeq	r0, [r0], -sl
    4240:	ee540001 	cdp	0, 5, cr0, cr4, cr1, {0}
    4244:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    4248:	01000002 	tsteq	r0, r2
    424c:	02f05500 	rscseq	r5, r0, #0, 10
    4250:	02f80000 	rscseq	r0, r8, #0
    4254:	00010000 	andeq	r0, r1, r0
    4258:	00000054 	andeq	r0, r0, r4, asr r0
    425c:	00000000 	andeq	r0, r0, r0
    4260:	0002fc00 	andeq	pc, r2, r0, lsl #24
    4264:	00034e00 	andeq	r4, r3, r0, lsl #28
    4268:	51000100 	mrspl	r0, (UNDEF: 16)
    426c:	0000034e 	andeq	r0, r0, lr, asr #6
    4270:	00000364 	andeq	r0, r0, r4, ror #6
    4274:	01f30004 	mvnseq	r0, r4
    4278:	00009f51 	andeq	r9, r0, r1, asr pc
    427c:	00000000 	andeq	r0, r0, r0
    4280:	02fc0000 	rscseq	r0, ip, #0
    4284:	03300000 	teqeq	r0, #0
    4288:	00020000 	andeq	r0, r2, r0
    428c:	03389f30 	teqeq	r8, #48, 30	; 0xc0
    4290:	03640000 	cmneq	r4, #0
    4294:	00010000 	andeq	r0, r1, r0
    4298:	00000052 	andeq	r0, r0, r2, asr r0
    429c:	00000000 	andeq	r0, r0, r0
    42a0:	0002fc00 	andeq	pc, r2, r0, lsl #24
    42a4:	00030c00 	andeq	r0, r3, r0, lsl #24
    42a8:	30000200 	andcc	r0, r0, r0, lsl #4
    42ac:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    42b0:	00031e00 	andeq	r1, r3, r0, lsl #28
    42b4:	53000100 	movwpl	r0, #256	; 0x100
    42b8:	00000340 	andeq	r0, r0, r0, asr #6
    42bc:	00000364 	andeq	r0, r0, r4, ror #6
    42c0:	00530001 	subseq	r0, r3, r1
    42c4:	00000000 	andeq	r0, r0, r0
    42c8:	fc000000 	stc2	0, cr0, [r0], {-0}
    42cc:	30000002 	andcc	r0, r0, r2
    42d0:	02000003 	andeq	r0, r0, #3
    42d4:	309f3000 	addscc	r3, pc, r0
    42d8:	56000003 	strpl	r0, [r0], -r3
    42dc:	01000003 	tsteq	r0, r3
    42e0:	03585400 	cmpeq	r8, #0, 8
    42e4:	03600000 	cmneq	r0, #0
    42e8:	00010000 	andeq	r0, r1, r0
    42ec:	00000054 	andeq	r0, r0, r4, asr r0
    42f0:	00000000 	andeq	r0, r0, r0
    42f4:	00040600 	andeq	r0, r4, r0, lsl #12
    42f8:	00040800 	andeq	r0, r4, r0, lsl #16
    42fc:	52000100 	andpl	r0, r0, #0, 2
    4300:	00000408 	andeq	r0, r0, r8, lsl #8
    4304:	0000040e 	andeq	r0, r0, lr, lsl #8
    4308:	01f30004 	mvnseq	r0, r4
    430c:	00009f52 	andeq	r9, r0, r2, asr pc
    4310:	00000000 	andeq	r0, r0, r0
    4314:	040e0000 	streq	r0, [lr], #-0
    4318:	04160000 	ldreq	r0, [r6], #-0
    431c:	00010000 	andeq	r0, r1, r0
    4320:	00041651 	andeq	r1, r4, r1, asr r6
    4324:	00041800 	andeq	r1, r4, r0, lsl #16
    4328:	f3000400 	vshl.u8	d0, d0, d0
    432c:	189f5101 	ldmne	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    4330:	1c000004 	stcne	0, cr0, [r0], {4}
    4334:	01000004 	tsteq	r0, r4
    4338:	041c5100 	ldreq	r5, [ip], #-256	; 0xffffff00
    433c:	04200000 	strteq	r0, [r0], #-0
    4340:	00040000 	andeq	r0, r4, r0
    4344:	9f5101f3 	svcls	0x005101f3
	...
    4350:	00000432 	andeq	r0, r0, r2, lsr r4
    4354:	0000043e 	andeq	r0, r0, lr, lsr r4
    4358:	3e510001 	cdpcc	0, 5, cr0, cr1, cr1, {0}
    435c:	4c000004 	stcmi	0, cr0, [r0], {4}
    4360:	04000004 	streq	r0, [r0], #-4
    4364:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4368:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    436c:	00000000 	andeq	r0, r0, r0
    4370:	00043200 	andeq	r3, r4, r0, lsl #4
    4374:	00043e00 	andeq	r3, r4, r0, lsl #28
    4378:	51000100 	mrspl	r0, (UNDEF: 16)
    437c:	0000043e 	andeq	r0, r0, lr, lsr r4
    4380:	00000440 	andeq	r0, r0, r0, asr #8
    4384:	01f30004 	mvnseq	r0, r4
    4388:	00009f51 	andeq	r9, r0, r1, asr pc
    438c:	00000000 	andeq	r0, r0, r0
    4390:	04320000 	ldrteq	r0, [r2], #-0
    4394:	04400000 	strbeq	r0, [r0], #-0
    4398:	00010000 	andeq	r0, r1, r0
    439c:	00000050 	andeq	r0, r0, r0, asr r0
    43a0:	00000000 	andeq	r0, r0, r0
    43a4:	00043200 	andeq	r3, r4, r0, lsl #4
    43a8:	00043400 	andeq	r3, r4, r0, lsl #8
    43ac:	30000200 	andcc	r0, r0, r0, lsl #4
    43b0:	0004349f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    43b4:	00043800 	andeq	r3, r4, r0, lsl #16
    43b8:	53000100 	movwpl	r0, #256	; 0x100
    43bc:	0000043c 	andeq	r0, r0, ip, lsr r4
    43c0:	0000043e 	andeq	r0, r0, lr, lsr r4
    43c4:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    43c8:	40000004 	andmi	r0, r0, r4
    43cc:	01000004 	tsteq	r0, r4
    43d0:	00005100 	andeq	r5, r0, r0, lsl #2
    43d4:	00000000 	andeq	r0, r0, r0
    43d8:	044c0000 	strbeq	r0, [ip], #-0
    43dc:	045f0000 	ldrbeq	r0, [pc], #-0	; 43e4 <_Minimum_Stack_Size+0x42e4>
    43e0:	00010000 	andeq	r0, r1, r0
    43e4:	00045f50 	andeq	r5, r4, r0, asr pc
    43e8:	00046200 	andeq	r6, r4, r0, lsl #4
    43ec:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    43f0:	00000462 	andeq	r0, r0, r2, ror #8
    43f4:	00000465 	andeq	r0, r0, r5, ror #8
    43f8:	65500001 	ldrbvs	r0, [r0, #-1]
    43fc:	80000004 	andhi	r0, r0, r4
    4400:	01000004 	tsteq	r0, r4
    4404:	00005400 	andeq	r5, r0, r0, lsl #8
    4408:	00000000 	andeq	r0, r0, r0
    440c:	044c0000 	strbeq	r0, [ip], #-0
    4410:	04540000 	ldrbeq	r0, [r4], #-0
    4414:	00010000 	andeq	r0, r1, r0
    4418:	00045451 	andeq	r5, r4, r1, asr r4
    441c:	00048000 	andeq	r8, r4, r0
    4420:	f3000400 	vshl.u8	d0, d0, d0
    4424:	009f5101 	addseq	r5, pc, r1, lsl #2
    4428:	00000000 	andeq	r0, r0, r0
    442c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4430:	5a000004 	bpl	4448 <_Minimum_Stack_Size+0x4348>
    4434:	01000004 	tsteq	r0, r4
    4438:	045a5200 	ldrbeq	r5, [sl], #-512	; 0xfffffe00
    443c:	04800000 	streq	r0, [r0], #0
    4440:	00040000 	andeq	r0, r4, r0
    4444:	9f5201f3 	svcls	0x005201f3
	...
    4450:	0000044c 	andeq	r0, r0, ip, asr #8
    4454:	0000045f 	andeq	r0, r0, pc, asr r4
    4458:	5f530001 	svcpl	0x00530001
    445c:	62000004 	andvs	r0, r0, #4
    4460:	04000004 	streq	r0, [r0], #-4
    4464:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4468:	0004629f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    446c:	00046500 	andeq	r6, r4, r0, lsl #10
    4470:	53000100 	movwpl	r0, #256	; 0x100
    4474:	00000465 	andeq	r0, r0, r5, ror #8
    4478:	00000480 	andeq	r0, r0, r0, lsl #9
    447c:	01f30004 	mvnseq	r0, r4
    4480:	00009f53 	andeq	r9, r0, r3, asr pc
    4484:	00000000 	andeq	r0, r0, r0
    4488:	04660000 	strbteq	r0, [r6], #-0
    448c:	04740000 	ldrbteq	r0, [r4], #-0
    4490:	00010000 	andeq	r0, r1, r0
    4494:	00000055 	andeq	r0, r0, r5, asr r0
    4498:	00000000 	andeq	r0, r0, r0
    449c:	00046600 	andeq	r6, r4, r0, lsl #12
    44a0:	00047400 	andeq	r7, r4, r0, lsl #8
    44a4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    44b0:	00000466 	andeq	r0, r0, r6, ror #8
    44b4:	00000468 	andeq	r0, r0, r8, ror #8
    44b8:	9f300002 	svcls	0x00300002
    44bc:	00000468 	andeq	r0, r0, r8, ror #8
    44c0:	0000046c 	andeq	r0, r0, ip, ror #8
    44c4:	70510001 	subsvc	r0, r1, r1
    44c8:	74000004 	strvc	r0, [r0], #-4
    44cc:	01000004 	tsteq	r0, r4
    44d0:	00005100 	andeq	r5, r0, r0, lsl #2
    44d4:	00000000 	andeq	r0, r0, r0
    44d8:	04800000 	streq	r0, [r0], #0
    44dc:	04900000 	ldreq	r0, [r0], #0
    44e0:	00010000 	andeq	r0, r1, r0
    44e4:	00049051 	andeq	r9, r4, r1, asr r0
    44e8:	00049400 	andeq	r9, r4, r0, lsl #8
    44ec:	f3000400 	vshl.u8	d0, d0, d0
    44f0:	009f5101 	addseq	r5, pc, r1, lsl #2
    44f4:	00000000 	andeq	r0, r0, r0
    44f8:	80000000 	andhi	r0, r0, r0
    44fc:	88000004 	stmdahi	r0, {r2}
    4500:	01000004 	tsteq	r0, r4
    4504:	04885300 	streq	r5, [r8], #768	; 0x300
    4508:	04940000 	ldreq	r0, [r4], #0
    450c:	00040000 	andeq	r0, r4, r0
    4510:	9f5301f3 	svcls	0x005301f3
	...
    451c:	00000480 	andeq	r0, r0, r0, lsl #9
    4520:	00000484 	andeq	r0, r0, r4, lsl #9
    4524:	9f300002 	svcls	0x00300002
    4528:	00000484 	andeq	r0, r0, r4, lsl #9
    452c:	0000048a 	andeq	r0, r0, sl, lsl #9
    4530:	00740006 	rsbseq	r0, r4, r6
    4534:	9f1aff08 	svcls	0x001aff08
    4538:	00000490 	muleq	r0, r0, r4
    453c:	00000494 	muleq	r0, r4, r4
    4540:	00510001 	subseq	r0, r1, r1
    4544:	00000000 	andeq	r0, r0, r0
    4548:	94000000 	strls	r0, [r0], #-0
    454c:	99000004 	stmdbls	r0, {r2}
    4550:	01000004 	tsteq	r0, r4
    4554:	04995000 	ldreq	r5, [r9], #0
    4558:	04ac0000 	strteq	r0, [ip], #0
    455c:	00040000 	andeq	r0, r4, r0
    4560:	9f5001f3 	svcls	0x005001f3
	...
    456c:	00000494 	muleq	r0, r4, r4
    4570:	00000499 	muleq	r0, r9, r4
    4574:	99510001 	ldmdbls	r1, {r0}^
    4578:	ac000004 	stcge	0, cr0, [r0], {4}
    457c:	04000004 	streq	r0, [r0], #-4
    4580:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4584:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4588:	00000000 	andeq	r0, r0, r0
    458c:	00049400 	andeq	r9, r4, r0, lsl #8
    4590:	00049900 	andeq	r9, r4, r0, lsl #18
    4594:	52000100 	andpl	r0, r0, #0, 2
    4598:	00000499 	muleq	r0, r9, r4
    459c:	000004ac 	andeq	r0, r0, ip, lsr #9
    45a0:	01f30004 	mvnseq	r0, r4
    45a4:	00009f52 	andeq	r9, r0, r2, asr pc
    45a8:	00000000 	andeq	r0, r0, r0
    45ac:	04940000 	ldreq	r0, [r4], #0
    45b0:	04990000 	ldreq	r0, [r9], #0
    45b4:	00010000 	andeq	r0, r1, r0
    45b8:	00049953 	andeq	r9, r4, r3, asr r9
    45bc:	0004ac00 	andeq	sl, r4, r0, lsl #24
    45c0:	f3000400 	vshl.u8	d0, d0, d0
    45c4:	009f5301 	addseq	r5, pc, r1, lsl #6
    45c8:	00000000 	andeq	r0, r0, r0
    45cc:	94000000 	strls	r0, [r0], #-0
    45d0:	9c000004 	stcls	0, cr0, [r0], {4}
    45d4:	02000004 	andeq	r0, r0, #4
    45d8:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    45dc:	a0000004 	andge	r0, r0, r4
    45e0:	05000004 	streq	r0, [r0, #-4]
    45e4:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    45e8:	04a49f21 	strteq	r9, [r4], #3873	; 0xf21
    45ec:	04a80000 	strteq	r0, [r8], #0
    45f0:	00050000 	andeq	r0, r5, r0
    45f4:	21370073 	teqcs	r7, r3, ror r0
    45f8:	0004a89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    45fc:	0004ac00 	andeq	sl, r4, r0, lsl #24
    4600:	53000100 	movwpl	r0, #256	; 0x100
	...
    460c:	000004ac 	andeq	r0, r0, ip, lsr #9
    4610:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    4614:	b1500001 	cmplt	r0, r1
    4618:	be000004 	cdplt	0, 0, cr0, cr0, cr4, {0}
    461c:	04000004 	streq	r0, [r0], #-4
    4620:	5001f300 	andpl	pc, r1, r0, lsl #6
    4624:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4628:	00000000 	andeq	r0, r0, r0
    462c:	0004ac00 	andeq	sl, r4, r0, lsl #24
    4630:	0004b100 	andeq	fp, r4, r0, lsl #2
    4634:	51000100 	mrspl	r0, (UNDEF: 16)
    4638:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    463c:	000004be 			; <UNDEFINED> instruction: 0x000004be
    4640:	01f30004 	mvnseq	r0, r4
    4644:	00009f51 	andeq	r9, r0, r1, asr pc
    4648:	00000000 	andeq	r0, r0, r0
    464c:	04ac0000 	strteq	r0, [ip], #0
    4650:	04b10000 	ldrteq	r0, [r1], #0
    4654:	00010000 	andeq	r0, r1, r0
    4658:	0004b152 	andeq	fp, r4, r2, asr r1
    465c:	0004be00 	andeq	fp, r4, r0, lsl #28
    4660:	f3000400 	vshl.u8	d0, d0, d0
    4664:	009f5201 	addseq	r5, pc, r1, lsl #4
    4668:	00000000 	andeq	r0, r0, r0
    466c:	ac000000 	stcge	0, cr0, [r0], {-0}
    4670:	b1000004 	tstlt	r0, r4
    4674:	01000004 	tsteq	r0, r4
    4678:	04b15300 	ldrteq	r5, [r1], #768	; 0x300
    467c:	04be0000 	ldrteq	r0, [lr], #0
    4680:	00040000 	andeq	r0, r4, r0
    4684:	9f5301f3 	svcls	0x005301f3
	...
    4690:	000004c4 	andeq	r0, r0, r4, asr #9
    4694:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4698:	d0510001 	subsle	r0, r1, r1
    469c:	d4000004 	strle	r0, [r0], #-4
    46a0:	04000004 	streq	r0, [r0], #-4
    46a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    46a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	0004c400 	andeq	ip, r4, r0, lsl #8
    46b4:	0004c600 	andeq	ip, r4, r0, lsl #12
    46b8:	30000200 	andcc	r0, r0, r0, lsl #4
    46bc:	0004c69f 	muleq	r4, pc, r6	; <UNPREDICTABLE>
    46c0:	0004ca00 	andeq	ip, r4, r0, lsl #20
    46c4:	53000100 	movwpl	r0, #256	; 0x100
    46c8:	000004ce 	andeq	r0, r0, lr, asr #9
    46cc:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    46d0:	d0530001 	subsle	r0, r3, r1
    46d4:	d4000004 	strle	r0, [r0], #-4
    46d8:	01000004 	tsteq	r0, r4
    46dc:	00005100 	andeq	r5, r0, r0, lsl #2
    46e0:	00000000 	andeq	r0, r0, r0
    46e4:	04d40000 	ldrbeq	r0, [r4], #0
    46e8:	04e00000 	strbteq	r0, [r0], #0
    46ec:	00010000 	andeq	r0, r1, r0
    46f0:	0004e051 	andeq	lr, r4, r1, asr r0
    46f4:	0004e400 	andeq	lr, r4, r0, lsl #8
    46f8:	f3000400 	vshl.u8	d0, d0, d0
    46fc:	009f5101 	addseq	r5, pc, r1, lsl #2
    4700:	00000000 	andeq	r0, r0, r0
    4704:	d4000000 	strle	r0, [r0], #-0
    4708:	d6000004 	strle	r0, [r0], -r4
    470c:	02000004 	andeq	r0, r0, #4
    4710:	d69f3000 	ldrle	r3, [pc], r0
    4714:	da000004 	ble	472c <_Minimum_Stack_Size+0x462c>
    4718:	01000004 	tsteq	r0, r4
    471c:	04de5300 	ldrbeq	r5, [lr], #768	; 0x300
    4720:	04e00000 	strbteq	r0, [r0], #0
    4724:	00010000 	andeq	r0, r1, r0
    4728:	0004e053 	andeq	lr, r4, r3, asr r0
    472c:	0004e400 	andeq	lr, r4, r0, lsl #8
    4730:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    473c:	000004e4 	andeq	r0, r0, r4, ror #9
    4740:	00000512 	andeq	r0, r0, r2, lsl r5
    4744:	12510001 	subsne	r0, r1, #1
    4748:	20000005 	andcs	r0, r0, r5
    474c:	04000005 	streq	r0, [r0], #-5
    4750:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4758:	00000000 	andeq	r0, r0, r0
    475c:	0004e400 	andeq	lr, r4, r0, lsl #8
    4760:	00050200 	andeq	r0, r5, r0, lsl #4
    4764:	52000100 	andpl	r0, r0, #0, 2
    4768:	00000502 	andeq	r0, r0, r2, lsl #10
    476c:	00000520 	andeq	r0, r0, r0, lsr #10
    4770:	01f30004 	mvnseq	r0, r4
    4774:	00009f52 	andeq	r9, r0, r2, asr pc
    4778:	00000000 	andeq	r0, r0, r0
    477c:	04e40000 	strbteq	r0, [r4], #0
    4780:	05100000 	ldreq	r0, [r0, #-0]
    4784:	00010000 	andeq	r0, r1, r0
    4788:	00051053 	andeq	r1, r5, r3, asr r0
    478c:	00052000 	andeq	r2, r5, r0
    4790:	f3000400 	vshl.u8	d0, d0, d0
    4794:	009f5301 	addseq	r5, pc, r1, lsl #6
    4798:	00000000 	andeq	r0, r0, r0
    479c:	e4000000 	str	r0, [r0], #-0
    47a0:	e8000004 	stmda	r0, {r2}
    47a4:	02000004 	andeq	r0, r0, #4
    47a8:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    47ac:	fe000004 	cdp2	0, 0, cr0, cr0, cr4, {0}
    47b0:	01000004 	tsteq	r0, r4
    47b4:	05085600 	streq	r5, [r8, #-1536]	; 0xfffffa00
    47b8:	05120000 	ldreq	r0, [r2, #-0]
    47bc:	00010000 	andeq	r0, r1, r0
    47c0:	00051256 	andeq	r1, r5, r6, asr r2
    47c4:	00052000 	andeq	r2, r5, r0
    47c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    47d4:	000004e4 	andeq	r0, r0, r4, ror #9
    47d8:	000004ea 	andeq	r0, r0, sl, ror #9
    47dc:	9f300002 	svcls	0x00300002
    47e0:	000004ea 	andeq	r0, r0, sl, ror #9
    47e4:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    47e8:	16540001 	ldrbne	r0, [r4], -r1
    47ec:	20000005 	andcs	r0, r0, r5
    47f0:	01000005 	tsteq	r0, r5
    47f4:	00005400 	andeq	r5, r0, r0, lsl #8
    47f8:	00000000 	andeq	r0, r0, r0
    47fc:	04e40000 	strbteq	r0, [r4], #0
    4800:	04f20000 	ldrbteq	r0, [r2], #0
    4804:	00020000 	andeq	r0, r2, r0
    4808:	04f29f30 	ldrbteq	r9, [r2], #3888	; 0xf30
    480c:	04fa0000 	ldrbteq	r0, [sl], #0
    4810:	00010000 	andeq	r0, r1, r0
    4814:	00051855 	andeq	r1, r5, r5, asr r8
    4818:	00052000 	andeq	r2, r5, r0
    481c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4828:	00000520 	andeq	r0, r0, r0, lsr #10
    482c:	0000052c 	andeq	r0, r0, ip, lsr #10
    4830:	2c510001 	mrrccs	0, 0, r0, r1, cr1
    4834:	30000005 	andcc	r0, r0, r5
    4838:	04000005 	streq	r0, [r0], #-5
    483c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4844:	00000000 	andeq	r0, r0, r0
    4848:	00052000 	andeq	r2, r5, r0
    484c:	00052200 	andeq	r2, r5, r0, lsl #4
    4850:	30000200 	andcc	r0, r0, r0, lsl #4
    4854:	0005229f 	muleq	r5, pc, r2	; <UNPREDICTABLE>
    4858:	00052600 	andeq	r2, r5, r0, lsl #12
    485c:	53000100 	movwpl	r0, #256	; 0x100
    4860:	0000052a 	andeq	r0, r0, sl, lsr #10
    4864:	0000052c 	andeq	r0, r0, ip, lsr #10
    4868:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    486c:	30000005 	andcc	r0, r0, r5
    4870:	01000005 	tsteq	r0, r5
    4874:	00005100 	andeq	r5, r0, r0, lsl #2
    4878:	00000000 	andeq	r0, r0, r0
    487c:	05300000 	ldreq	r0, [r0, #-0]!
    4880:	053e0000 	ldreq	r0, [lr, #-0]!
    4884:	00010000 	andeq	r0, r1, r0
    4888:	00053e51 	andeq	r3, r5, r1, asr lr
    488c:	00054400 	andeq	r4, r5, r0, lsl #8
    4890:	f3000400 	vshl.u8	d0, d0, d0
    4894:	009f5101 	addseq	r5, pc, r1, lsl #2
    4898:	00000000 	andeq	r0, r0, r0
    489c:	30000000 	andcc	r0, r0, r0
    48a0:	32000005 	andcc	r0, r0, #5
    48a4:	02000005 	andeq	r0, r0, #5
    48a8:	329f3000 	addscc	r3, pc, #0
    48ac:	36000005 	strcc	r0, [r0], -r5
    48b0:	01000005 	tsteq	r0, r5
    48b4:	053a5300 	ldreq	r5, [sl, #-768]!	; 0xfffffd00
    48b8:	05400000 	strbeq	r0, [r0, #-0]
    48bc:	00010000 	andeq	r0, r1, r0
    48c0:	00054053 	andeq	r4, r5, r3, asr r0
    48c4:	00054400 	andeq	r4, r5, r0, lsl #8
    48c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    48d4:	00000544 	andeq	r0, r0, r4, asr #10
    48d8:	00000550 	andeq	r0, r0, r0, asr r5
    48dc:	50510001 	subspl	r0, r1, r1
    48e0:	54000005 	strpl	r0, [r0], #-5
    48e4:	04000005 	streq	r0, [r0], #-5
    48e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    48ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48f0:	00000000 	andeq	r0, r0, r0
    48f4:	00054400 	andeq	r4, r5, r0, lsl #8
    48f8:	00054600 	andeq	r4, r5, r0, lsl #12
    48fc:	30000200 	andcc	r0, r0, r0, lsl #4
    4900:	0005469f 	muleq	r5, pc, r6	; <UNPREDICTABLE>
    4904:	00054a00 	andeq	r4, r5, r0, lsl #20
    4908:	53000100 	movwpl	r0, #256	; 0x100
    490c:	0000054e 	andeq	r0, r0, lr, asr #10
    4910:	00000550 	andeq	r0, r0, r0, asr r5
    4914:	50530001 	subspl	r0, r3, r1
    4918:	54000005 	strpl	r0, [r0], #-5
    491c:	01000005 	tsteq	r0, r5
    4920:	00005100 	andeq	r5, r0, r0, lsl #2
    4924:	00000000 	andeq	r0, r0, r0
    4928:	05540000 	ldrbeq	r0, [r4, #-0]
    492c:	05620000 	strbeq	r0, [r2, #-0]!
    4930:	00010000 	andeq	r0, r1, r0
    4934:	00056251 	andeq	r6, r5, r1, asr r2
    4938:	00056800 	andeq	r6, r5, r0, lsl #16
    493c:	f3000400 	vshl.u8	d0, d0, d0
    4940:	009f5101 	addseq	r5, pc, r1, lsl #2
    4944:	00000000 	andeq	r0, r0, r0
    4948:	54000000 	strpl	r0, [r0], #-0
    494c:	56000005 	strpl	r0, [r0], -r5
    4950:	02000005 	andeq	r0, r0, #5
    4954:	569f3000 	ldrpl	r3, [pc], r0
    4958:	5a000005 	bpl	4974 <_Minimum_Stack_Size+0x4874>
    495c:	01000005 	tsteq	r0, r5
    4960:	055e5300 	ldrbeq	r5, [lr, #-768]	; 0xfffffd00
    4964:	05640000 	strbeq	r0, [r4, #-0]!
    4968:	00010000 	andeq	r0, r1, r0
    496c:	00056453 	andeq	r6, r5, r3, asr r4
    4970:	00056800 	andeq	r6, r5, r0, lsl #16
    4974:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4980:	000005c8 	andeq	r0, r0, r8, asr #11
    4984:	000005d4 	ldrdeq	r0, [r0], -r4
    4988:	d4510001 	ldrble	r0, [r1], #-1
    498c:	d8000005 	stmdale	r0, {r0, r2}
    4990:	04000005 	streq	r0, [r0], #-5
    4994:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4998:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    499c:	00000000 	andeq	r0, r0, r0
    49a0:	0005c800 	andeq	ip, r5, r0, lsl #16
    49a4:	0005ca00 	andeq	ip, r5, r0, lsl #20
    49a8:	30000200 	andcc	r0, r0, r0, lsl #4
    49ac:	0005ca9f 	muleq	r5, pc, sl	; <UNPREDICTABLE>
    49b0:	0005ce00 	andeq	ip, r5, r0, lsl #28
    49b4:	53000100 	movwpl	r0, #256	; 0x100
    49b8:	000005d2 	ldrdeq	r0, [r0], -r2
    49bc:	000005d4 	ldrdeq	r0, [r0], -r4
    49c0:	d4530001 	ldrble	r0, [r3], #-1
    49c4:	d8000005 	stmdale	r0, {r0, r2}
    49c8:	01000005 	tsteq	r0, r5
    49cc:	00005100 	andeq	r5, r0, r0, lsl #2
    49d0:	00000000 	andeq	r0, r0, r0
    49d4:	05d80000 	ldrbeq	r0, [r8]
    49d8:	05e60000 	strbeq	r0, [r6, #0]!
    49dc:	00010000 	andeq	r0, r1, r0
    49e0:	0005e651 	andeq	lr, r5, r1, asr r6
    49e4:	0005ec00 	andeq	lr, r5, r0, lsl #24
    49e8:	f3000400 	vshl.u8	d0, d0, d0
    49ec:	009f5101 	addseq	r5, pc, r1, lsl #2
    49f0:	00000000 	andeq	r0, r0, r0
    49f4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    49f8:	da000005 	ble	4a14 <_Minimum_Stack_Size+0x4914>
    49fc:	02000005 	andeq	r0, r0, #5
    4a00:	da9f3000 	ble	fe7d0a08 <__ram_end__+0xde7c0a08>
    4a04:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    4a08:	01000005 	tsteq	r0, r5
    4a0c:	05e25300 	strbeq	r5, [r2, #768]!	; 0x300
    4a10:	05e80000 	strbeq	r0, [r8, #0]!
    4a14:	00010000 	andeq	r0, r1, r0
    4a18:	0005e853 	andeq	lr, r5, r3, asr r8
    4a1c:	0005ec00 	andeq	lr, r5, r0, lsl #24
    4a20:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4a2c:	000005ec 	andeq	r0, r0, ip, ror #11
    4a30:	000005f8 	strdeq	r0, [r0], -r8
    4a34:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
    4a38:	fc000005 	stc2	0, cr0, [r0], {5}
    4a3c:	04000005 	streq	r0, [r0], #-5
    4a40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4a44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a48:	00000000 	andeq	r0, r0, r0
    4a4c:	0005ec00 	andeq	lr, r5, r0, lsl #24
    4a50:	0005ee00 	andeq	lr, r5, r0, lsl #28
    4a54:	30000200 	andcc	r0, r0, r0, lsl #4
    4a58:	0005ee9f 	muleq	r5, pc, lr	; <UNPREDICTABLE>
    4a5c:	0005f200 	andeq	pc, r5, r0, lsl #4
    4a60:	53000100 	movwpl	r0, #256	; 0x100
    4a64:	000005f6 	strdeq	r0, [r0], -r6
    4a68:	000005f8 	strdeq	r0, [r0], -r8
    4a6c:	f8530001 			; <UNDEFINED> instruction: 0xf8530001
    4a70:	fc000005 	stc2	0, cr0, [r0], {5}
    4a74:	01000005 	tsteq	r0, r5
    4a78:	00005100 	andeq	r5, r0, r0, lsl #2
    4a7c:	00000000 	andeq	r0, r0, r0
    4a80:	05fc0000 	ldrbeq	r0, [ip, #0]!
    4a84:	060a0000 	streq	r0, [sl], -r0
    4a88:	00010000 	andeq	r0, r1, r0
    4a8c:	00060a51 	andeq	r0, r6, r1, asr sl
    4a90:	00061000 	andeq	r1, r6, r0
    4a94:	f3000400 	vshl.u8	d0, d0, d0
    4a98:	009f5101 	addseq	r5, pc, r1, lsl #2
    4a9c:	00000000 	andeq	r0, r0, r0
    4aa0:	fc000000 	stc2	0, cr0, [r0], {-0}
    4aa4:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    4aa8:	02000005 	andeq	r0, r0, #5
    4aac:	fe9f3000 	cdp2	0, 9, cr3, cr15, cr0, {0}
    4ab0:	02000005 	andeq	r0, r0, #5
    4ab4:	01000006 	tsteq	r0, r6
    4ab8:	06065300 	streq	r5, [r6], -r0, lsl #6
    4abc:	060c0000 	streq	r0, [ip], -r0
    4ac0:	00010000 	andeq	r0, r1, r0
    4ac4:	00060c53 	andeq	r0, r6, r3, asr ip
    4ac8:	00061000 	andeq	r1, r6, r0
    4acc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ad8:	00000610 	andeq	r0, r0, r0, lsl r6
    4adc:	0000061c 	andeq	r0, r0, ip, lsl r6
    4ae0:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    4ae4:	20000006 	andcs	r0, r0, r6
    4ae8:	04000006 	streq	r0, [r0], #-6
    4aec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4af0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4af4:	00000000 	andeq	r0, r0, r0
    4af8:	00061000 	andeq	r1, r6, r0
    4afc:	00061200 	andeq	r1, r6, r0, lsl #4
    4b00:	30000200 	andcc	r0, r0, r0, lsl #4
    4b04:	0006129f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
    4b08:	00061600 	andeq	r1, r6, r0, lsl #12
    4b0c:	53000100 	movwpl	r0, #256	; 0x100
    4b10:	0000061a 	andeq	r0, r0, sl, lsl r6
    4b14:	0000061c 	andeq	r0, r0, ip, lsl r6
    4b18:	1c530001 	mrrcne	0, 0, r0, r3, cr1
    4b1c:	20000006 	andcs	r0, r0, r6
    4b20:	01000006 	tsteq	r0, r6
    4b24:	00005100 	andeq	r5, r0, r0, lsl #2
    4b28:	00000000 	andeq	r0, r0, r0
    4b2c:	06200000 	strteq	r0, [r0], -r0
    4b30:	062e0000 	strteq	r0, [lr], -r0
    4b34:	00010000 	andeq	r0, r1, r0
    4b38:	00062e51 	andeq	r2, r6, r1, asr lr
    4b3c:	00063400 	andeq	r3, r6, r0, lsl #8
    4b40:	f3000400 	vshl.u8	d0, d0, d0
    4b44:	009f5101 	addseq	r5, pc, r1, lsl #2
    4b48:	00000000 	andeq	r0, r0, r0
    4b4c:	20000000 	andcs	r0, r0, r0
    4b50:	22000006 	andcs	r0, r0, #6
    4b54:	02000006 	andeq	r0, r0, #6
    4b58:	229f3000 	addscs	r3, pc, #0
    4b5c:	26000006 	strcs	r0, [r0], -r6
    4b60:	01000006 	tsteq	r0, r6
    4b64:	062a5300 	strteq	r5, [sl], -r0, lsl #6
    4b68:	06300000 	ldrteq	r0, [r0], -r0
    4b6c:	00010000 	andeq	r0, r1, r0
    4b70:	00063053 	andeq	r3, r6, r3, asr r0
    4b74:	00063400 	andeq	r3, r6, r0, lsl #8
    4b78:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4b84:	00000634 	andeq	r0, r0, r4, lsr r6
    4b88:	00000640 	andeq	r0, r0, r0, asr #12
    4b8c:	40510001 	subsmi	r0, r1, r1
    4b90:	44000006 	strmi	r0, [r0], #-6
    4b94:	04000006 	streq	r0, [r0], #-6
    4b98:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4b9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ba0:	00000000 	andeq	r0, r0, r0
    4ba4:	00063400 	andeq	r3, r6, r0, lsl #8
    4ba8:	00063600 	andeq	r3, r6, r0, lsl #12
    4bac:	30000200 	andcc	r0, r0, r0, lsl #4
    4bb0:	0006369f 	muleq	r6, pc, r6	; <UNPREDICTABLE>
    4bb4:	00063a00 	andeq	r3, r6, r0, lsl #20
    4bb8:	53000100 	movwpl	r0, #256	; 0x100
    4bbc:	0000063e 	andeq	r0, r0, lr, lsr r6
    4bc0:	00000640 	andeq	r0, r0, r0, asr #12
    4bc4:	40530001 	subsmi	r0, r3, r1
    4bc8:	44000006 	strmi	r0, [r0], #-6
    4bcc:	01000006 	tsteq	r0, r6
    4bd0:	00005100 	andeq	r5, r0, r0, lsl #2
    4bd4:	00000000 	andeq	r0, r0, r0
    4bd8:	06440000 	strbeq	r0, [r4], -r0
    4bdc:	06520000 	ldrbeq	r0, [r2], -r0
    4be0:	00010000 	andeq	r0, r1, r0
    4be4:	00065251 	andeq	r5, r6, r1, asr r2
    4be8:	00065800 	andeq	r5, r6, r0, lsl #16
    4bec:	f3000400 	vshl.u8	d0, d0, d0
    4bf0:	009f5101 	addseq	r5, pc, r1, lsl #2
    4bf4:	00000000 	andeq	r0, r0, r0
    4bf8:	44000000 	strmi	r0, [r0], #-0
    4bfc:	46000006 	strmi	r0, [r0], -r6
    4c00:	02000006 	andeq	r0, r0, #6
    4c04:	469f3000 	ldrmi	r3, [pc], r0
    4c08:	4a000006 	bmi	4c28 <_Minimum_Stack_Size+0x4b28>
    4c0c:	01000006 	tsteq	r0, r6
    4c10:	064e5300 	strbeq	r5, [lr], -r0, lsl #6
    4c14:	06540000 	ldrbeq	r0, [r4], -r0
    4c18:	00010000 	andeq	r0, r1, r0
    4c1c:	00065453 	andeq	r5, r6, r3, asr r4
    4c20:	00065800 	andeq	r5, r6, r0, lsl #16
    4c24:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4c30:	00000658 	andeq	r0, r0, r8, asr r6
    4c34:	00000664 	andeq	r0, r0, r4, ror #12
    4c38:	64510001 	ldrbvs	r0, [r1], #-1
    4c3c:	68000006 	stmdavs	r0, {r1, r2}
    4c40:	04000006 	streq	r0, [r0], #-6
    4c44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4c48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c4c:	00000000 	andeq	r0, r0, r0
    4c50:	00065800 	andeq	r5, r6, r0, lsl #16
    4c54:	00065a00 	andeq	r5, r6, r0, lsl #20
    4c58:	30000200 	andcc	r0, r0, r0, lsl #4
    4c5c:	00065a9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
    4c60:	00065e00 	andeq	r5, r6, r0, lsl #28
    4c64:	53000100 	movwpl	r0, #256	; 0x100
    4c68:	00000662 	andeq	r0, r0, r2, ror #12
    4c6c:	00000664 	andeq	r0, r0, r4, ror #12
    4c70:	64530001 	ldrbvs	r0, [r3], #-1
    4c74:	68000006 	stmdavs	r0, {r1, r2}
    4c78:	01000006 	tsteq	r0, r6
    4c7c:	00005100 	andeq	r5, r0, r0, lsl #2
    4c80:	00000000 	andeq	r0, r0, r0
    4c84:	06680000 	strbteq	r0, [r8], -r0
    4c88:	06720000 	ldrbteq	r0, [r2], -r0
    4c8c:	00010000 	andeq	r0, r1, r0
    4c90:	00067251 	andeq	r7, r6, r1, asr r2
    4c94:	00067800 	andeq	r7, r6, r0, lsl #16
    4c98:	f3000400 	vshl.u8	d0, d0, d0
    4c9c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4ca0:	00000000 	andeq	r0, r0, r0
    4ca4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    4ca8:	6a000006 	bvs	4cc8 <_Minimum_Stack_Size+0x4bc8>
    4cac:	02000006 	andeq	r0, r0, #6
    4cb0:	6a9f3000 	bvs	fe7d0cb8 <__ram_end__+0xde7c0cb8>
    4cb4:	74000006 	strvc	r0, [r0], #-6
    4cb8:	01000006 	tsteq	r0, r6
    4cbc:	06745300 	ldrbteq	r5, [r4], -r0, lsl #6
    4cc0:	06780000 	ldrbteq	r0, [r8], -r0
    4cc4:	00010000 	andeq	r0, r1, r0
    4cc8:	00000051 	andeq	r0, r0, r1, asr r0
    4ccc:	00000000 	andeq	r0, r0, r0
    4cd0:	00067800 	andeq	r7, r6, r0, lsl #16
    4cd4:	00068400 	andeq	r8, r6, r0, lsl #8
    4cd8:	51000100 	mrspl	r0, (UNDEF: 16)
    4cdc:	00000684 	andeq	r0, r0, r4, lsl #13
    4ce0:	00000688 	andeq	r0, r0, r8, lsl #13
    4ce4:	01f30004 	mvnseq	r0, r4
    4ce8:	00009f51 	andeq	r9, r0, r1, asr pc
    4cec:	00000000 	andeq	r0, r0, r0
    4cf0:	06780000 	ldrbteq	r0, [r8], -r0
    4cf4:	067a0000 	ldrbteq	r0, [sl], -r0
    4cf8:	00020000 	andeq	r0, r2, r0
    4cfc:	067a9f30 	uhasxeq	r9, sl, r0
    4d00:	067e0000 	ldrbteq	r0, [lr], -r0
    4d04:	00010000 	andeq	r0, r1, r0
    4d08:	00068253 	andeq	r8, r6, r3, asr r2
    4d0c:	00068400 	andeq	r8, r6, r0, lsl #8
    4d10:	53000100 	movwpl	r0, #256	; 0x100
    4d14:	00000684 	andeq	r0, r0, r4, lsl #13
    4d18:	00000688 	andeq	r0, r0, r8, lsl #13
    4d1c:	00510001 	subseq	r0, r1, r1
    4d20:	00000000 	andeq	r0, r0, r0
    4d24:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    4d28:	92000006 	andls	r0, r0, #6
    4d2c:	01000006 	tsteq	r0, r6
    4d30:	06925100 	ldreq	r5, [r2], r0, lsl #2
    4d34:	06980000 	ldreq	r0, [r8], r0
    4d38:	00040000 	andeq	r0, r4, r0
    4d3c:	9f5101f3 	svcls	0x005101f3
	...
    4d48:	00000688 	andeq	r0, r0, r8, lsl #13
    4d4c:	0000068a 	andeq	r0, r0, sl, lsl #13
    4d50:	9f300002 	svcls	0x00300002
    4d54:	0000068a 	andeq	r0, r0, sl, lsl #13
    4d58:	00000694 	muleq	r0, r4, r6
    4d5c:	94530001 	ldrbls	r0, [r3], #-1
    4d60:	98000006 	stmdals	r0, {r1, r2}
    4d64:	01000006 	tsteq	r0, r6
    4d68:	00005100 	andeq	r5, r0, r0, lsl #2
    4d6c:	00000000 	andeq	r0, r0, r0
    4d70:	06980000 	ldreq	r0, [r8], r0
    4d74:	06a40000 	strteq	r0, [r4], r0
    4d78:	00010000 	andeq	r0, r1, r0
    4d7c:	0006a451 	andeq	sl, r6, r1, asr r4
    4d80:	0006a800 	andeq	sl, r6, r0, lsl #16
    4d84:	f3000400 	vshl.u8	d0, d0, d0
    4d88:	009f5101 	addseq	r5, pc, r1, lsl #2
    4d8c:	00000000 	andeq	r0, r0, r0
    4d90:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    4d94:	9a000006 	bls	4db4 <_Minimum_Stack_Size+0x4cb4>
    4d98:	02000006 	andeq	r0, r0, #6
    4d9c:	9a9f3000 	bls	fe7d0da4 <__ram_end__+0xde7c0da4>
    4da0:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
    4da4:	01000006 	tsteq	r0, r6
    4da8:	06a25300 	strteq	r5, [r2], r0, lsl #6
    4dac:	06a40000 	strteq	r0, [r4], r0
    4db0:	00010000 	andeq	r0, r1, r0
    4db4:	0006a453 	andeq	sl, r6, r3, asr r4
    4db8:	0006a800 	andeq	sl, r6, r0, lsl #16
    4dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4dc8:	000006a8 	andeq	r0, r0, r8, lsr #13
    4dcc:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    4dd0:	b4510001 	ldrblt	r0, [r1], #-1
    4dd4:	b8000006 	stmdalt	r0, {r1, r2}
    4dd8:	04000006 	streq	r0, [r0], #-6
    4ddc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4de0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4de4:	00000000 	andeq	r0, r0, r0
    4de8:	0006a800 	andeq	sl, r6, r0, lsl #16
    4dec:	0006aa00 	andeq	sl, r6, r0, lsl #20
    4df0:	30000200 	andcc	r0, r0, r0, lsl #4
    4df4:	0006aa9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
    4df8:	0006ae00 	andeq	sl, r6, r0, lsl #28
    4dfc:	53000100 	movwpl	r0, #256	; 0x100
    4e00:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    4e04:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    4e08:	b4530001 	ldrblt	r0, [r3], #-1
    4e0c:	b8000006 	stmdalt	r0, {r1, r2}
    4e10:	01000006 	tsteq	r0, r6
    4e14:	00005100 	andeq	r5, r0, r0, lsl #2
    4e18:	00000000 	andeq	r0, r0, r0
    4e1c:	06b80000 	ldrteq	r0, [r8], r0
    4e20:	06c60000 	strbeq	r0, [r6], r0
    4e24:	00010000 	andeq	r0, r1, r0
    4e28:	0006c651 	andeq	ip, r6, r1, asr r6
    4e2c:	0006cc00 	andeq	ip, r6, r0, lsl #24
    4e30:	f3000400 	vshl.u8	d0, d0, d0
    4e34:	009f5101 	addseq	r5, pc, r1, lsl #2
    4e38:	00000000 	andeq	r0, r0, r0
    4e3c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4e40:	ba000006 	blt	4e60 <_Minimum_Stack_Size+0x4d60>
    4e44:	02000006 	andeq	r0, r0, #6
    4e48:	ba9f3000 	blt	fe7d0e50 <__ram_end__+0xde7c0e50>
    4e4c:	be000006 	cdplt	0, 0, cr0, cr0, cr6, {0}
    4e50:	01000006 	tsteq	r0, r6
    4e54:	06c25300 	strbeq	r5, [r2], r0, lsl #6
    4e58:	06c80000 	strbeq	r0, [r8], r0
    4e5c:	00010000 	andeq	r0, r1, r0
    4e60:	0006c853 	andeq	ip, r6, r3, asr r8
    4e64:	0006cc00 	andeq	ip, r6, r0, lsl #24
    4e68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4e74:	000006cc 	andeq	r0, r0, ip, asr #13
    4e78:	000006da 	ldrdeq	r0, [r0], -sl
    4e7c:	da510001 	ble	1444e88 <__ram_size__+0x1434e88>
    4e80:	e0000006 	and	r0, r0, r6
    4e84:	04000006 	streq	r0, [r0], #-6
    4e88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4e8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e90:	00000000 	andeq	r0, r0, r0
    4e94:	0006cc00 	andeq	ip, r6, r0, lsl #24
    4e98:	0006ce00 	andeq	ip, r6, r0, lsl #28
    4e9c:	30000200 	andcc	r0, r0, r0, lsl #4
    4ea0:	0006ce9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
    4ea4:	0006d200 	andeq	sp, r6, r0, lsl #4
    4ea8:	53000100 	movwpl	r0, #256	; 0x100
    4eac:	000006d6 	ldrdeq	r0, [r0], -r6
    4eb0:	000006dc 	ldrdeq	r0, [r0], -ip
    4eb4:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    4eb8:	e0000006 	and	r0, r0, r6
    4ebc:	01000006 	tsteq	r0, r6
    4ec0:	00005100 	andeq	r5, r0, r0, lsl #2
    4ec4:	00000000 	andeq	r0, r0, r0
    4ec8:	06e00000 	strbteq	r0, [r0], r0
    4ecc:	06ee0000 	strbteq	r0, [lr], r0
    4ed0:	00010000 	andeq	r0, r1, r0
    4ed4:	0006ee51 	andeq	lr, r6, r1, asr lr
    4ed8:	0006f400 	andeq	pc, r6, r0, lsl #8
    4edc:	f3000400 	vshl.u8	d0, d0, d0
    4ee0:	009f5101 	addseq	r5, pc, r1, lsl #2
    4ee4:	00000000 	andeq	r0, r0, r0
    4ee8:	e0000000 	and	r0, r0, r0
    4eec:	e2000006 	and	r0, r0, #6
    4ef0:	02000006 	andeq	r0, r0, #6
    4ef4:	e29f3000 	adds	r3, pc, #0
    4ef8:	e6000006 	str	r0, [r0], -r6
    4efc:	01000006 	tsteq	r0, r6
    4f00:	06ea5300 	strbteq	r5, [sl], r0, lsl #6
    4f04:	06f00000 	ldrbteq	r0, [r0], r0
    4f08:	00010000 	andeq	r0, r1, r0
    4f0c:	0006f053 	andeq	pc, r6, r3, asr r0	; <UNPREDICTABLE>
    4f10:	0006f400 	andeq	pc, r6, r0, lsl #8
    4f14:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4f20:	000006f4 	strdeq	r0, [r0], -r4
    4f24:	00000702 	andeq	r0, r0, r2, lsl #14
    4f28:	02510001 	subseq	r0, r1, #1
    4f2c:	08000007 	stmdaeq	r0, {r0, r1, r2}
    4f30:	04000007 	streq	r0, [r0], #-7
    4f34:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4f38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f3c:	00000000 	andeq	r0, r0, r0
    4f40:	0006f400 	andeq	pc, r6, r0, lsl #8
    4f44:	0006f600 	andeq	pc, r6, r0, lsl #12
    4f48:	30000200 	andcc	r0, r0, r0, lsl #4
    4f4c:	0006f69f 	muleq	r6, pc, r6	; <UNPREDICTABLE>
    4f50:	0006fa00 	andeq	pc, r6, r0, lsl #20
    4f54:	53000100 	movwpl	r0, #256	; 0x100
    4f58:	000006fe 	strdeq	r0, [r0], -lr
    4f5c:	00000704 	andeq	r0, r0, r4, lsl #14
    4f60:	04530001 	ldrbeq	r0, [r3], #-1
    4f64:	08000007 	stmdaeq	r0, {r0, r1, r2}
    4f68:	01000007 	tsteq	r0, r7
    4f6c:	00005100 	andeq	r5, r0, r0, lsl #2
    4f70:	00000000 	andeq	r0, r0, r0
    4f74:	07080000 	streq	r0, [r8, -r0]
    4f78:	07160000 	ldreq	r0, [r6, -r0]
    4f7c:	00010000 	andeq	r0, r1, r0
    4f80:	00071651 	andeq	r1, r7, r1, asr r6
    4f84:	00071c00 	andeq	r1, r7, r0, lsl #24
    4f88:	f3000400 	vshl.u8	d0, d0, d0
    4f8c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4f90:	00000000 	andeq	r0, r0, r0
    4f94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4f98:	0a000007 	beq	4fbc <_Minimum_Stack_Size+0x4ebc>
    4f9c:	02000007 	andeq	r0, r0, #7
    4fa0:	0a9f3000 	beq	fe7d0fa8 <__ram_end__+0xde7c0fa8>
    4fa4:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    4fa8:	01000007 	tsteq	r0, r7
    4fac:	07125300 	ldreq	r5, [r2, -r0, lsl #6]
    4fb0:	07180000 	ldreq	r0, [r8, -r0]
    4fb4:	00010000 	andeq	r0, r1, r0
    4fb8:	00071853 	andeq	r1, r7, r3, asr r8
    4fbc:	00071c00 	andeq	r1, r7, r0, lsl #24
    4fc0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4fcc:	0000071c 	andeq	r0, r0, ip, lsl r7
    4fd0:	00000722 	andeq	r0, r0, r2, lsr #14
    4fd4:	22520001 	subscs	r0, r2, #1
    4fd8:	38000007 	stmdacc	r0, {r0, r1, r2}
    4fdc:	04000007 	streq	r0, [r0], #-7
    4fe0:	5201f300 	andpl	pc, r1, #0, 6
    4fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	00073800 	andeq	r3, r7, r0, lsl #16
    4ff0:	00073e00 	andeq	r3, r7, r0, lsl #28
    4ff4:	52000100 	andpl	r0, r0, #0, 2
    4ff8:	0000073e 	andeq	r0, r0, lr, lsr r7
    4ffc:	00000754 	andeq	r0, r0, r4, asr r7
    5000:	01f30004 	mvnseq	r0, r4
    5004:	00009f52 	andeq	r9, r0, r2, asr pc
    5008:	00000000 	andeq	r0, r0, r0
    500c:	07540000 	ldrbeq	r0, [r4, -r0]
    5010:	076a0000 	strbeq	r0, [sl, -r0]!
    5014:	00010000 	andeq	r0, r1, r0
    5018:	00076a50 	andeq	r6, r7, r0, asr sl
    501c:	00079800 	andeq	r9, r7, r0, lsl #16
    5020:	70000300 	andvc	r0, r0, r0, lsl #6
    5024:	00009f68 	andeq	r9, r0, r8, ror #30
    5028:	00000000 	andeq	r0, r0, r0
    502c:	07540000 	ldrbeq	r0, [r4, -r0]
    5030:	07720000 	ldrbeq	r0, [r2, -r0]!
    5034:	00010000 	andeq	r0, r1, r0
    5038:	00077251 	andeq	r7, r7, r1, asr r2
    503c:	00077c00 	andeq	r7, r7, r0, lsl #24
    5040:	f3000400 	vshl.u8	d0, d0, d0
    5044:	7c9f5101 	ldfvcs	f5, [pc], {1}
    5048:	82000007 	andhi	r0, r0, #7
    504c:	01000007 	tsteq	r0, r7
    5050:	07825100 	streq	r5, [r2, r0, lsl #2]
    5054:	07980000 	ldreq	r0, [r8, r0]
    5058:	00040000 	andeq	r0, r4, r0
    505c:	9f5101f3 	svcls	0x005101f3
	...
    5068:	00000754 	andeq	r0, r0, r4, asr r7
    506c:	0000078a 	andeq	r0, r0, sl, lsl #15
    5070:	8a520001 	bhi	148507c <__ram_size__+0x147507c>
    5074:	98000007 	stmdals	r0, {r0, r1, r2}
    5078:	04000007 	streq	r0, [r0], #-7
    507c:	5201f300 	andpl	pc, r1, #0, 6
    5080:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5084:	00000000 	andeq	r0, r0, r0
    5088:	0007e000 	andeq	lr, r7, r0
    508c:	0007f200 	andeq	pc, r7, r0, lsl #4
    5090:	51000100 	mrspl	r0, (UNDEF: 16)
    5094:	000007f2 	strdeq	r0, [r0], -r2
    5098:	000007f6 	strdeq	r0, [r0], -r6
    509c:	01f30004 	mvnseq	r0, r4
    50a0:	00009f51 	andeq	r9, r0, r1, asr pc
    50a4:	00000000 	andeq	r0, r0, r0
    50a8:	07f60000 	ldrbeq	r0, [r6, r0]!
    50ac:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    50b0:	00010000 	andeq	r0, r1, r0
    50b4:	00080851 	andeq	r0, r8, r1, asr r8
    50b8:	00080c00 	andeq	r0, r8, r0, lsl #24
    50bc:	f3000400 	vshl.u8	d0, d0, d0
    50c0:	009f5101 	addseq	r5, pc, r1, lsl #2
    50c4:	00000000 	andeq	r0, r0, r0
    50c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    50cc:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    50d0:	01000008 	tsteq	r0, r8
    50d4:	081e5100 	ldmdaeq	lr, {r8, ip, lr}
    50d8:	08220000 	stmdaeq	r2!, {}	; <UNPREDICTABLE>
    50dc:	00040000 	andeq	r0, r4, r0
    50e0:	9f5101f3 	svcls	0x005101f3
	...
    50ec:	00000822 	andeq	r0, r0, r2, lsr #16
    50f0:	00000834 	andeq	r0, r0, r4, lsr r8
    50f4:	34510001 	ldrbcc	r0, [r1], #-1
    50f8:	38000008 	stmdacc	r0, {r3}
    50fc:	04000008 	streq	r0, [r0], #-8
    5100:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	00085200 	andeq	r5, r8, r0, lsl #4
    5110:	00086400 	andeq	r6, r8, r0, lsl #8
    5114:	51000100 	mrspl	r0, (UNDEF: 16)
    5118:	00000864 	andeq	r0, r0, r4, ror #16
    511c:	00000868 	andeq	r0, r0, r8, ror #16
    5120:	01f30004 	mvnseq	r0, r4
    5124:	00009f51 	andeq	r9, r0, r1, asr pc
    5128:	00000000 	andeq	r0, r0, r0
    512c:	08680000 	stmdaeq	r8!, {}^	; <UNPREDICTABLE>
    5130:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
    5134:	00010000 	andeq	r0, r1, r0
    5138:	00087c51 	andeq	r7, r8, r1, asr ip
    513c:	00088200 	andeq	r8, r8, r0, lsl #4
    5140:	f3000400 	vshl.u8	d0, d0, d0
    5144:	009f5101 	addseq	r5, pc, r1, lsl #2
    5148:	00000000 	andeq	r0, r0, r0
    514c:	82000000 	andhi	r0, r0, #0
    5150:	a9000008 	stmdbge	r0, {r3}
    5154:	01000008 	tsteq	r0, r8
    5158:	08a95000 	stmiaeq	r9!, {ip, lr}
    515c:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    5160:	00040000 	andeq	r0, r4, r0
    5164:	9f5001f3 	svcls	0x005001f3
    5168:	000008c4 	andeq	r0, r0, r4, asr #17
    516c:	000008c7 	andeq	r0, r0, r7, asr #17
    5170:	c7500001 	ldrbgt	r0, [r0, -r1]
    5174:	e2000008 	and	r0, r0, #8
    5178:	04000008 	streq	r0, [r0], #-8
    517c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5180:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5184:	00000000 	andeq	r0, r0, r0
    5188:	00088200 	andeq	r8, r8, r0, lsl #4
    518c:	00088800 	andeq	r8, r8, r0, lsl #16
    5190:	51000100 	mrspl	r0, (UNDEF: 16)
    5194:	00000888 	andeq	r0, r0, r8, lsl #17
    5198:	000008c0 	andeq	r0, r0, r0, asr #17
    519c:	c0540001 	subsgt	r0, r4, r1
    51a0:	c4000008 	strgt	r0, [r0], #-8
    51a4:	04000008 	streq	r0, [r0], #-8
    51a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    51ac:	0008c49f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
    51b0:	0008de00 	andeq	sp, r8, r0, lsl #28
    51b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    51b8:	000008de 	ldrdeq	r0, [r0], -lr
    51bc:	000008e2 	andeq	r0, r0, r2, ror #17
    51c0:	01f30004 	mvnseq	r0, r4
    51c4:	00009f51 	andeq	r9, r0, r1, asr pc
    51c8:	00000000 	andeq	r0, r0, r0
    51cc:	08820000 	stmeq	r2, {}	; <UNPREDICTABLE>
    51d0:	08960000 	ldmeq	r6, {}	; <UNPREDICTABLE>
    51d4:	00020000 	andeq	r0, r2, r0
    51d8:	08969f30 	ldmeq	r6, {r4, r5, r8, r9, sl, fp, ip, pc}
    51dc:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    51e0:	00010000 	andeq	r0, r1, r0
    51e4:	0008c456 	andeq	ip, r8, r6, asr r4
    51e8:	0008de00 	andeq	sp, r8, r0, lsl #28
    51ec:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    51f8:	00000882 	andeq	r0, r0, r2, lsl #17
    51fc:	0000089e 	muleq	r0, lr, r8
    5200:	9f310002 	svcls	0x00310002
    5204:	0000089e 	muleq	r0, lr, r8
    5208:	000008c0 	andeq	r0, r0, r0, asr #17
    520c:	c4570001 	ldrbgt	r0, [r7], #-1
    5210:	de000008 	cdple	0, 0, cr0, cr0, cr8, {0}
    5214:	01000008 	tsteq	r0, r8
    5218:	00005700 	andeq	r5, r0, r0, lsl #14
    521c:	00000000 	andeq	r0, r0, r0
    5220:	08e20000 	stmiaeq	r2!, {}^	; <UNPREDICTABLE>
    5224:	08f40000 	ldmeq	r4!, {}^	; <UNPREDICTABLE>
    5228:	00010000 	andeq	r0, r1, r0
    522c:	0008f451 	andeq	pc, r8, r1, asr r4	; <UNPREDICTABLE>
    5230:	0008f800 	andeq	pc, r8, r0, lsl #16
    5234:	f3000400 	vshl.u8	d0, d0, d0
    5238:	009f5101 	addseq	r5, pc, r1, lsl #2
    523c:	00000000 	andeq	r0, r0, r0
    5240:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    5244:	0c000008 	stceq	0, cr0, [r0], {8}
    5248:	01000009 	tsteq	r0, r9
    524c:	090c5100 	stmdbeq	ip, {r8, ip, lr}
    5250:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
    5254:	00040000 	andeq	r0, r4, r0
    5258:	9f5101f3 	svcls	0x005101f3
	...
    5264:	00000912 	andeq	r0, r0, r2, lsl r9
    5268:	00000923 	andeq	r0, r0, r3, lsr #18
    526c:	23500001 	cmpcs	r0, #1
    5270:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    5274:	04000009 	streq	r0, [r0], #-9
    5278:	5001f300 	andpl	pc, r1, r0, lsl #6
    527c:	00092e9f 	muleq	r9, pc, lr	; <UNPREDICTABLE>
    5280:	00093500 	andeq	r3, r9, r0, lsl #10
    5284:	50000100 	andpl	r0, r0, r0, lsl #2
    5288:	00000935 	andeq	r0, r0, r5, lsr r9
    528c:	00000940 	andeq	r0, r0, r0, asr #18
    5290:	01f30004 	mvnseq	r0, r4
    5294:	09409f50 	stmdbeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
    5298:	09830000 	stmibeq	r3, {}	; <UNPREDICTABLE>
    529c:	00010000 	andeq	r0, r1, r0
    52a0:	00098350 	andeq	r8, r9, r0, asr r3
    52a4:	00098400 	andeq	r8, r9, r0, lsl #8
    52a8:	f3000400 	vshl.u8	d0, d0, d0
    52ac:	849f5001 	ldrhi	r5, [pc], #1	; 52b4 <_Minimum_Stack_Size+0x51b4>
    52b0:	c1000009 	tstgt	r0, r9
    52b4:	01000009 	tsteq	r0, r9
    52b8:	09c15000 	stmibeq	r1, {ip, lr}^
    52bc:	09c20000 	stmibeq	r2, {}^	; <UNPREDICTABLE>
    52c0:	00040000 	andeq	r0, r4, r0
    52c4:	9f5001f3 	svcls	0x005001f3
	...
    52d0:	00000912 	andeq	r0, r0, r2, lsl r9
    52d4:	0000091e 	andeq	r0, r0, lr, lsl r9
    52d8:	1e510001 	cdpne	0, 5, cr0, cr1, cr1, {0}
    52dc:	2a000009 	bcs	5308 <_Minimum_Stack_Size+0x5208>
    52e0:	01000009 	tsteq	r0, r9
    52e4:	092a5500 	stmdbeq	sl!, {r8, sl, ip, lr}
    52e8:	092e0000 	stmdbeq	lr!, {}	; <UNPREDICTABLE>
    52ec:	00040000 	andeq	r0, r4, r0
    52f0:	9f5101f3 	svcls	0x005101f3
    52f4:	0000092e 	andeq	r0, r0, lr, lsr #18
    52f8:	0000093c 	andeq	r0, r0, ip, lsr r9
    52fc:	3c550001 	mrrccc	0, 0, r0, r5, cr1
    5300:	40000009 	andmi	r0, r0, r9
    5304:	04000009 	streq	r0, [r0], #-9
    5308:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    530c:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
    5310:	00094800 	andeq	r4, r9, r0, lsl #16
    5314:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5318:	00000948 	andeq	r0, r0, r8, asr #18
    531c:	000009c2 	andeq	r0, r0, r2, asr #19
    5320:	01f30004 	mvnseq	r0, r4
    5324:	00009f51 	andeq	r9, r0, r1, asr pc
    5328:	00000000 	andeq	r0, r0, r0
    532c:	094a0000 	stmdbeq	sl, {}^	; <UNPREDICTABLE>
    5330:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    5334:	00010000 	andeq	r0, r1, r0
    5338:	00000053 	andeq	r0, r0, r3, asr r0
    533c:	00000000 	andeq	r0, r0, r0
    5340:	00094a00 	andeq	r4, r9, r0, lsl #20
    5344:	00096c00 	andeq	r6, r9, r0, lsl #24
    5348:	52000100 	andpl	r0, r0, #0, 2
	...
    5354:	0000094a 	andeq	r0, r0, sl, asr #18
    5358:	0000097a 	andeq	r0, r0, sl, ror r9
    535c:	00510001 	subseq	r0, r1, r1
    5360:	00000000 	andeq	r0, r0, r0
    5364:	4a000000 	bmi	536c <_Minimum_Stack_Size+0x526c>
    5368:	7c000009 	stcvc	0, cr0, [r0], {9}
    536c:	01000009 	tsteq	r0, r9
    5370:	00005000 	andeq	r5, r0, r0
    5374:	00000000 	andeq	r0, r0, r0
    5378:	094a0000 	stmdbeq	sl, {}^	; <UNPREDICTABLE>
    537c:	095a0000 	ldmdbeq	sl, {}^	; <UNPREDICTABLE>
    5380:	00020000 	andeq	r0, r2, r0
    5384:	095a9f30 	ldmdbeq	sl, {r4, r5, r8, r9, sl, fp, ip, pc}^
    5388:	095e0000 	ldmdbeq	lr, {}^	; <UNPREDICTABLE>
    538c:	00010000 	andeq	r0, r1, r0
    5390:	00096857 	andeq	r6, r9, r7, asr r8
    5394:	00097c00 	andeq	r7, r9, r0, lsl #24
    5398:	53000100 	movwpl	r0, #256	; 0x100
	...
    53a4:	0000094a 	andeq	r0, r0, sl, asr #18
    53a8:	00000964 	andeq	r0, r0, r4, ror #18
    53ac:	9f300002 	svcls	0x00300002
    53b0:	00000964 	andeq	r0, r0, r4, ror #18
    53b4:	00000968 	andeq	r0, r0, r8, ror #18
    53b8:	68560001 	ldmdavs	r6, {r0}^
    53bc:	70000009 	andvc	r0, r0, r9
    53c0:	07000009 	streq	r0, [r0, -r9]
    53c4:	0b007600 	bleq	22bcc <__ram_size__+0x12bcc>
    53c8:	9f1afdff 	svcls	0x001afdff
    53cc:	00000976 	andeq	r0, r0, r6, ror r9
    53d0:	0000097c 	andeq	r0, r0, ip, ror r9
    53d4:	00560001 	subseq	r0, r6, r1
    53d8:	00000000 	andeq	r0, r0, r0
    53dc:	4a000000 	bmi	53e4 <_Minimum_Stack_Size+0x52e4>
    53e0:	64000009 	strvs	r0, [r0], #-9
    53e4:	02000009 	andeq	r0, r0, #9
    53e8:	649f3000 	ldrvs	r3, [pc], #0	; 53f0 <_Minimum_Stack_Size+0x52f0>
    53ec:	7a000009 	bvc	5418 <_Minimum_Stack_Size+0x5318>
    53f0:	05000009 	streq	r0, [r0, #-9]
    53f4:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    53f8:	00009f24 	andeq	r9, r0, r4, lsr #30
    53fc:	00000000 	andeq	r0, r0, r0
    5400:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    5404:	09ac0000 	stmibeq	ip!, {}	; <UNPREDICTABLE>
    5408:	00010000 	andeq	r0, r1, r0
    540c:	00000053 	andeq	r0, r0, r3, asr r0
    5410:	00000000 	andeq	r0, r0, r0
    5414:	00098400 	andeq	r8, r9, r0, lsl #8
    5418:	0009a400 	andeq	sl, r9, r0, lsl #8
    541c:	52000100 	andpl	r0, r0, #0, 2
	...
    5428:	00000984 	andeq	r0, r0, r4, lsl #19
    542c:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    5430:	00510001 	subseq	r0, r1, r1
    5434:	00000000 	andeq	r0, r0, r0
    5438:	84000000 	strhi	r0, [r0], #-0
    543c:	be000009 	cdplt	0, 0, cr0, cr0, cr9, {0}
    5440:	01000009 	tsteq	r0, r9
    5444:	00005000 	andeq	r5, r0, r0
    5448:	00000000 	andeq	r0, r0, r0
    544c:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    5450:	09900000 	ldmibeq	r0, {}	; <UNPREDICTABLE>
    5454:	00020000 	andeq	r0, r2, r0
    5458:	09909f30 	ldmibeq	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    545c:	099a0000 	ldmibeq	sl, {}	; <UNPREDICTABLE>
    5460:	00010000 	andeq	r0, r1, r0
    5464:	00099a56 	andeq	r9, r9, r6, asr sl
    5468:	0009b000 	andeq	fp, r9, r0
    546c:	76000700 	strvc	r0, [r0], -r0, lsl #14
    5470:	0cff0a00 	vldmiaeq	pc!, {s1-s0}
    5474:	09b09f1a 	ldmibeq	r0!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    5478:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
    547c:	00010000 	andeq	r0, r1, r0
    5480:	0009bc53 	andeq	fp, r9, r3, asr ip
    5484:	0009be00 	andeq	fp, r9, r0, lsl #28
    5488:	70000200 	andvc	r0, r0, r0, lsl #4
    548c:	0000001c 	andeq	r0, r0, ip, lsl r0
    5490:	00000000 	andeq	r0, r0, r0
    5494:	00098400 	andeq	r8, r9, r0, lsl #8
    5498:	00099a00 	andeq	r9, r9, r0, lsl #20
    549c:	30000200 	andcc	r0, r0, r0, lsl #4
    54a0:	00099a9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    54a4:	0009b000 	andeq	fp, r9, r0
    54a8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    54ac:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    54b0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    54b4:	00770007 	rsbseq	r0, r7, r7
    54b8:	1adfff0b 	bne	ff8050ec <__ram_end__+0xdf7f50ec>
    54bc:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
    54c0:	0009be00 	andeq	fp, r9, r0, lsl #28
    54c4:	52000100 	andpl	r0, r0, #0, 2
	...
    54d0:	00000984 	andeq	r0, r0, r4, lsl #19
    54d4:	0000099a 	muleq	r0, sl, r9
    54d8:	9f300002 	svcls	0x00300002
    54dc:	0000099a 	muleq	r0, sl, r9
    54e0:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    54e4:	00710005 	rsbseq	r0, r1, r5
    54e8:	009f243c 	addseq	r2, pc, ip, lsr r4	; <UNPREDICTABLE>
    54ec:	00000000 	andeq	r0, r0, r0
    54f0:	c2000000 	andgt	r0, r0, #0
    54f4:	ce000009 	cdpgt	0, 0, cr0, cr0, cr9, {0}
    54f8:	01000009 	tsteq	r0, r9
    54fc:	09ce5100 	stmibeq	lr, {r8, ip, lr}^
    5500:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    5504:	00040000 	andeq	r0, r4, r0
    5508:	9f5101f3 	svcls	0x005101f3
	...
    5514:	000009d2 	ldrdeq	r0, [r0], -r2
    5518:	000009d4 	ldrdeq	r0, [r0], -r4
    551c:	d4500001 	ldrble	r0, [r0], #-1
    5520:	d8000009 	stmdale	r0, {r0, r3}
    5524:	04000009 	streq	r0, [r0], #-9
    5528:	5001f300 	andpl	pc, r1, r0, lsl #6
    552c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5530:	00000000 	andeq	r0, r0, r0
    5534:	0009d800 	andeq	sp, r9, r0, lsl #16
    5538:	0009da00 	andeq	sp, r9, r0, lsl #20
    553c:	50000100 	andpl	r0, r0, r0, lsl #2
    5540:	000009da 	ldrdeq	r0, [r0], -sl
    5544:	000009de 	ldrdeq	r0, [r0], -lr
    5548:	01f30004 	mvnseq	r0, r4
    554c:	00009f50 	andeq	r9, r0, r0, asr pc
    5550:	00000000 	andeq	r0, r0, r0
    5554:	09de0000 	ldmibeq	lr, {}^	; <UNPREDICTABLE>
    5558:	09e00000 	stmibeq	r0!, {}^	; <UNPREDICTABLE>
    555c:	00010000 	andeq	r0, r1, r0
    5560:	0009e050 	andeq	lr, r9, r0, asr r0
    5564:	0009e400 	andeq	lr, r9, r0, lsl #8
    5568:	f3000400 	vshl.u8	d0, d0, d0
    556c:	009f5001 	addseq	r5, pc, r1
    5570:	00000000 	andeq	r0, r0, r0
    5574:	e4000000 	str	r0, [r0], #-0
    5578:	e8000009 	stmda	r0, {r0, r3}
    557c:	01000009 	tsteq	r0, r9
    5580:	09e85000 	stmibeq	r8!, {ip, lr}^
    5584:	09ec0000 	stmibeq	ip!, {}^	; <UNPREDICTABLE>
    5588:	00040000 	andeq	r0, r4, r0
    558c:	9f5001f3 	svcls	0x005001f3
	...
    5598:	000009ec 	andeq	r0, r0, ip, ror #19
    559c:	000009ee 	andeq	r0, r0, lr, ror #19
    55a0:	ee500001 	cdp	0, 5, cr0, cr0, cr1, {0}
    55a4:	f2000009 	vhadd.s8	d0, d0, d9
    55a8:	04000009 	streq	r0, [r0], #-9
    55ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    55b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55b4:	00000000 	andeq	r0, r0, r0
    55b8:	0009f200 	andeq	pc, r9, r0, lsl #4
    55bc:	0009f400 	andeq	pc, r9, r0, lsl #8
    55c0:	50000100 	andpl	r0, r0, r0, lsl #2
    55c4:	000009f4 	strdeq	r0, [r0], -r4
    55c8:	000009f8 	strdeq	r0, [r0], -r8
    55cc:	01f30004 	mvnseq	r0, r4
    55d0:	00009f50 	andeq	r9, r0, r0, asr pc
    55d4:	00000000 	andeq	r0, r0, r0
    55d8:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    55dc:	0a000000 	beq	55e4 <_Minimum_Stack_Size+0x54e4>
    55e0:	00010000 	andeq	r0, r1, r0
    55e4:	000a0050 	andeq	r0, sl, r0, asr r0
    55e8:	000a0400 	andeq	r0, sl, r0, lsl #8
    55ec:	f3000400 	vshl.u8	d0, d0, d0
    55f0:	009f5001 	addseq	r5, pc, r1
    55f4:	00000000 	andeq	r0, r0, r0
    55f8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    55fc:	fa000009 	blx	5628 <_Minimum_Stack_Size+0x5528>
    5600:	02000009 	andeq	r0, r0, #9
    5604:	fa9f3000 	blx	fe7d160c <__ram_end__+0xde7c160c>
    5608:	04000009 	streq	r0, [r0], #-9
    560c:	0a00000a 	beq	563c <_Minimum_Stack_Size+0x553c>
    5610:	73007100 	movwvc	r7, #256	; 0x100
    5614:	24401a00 	strbcs	r1, [r0], #-2560	; 0xfffff600
    5618:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    561c:	00000000 	andeq	r0, r0, r0
    5620:	0c000000 	stceq	0, cr0, [r0], {-0}
    5624:	1400000a 	strne	r0, [r0], #-10
    5628:	0100000a 	tsteq	r0, sl
    562c:	0a145000 	beq	519634 <__ram_size__+0x509634>
    5630:	0a220000 	beq	885638 <__ram_size__+0x875638>
    5634:	00040000 	andeq	r0, r4, r0
    5638:	9f5001f3 	svcls	0x005001f3
	...
    5644:	00000a0c 	andeq	r0, r0, ip, lsl #20
    5648:	00000a20 	andeq	r0, r0, r0, lsr #20
    564c:	9f300002 	svcls	0x00300002
    5650:	00000a20 	andeq	r0, r0, r0, lsr #20
    5654:	00000a22 	andeq	r0, r0, r2, lsr #20
    5658:	00500001 	subseq	r0, r0, r1
    565c:	00000000 	andeq	r0, r0, r0
    5660:	0c000000 	stceq	0, cr0, [r0], {-0}
    5664:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    5668:	0200000a 	andeq	r0, r0, #10
    566c:	0e9f3000 	cdpeq	0, 9, cr3, cr15, cr0, {0}
    5670:	2200000a 	andcs	r0, r0, #10
    5674:	0600000a 	streq	r0, [r0], -sl
    5678:	71007300 	mrsvc	r7, LR_irq
    567c:	009f1a00 	addseq	r1, pc, r0, lsl #20
    5680:	00000000 	andeq	r0, r0, r0
    5684:	0c000000 	stceq	0, cr0, [r0], {-0}
    5688:	1600000a 	strne	r0, [r0], -sl
    568c:	0200000a 	andeq	r0, r0, #10
    5690:	169f3000 	ldrne	r3, [pc], r0
    5694:	2200000a 	andcs	r0, r0, #10
    5698:	0600000a 	streq	r0, [r0], -sl
    569c:	72007100 	andvc	r7, r0, #0, 2
    56a0:	009f1a00 	addseq	r1, pc, r0, lsl #20
    56a4:	00000000 	andeq	r0, r0, r0
    56a8:	22000000 	andcs	r0, r0, #0
    56ac:	2400000a 	strcs	r0, [r0], #-10
    56b0:	0100000a 	tsteq	r0, sl
    56b4:	0a245100 	beq	919abc <__ram_size__+0x909abc>
    56b8:	0a2a0000 	beq	a856c0 <__ram_size__+0xa756c0>
    56bc:	00040000 	andeq	r0, r4, r0
    56c0:	9f5101f3 	svcls	0x005101f3
	...
    56d0:	00000030 	andeq	r0, r0, r0, lsr r0
    56d4:	30500001 	subscc	r0, r0, r1
    56d8:	42000000 	andmi	r0, r0, #0
    56dc:	04000000 	streq	r0, [r0], #-0
    56e0:	5001f300 	andpl	pc, r1, r0, lsl #6
    56e4:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    56e8:	00004800 	andeq	r4, r0, r0, lsl #16
    56ec:	50000100 	andpl	r0, r0, r0, lsl #2
    56f0:	00000048 	andeq	r0, r0, r8, asr #32
    56f4:	00000054 	andeq	r0, r0, r4, asr r0
    56f8:	01f30004 	mvnseq	r0, r4
    56fc:	00549f50 	subseq	r9, r4, r0, asr pc
    5700:	005a0000 	subseq	r0, sl, r0
    5704:	00010000 	andeq	r0, r1, r0
    5708:	00005a50 	andeq	r5, r0, r0, asr sl
    570c:	00006600 	andeq	r6, r0, r0, lsl #12
    5710:	f3000400 	vshl.u8	d0, d0, d0
    5714:	669f5001 	ldrvs	r5, [pc], r1
    5718:	6c000000 	stcvs	0, cr0, [r0], {-0}
    571c:	01000000 	mrseq	r0, (UNDEF: 0)
    5720:	006c5000 	rsbeq	r5, ip, r0
    5724:	00780000 	rsbseq	r0, r8, r0
    5728:	00040000 	andeq	r0, r4, r0
    572c:	9f5001f3 	svcls	0x005001f3
    5730:	00000078 	andeq	r0, r0, r8, ror r0
    5734:	0000007e 	andeq	r0, r0, lr, ror r0
    5738:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
    573c:	90000000 	andls	r0, r0, r0
    5740:	04000000 	streq	r0, [r0], #-0
    5744:	5001f300 	andpl	pc, r1, r0, lsl #6
    5748:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    574c:	00009c00 	andeq	r9, r0, r0, lsl #24
    5750:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    575c:	0000009c 	muleq	r0, ip, r0
    5760:	000000de 	ldrdeq	r0, [r0], -lr
    5764:	de500001 	cdple	0, 5, cr0, cr0, cr1, {0}
    5768:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    576c:	01000001 	tsteq	r0, r1
    5770:	011e5400 	tsteq	lr, r0, lsl #8
    5774:	01240000 			; <UNDEFINED> instruction: 0x01240000
    5778:	00040000 	andeq	r0, r4, r0
    577c:	9f5001f3 	svcls	0x005001f3
	...
    5788:	0000009c 	muleq	r0, ip, r0
    578c:	000000b4 	strheq	r0, [r0], -r4
    5790:	b4510001 	ldrblt	r0, [r1], #-1
    5794:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5798:	01000001 	tsteq	r0, r1
    579c:	011e5500 	tsteq	lr, r0, lsl #10
    57a0:	01240000 			; <UNDEFINED> instruction: 0x01240000
    57a4:	00040000 	andeq	r0, r4, r0
    57a8:	9f5101f3 	svcls	0x005101f3
	...
    57b4:	0000009c 	muleq	r0, ip, r0
    57b8:	000000a8 	andeq	r0, r0, r8, lsr #1
    57bc:	9f300002 	svcls	0x00300002
    57c0:	000000a8 	andeq	r0, r0, r8, lsr #1
    57c4:	000000ac 	andeq	r0, r0, ip, lsr #1
    57c8:	0073000b 	rsbseq	r0, r3, fp
    57cc:	1acfff0b 	bne	ff405400 <__ram_end__+0xdf3f5400>
    57d0:	1affff0a 	bne	5400 <_Minimum_Stack_Size+0x5300>
    57d4:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    57d8:	0000b600 	andeq	fp, r0, r0, lsl #12
    57dc:	73000700 	movwvc	r0, #1792	; 0x700
    57e0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    57e4:	00b69f1a 	adcseq	r9, r6, sl, lsl pc
    57e8:	00b80000 	adcseq	r0, r8, r0
    57ec:	00090000 	andeq	r0, r9, r0
    57f0:	02941070 	addseq	r1, r4, #112	; 0x70
    57f4:	1affff0a 	bne	5424 <_Minimum_Stack_Size+0x5324>
    57f8:	0000b89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    57fc:	0000c000 	andeq	ip, r0, r0
    5800:	72000b00 	andvc	r0, r0, #0, 22
    5804:	e9f30b00 	ldmib	r3!, {r8, r9, fp}^
    5808:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    580c:	00ca9f1a 	sbceq	r9, sl, sl, lsl pc
    5810:	00ce0000 	sbceq	r0, lr, r0
    5814:	00070000 	andeq	r0, r7, r0
    5818:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    581c:	ce9f1aff 	mrcgt	10, 4, r1, cr15, cr15, {7}
    5820:	d2000000 	andle	r0, r0, #0
    5824:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    5828:	940c7000 	strls	r7, [ip], #-0
    582c:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    5830:	00d29f1a 	sbcseq	r9, r2, sl, lsl pc
    5834:	00d60000 	sbcseq	r0, r6, r0
    5838:	000b0000 	andeq	r0, fp, r0
    583c:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    5840:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    5844:	da9f1aff 	ble	fe7cc448 <__ram_end__+0xde7bc448>
    5848:	e1000000 	mrs	r0, (UNDEF: 0)
    584c:	07000000 	streq	r0, [r0, -r0]
    5850:	0a007300 	beq	22458 <__ram_size__+0x12458>
    5854:	9f1affff 	svcls	0x001affff
    5858:	00000102 	andeq	r0, r0, r2, lsl #2
    585c:	00000114 	andeq	r0, r0, r4, lsl r1
    5860:	14500001 	ldrbne	r0, [r0], #-1
    5864:	16000001 	strne	r0, [r0], -r1
    5868:	06000001 	streq	r0, [r0], -r1
    586c:	73007000 	movwvc	r7, #0
    5870:	169f2100 	ldrne	r2, [pc], r0, lsl #2
    5874:	18000001 	stmdane	r0, {r0}
    5878:	01000001 	tsteq	r0, r1
    587c:	01185300 	tsteq	r8, r0, lsl #6
    5880:	01240000 			; <UNDEFINED> instruction: 0x01240000
    5884:	00110000 	andseq	r0, r1, r0
    5888:	25f70072 	ldrbcs	r0, [r7, #114]!	; 0x72
    588c:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    5890:	3f00f71b 	svccc	0x0000f71b
    5894:	2100701a 	tstcs	r0, sl, lsl r0
    5898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    589c:	00000000 	andeq	r0, r0, r0
    58a0:	00009c00 	andeq	r9, r0, r0, lsl #24
    58a4:	0000ee00 	andeq	lr, r0, r0, lsl #28
    58a8:	30000200 	andcc	r0, r0, r0, lsl #4
    58ac:	0000ee9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    58b0:	0000f400 	andeq	pc, r0, r0, lsl #8
    58b4:	52000100 	andpl	r0, r0, #0, 2
    58b8:	000000f4 	strdeq	r0, [r0], -r4
    58bc:	00000104 	andeq	r0, r0, r4, lsl #2
    58c0:	68910011 	ldmvs	r1, {r0, r4}
    58c4:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    58c8:	00710074 	rsbseq	r0, r1, r4, ror r0
    58cc:	00012829 	andeq	r2, r1, r9, lsr #16
    58d0:	049f1316 	ldreq	r1, [pc], #790	; 58d8 <_Minimum_Stack_Size+0x57d8>
    58d4:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    58d8:	14000001 	strne	r0, [r0], #-1
    58dc:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    58e0:	74066491 	strvc	r6, [r6], #-1169	; 0xfffffb6f
    58e4:	38000c00 	stmdacc	r0, {sl, fp}
    58e8:	28294001 	stmdacs	r9!, {r0, lr}
    58ec:	13160001 	tstne	r6, #1
    58f0:	00011e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    58f4:	00012400 	andeq	r2, r1, r0, lsl #8
    58f8:	7d001500 	cfstr32vc	mvfx1, [r0, #-0]
    58fc:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0xfffff998
    5900:	5001f306 	andpl	pc, r1, r6, lsl #6
    5904:	0138000c 	teqeq	r8, ip
    5908:	01282940 			; <UNDEFINED> instruction: 0x01282940
    590c:	9f131600 	svcls	0x00131600
	...
    5918:	0000009c 	muleq	r0, ip, r0
    591c:	000000fa 	strdeq	r0, [r0], -sl
    5920:	9f300002 	svcls	0x00300002
    5924:	000000fa 	strdeq	r0, [r0], -sl
    5928:	00000108 	andeq	r0, r0, r8, lsl #2
    592c:	08520001 	ldmdaeq	r2, {r0}^
    5930:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    5934:	22000001 	andcs	r0, r0, #1
    5938:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    593c:	74066491 	strvc	r6, [r6], #-1169	; 0xfffffb6f
    5940:	38000c00 	stmdacc	r0, {sl, fp}
    5944:	28294001 	stmdacs	r9!, {r0, lr}
    5948:	13160001 	tstne	r6, #1
    594c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    5950:	32060075 	andcc	r0, r6, #117	; 0x75
    5954:	1b25f724 	blne	9835ec <__ram_size__+0x9735ec>
    5958:	1e9f00f7 	mrcne	0, 4, r0, cr15, cr7, {7}
    595c:	24000001 	strcs	r0, [r0], #-1
    5960:	24000001 	strcs	r0, [r0], #-1
    5964:	06687d00 	strbteq	r7, [r8], -r0, lsl #26
    5968:	f306647d 	vqshl.u8	q3, <illegal reg q14.5>, q3
    596c:	000c5001 	andeq	r5, ip, r1
    5970:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5974:	16000128 	strne	r0, [r0], -r8, lsr #2
    5978:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    597c:	5101f325 	tstpl	r1, r5, lsr #6	; <UNPREDICTABLE>
    5980:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    5984:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    5988:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    598c:	00000000 	andeq	r0, r0, r0
    5990:	00009c00 	andeq	r9, r0, r0, lsl #24
    5994:	00010200 	andeq	r0, r1, r0, lsl #4
    5998:	30000200 	andcc	r0, r0, r0, lsl #4
    599c:	0001029f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    59a0:	00010800 	andeq	r0, r1, r0, lsl #16
    59a4:	72000b00 	andvc	r0, r0, #0, 22
    59a8:	34007000 	strcc	r7, [r0], #-0
    59ac:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    59b0:	01089f1c 	tsteq	r8, ip, lsl pc
    59b4:	010a0000 	mrseq	r0, (UNDEF: 10)
    59b8:	00010000 	andeq	r0, r1, r0
    59bc:	00010a52 	andeq	r0, r1, r2, asr sl
    59c0:	00011e00 	andeq	r1, r1, r0, lsl #28
    59c4:	91002a00 	tstls	r0, r0, lsl #20
    59c8:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    59cc:	0c007406 	cfstrseq	mvf7, [r0], {6}
    59d0:	40013800 	andmi	r3, r1, r0, lsl #16
    59d4:	00012829 	andeq	r2, r1, r9, lsr #16
    59d8:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    59dc:	007525f7 	ldrshteq	r2, [r5], #-87	; 0xffffffa9
    59e0:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    59e4:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    59e8:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
    59ec:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    59f0:	00011e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    59f4:	00012400 	andeq	r2, r1, r0, lsl #8
    59f8:	7d002c00 	stcvc	12, cr2, [r0, #-0]
    59fc:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0xfffff998
    5a00:	5001f306 	andpl	pc, r1, r6, lsl #6
    5a04:	0138000c 	teqeq	r8, ip
    5a08:	01282940 			; <UNDEFINED> instruction: 0x01282940
    5a0c:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    5a10:	f325f71e 	vaba.u32	d15, d5, d14
    5a14:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    5a18:	1b25f724 	blne	9836b0 <__ram_size__+0x9736b0>
    5a1c:	007000f7 	ldrshteq	r0, [r0], #-7
    5a20:	64082534 	strvs	r2, [r8], #-1332	; 0xfffffacc
    5a24:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    5a28:	00000000 	andeq	r0, r0, r0
    5a2c:	9c000000 	stcls	0, cr0, [r0], {-0}
    5a30:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    5a34:	01000000 	mrseq	r0, (UNDEF: 0)
    5a38:	00de5000 	sbcseq	r5, lr, r0
    5a3c:	011e0000 	tsteq	lr, r0
    5a40:	00010000 	andeq	r0, r1, r0
    5a44:	00011e54 	andeq	r1, r1, r4, asr lr
    5a48:	00012400 	andeq	r2, r1, r0, lsl #8
    5a4c:	f3000400 	vshl.u8	d0, d0, d0
    5a50:	009f5001 	addseq	r5, pc, r1
    5a54:	00000000 	andeq	r0, r0, r0
    5a58:	3a000000 	bcc	5a60 <_Minimum_Stack_Size+0x5960>
    5a5c:	48000001 	stmdami	r0, {r0}
    5a60:	01000001 	tsteq	r0, r1
    5a64:	01485100 	mrseq	r5, (UNDEF: 88)
    5a68:	015a0000 	cmpeq	sl, r0
    5a6c:	00040000 	andeq	r0, r4, r0
    5a70:	9f5101f3 	svcls	0x005101f3
	...
    5a7c:	0000013a 	andeq	r0, r0, sl, lsr r1
    5a80:	0000014a 	andeq	r0, r0, sl, asr #2
    5a84:	9f300002 	svcls	0x00300002
    5a88:	0000014a 	andeq	r0, r0, sl, asr #2
    5a8c:	00000152 	andeq	r0, r0, r2, asr r1
    5a90:	0072000b 	rsbseq	r0, r2, fp
    5a94:	1af0ff0b 	bne	ffc456c8 <__ram_end__+0xdfc356c8>
    5a98:	1affff0a 	bne	56c8 <_Minimum_Stack_Size+0x55c8>
    5a9c:	0001569f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    5aa0:	00015a00 	andeq	r5, r1, r0, lsl #20
    5aa4:	73000700 	movwvc	r0, #1792	; 0x700
    5aa8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5aac:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5ab0:	00000000 	andeq	r0, r0, r0
    5ab4:	017e0000 	cmneq	lr, r0
    5ab8:	01940000 	orrseq	r0, r4, r0
    5abc:	00010000 	andeq	r0, r1, r0
    5ac0:	00019450 	andeq	r9, r1, r0, asr r4
    5ac4:	00019600 	andeq	r9, r1, r0, lsl #12
    5ac8:	70000300 	andvc	r0, r0, r0, lsl #6
    5acc:	01969f74 	orrseq	r9, r6, r4, ror pc
    5ad0:	019c0000 	orrseq	r0, ip, r0
    5ad4:	00010000 	andeq	r0, r1, r0
    5ad8:	00019c50 	andeq	r9, r1, r0, asr ip
    5adc:	0001ae00 	andeq	sl, r1, r0, lsl #28
    5ae0:	f3000400 	vshl.u8	d0, d0, d0
    5ae4:	009f5001 	addseq	r5, pc, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    5af0:	8c000001 	stchi	0, cr0, [r0], {1}
    5af4:	01000001 	tsteq	r0, r1
    5af8:	018c5100 	orreq	r5, ip, r0, lsl #2
    5afc:	01ae0000 			; <UNDEFINED> instruction: 0x01ae0000
    5b00:	00040000 	andeq	r0, r4, r0
    5b04:	9f5101f3 	svcls	0x005101f3
	...
    5b10:	0000017e 	andeq	r0, r0, lr, ror r1
    5b14:	00000186 	andeq	r0, r0, r6, lsl #3
    5b18:	9f300002 	svcls	0x00300002
    5b1c:	00000186 	andeq	r0, r0, r6, lsl #3
    5b20:	000001ae 	andeq	r0, r0, lr, lsr #3
    5b24:	00740006 	rsbseq	r0, r4, r6
    5b28:	9f1aff08 	svcls	0x001aff08
	...
    5b34:	0000017e 	andeq	r0, r0, lr, ror r1
    5b38:	00000186 	andeq	r0, r0, r6, lsl #3
    5b3c:	9f300002 	svcls	0x00300002
    5b40:	00000186 	andeq	r0, r0, r6, lsl #3
    5b44:	0000018c 	andeq	r0, r0, ip, lsl #3
    5b48:	00710009 	rsbseq	r0, r1, r9
    5b4c:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    5b50:	8c9f1aff 	vldmiahi	pc, {s2-s256}
    5b54:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    5b58:	0a000001 	beq	5b64 <_Minimum_Stack_Size+0x5a64>
    5b5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5b60:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    5b64:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5b68:	00000000 	andeq	r0, r0, r0
    5b6c:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    5b70:	90000001 	andls	r0, r0, r1
    5b74:	02000001 	andeq	r0, r0, #1
    5b78:	909f3000 	addsls	r3, pc, r0
    5b7c:	a4000001 	strge	r0, [r0], #-1
    5b80:	01000001 	tsteq	r0, r1
    5b84:	01a65100 			; <UNDEFINED> instruction: 0x01a65100
    5b88:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    5b8c:	00010000 	andeq	r0, r1, r0
    5b90:	00000051 	andeq	r0, r0, r1, asr r0
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	0001ae00 	andeq	sl, r1, r0, lsl #28
    5b9c:	0001b600 	andeq	fp, r1, r0, lsl #12
    5ba0:	51000100 	mrspl	r0, (UNDEF: 16)
    5ba4:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    5ba8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    5bac:	01f30004 	mvnseq	r0, r4
    5bb0:	01b89f51 			; <UNDEFINED> instruction: 0x01b89f51
    5bb4:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    5bb8:	00010000 	andeq	r0, r1, r0
    5bbc:	0001bc51 	andeq	fp, r1, r1, asr ip
    5bc0:	0001c000 	andeq	ip, r1, r0
    5bc4:	f3000400 	vshl.u8	d0, d0, d0
    5bc8:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	c0000000 	andgt	r0, r0, r0
    5bd4:	d2000001 	andle	r0, r0, #1
    5bd8:	01000001 	tsteq	r0, r1
    5bdc:	01d25100 	bicseq	r5, r2, r0, lsl #2
    5be0:	01d60000 	bicseq	r0, r6, r0
    5be4:	00040000 	andeq	r0, r4, r0
    5be8:	9f5101f3 	svcls	0x005101f3
	...
    5bf4:	000001d6 	ldrdeq	r0, [r0], -r6
    5bf8:	000001e8 	andeq	r0, r0, r8, ror #3
    5bfc:	e8510001 	ldmda	r1, {r0}^
    5c00:	ec000001 	stc	0, cr0, [r0], {1}
    5c04:	04000001 	streq	r0, [r0], #-1
    5c08:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c10:	00000000 	andeq	r0, r0, r0
    5c14:	00020400 	andeq	r0, r2, r0, lsl #8
    5c18:	00021600 	andeq	r1, r2, r0, lsl #12
    5c1c:	51000100 	mrspl	r0, (UNDEF: 16)
    5c20:	00000216 	andeq	r0, r0, r6, lsl r2
    5c24:	0000021a 	andeq	r0, r0, sl, lsl r2
    5c28:	01f30004 	mvnseq	r0, r4
    5c2c:	00009f51 	andeq	r9, r0, r1, asr pc
    5c30:	00000000 	andeq	r0, r0, r0
    5c34:	02320000 	eorseq	r0, r2, #0
    5c38:	02360000 	eorseq	r0, r6, #0
    5c3c:	00010000 	andeq	r0, r1, r0
    5c40:	00023651 	andeq	r3, r2, r1, asr r6
    5c44:	00023a00 	andeq	r3, r2, r0, lsl #20
    5c48:	f3000400 	vshl.u8	d0, d0, d0
    5c4c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	3a000000 	bcc	5c5c <_Minimum_Stack_Size+0x5b5c>
    5c58:	3c000002 	stccc	0, cr0, [r0], {2}
    5c5c:	01000002 	tsteq	r0, r2
    5c60:	023c5000 	eorseq	r5, ip, #0
    5c64:	02420000 	subeq	r0, r2, #0
    5c68:	00040000 	andeq	r0, r4, r0
    5c6c:	9f5001f3 	svcls	0x005001f3
	...
    5c78:	0000024e 	andeq	r0, r0, lr, asr #4
    5c7c:	0000025c 	andeq	r0, r0, ip, asr r2
    5c80:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
    5c84:	60000002 	andvs	r0, r0, r2
    5c88:	04000002 	streq	r0, [r0], #-2
    5c8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5c90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c94:	00000000 	andeq	r0, r0, r0
    5c98:	00026000 	andeq	r6, r2, r0
    5c9c:	00026e00 	andeq	r6, r2, r0, lsl #28
    5ca0:	51000100 	mrspl	r0, (UNDEF: 16)
    5ca4:	0000026e 	andeq	r0, r0, lr, ror #4
    5ca8:	00000272 	andeq	r0, r0, r2, ror r2
    5cac:	01f30004 	mvnseq	r0, r4
    5cb0:	00009f51 	andeq	r9, r0, r1, asr pc
    5cb4:	00000000 	andeq	r0, r0, r0
    5cb8:	02ba0000 	adcseq	r0, sl, #0
    5cbc:	02cc0000 	sbceq	r0, ip, #0
    5cc0:	00010000 	andeq	r0, r1, r0
    5cc4:	0002cc51 	andeq	ip, r2, r1, asr ip
    5cc8:	0002d000 	andeq	sp, r2, r0
    5ccc:	f3000400 	vshl.u8	d0, d0, d0
    5cd0:	009f5101 	addseq	r5, pc, r1, lsl #2
    5cd4:	00000000 	andeq	r0, r0, r0
    5cd8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5cdc:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    5ce0:	01000002 	tsteq	r0, r2
    5ce4:	02f05000 	rscseq	r5, r0, #0
    5ce8:	02f40000 	rscseq	r0, r4, #0
    5cec:	00040000 	andeq	r0, r4, r0
    5cf0:	9f5001f3 	svcls	0x005001f3
	...
    5cfc:	000002e8 	andeq	r0, r0, r8, ror #5
    5d00:	000002ea 	andeq	r0, r0, sl, ror #5
    5d04:	9f300002 	svcls	0x00300002
    5d08:	000002ea 	andeq	r0, r0, sl, ror #5
    5d0c:	000002f4 	strdeq	r0, [r0], -r4
    5d10:	0071000a 	rsbseq	r0, r1, sl
    5d14:	401a0073 	andsmi	r0, sl, r3, ror r0
    5d18:	9f2e3024 	svcls	0x002e3024
	...
    5d24:	000002f4 	strdeq	r0, [r0], -r4
    5d28:	000002f6 	strdeq	r0, [r0], -r6
    5d2c:	f6510001 			; <UNDEFINED> instruction: 0xf6510001
    5d30:	fc000002 	stc2	0, cr0, [r0], {2}
    5d34:	04000002 	streq	r0, [r0], #-2
    5d38:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d40:	00000000 	andeq	r0, r0, r0
    5d44:	0002fc00 	andeq	pc, r2, r0, lsl #24
    5d48:	00033400 	andeq	r3, r3, r0, lsl #8
    5d4c:	50000100 	andpl	r0, r0, r0, lsl #2
    5d50:	00000334 	andeq	r0, r0, r4, lsr r3
    5d54:	00000338 	andeq	r0, r0, r8, lsr r3
    5d58:	01f30004 	mvnseq	r0, r4
    5d5c:	03389f50 	teqeq	r8, #80, 30	; 0x140
    5d60:	033a0000 	teqeq	sl, #0
    5d64:	00010000 	andeq	r0, r1, r0
    5d68:	00033a50 	andeq	r3, r3, r0, asr sl
    5d6c:	00033c00 	andeq	r3, r3, r0, lsl #24
    5d70:	f3000400 	vshl.u8	d0, d0, d0
    5d74:	009f5001 	addseq	r5, pc, r1
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	fc000000 	stc2	0, cr0, [r0], {-0}
    5d80:	2a000002 	bcs	5d90 <_Minimum_Stack_Size+0x5c90>
    5d84:	01000003 	tsteq	r0, r3
    5d88:	032a5100 			; <UNDEFINED> instruction: 0x032a5100
    5d8c:	03380000 	teqeq	r8, #0
    5d90:	00040000 	andeq	r0, r4, r0
    5d94:	9f5101f3 	svcls	0x005101f3
    5d98:	00000338 	andeq	r0, r0, r8, lsr r3
    5d9c:	0000033c 	andeq	r0, r0, ip, lsr r3
    5da0:	00510001 	subseq	r0, r1, r1
    5da4:	00000000 	andeq	r0, r0, r0
    5da8:	fc000000 	stc2	0, cr0, [r0], {-0}
    5dac:	20000002 	andcs	r0, r0, r2
    5db0:	02000003 	andeq	r0, r0, #3
    5db4:	209f3000 	addscs	r3, pc, r0
    5db8:	24000003 	strcs	r0, [r0], #-3
    5dbc:	0b000003 	bleq	5dd0 <_Minimum_Stack_Size+0x5cd0>
    5dc0:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5dc4:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    5dc8:	9f241aff 	svcls	0x00241aff
    5dcc:	00000324 	andeq	r0, r0, r4, lsr #6
    5dd0:	0000032a 	andeq	r0, r0, sl, lsr #6
    5dd4:	71310012 	teqvc	r1, r2, lsl r0
    5dd8:	0a253800 	beq	953de0 <__ram_size__+0x943de0>
    5ddc:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfffff001
    5de0:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    5de4:	9f1a1aff 	svcls	0x001a1aff
    5de8:	0000032a 	andeq	r0, r0, sl, lsr #6
    5dec:	00000338 	andeq	r0, r0, r8, lsr r3
    5df0:	f3310013 	vqadd.u64	d0, d1, d3
    5df4:	25385101 	ldrcs	r5, [r8, #-257]!	; 0xfffffeff
    5df8:	1affff0a 	bne	5a28 <_Minimum_Stack_Size+0x5928>
    5dfc:	0a007224 	beq	22694 <__ram_size__+0x12694>
    5e00:	1a1affff 	bne	6c5e04 <__ram_size__+0x6b5e04>
    5e04:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    5e08:	00033c00 	andeq	r3, r3, r0, lsl #24
    5e0c:	31001200 	mrscc	r1, R8_usr
    5e10:	25380071 	ldrcs	r0, [r8, #-113]!	; 0xffffff8f
    5e14:	1affff0a 	bne	5a44 <_Minimum_Stack_Size+0x5944>
    5e18:	0a007224 	beq	226b0 <__ram_size__+0x126b0>
    5e1c:	1a1affff 	bne	6c5e20 <__ram_size__+0x6b5e20>
    5e20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e24:	00000000 	andeq	r0, r0, r0
    5e28:	0002fc00 	andeq	pc, r2, r0, lsl #24
    5e2c:	00030800 	andeq	r0, r3, r0, lsl #16
    5e30:	30000200 	andcc	r0, r0, r0, lsl #4
    5e34:	0003089f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    5e38:	00032000 	andeq	r2, r3, r0
    5e3c:	52000100 	andpl	r0, r0, #0, 2
    5e40:	00000320 	andeq	r0, r0, r0, lsr #6
    5e44:	00000328 	andeq	r0, r0, r8, lsr #6
    5e48:	38530001 	ldmdacc	r3, {r0}^
    5e4c:	3c000003 	stccc	0, cr0, [r0], {3}
    5e50:	01000003 	tsteq	r0, r3
    5e54:	00005300 	andeq	r5, r0, r0, lsl #6
    5e58:	00000000 	andeq	r0, r0, r0
    5e5c:	02fc0000 	rscseq	r0, ip, #0
    5e60:	03040000 	movweq	r0, #16384	; 0x4000
    5e64:	00020000 	andeq	r0, r2, r0
    5e68:	03049f30 	movweq	r9, #20272	; 0x4f30
    5e6c:	033c0000 	teqeq	ip, #0
    5e70:	00060000 	andeq	r0, r6, r0
    5e74:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    5e78:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5e7c:	00000000 	andeq	r0, r0, r0
    5e80:	02fc0000 	rscseq	r0, ip, #0
    5e84:	033a0000 	teqeq	sl, #0
    5e88:	00020000 	andeq	r0, r2, r0
    5e8c:	033a9f30 	teqeq	sl, #48, 30	; 0xc0
    5e90:	033c0000 	teqeq	ip, #0
    5e94:	00010000 	andeq	r0, r1, r0
    5e98:	00000050 	andeq	r0, r0, r0, asr r0
    5e9c:	00000000 	andeq	r0, r0, r0
    5ea0:	00033c00 	andeq	r3, r3, r0, lsl #24
    5ea4:	00033e00 	andeq	r3, r3, r0, lsl #28
    5ea8:	51000100 	mrspl	r0, (UNDEF: 16)
    5eac:	0000033e 	andeq	r0, r0, lr, lsr r3
    5eb0:	0000034c 	andeq	r0, r0, ip, asr #6
    5eb4:	01f30004 	mvnseq	r0, r4
    5eb8:	00009f51 	andeq	r9, r0, r1, asr pc
    5ebc:	00000000 	andeq	r0, r0, r0
    5ec0:	033c0000 	teqeq	ip, #0
    5ec4:	033e0000 	teqeq	lr, #0
    5ec8:	00050000 	andeq	r0, r5, r0
    5ecc:	25380071 	ldrcs	r0, [r8, #-113]!	; 0xffffff8f
    5ed0:	00033e9f 	muleq	r3, pc, lr	; <UNPREDICTABLE>
    5ed4:	00034c00 	andeq	r4, r3, r0, lsl #24
    5ed8:	f3000600 	vmax.u8	d0, d0, d0
    5edc:	25385101 	ldrcs	r5, [r8, #-257]!	; 0xfffffeff
    5ee0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ee4:	00000000 	andeq	r0, r0, r0
    5ee8:	00033c00 	andeq	r3, r3, r0, lsl #24
    5eec:	00033e00 	andeq	r3, r3, r0, lsl #28
    5ef0:	31000700 	tstcc	r0, r0, lsl #14
    5ef4:	25380071 	ldrcs	r0, [r8, #-113]!	; 0xffffff8f
    5ef8:	033e9f24 	teqeq	lr, #36, 30	; 0x90
    5efc:	034c0000 	movteq	r0, #49152	; 0xc000
    5f00:	00080000 	andeq	r0, r8, r0
    5f04:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    5f08:	9f242538 	svcls	0x00242538
	...
    5f14:	00000010 	andeq	r0, r0, r0, lsl r0
    5f18:	00000014 	andeq	r0, r0, r4, lsl r0
    5f1c:	14530001 	ldrbne	r0, [r3], #-1
    5f20:	1c000000 	stcne	0, cr0, [r0], {-0}
    5f24:	03000000 	movweq	r0, #0
    5f28:	9f047300 	svcls	0x00047300
    5f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    5f30:	00000020 	andeq	r0, r0, r0, lsr #32
    5f34:	24530001 	ldrbcs	r0, [r3], #-1
    5f38:	2c000000 	stccs	0, cr0, [r0], {-0}
    5f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5f40:	002c5300 	eoreq	r5, ip, r0, lsl #6
    5f44:	002e0000 	eoreq	r0, lr, r0
    5f48:	00030000 	andeq	r0, r3, r0
    5f4c:	2e9f7c73 	mrccs	12, 4, r7, cr15, cr3, {3}
    5f50:	31000000 	mrscc	r0, (UNDEF: 0)
    5f54:	01000000 	mrseq	r0, (UNDEF: 0)
    5f58:	00005300 	andeq	r5, r0, r0, lsl #6
    5f5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0800784c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp, lr}
   4:	080078c4 	stmdaeq	r0, {r2, r6, r7, fp, ip, sp, lr}
	...
  10:	0000002a 	andeq	r0, r0, sl, lsr #32
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
  18:	00000040 	andeq	r0, r0, r0, asr #32
  1c:	00000050 	andeq	r0, r0, r0, asr r0
	...
  28:	00000036 	andeq	r0, r0, r6, lsr r0
  2c:	0000003c 	andeq	r0, r0, ip, lsr r0
  30:	00000040 	andeq	r0, r0, r0, asr #32
  34:	00000050 	andeq	r0, r0, r0, asr r0
	...
  40:	0000012e 	andeq	r0, r0, lr, lsr #2
  44:	00000134 	andeq	r0, r0, r4, lsr r1
  48:	00000136 	andeq	r0, r0, r6, lsr r1
  4c:	0000013a 	andeq	r0, r0, sl, lsr r1
	...
  58:	000004da 	ldrdeq	r0, [r0], -sl
  5c:	000004f6 	strdeq	r0, [r0], -r6
  60:	000004f8 	strdeq	r0, [r0], -r8
  64:	0000053e 	andeq	r0, r0, lr, lsr r5
  68:	00000540 	andeq	r0, r0, r0, asr #10
  6c:	00000572 	andeq	r0, r0, r2, ror r5
  70:	00000574 	andeq	r0, r0, r4, ror r5
  74:	000005aa 	andeq	r0, r0, sl, lsr #11
  78:	000005ac 	andeq	r0, r0, ip, lsr #11
  7c:	000005dc 	ldrdeq	r0, [r0], -ip
	...
  88:	0000078a 	andeq	r0, r0, sl, lsl #15
  8c:	0000078e 	andeq	r0, r0, lr, lsl #15
  90:	000007c0 	andeq	r0, r0, r0, asr #15
  94:	0000089c 	muleq	r0, ip, r8
	...
  a0:	0000011c 	andeq	r0, r0, ip, lsl r1
  a4:	00000120 	andeq	r0, r0, r0, lsr #2
  a8:	00000126 	andeq	r0, r0, r6, lsr #2
  ac:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  b8:	00000946 	andeq	r0, r0, r6, asr #18
  bc:	00000948 	andeq	r0, r0, r8, asr #18
  c0:	0000094a 	andeq	r0, r0, sl, asr #18
  c4:	00000978 	andeq	r0, r0, r8, ror r9
  c8:	0000097a 	andeq	r0, r0, sl, ror r9
  cc:	0000097c 	andeq	r0, r0, ip, ror r9
	...
  d8:	00000984 	andeq	r0, r0, r4, lsl #19
  dc:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
  e0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
  e4:	000009be 			; <UNDEFINED> instruction: 0x000009be
	...
