Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab work.top -L unisims_ver -L unimacro_ver -L xpm -L secureip -L uvm -debug typical -timescale 1ns/1ps 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/ghome/aabdelrahman/Abdo/dydy/src/testbench/top/top.sv:24]
WARNING: [VRFC 10-3645] port 's_axi_bid' remains unconnected for this instance [/ghome/aabdelrahman/Abdo/dydy/src/testbench/top/top.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module work.my_if
Compiling module work.axi_infrastructure_v1_1_0_axi2ve...
Compiling module work.axi_infrastructure_v1_1_0_vector...
Compiling module work.axi_register_slice_v2_1_22_axic_...
Compiling module work.axi_register_slice_v2_1_22_axic_...
Compiling module work.axi_register_slice_v2_1_22_axic_...
Compiling module work.axi_register_slice_v2_1_22_axic_...
Compiling module work.axi_register_slice_v2_1_22_axi_r...
Compiling module work.top
Built simulation snapshot work.top
