{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724463204491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724463204491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 08:33:23 2024 " "Processing started: Sat Aug 24 08:33:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724463204491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463204491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463204491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724463205792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724463205792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 2 2 " "Found 2 design units, including 2 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218794 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory_instruction_tb " "Found entity 2: Memory_instruction_tb" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_IF.v " "Can't analyze file -- file stage_IF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_ID.v " "Can't analyze file -- file stage_ID.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218809 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_EX.v " "Can't analyze file -- file stage_EX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218810 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_MEM.v " "Can't analyze file -- file stage_MEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218812 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_WB.v " "Can't analyze file -- file stage_WB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "reg_IF_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "reg_ID_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "reg_EX_MEM.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "reg_MEM_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_ext " "Found entity 1: imm_ext" {  } { { "imm_ext.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor " "Found entity 1: RISCV_5StagePipelined_Processor" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor_tb " "Found entity 1: RISCV_5StagePipelined_Processor_tb" {  } { { "RISCV_5StagePipelined_Processor_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "load_store_unit.sv " "Can't analyze file -- file load_store_unit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724463218859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218862 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_fast_multi_cycle_multiplier " "Found entity 2: tb_fast_multi_cycle_multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 2 2 " "Found 2 design units, including 2 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218865 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_divider " "Found entity 2: tb_divider" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interrupt " "Found entity 1: Interrupt" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724463218867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_mult_div hazard_unit.v(30) " "Verilog HDL Implicit Net warning at hazard_unit.v(30): created implicit net for \"is_mult_div\"" {  } { { "hazard_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463218869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(34) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(34): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(36) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(36): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(37) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(37): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(40) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(40): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(41) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(41): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(42) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(42): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(43) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(43): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(44) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(44): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(45) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(45): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(46) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(46): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(47) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(47): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(48) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(48): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(51) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(51): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(52) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(52): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(53) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(53): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(54) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(54): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(55) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(55): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(56) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(56): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(57) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(57): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(58) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(58): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(59) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(59): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(60) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(60): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(63) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(63): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(64) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(64): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(65) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(65): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(66) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(66): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(67) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(67): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(68) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(68): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(69) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(69): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(70) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(70): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(71) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(71): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(72) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(72): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(73) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(73): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(74) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(74): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(75) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(75): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(76) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(76): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(77) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(77): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(78) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(78): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(79) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(79): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(80) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(80): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218876 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(81) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(81): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(82) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(82): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(86) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(86): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(87) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(87): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(89) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(89): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(90) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(90): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(91) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(91): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(92) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(92): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(93) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(93): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724463218877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_5StagePipelined_Processor " "Elaborating entity \"RISCV_5StagePipelined_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724463218937 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct3 RISCV_5StagePipelined_Processor.v(347) " "Verilog HDL Always Construct warning at RISCV_5StagePipelined_Processor.v(347): inferring latch(es) for variable \"funct3\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 RISCV_5StagePipelined_Processor.v(347) " "Verilog HDL Always Construct warning at RISCV_5StagePipelined_Processor.v(347): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_D RISCV_5StagePipelined_Processor.v(347) " "Verilog HDL Always Construct warning at RISCV_5StagePipelined_Processor.v(347): inferring latch(es) for variable \"rs1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_D RISCV_5StagePipelined_Processor.v(347) " "Verilog HDL Always Construct warning at RISCV_5StagePipelined_Processor.v(347): inferring latch(es) for variable \"rs2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_D RISCV_5StagePipelined_Processor.v(347) " "Verilog HDL Always Construct warning at RISCV_5StagePipelined_Processor.v(347): inferring latch(es) for variable \"rd_D\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV_5StagePipelined_Processor.v(530) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(530): truncated value with size 32 to match size of target (1)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_D\[0\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rd_D\[0\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_D\[1\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rd_D\[1\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_D\[2\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rd_D\[2\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_D\[3\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rd_D\[3\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_D\[4\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rd_D\[4\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_D\[0\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs2_D\[0\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_D\[1\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs2_D\[1\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_D\[2\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs2_D\[2\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_D\[3\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs2_D\[3\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_D\[4\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs2_D\[4\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_D\[0\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs1_D\[0\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_D\[1\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs1_D\[1\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_D\[2\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs1_D\[2\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_D\[3\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs1_D\[3\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_D\[4\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"rs1_D\[4\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[0\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[1\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[2\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[3\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[4\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[5\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct7\[6\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct3\[0\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct3\[1\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] RISCV_5StagePipelined_Processor.v(347) " "Inferred latch for \"funct3\[2\]\" at RISCV_5StagePipelined_Processor.v(347)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 347 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463218972 "|RISCV_5StagePipelined_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_pctarget_or_pc_jalr " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_pctarget_or_pc_jalr\"" {  } { { "RISCV_5StagePipelined_Processor.v" "mux_pctarget_or_pc_jalr" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463218978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:instruction_memory " "Elaborating entity \"IMem\" for hierarchy \"IMem:instruction_memory\"" {  } { { "RISCV_5StagePipelined_Processor.v" "instruction_memory" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463218995 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.data_a 0 IMem.v(111) " "Net \"memory_ins.data_a\" at IMem.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724463219007 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.waddr_a 0 IMem.v(111) " "Net \"memory_ins.waddr_a\" at IMem.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724463219007 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.we_a 0 IMem.v(111) " "Net \"memory_ins.we_a\" at IMem.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724463219007 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF_ID reg_IF_ID:reg_IF_ID " "Elaborating entity \"reg_IF_ID\" for hierarchy \"reg_IF_ID:reg_IF_ID\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_IF_ID" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "RISCV_5StagePipelined_Processor.v" "adder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "control_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder control_unit:control_unit\|main_decoder:main_decoder " "Elaborating entity \"main_decoder\" for hierarchy \"control_unit:control_unit\|main_decoder:main_decoder\"" {  } { { "control_unit.v" "main_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219049 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_div_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"start_div_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div_func_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"div_func_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_mult_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"start_mult_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_func_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"mult_func_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_type_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"write_type_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_type_D\[0\] main_decoder.v(31) " "Inferred latch for \"write_type_D\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_type_D\[1\] main_decoder.v(31) " "Inferred latch for \"write_type_D\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_func_D\[0\] main_decoder.v(31) " "Inferred latch for \"mult_func_D\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_func_D\[1\] main_decoder.v(31) " "Inferred latch for \"mult_func_D\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_mult_D main_decoder.v(31) " "Inferred latch for \"start_mult_D\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_func_D\[0\] main_decoder.v(31) " "Inferred latch for \"div_func_D\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_func_D\[1\] main_decoder.v(31) " "Inferred latch for \"div_func_D\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_div_D main_decoder.v(31) " "Inferred latch for \"start_div_D\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] main_decoder.v(31) " "Inferred latch for \"ALUOp\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] main_decoder.v(31) " "Inferred latch for \"ALUOp\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] main_decoder.v(31) " "Inferred latch for \"ResultSrc\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] main_decoder.v(31) " "Inferred latch for \"ResultSrc\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] main_decoder.v(31) " "Inferred latch for \"ImmSrc\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] main_decoder.v(31) " "Inferred latch for \"ImmSrc\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219063 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder control_unit:control_unit\|ALU_decoder:alu_decoder " "Elaborating entity \"ALU_decoder\" for hierarchy \"control_unit:control_unit\|ALU_decoder:alu_decoder\"" {  } { { "control_unit.v" "alu_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_file" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219083 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(32) " "Verilog HDL Always Construct warning at reg_file.v(32): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219100 "|RISCV_5StagePipelined_Processor|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_ext imm_ext:imm_ext " "Elaborating entity \"imm_ext\" for hierarchy \"imm_ext:imm_ext\"" {  } { { "RISCV_5StagePipelined_Processor.v" "imm_ext" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:reg_ID_EX " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:reg_ID_EX\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_ID_EX" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "RISCV_5StagePipelined_Processor.v" "alu" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multiplier_uut " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:multiplier_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "multiplier_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219143 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_reg multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"a_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_reg multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"b_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_a multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"sign_a\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_b multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"sign_b\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_b multiplier.v(102) " "Inferred latch for \"sign_b\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_a multiplier.v(102) " "Inferred latch for \"sign_a\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[0\] multiplier.v(102) " "Inferred latch for \"b_reg\[0\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[1\] multiplier.v(102) " "Inferred latch for \"b_reg\[1\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[2\] multiplier.v(102) " "Inferred latch for \"b_reg\[2\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[3\] multiplier.v(102) " "Inferred latch for \"b_reg\[3\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[4\] multiplier.v(102) " "Inferred latch for \"b_reg\[4\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[5\] multiplier.v(102) " "Inferred latch for \"b_reg\[5\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[6\] multiplier.v(102) " "Inferred latch for \"b_reg\[6\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[7\] multiplier.v(102) " "Inferred latch for \"b_reg\[7\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[8\] multiplier.v(102) " "Inferred latch for \"b_reg\[8\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[9\] multiplier.v(102) " "Inferred latch for \"b_reg\[9\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[10\] multiplier.v(102) " "Inferred latch for \"b_reg\[10\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[11\] multiplier.v(102) " "Inferred latch for \"b_reg\[11\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[12\] multiplier.v(102) " "Inferred latch for \"b_reg\[12\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[13\] multiplier.v(102) " "Inferred latch for \"b_reg\[13\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[14\] multiplier.v(102) " "Inferred latch for \"b_reg\[14\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[15\] multiplier.v(102) " "Inferred latch for \"b_reg\[15\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[16\] multiplier.v(102) " "Inferred latch for \"b_reg\[16\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[17\] multiplier.v(102) " "Inferred latch for \"b_reg\[17\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[18\] multiplier.v(102) " "Inferred latch for \"b_reg\[18\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[19\] multiplier.v(102) " "Inferred latch for \"b_reg\[19\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[20\] multiplier.v(102) " "Inferred latch for \"b_reg\[20\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[21\] multiplier.v(102) " "Inferred latch for \"b_reg\[21\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[22\] multiplier.v(102) " "Inferred latch for \"b_reg\[22\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[23\] multiplier.v(102) " "Inferred latch for \"b_reg\[23\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[24\] multiplier.v(102) " "Inferred latch for \"b_reg\[24\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[25\] multiplier.v(102) " "Inferred latch for \"b_reg\[25\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[26\] multiplier.v(102) " "Inferred latch for \"b_reg\[26\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[27\] multiplier.v(102) " "Inferred latch for \"b_reg\[27\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[28\] multiplier.v(102) " "Inferred latch for \"b_reg\[28\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[29\] multiplier.v(102) " "Inferred latch for \"b_reg\[29\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[30\] multiplier.v(102) " "Inferred latch for \"b_reg\[30\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[31\] multiplier.v(102) " "Inferred latch for \"b_reg\[31\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[0\] multiplier.v(102) " "Inferred latch for \"a_reg\[0\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[1\] multiplier.v(102) " "Inferred latch for \"a_reg\[1\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[2\] multiplier.v(102) " "Inferred latch for \"a_reg\[2\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[3\] multiplier.v(102) " "Inferred latch for \"a_reg\[3\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[4\] multiplier.v(102) " "Inferred latch for \"a_reg\[4\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[5\] multiplier.v(102) " "Inferred latch for \"a_reg\[5\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219161 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[6\] multiplier.v(102) " "Inferred latch for \"a_reg\[6\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[7\] multiplier.v(102) " "Inferred latch for \"a_reg\[7\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[8\] multiplier.v(102) " "Inferred latch for \"a_reg\[8\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[9\] multiplier.v(102) " "Inferred latch for \"a_reg\[9\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[10\] multiplier.v(102) " "Inferred latch for \"a_reg\[10\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[11\] multiplier.v(102) " "Inferred latch for \"a_reg\[11\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[12\] multiplier.v(102) " "Inferred latch for \"a_reg\[12\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[13\] multiplier.v(102) " "Inferred latch for \"a_reg\[13\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[14\] multiplier.v(102) " "Inferred latch for \"a_reg\[14\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[15\] multiplier.v(102) " "Inferred latch for \"a_reg\[15\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[16\] multiplier.v(102) " "Inferred latch for \"a_reg\[16\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[17\] multiplier.v(102) " "Inferred latch for \"a_reg\[17\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[18\] multiplier.v(102) " "Inferred latch for \"a_reg\[18\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[19\] multiplier.v(102) " "Inferred latch for \"a_reg\[19\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[20\] multiplier.v(102) " "Inferred latch for \"a_reg\[20\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[21\] multiplier.v(102) " "Inferred latch for \"a_reg\[21\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[22\] multiplier.v(102) " "Inferred latch for \"a_reg\[22\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[23\] multiplier.v(102) " "Inferred latch for \"a_reg\[23\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[24\] multiplier.v(102) " "Inferred latch for \"a_reg\[24\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[25\] multiplier.v(102) " "Inferred latch for \"a_reg\[25\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[26\] multiplier.v(102) " "Inferred latch for \"a_reg\[26\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[27\] multiplier.v(102) " "Inferred latch for \"a_reg\[27\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[28\] multiplier.v(102) " "Inferred latch for \"a_reg\[28\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[29\] multiplier.v(102) " "Inferred latch for \"a_reg\[29\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[30\] multiplier.v(102) " "Inferred latch for \"a_reg\[30\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[31\] multiplier.v(102) " "Inferred latch for \"a_reg\[31\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219162 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_uut " "Elaborating entity \"divider\" for hierarchy \"divider:divider_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "divider_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219163 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_a divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"sign_a\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_b divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"sign_b\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_a divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"abs_a\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_b divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"abs_b\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "quotient divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"quotient\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[0\] divider.v(222) " "Inferred latch for \"remainder\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[1\] divider.v(222) " "Inferred latch for \"remainder\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[2\] divider.v(222) " "Inferred latch for \"remainder\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[3\] divider.v(222) " "Inferred latch for \"remainder\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[4\] divider.v(222) " "Inferred latch for \"remainder\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[5\] divider.v(222) " "Inferred latch for \"remainder\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[6\] divider.v(222) " "Inferred latch for \"remainder\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[7\] divider.v(222) " "Inferred latch for \"remainder\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[8\] divider.v(222) " "Inferred latch for \"remainder\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[9\] divider.v(222) " "Inferred latch for \"remainder\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[10\] divider.v(222) " "Inferred latch for \"remainder\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[11\] divider.v(222) " "Inferred latch for \"remainder\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[12\] divider.v(222) " "Inferred latch for \"remainder\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[13\] divider.v(222) " "Inferred latch for \"remainder\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[14\] divider.v(222) " "Inferred latch for \"remainder\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[15\] divider.v(222) " "Inferred latch for \"remainder\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[16\] divider.v(222) " "Inferred latch for \"remainder\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[17\] divider.v(222) " "Inferred latch for \"remainder\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[18\] divider.v(222) " "Inferred latch for \"remainder\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[19\] divider.v(222) " "Inferred latch for \"remainder\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[20\] divider.v(222) " "Inferred latch for \"remainder\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[21\] divider.v(222) " "Inferred latch for \"remainder\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[22\] divider.v(222) " "Inferred latch for \"remainder\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[23\] divider.v(222) " "Inferred latch for \"remainder\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[24\] divider.v(222) " "Inferred latch for \"remainder\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[25\] divider.v(222) " "Inferred latch for \"remainder\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[26\] divider.v(222) " "Inferred latch for \"remainder\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[27\] divider.v(222) " "Inferred latch for \"remainder\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[28\] divider.v(222) " "Inferred latch for \"remainder\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[29\] divider.v(222) " "Inferred latch for \"remainder\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[30\] divider.v(222) " "Inferred latch for \"remainder\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[31\] divider.v(222) " "Inferred latch for \"remainder\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] divider.v(222) " "Inferred latch for \"quotient\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] divider.v(222) " "Inferred latch for \"quotient\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] divider.v(222) " "Inferred latch for \"quotient\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] divider.v(222) " "Inferred latch for \"quotient\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] divider.v(222) " "Inferred latch for \"quotient\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219177 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] divider.v(222) " "Inferred latch for \"quotient\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] divider.v(222) " "Inferred latch for \"quotient\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] divider.v(222) " "Inferred latch for \"quotient\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[8\] divider.v(222) " "Inferred latch for \"quotient\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[9\] divider.v(222) " "Inferred latch for \"quotient\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[10\] divider.v(222) " "Inferred latch for \"quotient\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[11\] divider.v(222) " "Inferred latch for \"quotient\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[12\] divider.v(222) " "Inferred latch for \"quotient\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[13\] divider.v(222) " "Inferred latch for \"quotient\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[14\] divider.v(222) " "Inferred latch for \"quotient\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[15\] divider.v(222) " "Inferred latch for \"quotient\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[16\] divider.v(222) " "Inferred latch for \"quotient\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[17\] divider.v(222) " "Inferred latch for \"quotient\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[18\] divider.v(222) " "Inferred latch for \"quotient\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[19\] divider.v(222) " "Inferred latch for \"quotient\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[20\] divider.v(222) " "Inferred latch for \"quotient\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[21\] divider.v(222) " "Inferred latch for \"quotient\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[22\] divider.v(222) " "Inferred latch for \"quotient\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[23\] divider.v(222) " "Inferred latch for \"quotient\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[24\] divider.v(222) " "Inferred latch for \"quotient\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[25\] divider.v(222) " "Inferred latch for \"quotient\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[26\] divider.v(222) " "Inferred latch for \"quotient\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[27\] divider.v(222) " "Inferred latch for \"quotient\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[28\] divider.v(222) " "Inferred latch for \"quotient\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[29\] divider.v(222) " "Inferred latch for \"quotient\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[30\] divider.v(222) " "Inferred latch for \"quotient\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219178 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[31\] divider.v(222) " "Inferred latch for \"quotient\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[0\] divider.v(222) " "Inferred latch for \"abs_b\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[1\] divider.v(222) " "Inferred latch for \"abs_b\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[2\] divider.v(222) " "Inferred latch for \"abs_b\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[3\] divider.v(222) " "Inferred latch for \"abs_b\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[4\] divider.v(222) " "Inferred latch for \"abs_b\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[5\] divider.v(222) " "Inferred latch for \"abs_b\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[6\] divider.v(222) " "Inferred latch for \"abs_b\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[7\] divider.v(222) " "Inferred latch for \"abs_b\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[8\] divider.v(222) " "Inferred latch for \"abs_b\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[9\] divider.v(222) " "Inferred latch for \"abs_b\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[10\] divider.v(222) " "Inferred latch for \"abs_b\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[11\] divider.v(222) " "Inferred latch for \"abs_b\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[12\] divider.v(222) " "Inferred latch for \"abs_b\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[13\] divider.v(222) " "Inferred latch for \"abs_b\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[14\] divider.v(222) " "Inferred latch for \"abs_b\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[15\] divider.v(222) " "Inferred latch for \"abs_b\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[16\] divider.v(222) " "Inferred latch for \"abs_b\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[17\] divider.v(222) " "Inferred latch for \"abs_b\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[18\] divider.v(222) " "Inferred latch for \"abs_b\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[19\] divider.v(222) " "Inferred latch for \"abs_b\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[20\] divider.v(222) " "Inferred latch for \"abs_b\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[21\] divider.v(222) " "Inferred latch for \"abs_b\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[22\] divider.v(222) " "Inferred latch for \"abs_b\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[23\] divider.v(222) " "Inferred latch for \"abs_b\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[24\] divider.v(222) " "Inferred latch for \"abs_b\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[25\] divider.v(222) " "Inferred latch for \"abs_b\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[26\] divider.v(222) " "Inferred latch for \"abs_b\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[27\] divider.v(222) " "Inferred latch for \"abs_b\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[28\] divider.v(222) " "Inferred latch for \"abs_b\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219179 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[29\] divider.v(222) " "Inferred latch for \"abs_b\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[30\] divider.v(222) " "Inferred latch for \"abs_b\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[31\] divider.v(222) " "Inferred latch for \"abs_b\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[0\] divider.v(222) " "Inferred latch for \"abs_a\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[1\] divider.v(222) " "Inferred latch for \"abs_a\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[2\] divider.v(222) " "Inferred latch for \"abs_a\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[3\] divider.v(222) " "Inferred latch for \"abs_a\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[4\] divider.v(222) " "Inferred latch for \"abs_a\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[5\] divider.v(222) " "Inferred latch for \"abs_a\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[6\] divider.v(222) " "Inferred latch for \"abs_a\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[7\] divider.v(222) " "Inferred latch for \"abs_a\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[8\] divider.v(222) " "Inferred latch for \"abs_a\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[9\] divider.v(222) " "Inferred latch for \"abs_a\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[10\] divider.v(222) " "Inferred latch for \"abs_a\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[11\] divider.v(222) " "Inferred latch for \"abs_a\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[12\] divider.v(222) " "Inferred latch for \"abs_a\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[13\] divider.v(222) " "Inferred latch for \"abs_a\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[14\] divider.v(222) " "Inferred latch for \"abs_a\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[15\] divider.v(222) " "Inferred latch for \"abs_a\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[16\] divider.v(222) " "Inferred latch for \"abs_a\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[17\] divider.v(222) " "Inferred latch for \"abs_a\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[18\] divider.v(222) " "Inferred latch for \"abs_a\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[19\] divider.v(222) " "Inferred latch for \"abs_a\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[20\] divider.v(222) " "Inferred latch for \"abs_a\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[21\] divider.v(222) " "Inferred latch for \"abs_a\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[22\] divider.v(222) " "Inferred latch for \"abs_a\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[23\] divider.v(222) " "Inferred latch for \"abs_a\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[24\] divider.v(222) " "Inferred latch for \"abs_a\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[25\] divider.v(222) " "Inferred latch for \"abs_a\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[26\] divider.v(222) " "Inferred latch for \"abs_a\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[27\] divider.v(222) " "Inferred latch for \"abs_a\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[28\] divider.v(222) " "Inferred latch for \"abs_a\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[29\] divider.v(222) " "Inferred latch for \"abs_a\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[30\] divider.v(222) " "Inferred latch for \"abs_a\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[31\] divider.v(222) " "Inferred latch for \"abs_a\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_b divider.v(222) " "Inferred latch for \"sign_b\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_a divider.v(222) " "Inferred latch for \"sign_a\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219180 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:reg_EX_MEM " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:reg_EX_MEM\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_EX_MEM" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:dmem " "Elaborating entity \"DMem\" for hierarchy \"DMem:dmem\"" {  } { { "RISCV_5StagePipelined_Processor.v" "dmem" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219192 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i DMem.v(59) " "Verilog HDL Always Construct warning at DMem.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219224 "|RISCV_5StagePipelined_Processor|DMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:reg_MEM_WB " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:reg_MEM_WB\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_MEM_WB" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "hazard_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interrupt Interrupt:irq_uut " "Elaborating entity \"Interrupt\" for hierarchy \"Interrupt:irq_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "irq_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219246 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Interrupt.v(35) " "Verilog HDL Case Statement information at Interrupt.v(35): all case item expressions in this case statement are onehot" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724463219255 "|RISCV_5StagePipelined_Processor|Interrupt:irq_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger Interrupt.v(98) " "Verilog HDL Always Construct warning at Interrupt.v(98): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724463219256 "|RISCV_5StagePipelined_Processor|Interrupt:irq_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger Interrupt.v(98) " "Inferred latch for \"trigger\" at Interrupt.v(98)" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219257 "|RISCV_5StagePipelined_Processor|Interrupt:irq_uut"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_pc_irq Interrupt.v(102) " "Can't resolve multiple constant drivers for net \"control_pc_irq\" at Interrupt.v(102)" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219259 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Interrupt.v(73) " "Constant driver at Interrupt.v(73)" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 73 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219259 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "trigger Interrupt.v(94) " "Can't resolve multiple constant drivers for net \"trigger\" at Interrupt.v(94)" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219259 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Interrupt.v(98) " "Constant driver at Interrupt.v(98)" {  } { { "Interrupt.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/Interrupt.v" 98 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219259 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Interrupt:irq_uut " "Can't elaborate user hierarchy \"Interrupt:irq_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "irq_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 748 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724463219259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 87 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724463219355 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 24 08:33:39 2024 " "Processing ended: Sat Aug 24 08:33:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724463219355 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724463219355 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724463219355 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463219355 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724463220076 ""}
