#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Sep 21 18:52:51 2022
# Process ID: 3304
# Current directory: D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/system_wrapper.vds
# Journal file: D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_wrapper -part xczu9eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1334.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'system' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1107]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_2' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_2' (2#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_3' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_3' (3#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (4#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_1' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_1' (5#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_quad_spi_0_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_quad_spi_0_0' (6#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_fmc' of module 'system_axi_quad_spi_0_0' has 33 connections declared, but only 32 given [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1408]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (7#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_control' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1441]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1669]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_N6CHY9' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_N6CHY9' (8#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1YGIC8G' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1YGIC8G' (9#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1MV52F6' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1MV52F6' (10#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_XXQL8Z' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_XXQL8Z' (11#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_11NL2LI' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_11NL2LI' (12#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_BM87P3' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_BM87P3' (13#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RR89KG' [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:804]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (14#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RR89KG' (15#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:804]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (16#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 40 connections declared, but only 38 given [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:2680]
INFO: [Synth 8-6155] done synthesizing module 'system_ps8_0_axi_periph_0' (17#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1669]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps8_0_96M_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_rst_ps8_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps8_0_96M_0' (18#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_rst_ps8_0_96M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'system_rst_ps8_0_96M_0' has 10 connections declared, but only 6 given [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1619]
INFO: [Synth 8-6157] synthesizing module 'system_zynq_ultra_ps_e_0_0' [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_zynq_ultra_ps_e_0_0' (19#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/.Xil/Vivado-3304-atom-pc/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1626]
INFO: [Synth 8-6155] done synthesizing module 'system' (20#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/synth/system.v:1107]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (21#1) [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_RR89KG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_RR89KG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_BM87P3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_BM87P3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_BM87P3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_BM87P3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_11NL2LI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_11NL2LI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_11NL2LI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_11NL2LI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.824 ; gain = 46.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.824 ; gain = 46.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.824 ; gain = 46.090
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_led'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_led'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_rst_ps8_0_96M_0/system_rst_ps8_0_96M_0/system_rst_ps8_0_96M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_96M'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_rst_ps8_0_96M_0/system_rst_ps8_0_96M_0/system_rst_ps8_0_96M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_96M'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_fmc'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_fmc'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_spi_en'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_spi_en'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2/system_axi_gpio_0_2_in_context.xdc] for cell 'system_i/axi_gpio_dac_txen'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2/system_axi_gpio_0_2_in_context.xdc] for cell 'system_i/axi_gpio_dac_txen'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3/system_axi_gpio_0_3_in_context.xdc] for cell 'system_i/axi_gpio_fmc_status'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3/system_axi_gpio_0_3_in_context.xdc] for cell 'system_i/axi_gpio_fmc_status'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_control'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_control'
Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/atom/program/mwsystems/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/atom/program/mwsystems/alinx_test/alinx_test.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1460.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/axi_quad_spi_fmc' at clock pin 'ext_spi_clk' is different from the actual clock period '10.312', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.352 ; gain = 131.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.352 ; gain = 131.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps8_0_96M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_fmc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_spi_en. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_dac_txen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_fmc_status. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.352 ; gain = 131.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.352 ; gain = 131.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1466.352 ; gain = 131.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'system_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.543 ; gain = 727.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2062.820 ; gain = 728.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2072.648 ; gain = 737.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_xbar_0              |         1|
|2     |system_auto_pc_0           |         1|
|3     |system_axi_gpio_0_2        |         1|
|4     |system_axi_gpio_0_3        |         1|
|5     |system_axi_gpio_0_0        |         1|
|6     |system_axi_gpio_0_1        |         1|
|7     |system_axi_quad_spi_0_0    |         1|
|8     |system_axi_uartlite_0_0    |         1|
|9     |system_rst_ps8_0_96M_0     |         1|
|10    |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |system_auto_pc_0           |     1|
|2     |system_axi_gpio_0_0        |     1|
|3     |system_axi_gpio_0_1        |     1|
|4     |system_axi_gpio_0_2        |     1|
|5     |system_axi_gpio_0_3        |     1|
|6     |system_axi_quad_spi_0_0    |     1|
|7     |system_axi_uartlite_0_0    |     1|
|8     |system_rst_ps8_0_96M_0     |     1|
|9     |system_xbar_0              |     1|
|10    |system_zynq_ultra_ps_e_0_0 |     1|
|11    |IBUF                       |     3|
|12    |IOBUF                      |     5|
|13    |OBUF                       |     5|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |  1522|
|2     |  system_i           |system                    |  1509|
|3     |    ps8_0_axi_periph |system_ps8_0_axi_periph_0 |  1004|
|4     |      s00_couplers   |s00_couplers_imp_RR89KG   |   201|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.422 ; gain = 752.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.422 ; gain = 667.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.422 ; gain = 752.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.461 ; gain = 1788.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/atom/program/mwsystems/alinx_test/alinx_test.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 18:53:30 2022...
