// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Wed Jun 11 21:32:42 2025
// Host        : DESKTOP-4VU606L running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               /home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
// Design      : IntegralImage
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IBUF_UNIQ_BASE_
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD46
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD47
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD48
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD49
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD50
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD51
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD52
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD53
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD54
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD55
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD56
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD57
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD58
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD59
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD60
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD61
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD62
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD63
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD64
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD65
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD66
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD67
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD68
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD69
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD70
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD71
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD72
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD73
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD74
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD75
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD76
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD77
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD78
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD79
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD80
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD81
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD82
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD83
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD84
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD85
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD86
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD87
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD88
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD89
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD90
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD91
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD92
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD93
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD94
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD95
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD96
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD97
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD98
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module IBUF_HD99
   (O,
    I);
  output O;
  input I;

  wire I;
  wire O;
  wire OUT;
  wire NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED;
  wire NLW_IBUFCTRL_INST_T_UNCONNECTED;
  wire NLW_INBUF_INST_OSC_EN_UNCONNECTED;
  wire NLW_INBUF_INST_VREF_UNCONNECTED;
  wire [3:0]NLW_INBUF_INST_OSC_UNCONNECTED;

  IBUFCTRL IBUFCTRL_INST
       (.I(OUT),
        .IBUFDISABLE(NLW_IBUFCTRL_INST_IBUFDISABLE_UNCONNECTED),
        .INTERMDISABLE(NLW_IBUFCTRL_INST_INTERMDISABLE_UNCONNECTED),
        .O(O),
        .T(NLW_IBUFCTRL_INST_T_UNCONNECTED));
  INBUF INBUF_INST
       (.O(OUT),
        .OSC(NLW_INBUF_INST_OSC_UNCONNECTED[3:0]),
        .OSC_EN(NLW_INBUF_INST_OSC_EN_UNCONNECTED),
        .PAD(I),
        .VREF(NLW_INBUF_INST_VREF_UNCONNECTED));
endmodule

module RAM128X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM128X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire WCLK;
  wire WE;
  wire NLW_HIGH_WADR7_UNCONNECTED;
  wire NLW_LOW_WADR7_UNCONNECTED;

  MUXF7 F7
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A6));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b11)) 
    HIGH
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O1),
        .WADR6(A6),
        .WADR7(NLW_HIGH_WADR7_UNCONNECTED),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b10),
    .RAM_ADDRESS_SPACE(2'b10)) 
    LOW
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O0),
        .WADR6(A6),
        .WADR7(NLW_LOW_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD16
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD17
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD18
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD19
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD20
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD26
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD27
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD28
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD29
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD30
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM64X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD31
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD32
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD33
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD34
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD35
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD36
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD37
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD38
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD39
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD40
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD41
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD42
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD43
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD44
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1S_HD45
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire O;
  wire WCLK;
  wire WE;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module Compute
   (Din,
    \res_int_reg[7]_0 ,
    DI,
    S,
    \res_int_reg[15]_0 ,
    \res_int_reg[15]_1 ,
    Start_IBUF,
    Q,
    CLK,
    AR);
  output [7:0]Din;
  output [7:0]\res_int_reg[7]_0 ;
  input [7:0]DI;
  input [7:0]S;
  input [6:0]\res_int_reg[15]_0 ;
  input [7:0]\res_int_reg[15]_1 ;
  input Start_IBUF;
  input [1:0]Q;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [7:0]DI;
  wire [15:8]Data_store;
  wire [7:0]Din;
  wire [1:0]Q;
  wire [7:0]S;
  wire Start_IBUF;
  wire [15:0]res_int0;
  wire res_int0__0_carry_n_0;
  wire [6:0]\res_int_reg[15]_0 ;
  wire [7:0]\res_int_reg[15]_1 ;
  wire [7:0]\res_int_reg[7]_0 ;
  wire [6:0]NLW_res_int0__0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_res_int0__0_carry__0_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__10_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[11]),
        .I2(Q[1]),
        .O(Din[3]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__11_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[12]),
        .I2(Q[1]),
        .O(Din[4]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__12_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[13]),
        .I2(Q[1]),
        .O(Din[5]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__13_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[14]),
        .I2(Q[1]),
        .O(Din[6]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__14_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[15]),
        .I2(Q[1]),
        .O(Din[7]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__7_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[8]),
        .I2(Q[1]),
        .O(Din[0]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__8_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[9]),
        .I2(Q[1]),
        .O(Din[1]));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_127_0_0__9_i_1
       (.I0(Start_IBUF),
        .I1(Data_store[10]),
        .I2(Q[1]),
        .O(Din[2]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    res_int0__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({res_int0__0_carry_n_0,NLW_res_int0__0_carry_CO_UNCONNECTED[6:0]}),
        .DI(DI),
        .O(res_int0[7:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    res_int0__0_carry__0
       (.CI(res_int0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_res_int0__0_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,\res_int_reg[15]_0 }),
        .O(res_int0[15:8]),
        .S(\res_int_reg[15]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[0] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[0]),
        .Q(\res_int_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[10] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[10]),
        .Q(Data_store[10]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[11] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[11]),
        .Q(Data_store[11]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[12] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[12]),
        .Q(Data_store[12]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[13] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[13]),
        .Q(Data_store[13]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[14] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[14]),
        .Q(Data_store[14]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[15] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[15]),
        .Q(Data_store[15]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[1] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[1]),
        .Q(\res_int_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[2] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[2]),
        .Q(\res_int_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[3] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[3]),
        .Q(\res_int_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[4] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[4]),
        .Q(\res_int_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[5] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[5]),
        .Q(\res_int_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[6] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[6]),
        .Q(\res_int_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[7] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[7]),
        .Q(\res_int_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[8] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[8]),
        .Q(Data_store[8]));
  FDCE #(
    .INIT(1'b0)) 
    \res_int_reg[9] 
       (.C(CLK),
        .CE(Q[0]),
        .CLR(AR),
        .D(res_int0[9]),
        .Q(Data_store[9]));
endmodule

module Controller
   (\FSM_onehot_STATE_reg[7]_0 ,
    Q,
    E,
    \FSM_onehot_STATE_reg[19]_0 ,
    \FSM_onehot_STATE_reg[9]_0 ,
    WE2_out,
    LDI_j,
    LDI_i,
    size_error_o_OBUF,
    Din,
    \FSM_onehot_STATE_reg[17]_0 ,
    \FSM_onehot_STATE_reg[17]_1 ,
    \FSM_onehot_STATE_reg[17]_2 ,
    \FSM_onehot_STATE_reg[15]_0 ,
    addr_sel,
    compute_sel,
    \FSM_onehot_STATE_reg[7]_1 ,
    SR,
    D,
    ADDR,
    WE_IBUF,
    iSubMax,
    jSubMax,
    iMax,
    IMAGE_WIDTH_IBUF,
    IMAGE_HEIGHT_IBUF,
    memory_reg_0_15_0_0__6,
    Start_IBUF,
    Data_in_IBUF,
    jMax,
    RE_IBUF,
    \counter_value_reg[0] ,
    \counter_value_reg[0]_0 ,
    CLK,
    AR,
    \FSM_onehot_STATE_reg[8]_0 ,
    lopt);
  output \FSM_onehot_STATE_reg[7]_0 ;
  output [14:0]Q;
  output [0:0]E;
  output [0:0]\FSM_onehot_STATE_reg[19]_0 ;
  output [0:0]\FSM_onehot_STATE_reg[9]_0 ;
  output WE2_out;
  output LDI_j;
  output LDI_i;
  output size_error_o_OBUF;
  output [7:0]Din;
  output \FSM_onehot_STATE_reg[17]_0 ;
  output \FSM_onehot_STATE_reg[17]_1 ;
  output \FSM_onehot_STATE_reg[17]_2 ;
  output \FSM_onehot_STATE_reg[15]_0 ;
  output [1:0]addr_sel;
  output compute_sel;
  output \FSM_onehot_STATE_reg[7]_1 ;
  output [0:0]SR;
  output [0:0]D;
  input [1:0]ADDR;
  input WE_IBUF;
  input iSubMax;
  input jSubMax;
  input iMax;
  input [8:0]IMAGE_WIDTH_IBUF;
  input [8:0]IMAGE_HEIGHT_IBUF;
  input [7:0]memory_reg_0_15_0_0__6;
  input Start_IBUF;
  input [7:0]Data_in_IBUF;
  input jMax;
  input RE_IBUF;
  input \counter_value_reg[0] ;
  input [0:0]\counter_value_reg[0]_0 ;
  input CLK;
  input [0:0]AR;
  input [0:0]\FSM_onehot_STATE_reg[8]_0 ;
  output lopt;

  wire [1:0]ADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [7:0]Data_in_IBUF;
  wire [7:0]Din;
  wire [0:0]E;
  wire \FSM_onehot_STATE[10]_i_1_n_0 ;
  wire \FSM_onehot_STATE[11]_i_1_n_0 ;
  wire \FSM_onehot_STATE[13]_i_1_n_0 ;
  wire \FSM_onehot_STATE[19]_i_1_n_0 ;
  wire \FSM_onehot_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_STATE[5]_i_1_n_0 ;
  wire \FSM_onehot_STATE[6]_i_1_n_0 ;
  wire \FSM_onehot_STATE[7]_i_1_n_0 ;
  wire \FSM_onehot_STATE[9]_i_1_n_0 ;
  wire \FSM_onehot_STATE_reg[15]_0 ;
  wire \FSM_onehot_STATE_reg[17]_0 ;
  wire \FSM_onehot_STATE_reg[17]_1 ;
  wire \FSM_onehot_STATE_reg[17]_2 ;
  wire [0:0]\FSM_onehot_STATE_reg[19]_0 ;
  wire \FSM_onehot_STATE_reg[6]_lopt_replica_1 ;
  wire \FSM_onehot_STATE_reg[7]_0 ;
  wire \FSM_onehot_STATE_reg[7]_1 ;
  wire [0:0]\FSM_onehot_STATE_reg[8]_0 ;
  wire [0:0]\FSM_onehot_STATE_reg[9]_0 ;
  wire \FSM_onehot_STATE_reg_n_0_[10] ;
  wire \FSM_onehot_STATE_reg_n_0_[13] ;
  wire \FSM_onehot_STATE_reg_n_0_[4] ;
  wire \FSM_onehot_STATE_reg_n_0_[5] ;
  wire [8:0]IMAGE_HEIGHT_IBUF;
  wire [8:0]IMAGE_WIDTH_IBUF;
  wire LDI_i;
  wire LDI_j;
  wire [14:0]Q;
  wire RE_IBUF;
  wire [0:0]SR;
  wire Start_IBUF;
  wire WE2_out;
  wire WE_IBUF;
  wire [1:0]addr_sel;
  wire compute_sel;
  wire \counter_value_reg[0] ;
  wire [0:0]\counter_value_reg[0]_0 ;
  wire iMax;
  wire iSubMax;
  wire jMax;
  wire jSubMax;
  wire [7:0]memory_reg_0_15_0_0__6;
  wire p_0_in3_in;
  wire size_err1;
  wire size_err2;
  wire size_error_o_OBUF;
  wire size_error_o_OBUF_inst_i_3_n_0;
  wire size_error_o_OBUF_inst_i_4_n_0;
  wire size_error_o_OBUF_inst_i_5_n_0;
  wire size_error_o_OBUF_inst_i_7_n_0;
  wire size_error_o_OBUF_inst_i_8_n_0;

  assign lopt = \FSM_onehot_STATE_reg[6]_lopt_replica_1 ;
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Dout[15]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(WE_IBUF),
        .I4(compute_sel),
        .I5(RE_IBUF),
        .O(SR));
  LUT4 #(
    .INIT(16'h0001)) 
    \Dout[15]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(WE_IBUF),
        .O(E));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Dout[15]_i_4 
       (.I0(Q[3]),
        .I1(\FSM_onehot_STATE_reg_n_0_[10] ),
        .I2(Q[12]),
        .I3(Q[10]),
        .O(compute_sel));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \FSM_onehot_STATE[10]_i_1 
       (.I0(Q[14]),
        .I1(Q[7]),
        .I2(iMax),
        .I3(p_0_in3_in),
        .I4(jMax),
        .O(\FSM_onehot_STATE[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_STATE[11]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[13] ),
        .I1(Start_IBUF),
        .O(\FSM_onehot_STATE[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_STATE[13]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[5] ),
        .I1(Start_IBUF),
        .I2(\FSM_onehot_STATE_reg_n_0_[13] ),
        .O(\FSM_onehot_STATE[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_STATE[19]_i_1 
       (.I0(Q[6]),
        .I1(iSubMax),
        .O(\FSM_onehot_STATE[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_STATE[4]_i_1 
       (.I0(Q[4]),
        .I1(Start_IBUF),
        .I2(\FSM_onehot_STATE_reg_n_0_[4] ),
        .O(\FSM_onehot_STATE[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_STATE[5]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I1(Start_IBUF),
        .O(\FSM_onehot_STATE[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_STATE[6]_i_1 
       (.I0(iMax),
        .I1(Q[7]),
        .I2(size_error_o_OBUF),
        .I3(Q[8]),
        .O(\FSM_onehot_STATE[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_STATE[7]_i_1 
       (.I0(jSubMax),
        .I1(Q[5]),
        .I2(size_error_o_OBUF),
        .I3(Q[8]),
        .O(\FSM_onehot_STATE[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_STATE[9]_i_1 
       (.I0(p_0_in3_in),
        .I1(jMax),
        .O(\FSM_onehot_STATE[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[10]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[10] ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .Q(Q[8]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_0_in3_in));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[13]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[13] ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(Q[9]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(Q[10]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE_reg_n_0_[10] ),
        .Q(Q[11]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(Q[12]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(Q[13]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[19]_i_1_n_0 ),
        .Q(Q[14]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[4]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[5]_i_1_n_0 ),
        .PRE(AR),
        .Q(\FSM_onehot_STATE_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[6]_i_1_n_0 ),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[6]_lopt_replica 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[6]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg[6]_lopt_replica_1 ));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[7]_i_1_n_0 ),
        .Q(Q[5]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE_reg[8]_0 ),
        .Q(Q[6]));
  (* FSM_ENCODED_STATES = "s14:00000000000000000001,s13:00000000000000000100,s12:00000000000000001000,s19:00000000000000010000,s18:00000000000001000000,s3:00000000000010000000,s17:00000000001000000000,s2:00000000100000000000,s16:00000001000000000000,s1:00000010000000000000,s11:00000100000000000000,s0:00000000000000100000,s10:00001000000000000000,s7:00010000000000000000,s6:00000000010000000000,s9:01000000000000000000,s8:00100000000000000000,s5:10000000000000000000,s15:00000000000000000010,s4:00000000000100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_onehot_STATE[9]_i_1_n_0 ),
        .Q(Q[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \counter_value[0]_i_1__0 
       (.I0(\counter_value_reg[0] ),
        .I1(\counter_value_reg[0]_0 ),
        .I2(Q[14]),
        .I3(Q[8]),
        .I4(Q[7]),
        .O(D));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_value[8]_i_1 
       (.I0(Q[14]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\FSM_onehot_STATE_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter_value[8]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(p_0_in3_in),
        .I4(Q[5]),
        .O(\FSM_onehot_STATE_reg[9]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \counter_value[8]_i_5 
       (.I0(Q[14]),
        .I1(Q[8]),
        .I2(Q[7]),
        .O(LDI_j));
  LUT2 #(
    .INIT(4'hE)) 
    \counter_value[8]_i_5__0 
       (.I0(Q[8]),
        .I1(Q[14]),
        .O(LDI_i));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__0_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[1]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[1]),
        .O(Din[1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__1_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[2]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[2]),
        .O(Din[2]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__2_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[3]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[3]),
        .O(Din[3]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__3_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[4]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[4]),
        .O(Din[4]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__4_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[5]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[5]),
        .O(Din[5]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__5_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[6]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[6]),
        .O(Din[6]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0__6_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[7]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[7]),
        .O(Din[7]));
  LUT4 #(
    .INIT(16'h8F80)) 
    memory_reg_0_127_0_0_i_1
       (.I0(Q[1]),
        .I1(memory_reg_0_15_0_0__6[0]),
        .I2(Start_IBUF),
        .I3(Data_in_IBUF[0]),
        .O(Din[0]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    memory_reg_0_127_0_0_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(WE_IBUF),
        .I4(ADDR[1]),
        .O(\FSM_onehot_STATE_reg[7]_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    memory_reg_0_127_0_0_i_30
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[3]),
        .O(\FSM_onehot_STATE_reg[17]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    memory_reg_0_127_0_0_i_31
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[3]),
        .O(\FSM_onehot_STATE_reg[17]_2 ));
  LUT3 #(
    .INIT(8'h02)) 
    memory_reg_0_127_0_0_i_33
       (.I0(Q[10]),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\FSM_onehot_STATE_reg[15]_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    memory_reg_0_127_0_0_i_34
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[3]),
        .O(\FSM_onehot_STATE_reg[17]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_0_127_0_0_i_38
       (.I0(Q[3]),
        .I1(Q[10]),
        .O(addr_sel[1]));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_0_127_0_0_i_39
       (.I0(Q[3]),
        .I1(Q[12]),
        .O(addr_sel[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    memory_reg_0_15_0_0_i_2
       (.I0(WE_IBUF),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(WE2_out));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    memory_reg_0_63_0_0_i_1
       (.I0(ADDR[0]),
        .I1(ADDR[1]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(WE_IBUF),
        .O(\FSM_onehot_STATE_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAABBBF)) 
    size_error_o_OBUF_inst_i_1
       (.I0(size_err1),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(size_error_o_OBUF_inst_i_3_n_0),
        .I5(size_error_o_OBUF_inst_i_4_n_0),
        .O(size_error_o_OBUF));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    size_error_o_OBUF_inst_i_2
       (.I0(IMAGE_HEIGHT_IBUF[8]),
        .I1(size_error_o_OBUF_inst_i_5_n_0),
        .I2(IMAGE_HEIGHT_IBUF[2]),
        .I3(IMAGE_HEIGHT_IBUF[1]),
        .I4(IMAGE_HEIGHT_IBUF[4]),
        .I5(IMAGE_HEIGHT_IBUF[3]),
        .O(size_err1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    size_error_o_OBUF_inst_i_3
       (.I0(IMAGE_WIDTH_IBUF[4]),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[7]),
        .I3(IMAGE_WIDTH_IBUF[8]),
        .I4(IMAGE_WIDTH_IBUF[5]),
        .I5(IMAGE_WIDTH_IBUF[6]),
        .O(size_error_o_OBUF_inst_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAABBBBB)) 
    size_error_o_OBUF_inst_i_4
       (.I0(size_err2),
        .I1(size_error_o_OBUF_inst_i_7_n_0),
        .I2(IMAGE_HEIGHT_IBUF[0]),
        .I3(IMAGE_HEIGHT_IBUF[1]),
        .I4(IMAGE_HEIGHT_IBUF[2]),
        .O(size_error_o_OBUF_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    size_error_o_OBUF_inst_i_5
       (.I0(IMAGE_HEIGHT_IBUF[6]),
        .I1(IMAGE_HEIGHT_IBUF[5]),
        .I2(IMAGE_HEIGHT_IBUF[0]),
        .I3(IMAGE_HEIGHT_IBUF[7]),
        .O(size_error_o_OBUF_inst_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    size_error_o_OBUF_inst_i_6
       (.I0(IMAGE_WIDTH_IBUF[8]),
        .I1(size_error_o_OBUF_inst_i_8_n_0),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .I5(IMAGE_WIDTH_IBUF[3]),
        .O(size_err2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    size_error_o_OBUF_inst_i_7
       (.I0(IMAGE_HEIGHT_IBUF[4]),
        .I1(IMAGE_HEIGHT_IBUF[3]),
        .I2(IMAGE_HEIGHT_IBUF[7]),
        .I3(IMAGE_HEIGHT_IBUF[8]),
        .I4(IMAGE_HEIGHT_IBUF[5]),
        .I5(IMAGE_HEIGHT_IBUF[6]),
        .O(size_error_o_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    size_error_o_OBUF_inst_i_8
       (.I0(IMAGE_WIDTH_IBUF[6]),
        .I1(IMAGE_WIDTH_IBUF[5]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[7]),
        .O(size_error_o_OBUF_inst_i_8_n_0));
endmodule

module Counter
   (DI,
    \counter_value_reg[1]_0 ,
    \counter_value_reg[3]_0 ,
    \counter_value_reg[2]_0 ,
    \IMAGE_WIDTH[2] ,
    \IMAGE_WIDTH[4] ,
    iSubMax,
    iMax,
    S,
    \counter_value_reg[2]_1 ,
    \counter_value_reg[1]_1 ,
    \counter_value_reg[6]_0 ,
    \counter_value_reg[3]_1 ,
    \counter_value_reg[1]_2 ,
    \counter_value_reg[4]_0 ,
    \counter_value_reg[3]_2 ,
    \counter_value_reg[0]_0 ,
    IMAGE_WIDTH_IBUF,
    addr_B1__22_carry,
    addr_B1__22_carry_i_4_0,
    addr_B1__22_carry_0,
    addr_C1__35_carry_i_2_0,
    O,
    addr_B1__35_carry_i_2_0,
    addr_C1__35_carry_i_2_1,
    addr_C1__35_carry_i_2_2,
    addr_A1__35_carry,
    addr_A1__35_carry_0,
    IMAGE_HEIGHT_IBUF,
    addr_C1__35_carry,
    addr_C1__0_carry,
    addr_B1__0_carry_i_9_0,
    Q,
    LDI_i,
    E,
    CLK,
    AR);
  output [5:0]DI;
  output [2:0]\counter_value_reg[1]_0 ;
  output [5:0]\counter_value_reg[3]_0 ;
  output [2:0]\counter_value_reg[2]_0 ;
  output [5:0]\IMAGE_WIDTH[2] ;
  output [2:0]\IMAGE_WIDTH[4] ;
  output iSubMax;
  output iMax;
  output [7:0]S;
  output [4:0]\counter_value_reg[2]_1 ;
  output [1:0]\counter_value_reg[1]_1 ;
  output [7:0]\counter_value_reg[6]_0 ;
  output [4:0]\counter_value_reg[3]_1 ;
  output [1:0]\counter_value_reg[1]_2 ;
  output [7:0]\counter_value_reg[4]_0 ;
  output [4:0]\counter_value_reg[3]_2 ;
  output [1:0]\counter_value_reg[0]_0 ;
  input [7:0]IMAGE_WIDTH_IBUF;
  input addr_B1__22_carry;
  input addr_B1__22_carry_i_4_0;
  input addr_B1__22_carry_0;
  input addr_C1__35_carry_i_2_0;
  input [1:0]O;
  input [1:0]addr_B1__35_carry_i_2_0;
  input [1:0]addr_C1__35_carry_i_2_1;
  input [1:0]addr_C1__35_carry_i_2_2;
  input [1:0]addr_A1__35_carry;
  input [1:0]addr_A1__35_carry_0;
  input [8:0]IMAGE_HEIGHT_IBUF;
  input addr_C1__35_carry;
  input addr_C1__0_carry;
  input addr_B1__0_carry_i_9_0;
  input [1:0]Q;
  input LDI_i;
  input [0:0]E;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [5:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_STATE[10]_i_4_n_0 ;
  wire \FSM_onehot_STATE[10]_i_5_n_0 ;
  wire \FSM_onehot_STATE[10]_i_6_n_0 ;
  wire \FSM_onehot_STATE[19]_i_3_n_0 ;
  wire \FSM_onehot_STATE[19]_i_4_n_0 ;
  wire \FSM_onehot_STATE[19]_i_5_n_0 ;
  wire [8:0]I;
  wire [8:0]IMAGE_HEIGHT_IBUF;
  wire [5:0]\IMAGE_WIDTH[2] ;
  wire [2:0]\IMAGE_WIDTH[4] ;
  wire [7:0]IMAGE_WIDTH_IBUF;
  wire LDI_i;
  wire [1:0]O;
  wire [1:0]Q;
  wire [7:0]S;
  wire addr_A1__0_carry_i_15_n_0;
  wire addr_A1__0_carry_i_16_n_0;
  wire addr_A1__0_carry_i_17_n_0;
  wire addr_A1__0_carry_i_18_n_0;
  wire addr_A1__0_carry_i_19_n_0;
  wire addr_A1__22_carry_i_10_n_0;
  wire addr_A1__22_carry_i_9_n_0;
  wire [1:0]addr_A1__35_carry;
  wire [1:0]addr_A1__35_carry_0;
  wire addr_A1__35_carry_i_7_n_0;
  wire addr_B1__0_carry_i_15_n_0;
  wire addr_B1__0_carry_i_16_n_0;
  wire addr_B1__0_carry_i_17_n_0;
  wire addr_B1__0_carry_i_18_n_0;
  wire addr_B1__0_carry_i_19_n_0;
  wire addr_B1__0_carry_i_20_n_0;
  wire addr_B1__0_carry_i_21_n_0;
  wire addr_B1__0_carry_i_22_n_0;
  wire addr_B1__0_carry_i_23_n_0;
  wire addr_B1__0_carry_i_24_n_0;
  wire addr_B1__0_carry_i_25_n_0;
  wire addr_B1__0_carry_i_28_n_0;
  wire addr_B1__0_carry_i_29_n_0;
  wire addr_B1__0_carry_i_9_0;
  wire addr_B1__22_carry;
  wire addr_B1__22_carry_0;
  wire addr_B1__22_carry_i_12_n_0;
  wire addr_B1__22_carry_i_13_n_0;
  wire addr_B1__22_carry_i_14_n_0;
  wire addr_B1__22_carry_i_15_n_0;
  wire addr_B1__22_carry_i_4_0;
  wire [1:0]addr_B1__35_carry_i_2_0;
  wire addr_B1__35_carry_i_7_n_0;
  wire addr_C1__0_carry;
  wire addr_C1__0_carry_i_15_n_0;
  wire addr_C1__0_carry_i_16_n_0;
  wire addr_C1__0_carry_i_17_n_0;
  wire addr_C1__0_carry_i_18_n_0;
  wire addr_C1__0_carry_i_19_n_0;
  wire addr_C1__22_carry_i_10_n_0;
  wire addr_C1__22_carry_i_11_n_0;
  wire addr_C1__22_carry_i_9_n_0;
  wire addr_C1__35_carry;
  wire addr_C1__35_carry_i_2_0;
  wire [1:0]addr_C1__35_carry_i_2_1;
  wire [1:0]addr_C1__35_carry_i_2_2;
  wire addr_C1__35_carry_i_7_n_0;
  wire \counter_value[0]_i_1_n_0 ;
  wire \counter_value[1]_i_1_n_0 ;
  wire \counter_value[2]_i_1_n_0 ;
  wire \counter_value[3]_i_1_n_0 ;
  wire \counter_value[4]_i_1_n_0 ;
  wire \counter_value[4]_i_2_n_0 ;
  wire \counter_value[5]_i_1_n_0 ;
  wire \counter_value[5]_i_2_n_0 ;
  wire \counter_value[6]_i_1_n_0 ;
  wire \counter_value[7]_i_1_n_0 ;
  wire \counter_value[8]_i_2_n_0 ;
  wire \counter_value[8]_i_3_n_0 ;
  wire \counter_value[8]_i_4_n_0 ;
  wire \counter_value[8]_i_6_n_0 ;
  wire [1:0]\counter_value_reg[0]_0 ;
  wire [2:0]\counter_value_reg[1]_0 ;
  wire [1:0]\counter_value_reg[1]_1 ;
  wire [1:0]\counter_value_reg[1]_2 ;
  wire [2:0]\counter_value_reg[2]_0 ;
  wire [4:0]\counter_value_reg[2]_1 ;
  wire [5:0]\counter_value_reg[3]_0 ;
  wire [4:0]\counter_value_reg[3]_1 ;
  wire [4:0]\counter_value_reg[3]_2 ;
  wire [7:0]\counter_value_reg[4]_0 ;
  wire [7:0]\counter_value_reg[6]_0 ;
  wire iMax;
  wire iSubMax;

  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_STATE[10]_i_2 
       (.I0(\FSM_onehot_STATE[10]_i_4_n_0 ),
        .I1(\FSM_onehot_STATE[10]_i_5_n_0 ),
        .I2(\FSM_onehot_STATE[10]_i_6_n_0 ),
        .O(iMax));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_4 
       (.I0(I[0]),
        .I1(IMAGE_HEIGHT_IBUF[0]),
        .I2(IMAGE_HEIGHT_IBUF[2]),
        .I3(I[2]),
        .I4(IMAGE_HEIGHT_IBUF[1]),
        .I5(I[1]),
        .O(\FSM_onehot_STATE[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_5 
       (.I0(I[6]),
        .I1(IMAGE_HEIGHT_IBUF[6]),
        .I2(IMAGE_HEIGHT_IBUF[8]),
        .I3(I[8]),
        .I4(IMAGE_HEIGHT_IBUF[7]),
        .I5(I[7]),
        .O(\FSM_onehot_STATE[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_6 
       (.I0(I[3]),
        .I1(IMAGE_HEIGHT_IBUF[3]),
        .I2(IMAGE_HEIGHT_IBUF[5]),
        .I3(I[5]),
        .I4(IMAGE_HEIGHT_IBUF[4]),
        .I5(I[4]),
        .O(\FSM_onehot_STATE[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h28000000)) 
    \FSM_onehot_STATE[19]_i_2 
       (.I0(\FSM_onehot_STATE[19]_i_3_n_0 ),
        .I1(addr_B1__0_carry_i_20_n_0),
        .I2(IMAGE_HEIGHT_IBUF[6]),
        .I3(\FSM_onehot_STATE[19]_i_4_n_0 ),
        .I4(\FSM_onehot_STATE[19]_i_5_n_0 ),
        .O(iSubMax));
  LUT6 #(
    .INIT(64'h4100002800824100)) 
    \FSM_onehot_STATE[19]_i_3 
       (.I0(IMAGE_HEIGHT_IBUF[0]),
        .I1(IMAGE_HEIGHT_IBUF[2]),
        .I2(I[2]),
        .I3(I[0]),
        .I4(I[1]),
        .I5(IMAGE_HEIGHT_IBUF[1]),
        .O(\FSM_onehot_STATE[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \FSM_onehot_STATE[19]_i_4 
       (.I0(IMAGE_HEIGHT_IBUF[7]),
        .I1(I[7]),
        .I2(addr_B1__0_carry_i_28_n_0),
        .I3(I[6]),
        .I4(I[8]),
        .I5(IMAGE_HEIGHT_IBUF[8]),
        .O(\FSM_onehot_STATE[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \FSM_onehot_STATE[19]_i_5 
       (.I0(addr_B1__0_carry_i_15_n_0),
        .I1(IMAGE_HEIGHT_IBUF[3]),
        .I2(IMAGE_HEIGHT_IBUF[5]),
        .I3(addr_B1__0_carry_i_17_n_0),
        .I4(IMAGE_HEIGHT_IBUF[4]),
        .I5(addr_B1__0_carry_i_16_n_0),
        .O(\FSM_onehot_STATE[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020002022F20020)) 
    addr_A1__0_carry_i_1
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_15_n_0),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_16_n_0),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(addr_B1__0_carry_i_17_n_0),
        .O(\IMAGE_WIDTH[2] [5]));
  LUT6 #(
    .INIT(64'hA6A659A65959A659)) 
    addr_A1__0_carry_i_10
       (.I0(\IMAGE_WIDTH[2] [3]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(addr_B1__0_carry_i_15_n_0),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(addr_B1__0_carry_i_18_n_0),
        .I5(addr_A1__0_carry_i_18_n_0),
        .O(\counter_value_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'h6996C33C99963333)) 
    addr_A1__0_carry_i_11
       (.I0(I[2]),
        .I1(addr_A1__0_carry_i_19_n_0),
        .I2(I[1]),
        .I3(I[0]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .I5(IMAGE_WIDTH_IBUF[2]),
        .O(\counter_value_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h3CF05A66CC00AA96)) 
    addr_A1__0_carry_i_12
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(I[1]),
        .I4(I[0]),
        .I5(I[2]),
        .O(\counter_value_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_A1__0_carry_i_13
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(I[1]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[0]),
        .O(\counter_value_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    addr_A1__0_carry_i_14
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(I[0]),
        .O(\counter_value_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    addr_A1__0_carry_i_15
       (.I0(addr_B1__0_carry_i_20_n_0),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .O(addr_A1__0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hD2DD2D22D2DDD2DD)) 
    addr_A1__0_carry_i_16
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(addr_B1__0_carry_i_29_n_0),
        .I2(addr_B1__0_carry_i_17_n_0),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(addr_B1__0_carry_i_20_n_0),
        .I5(IMAGE_WIDTH_IBUF[1]),
        .O(addr_A1__0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h55555556FFFFFFFF)) 
    addr_A1__0_carry_i_17
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .I5(IMAGE_WIDTH_IBUF[1]),
        .O(addr_A1__0_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h55555556FFFFFFFF)) 
    addr_A1__0_carry_i_18
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .I5(IMAGE_WIDTH_IBUF[0]),
        .O(addr_A1__0_carry_i_18_n_0));
  LUT5 #(
    .INIT(32'h5556FFFF)) 
    addr_A1__0_carry_i_19
       (.I0(I[3]),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .O(addr_A1__0_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0020002022F20020)) 
    addr_A1__0_carry_i_2
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_15_n_0),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(addr_B1__0_carry_i_16_n_0),
        .O(\IMAGE_WIDTH[2] [4]));
  LUT6 #(
    .INIT(64'h0020002022F20020)) 
    addr_A1__0_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_19_n_0),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_18_n_0),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(addr_B1__0_carry_i_15_n_0),
        .O(\IMAGE_WIDTH[2] [3]));
  LUT6 #(
    .INIT(64'h22D2DD2D22D222D2)) 
    addr_A1__0_carry_i_4
       (.I0(IMAGE_WIDTH_IBUF[1]),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(addr_B1__0_carry_i_19_n_0),
        .I4(addr_B1__0_carry_i_15_n_0),
        .I5(IMAGE_WIDTH_IBUF[0]),
        .O(\IMAGE_WIDTH[2] [2]));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_A1__0_carry_i_5
       (.I0(IMAGE_WIDTH_IBUF[1]),
        .I1(I[1]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(I[0]),
        .O(\IMAGE_WIDTH[2] [1]));
  LUT3 #(
    .INIT(8'h82)) 
    addr_A1__0_carry_i_6
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(I[0]),
        .I2(I[1]),
        .O(\IMAGE_WIDTH[2] [0]));
  LUT6 #(
    .INIT(64'h10751010EF8AEFEF)) 
    addr_A1__0_carry_i_7
       (.I0(addr_A1__0_carry_i_15_n_0),
        .I1(addr_B1__0_carry_i_17_n_0),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_16_n_0),
        .I4(IMAGE_WIDTH_IBUF[2]),
        .I5(addr_A1__0_carry_i_16_n_0),
        .O(\counter_value_reg[4]_0 [7]));
  LUT6 #(
    .INIT(64'hA6A659A65959A659)) 
    addr_A1__0_carry_i_8
       (.I0(\IMAGE_WIDTH[2] [5]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(addr_B1__0_carry_i_17_n_0),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(addr_B1__0_carry_i_16_n_0),
        .I5(addr_A1__0_carry_i_15_n_0),
        .O(\counter_value_reg[4]_0 [6]));
  LUT6 #(
    .INIT(64'h9969669699699969)) 
    addr_A1__0_carry_i_9
       (.I0(\IMAGE_WIDTH[2] [4]),
        .I1(addr_A1__0_carry_i_17_n_0),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(addr_B1__0_carry_i_15_n_0),
        .I4(addr_B1__0_carry_i_17_n_0),
        .I5(IMAGE_WIDTH_IBUF[0]),
        .O(\counter_value_reg[4]_0 [5]));
  LUT6 #(
    .INIT(64'h22D2DD2D22D222D2)) 
    addr_A1__22_carry_i_1
       (.I0(IMAGE_WIDTH_IBUF[4]),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(IMAGE_WIDTH_IBUF[5]),
        .I3(addr_B1__0_carry_i_19_n_0),
        .I4(addr_B1__0_carry_i_15_n_0),
        .I5(IMAGE_WIDTH_IBUF[3]),
        .O(\IMAGE_WIDTH[4] [2]));
  LUT6 #(
    .INIT(64'hD2DD2D22D2DDD2DD)) 
    addr_A1__22_carry_i_10
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(addr_B1__0_carry_i_16_n_0),
        .I2(addr_B1__0_carry_i_18_n_0),
        .I3(IMAGE_WIDTH_IBUF[5]),
        .I4(addr_B1__0_carry_i_15_n_0),
        .I5(IMAGE_WIDTH_IBUF[4]),
        .O(addr_A1__22_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_A1__22_carry_i_2
       (.I0(IMAGE_WIDTH_IBUF[4]),
        .I1(I[1]),
        .I2(IMAGE_WIDTH_IBUF[5]),
        .I3(I[0]),
        .O(\IMAGE_WIDTH[4] [1]));
  LUT3 #(
    .INIT(8'h82)) 
    addr_A1__22_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(I[0]),
        .I2(I[1]),
        .O(\IMAGE_WIDTH[4] [0]));
  LUT6 #(
    .INIT(64'h10751010EF8AEFEF)) 
    addr_A1__22_carry_i_4
       (.I0(addr_A1__22_carry_i_9_n_0),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(IMAGE_WIDTH_IBUF[4]),
        .I3(addr_B1__0_carry_i_19_n_0),
        .I4(IMAGE_WIDTH_IBUF[5]),
        .I5(addr_A1__22_carry_i_10_n_0),
        .O(\counter_value_reg[3]_2 [4]));
  LUT6 #(
    .INIT(64'h6996C33C99963333)) 
    addr_A1__22_carry_i_5
       (.I0(I[2]),
        .I1(addr_A1__22_carry_i_9_n_0),
        .I2(I[1]),
        .I3(I[0]),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .I5(IMAGE_WIDTH_IBUF[5]),
        .O(\counter_value_reg[3]_2 [3]));
  LUT6 #(
    .INIT(64'h3CF05A66CC00AA96)) 
    addr_A1__22_carry_i_6
       (.I0(IMAGE_WIDTH_IBUF[5]),
        .I1(IMAGE_WIDTH_IBUF[4]),
        .I2(IMAGE_WIDTH_IBUF[3]),
        .I3(I[1]),
        .I4(I[0]),
        .I5(I[2]),
        .O(\counter_value_reg[3]_2 [2]));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_A1__22_carry_i_7
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(I[1]),
        .I2(IMAGE_WIDTH_IBUF[4]),
        .I3(I[0]),
        .O(\counter_value_reg[3]_2 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    addr_A1__22_carry_i_8
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(I[0]),
        .O(\counter_value_reg[3]_2 [0]));
  LUT5 #(
    .INIT(32'h5556FFFF)) 
    addr_A1__22_carry_i_9
       (.I0(I[3]),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(IMAGE_WIDTH_IBUF[3]),
        .O(addr_A1__22_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h69669699)) 
    addr_A1__35_carry_i_2
       (.I0(addr_A1__35_carry[1]),
        .I1(addr_A1__35_carry_0[1]),
        .I2(I[0]),
        .I3(IMAGE_WIDTH_IBUF[7]),
        .I4(addr_A1__35_carry_i_7_n_0),
        .O(\counter_value_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h6696)) 
    addr_A1__35_carry_i_3
       (.I0(addr_A1__35_carry_0[0]),
        .I1(addr_A1__35_carry[0]),
        .I2(IMAGE_WIDTH_IBUF[6]),
        .I3(I[0]),
        .O(\counter_value_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h87777787)) 
    addr_A1__35_carry_i_7
       (.I0(addr_A1__35_carry[0]),
        .I1(addr_A1__35_carry_0[0]),
        .I2(IMAGE_WIDTH_IBUF[6]),
        .I3(I[0]),
        .I4(I[1]),
        .O(addr_A1__35_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000022002020F22)) 
    addr_B1__0_carry_i_1
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_15_n_0),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(addr_B1__0_carry_i_16_n_0),
        .I5(addr_B1__0_carry_i_17_n_0),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hAA96556999A5665A)) 
    addr_B1__0_carry_i_10
       (.I0(DI[3]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_15_n_0),
        .I4(addr_B1__0_carry_i_24_n_0),
        .I5(addr_B1__0_carry_i_16_n_0),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h6996C33C99963333)) 
    addr_B1__0_carry_i_11
       (.I0(I[2]),
        .I1(addr_B1__0_carry_i_25_n_0),
        .I2(I[1]),
        .I3(I[0]),
        .I4(addr_C1__0_carry),
        .I5(addr_B1__0_carry_i_9_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h330F65563C006A59)) 
    addr_B1__0_carry_i_12
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(I[1]),
        .I4(I[0]),
        .I5(I[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h222D)) 
    addr_B1__0_carry_i_13
       (.I0(I[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    addr_B1__0_carry_i_14
       (.I0(I[0]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h01FE)) 
    addr_B1__0_carry_i_15
       (.I0(I[2]),
        .I1(I[0]),
        .I2(I[1]),
        .I3(I[3]),
        .O(addr_B1__0_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    addr_B1__0_carry_i_16
       (.I0(I[3]),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(I[4]),
        .O(addr_B1__0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    addr_B1__0_carry_i_17
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .I5(I[5]),
        .O(addr_B1__0_carry_i_17_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    addr_B1__0_carry_i_18
       (.I0(I[1]),
        .I1(I[0]),
        .I2(I[2]),
        .O(addr_B1__0_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__0_carry_i_19
       (.I0(I[0]),
        .I1(I[1]),
        .O(addr_B1__0_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000022002020F22)) 
    addr_B1__0_carry_i_2
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(addr_B1__0_carry_i_15_n_0),
        .I5(addr_B1__0_carry_i_16_n_0),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__0_carry_i_20
       (.I0(addr_B1__0_carry_i_28_n_0),
        .I1(I[6]),
        .O(addr_B1__0_carry_i_20_n_0));
  LUT6 #(
    .INIT(64'h55555556FFFFFFFF)) 
    addr_B1__0_carry_i_21
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .I5(addr_B1__0_carry_i_9_0),
        .O(addr_B1__0_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hFCCF9A9AFC30659A)) 
    addr_B1__0_carry_i_22
       (.I0(addr_B1__0_carry_i_29_n_0),
        .I1(addr_B1__0_carry_i_17_n_0),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(addr_B1__0_carry_i_20_n_0),
        .O(addr_B1__0_carry_i_22_n_0));
  LUT5 #(
    .INIT(32'h5556FFFF)) 
    addr_B1__0_carry_i_23
       (.I0(I[3]),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(addr_B1__0_carry_i_9_0),
        .O(addr_B1__0_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'hFF5656FF56FF56FF)) 
    addr_B1__0_carry_i_24
       (.I0(I[2]),
        .I1(I[0]),
        .I2(I[1]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .I5(IMAGE_WIDTH_IBUF[0]),
        .O(addr_B1__0_carry_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFF5556)) 
    addr_B1__0_carry_i_25
       (.I0(I[3]),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .O(addr_B1__0_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    addr_B1__0_carry_i_28
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .I5(I[5]),
        .O(addr_B1__0_carry_i_28_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    addr_B1__0_carry_i_29
       (.I0(I[6]),
        .I1(addr_B1__0_carry_i_28_n_0),
        .I2(I[7]),
        .O(addr_B1__0_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000022002020F22)) 
    addr_B1__0_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(addr_B1__0_carry_i_19_n_0),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(addr_B1__0_carry_i_18_n_0),
        .I5(addr_B1__0_carry_i_15_n_0),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h14142BD4272718E7)) 
    addr_B1__0_carry_i_4
       (.I0(addr_B1__0_carry_i_18_n_0),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(addr_B1__0_carry_i_19_n_0),
        .I5(addr_B1__0_carry_i_15_n_0),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h28282BD4)) 
    addr_B1__0_carry_i_5
       (.I0(I[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(I[0]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h41)) 
    addr_B1__0_carry_i_6
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(I[0]),
        .I2(I[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h00100375FFEFFC8A)) 
    addr_B1__0_carry_i_7
       (.I0(addr_B1__0_carry_i_20_n_0),
        .I1(addr_B1__0_carry_i_17_n_0),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(addr_B1__0_carry_i_21_n_0),
        .I5(addr_B1__0_carry_i_22_n_0),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hAA96556999A5665A)) 
    addr_B1__0_carry_i_8
       (.I0(DI[5]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_17_n_0),
        .I4(addr_B1__0_carry_i_21_n_0),
        .I5(addr_B1__0_carry_i_20_n_0),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hAA96556999A5665A)) 
    addr_B1__0_carry_i_9
       (.I0(DI[4]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(addr_B1__0_carry_i_16_n_0),
        .I4(addr_B1__0_carry_i_23_n_0),
        .I5(addr_B1__0_carry_i_17_n_0),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h22D2DD2D22D222D2)) 
    addr_B1__22_carry_i_1
       (.I0(addr_B1__22_carry),
        .I1(addr_B1__0_carry_i_18_n_0),
        .I2(addr_B1__22_carry_i_4_0),
        .I3(addr_B1__0_carry_i_19_n_0),
        .I4(addr_B1__0_carry_i_15_n_0),
        .I5(addr_B1__22_carry_0),
        .O(\counter_value_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hEBBBBBBBBBBBBBBB)) 
    addr_B1__22_carry_i_12
       (.I0(addr_B1__0_carry_i_18_n_0),
        .I1(IMAGE_WIDTH_IBUF[4]),
        .I2(IMAGE_WIDTH_IBUF[3]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(IMAGE_WIDTH_IBUF[2]),
        .O(addr_B1__22_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h6F)) 
    addr_B1__22_carry_i_13
       (.I0(I[1]),
        .I1(I[0]),
        .I2(addr_B1__22_carry_i_4_0),
        .O(addr_B1__22_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h78787888888888D2)) 
    addr_B1__22_carry_i_14
       (.I0(addr_B1__22_carry),
        .I1(I[3]),
        .I2(addr_B1__22_carry_i_4_0),
        .I3(I[1]),
        .I4(I[0]),
        .I5(I[2]),
        .O(addr_B1__22_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hEBBBBBBB)) 
    addr_B1__22_carry_i_15
       (.I0(addr_B1__0_carry_i_15_n_0),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .O(addr_B1__22_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_B1__22_carry_i_2
       (.I0(addr_B1__22_carry),
        .I1(I[1]),
        .I2(addr_B1__22_carry_i_4_0),
        .I3(I[0]),
        .O(\counter_value_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h7F80000000007F80)) 
    addr_B1__22_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[3]),
        .I4(I[0]),
        .I5(I[1]),
        .O(\counter_value_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hE81717E8FC03FC03)) 
    addr_B1__22_carry_i_4
       (.I0(addr_B1__0_carry_i_15_n_0),
        .I1(addr_B1__22_carry_i_12_n_0),
        .I2(addr_B1__22_carry_i_13_n_0),
        .I3(addr_B1__22_carry_i_14_n_0),
        .I4(addr_B1__0_carry_i_16_n_0),
        .I5(addr_B1__22_carry_0),
        .O(\counter_value_reg[2]_1 [4]));
  LUT6 #(
    .INIT(64'h6996C33C99963333)) 
    addr_B1__22_carry_i_5
       (.I0(I[2]),
        .I1(addr_B1__22_carry_i_15_n_0),
        .I2(I[1]),
        .I3(I[0]),
        .I4(addr_B1__22_carry),
        .I5(addr_B1__22_carry_i_4_0),
        .O(\counter_value_reg[2]_1 [3]));
  LUT6 #(
    .INIT(64'h3CF05A66CC00AA96)) 
    addr_B1__22_carry_i_6
       (.I0(addr_B1__22_carry_i_4_0),
        .I1(addr_B1__22_carry),
        .I2(addr_B1__22_carry_0),
        .I3(I[1]),
        .I4(I[0]),
        .I5(I[2]),
        .O(\counter_value_reg[2]_1 [2]));
  LUT4 #(
    .INIT(16'h88D2)) 
    addr_B1__22_carry_i_7
       (.I0(addr_B1__22_carry_0),
        .I1(I[1]),
        .I2(addr_B1__22_carry),
        .I3(I[0]),
        .O(\counter_value_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    addr_B1__22_carry_i_8
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(I[0]),
        .O(\counter_value_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'h69AA965596559655)) 
    addr_B1__35_carry_i_2
       (.I0(addr_B1__35_carry_i_7_n_0),
        .I1(I[1]),
        .I2(I[0]),
        .I3(addr_C1__35_carry),
        .I4(O[0]),
        .I5(addr_B1__35_carry_i_2_0[0]),
        .O(\counter_value_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h6696)) 
    addr_B1__35_carry_i_3
       (.I0(O[0]),
        .I1(addr_B1__35_carry_i_2_0[0]),
        .I2(addr_C1__35_carry),
        .I3(I[0]),
        .O(\counter_value_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFF8700780078FF87)) 
    addr_B1__35_carry_i_7
       (.I0(addr_C1__35_carry_i_2_0),
        .I1(IMAGE_WIDTH_IBUF[6]),
        .I2(IMAGE_WIDTH_IBUF[7]),
        .I3(I[0]),
        .I4(O[1]),
        .I5(addr_B1__35_carry_i_2_0[1]),
        .O(addr_B1__35_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0F88080808800000)) 
    addr_C1__0_carry_i_1
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(I[3]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(I[4]),
        .I5(I[5]),
        .O(\counter_value_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'hA5995A6696AA6955)) 
    addr_C1__0_carry_i_10
       (.I0(\counter_value_reg[3]_0 [3]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[3]),
        .I4(addr_C1__0_carry_i_18_n_0),
        .I5(I[4]),
        .O(\counter_value_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    addr_C1__0_carry_i_11
       (.I0(I[2]),
        .I1(addr_C1__0_carry_i_19_n_0),
        .I2(I[1]),
        .I3(addr_C1__0_carry),
        .I4(I[0]),
        .I5(addr_B1__0_carry_i_9_0),
        .O(\counter_value_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h2728272887777888)) 
    addr_C1__0_carry_i_12
       (.I0(I[0]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[1]),
        .I4(I[2]),
        .I5(IMAGE_WIDTH_IBUF[0]),
        .O(\counter_value_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h1E22)) 
    addr_C1__0_carry_i_13
       (.I0(I[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[0]),
        .O(\counter_value_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    addr_C1__0_carry_i_14
       (.I0(I[0]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .O(\counter_value_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hD777)) 
    addr_C1__0_carry_i_15
       (.I0(I[4]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .O(addr_C1__0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hF3C06A95F33F9595)) 
    addr_C1__0_carry_i_16
       (.I0(I[7]),
        .I1(I[5]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(I[6]),
        .O(addr_C1__0_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'hD777)) 
    addr_C1__0_carry_i_17
       (.I0(I[3]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .O(addr_C1__0_carry_i_17_n_0));
  LUT4 #(
    .INIT(16'hD777)) 
    addr_C1__0_carry_i_18
       (.I0(I[2]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .O(addr_C1__0_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    addr_C1__0_carry_i_19
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(I[3]),
        .O(addr_C1__0_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0F88080808800000)) 
    addr_C1__0_carry_i_2
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(I[2]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(I[3]),
        .I5(I[4]),
        .O(\counter_value_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'h0F88080808800000)) 
    addr_C1__0_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(I[1]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(I[2]),
        .I5(I[3]),
        .O(\counter_value_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h24DB1B1B17E82828)) 
    addr_C1__0_carry_i_4
       (.I0(I[2]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(I[1]),
        .I5(I[3]),
        .O(\counter_value_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h17E82828)) 
    addr_C1__0_carry_i_5
       (.I0(I[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(I[0]),
        .O(\counter_value_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    addr_C1__0_carry_i_6
       (.I0(I[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .O(\counter_value_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h00800CEAFF7FF315)) 
    addr_C1__0_carry_i_7
       (.I0(I[6]),
        .I1(I[5]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(addr_C1__0_carry_i_15_n_0),
        .I5(addr_C1__0_carry_i_16_n_0),
        .O(\counter_value_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'hA5995A6696AA6955)) 
    addr_C1__0_carry_i_8
       (.I0(\counter_value_reg[3]_0 [5]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[5]),
        .I4(addr_C1__0_carry_i_15_n_0),
        .I5(I[6]),
        .O(\counter_value_reg[6]_0 [6]));
  LUT6 #(
    .INIT(64'hA5995A6696AA6955)) 
    addr_C1__0_carry_i_9
       (.I0(\counter_value_reg[3]_0 [4]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(I[4]),
        .I4(addr_C1__0_carry_i_17_n_0),
        .I5(I[5]),
        .O(\counter_value_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    addr_C1__22_carry_i_1
       (.I0(addr_B1__22_carry),
        .I1(I[2]),
        .I2(addr_B1__22_carry_i_4_0),
        .I3(I[1]),
        .I4(I[3]),
        .I5(addr_B1__22_carry_0),
        .O(\counter_value_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    addr_C1__22_carry_i_10
       (.I0(addr_B1__22_carry_0),
        .I1(I[4]),
        .I2(I[2]),
        .I3(addr_B1__22_carry_i_4_0),
        .I4(I[3]),
        .I5(addr_B1__22_carry),
        .O(addr_C1__22_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hD7777777)) 
    addr_C1__22_carry_i_11
       (.I0(I[3]),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .O(addr_C1__22_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    addr_C1__22_carry_i_2
       (.I0(addr_B1__22_carry),
        .I1(I[1]),
        .I2(addr_B1__22_carry_i_4_0),
        .I3(I[0]),
        .O(\counter_value_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h7F800000)) 
    addr_C1__22_carry_i_3
       (.I0(IMAGE_WIDTH_IBUF[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[3]),
        .I4(I[1]),
        .O(\counter_value_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h8F08080870F7F7F7)) 
    addr_C1__22_carry_i_4
       (.I0(I[3]),
        .I1(addr_B1__22_carry_0),
        .I2(addr_C1__22_carry_i_9_n_0),
        .I3(I[1]),
        .I4(addr_B1__22_carry_i_4_0),
        .I5(addr_C1__22_carry_i_10_n_0),
        .O(\counter_value_reg[3]_1 [4]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    addr_C1__22_carry_i_5
       (.I0(I[2]),
        .I1(addr_C1__22_carry_i_11_n_0),
        .I2(I[1]),
        .I3(addr_B1__22_carry),
        .I4(I[0]),
        .I5(addr_B1__22_carry_i_4_0),
        .O(\counter_value_reg[3]_1 [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    addr_C1__22_carry_i_6
       (.I0(I[0]),
        .I1(addr_B1__22_carry_i_4_0),
        .I2(I[1]),
        .I3(addr_B1__22_carry),
        .I4(addr_B1__22_carry_0),
        .I5(I[2]),
        .O(\counter_value_reg[3]_1 [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    addr_C1__22_carry_i_7
       (.I0(addr_B1__22_carry_0),
        .I1(I[1]),
        .I2(addr_B1__22_carry),
        .I3(I[0]),
        .O(\counter_value_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'h28888888)) 
    addr_C1__22_carry_i_8
       (.I0(I[0]),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .O(\counter_value_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hD777777777777777)) 
    addr_C1__22_carry_i_9
       (.I0(I[2]),
        .I1(IMAGE_WIDTH_IBUF[4]),
        .I2(IMAGE_WIDTH_IBUF[3]),
        .I3(IMAGE_WIDTH_IBUF[1]),
        .I4(IMAGE_WIDTH_IBUF[0]),
        .I5(IMAGE_WIDTH_IBUF[2]),
        .O(addr_C1__22_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h6A959595)) 
    addr_C1__35_carry_i_2
       (.I0(addr_C1__35_carry_i_7_n_0),
        .I1(I[1]),
        .I2(addr_C1__35_carry),
        .I3(addr_C1__35_carry_i_2_1[0]),
        .I4(addr_C1__35_carry_i_2_2[0]),
        .O(\counter_value_reg[1]_2 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    addr_C1__35_carry_i_3
       (.I0(addr_C1__35_carry_i_2_1[0]),
        .I1(addr_C1__35_carry_i_2_2[0]),
        .I2(addr_C1__35_carry),
        .I3(I[0]),
        .O(\counter_value_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h87FF7800780087FF)) 
    addr_C1__35_carry_i_7
       (.I0(addr_C1__35_carry_i_2_0),
        .I1(IMAGE_WIDTH_IBUF[6]),
        .I2(IMAGE_WIDTH_IBUF[7]),
        .I3(I[0]),
        .I4(addr_C1__35_carry_i_2_1[1]),
        .I5(addr_C1__35_carry_i_2_2[1]),
        .O(addr_C1__35_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \counter_value[0]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\counter_value[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000028)) 
    \counter_value[1]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[0]),
        .I2(I[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\counter_value[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A80)) 
    \counter_value[2]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[0]),
        .I2(I[1]),
        .I3(I[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\counter_value[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAA8000)) 
    \counter_value[3]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[1]),
        .I2(I[0]),
        .I3(I[2]),
        .I4(I[3]),
        .I5(LDI_i),
        .O(\counter_value[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2AA0800)) 
    \counter_value[4]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[2]),
        .I2(\counter_value[4]_i_2_n_0 ),
        .I3(I[3]),
        .I4(I[4]),
        .I5(LDI_i),
        .O(\counter_value[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter_value[4]_i_2 
       (.I0(I[1]),
        .I1(I[0]),
        .O(\counter_value[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000028)) 
    \counter_value[5]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(\counter_value[5]_i_2_n_0 ),
        .I2(I[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\counter_value[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \counter_value[5]_i_2 
       (.I0(I[4]),
        .I1(I[2]),
        .I2(I[0]),
        .I3(I[1]),
        .I4(I[3]),
        .O(\counter_value[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000028)) 
    \counter_value[6]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(\counter_value[8]_i_4_n_0 ),
        .I2(I[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\counter_value[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A80)) 
    \counter_value[7]_i_1 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(\counter_value[8]_i_4_n_0 ),
        .I2(I[6]),
        .I3(I[7]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\counter_value[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAA8000)) 
    \counter_value[8]_i_2 
       (.I0(\counter_value[8]_i_3_n_0 ),
        .I1(I[6]),
        .I2(\counter_value[8]_i_4_n_0 ),
        .I3(I[7]),
        .I4(I[8]),
        .I5(LDI_i),
        .O(\counter_value[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \counter_value[8]_i_3 
       (.I0(I[7]),
        .I1(\counter_value[8]_i_6_n_0 ),
        .I2(I[6]),
        .I3(I[8]),
        .I4(I[4]),
        .I5(I[5]),
        .O(\counter_value[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \counter_value[8]_i_4 
       (.I0(I[5]),
        .I1(I[3]),
        .I2(I[1]),
        .I3(I[0]),
        .I4(I[2]),
        .I5(I[4]),
        .O(\counter_value[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter_value[8]_i_6 
       (.I0(I[2]),
        .I1(I[3]),
        .I2(I[0]),
        .I3(I[1]),
        .O(\counter_value[8]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[0]_i_1_n_0 ),
        .Q(I[0]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[1]_i_1_n_0 ),
        .Q(I[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[2]_i_1_n_0 ),
        .Q(I[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[3]_i_1_n_0 ),
        .Q(I[3]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[4]_i_1_n_0 ),
        .Q(I[4]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[5]_i_1_n_0 ),
        .Q(I[5]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[6]_i_1_n_0 ),
        .Q(I[6]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[7]_i_1_n_0 ),
        .Q(I[7]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\counter_value[8]_i_2_n_0 ),
        .Q(I[8]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module Counter_0
   (\FSM_onehot_STATE_reg[1] ,
    ADDR,
    \FSM_onehot_STATE_reg[3] ,
    \FSM_onehot_STATE_reg[3]_0 ,
    \mem_addr[5] ,
    \FSM_onehot_STATE_reg[7] ,
    jSubMax,
    \counter_value_reg[0]_0 ,
    \counter_value_reg[7]_0 ,
    jMax,
    WE2_out,
    mem_addr_IBUF,
    Start_IBUF,
    compute_sel,
    Q,
    iSubMax,
    addr_B0__45,
    base_output_addr_IBUF,
    addr_C0__45,
    \Dout[15]_i_5_0 ,
    \Dout[15]_i_8_0 ,
    \Dout[15]_i_6_0 ,
    memory_reg_0_127_0_0_i_111_0,
    memory_reg_0_127_0_0_i_111_1,
    O,
    addr_sel,
    addr_C1,
    base_input_addr_IBUF,
    p_0_in,
    memory_reg_0_127_0_0_i_6_0,
    IMAGE_WIDTH_IBUF,
    memory_reg_0_127_0_0_i_89_0,
    memory_reg_0_127_0_0_i_89_1,
    LDI_j,
    LDI_i,
    \Dout[15]_i_8_1 ,
    \counter_value_reg[0]_1 ,
    CLK,
    AR,
    D);
  output \FSM_onehot_STATE_reg[1] ;
  output [5:0]ADDR;
  output \FSM_onehot_STATE_reg[3] ;
  output \FSM_onehot_STATE_reg[3]_0 ;
  output \mem_addr[5] ;
  output [0:0]\FSM_onehot_STATE_reg[7] ;
  output jSubMax;
  output [0:0]\counter_value_reg[0]_0 ;
  output \counter_value_reg[7]_0 ;
  output jMax;
  input WE2_out;
  input [7:0]mem_addr_IBUF;
  input Start_IBUF;
  input compute_sel;
  input [8:0]Q;
  input iSubMax;
  input [7:0]addr_B0__45;
  input [7:0]base_output_addr_IBUF;
  input [5:0]addr_C0__45;
  input \Dout[15]_i_5_0 ;
  input \Dout[15]_i_8_0 ;
  input \Dout[15]_i_6_0 ;
  input memory_reg_0_127_0_0_i_111_0;
  input memory_reg_0_127_0_0_i_111_1;
  input [1:0]O;
  input [1:0]addr_sel;
  input [3:0]addr_C1;
  input [7:0]base_input_addr_IBUF;
  input [7:0]p_0_in;
  input memory_reg_0_127_0_0_i_6_0;
  input [8:0]IMAGE_WIDTH_IBUF;
  input memory_reg_0_127_0_0_i_89_0;
  input memory_reg_0_127_0_0_i_89_1;
  input LDI_j;
  input LDI_i;
  input \Dout[15]_i_8_1 ;
  input [0:0]\counter_value_reg[0]_1 ;
  input CLK;
  input [0:0]AR;
  input [0:0]D;

  wire [5:0]ADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire \Dout[15]_i_11_n_0 ;
  wire \Dout[15]_i_12_n_0 ;
  wire \Dout[15]_i_13_n_0 ;
  wire \Dout[15]_i_14_n_0 ;
  wire \Dout[15]_i_18_n_0 ;
  wire \Dout[15]_i_19_n_0 ;
  wire \Dout[15]_i_20_n_0 ;
  wire \Dout[15]_i_5_0 ;
  wire \Dout[15]_i_6_0 ;
  wire \Dout[15]_i_7_n_0 ;
  wire \Dout[15]_i_8_0 ;
  wire \Dout[15]_i_8_1 ;
  wire \Dout[15]_i_8_n_0 ;
  wire \FSM_onehot_STATE[10]_i_7_n_0 ;
  wire \FSM_onehot_STATE[10]_i_8_n_0 ;
  wire \FSM_onehot_STATE[10]_i_9_n_0 ;
  wire \FSM_onehot_STATE[8]_i_3_n_0 ;
  wire \FSM_onehot_STATE[8]_i_4_n_0 ;
  wire \FSM_onehot_STATE[8]_i_5_n_0 ;
  wire \FSM_onehot_STATE_reg[1] ;
  wire \FSM_onehot_STATE_reg[3] ;
  wire \FSM_onehot_STATE_reg[3]_0 ;
  wire [0:0]\FSM_onehot_STATE_reg[7] ;
  wire [8:0]IMAGE_WIDTH_IBUF;
  wire [8:1]J;
  wire LDI_i;
  wire LDI_j;
  wire [1:0]O;
  wire [8:0]Q;
  wire Start_IBUF;
  wire WE2_out;
  wire [2:1]addr_A__89;
  wire [7:0]addr_B0__45;
  wire [1:1]addr_B__45;
  wire [5:0]addr_C0__45;
  wire [3:0]addr_C1;
  wire [1:1]addr_C__45;
  wire [1:1]addr_D__45;
  wire [6:1]addr_init;
  wire [7:7]addr_init0__45;
  wire [5:1]addr_reg;
  wire [1:0]addr_sel;
  wire [7:0]addr_store1;
  wire [7:1]addr_store__45;
  wire [7:0]base_input_addr_IBUF;
  wire [7:0]base_output_addr_IBUF;
  wire compute_sel;
  wire \counter_value[1]_i_1__0_n_0 ;
  wire \counter_value[2]_i_1__0_n_0 ;
  wire \counter_value[3]_i_1__0_n_0 ;
  wire \counter_value[4]_i_1__0_n_0 ;
  wire \counter_value[4]_i_2__0_n_0 ;
  wire \counter_value[5]_i_1__0_n_0 ;
  wire \counter_value[5]_i_2__0_n_0 ;
  wire \counter_value[6]_i_1__0_n_0 ;
  wire \counter_value[7]_i_1__0_n_0 ;
  wire \counter_value[8]_i_2__0_n_0 ;
  wire \counter_value[8]_i_4__0_n_0 ;
  wire \counter_value[8]_i_6__0_n_0 ;
  wire [0:0]\counter_value_reg[0]_0 ;
  wire [0:0]\counter_value_reg[0]_1 ;
  wire \counter_value_reg[7]_0 ;
  wire iSubMax;
  wire jMax;
  wire jSubMax;
  wire \mem_addr[5] ;
  wire [7:0]mem_addr_IBUF;
  wire memory_reg_0_127_0_0_i_100_n_0;
  wire memory_reg_0_127_0_0_i_101_n_0;
  wire memory_reg_0_127_0_0_i_102_n_0;
  wire memory_reg_0_127_0_0_i_104_n_0;
  wire memory_reg_0_127_0_0_i_106_n_0;
  wire memory_reg_0_127_0_0_i_108_n_0;
  wire memory_reg_0_127_0_0_i_109_n_0;
  wire memory_reg_0_127_0_0_i_10_n_0;
  wire memory_reg_0_127_0_0_i_111_0;
  wire memory_reg_0_127_0_0_i_111_1;
  wire memory_reg_0_127_0_0_i_111_n_0;
  wire memory_reg_0_127_0_0_i_112_n_0;
  wire memory_reg_0_127_0_0_i_114_n_0;
  wire memory_reg_0_127_0_0_i_115_n_0;
  wire memory_reg_0_127_0_0_i_116_n_0;
  wire memory_reg_0_127_0_0_i_118_n_0;
  wire memory_reg_0_127_0_0_i_119_n_0;
  wire memory_reg_0_127_0_0_i_11_n_0;
  wire memory_reg_0_127_0_0_i_15_n_0;
  wire memory_reg_0_127_0_0_i_16_n_0;
  wire memory_reg_0_127_0_0_i_18_n_0;
  wire memory_reg_0_127_0_0_i_19_n_0;
  wire memory_reg_0_127_0_0_i_21_n_0;
  wire memory_reg_0_127_0_0_i_22_n_0;
  wire memory_reg_0_127_0_0_i_24_n_0;
  wire memory_reg_0_127_0_0_i_25_n_0;
  wire memory_reg_0_127_0_0_i_27_n_0;
  wire memory_reg_0_127_0_0_i_28_n_0;
  wire memory_reg_0_127_0_0_i_44_n_0;
  wire memory_reg_0_127_0_0_i_46_n_0;
  wire memory_reg_0_127_0_0_i_47_n_0;
  wire memory_reg_0_127_0_0_i_49_n_0;
  wire memory_reg_0_127_0_0_i_50_n_0;
  wire memory_reg_0_127_0_0_i_52_n_0;
  wire memory_reg_0_127_0_0_i_53_n_0;
  wire memory_reg_0_127_0_0_i_55_n_0;
  wire memory_reg_0_127_0_0_i_56_n_0;
  wire memory_reg_0_127_0_0_i_58_n_0;
  wire memory_reg_0_127_0_0_i_59_n_0;
  wire memory_reg_0_127_0_0_i_61_n_0;
  wire memory_reg_0_127_0_0_i_62_n_0;
  wire memory_reg_0_127_0_0_i_63_n_0;
  wire memory_reg_0_127_0_0_i_64_n_0;
  wire memory_reg_0_127_0_0_i_65_n_0;
  wire memory_reg_0_127_0_0_i_66_n_0;
  wire memory_reg_0_127_0_0_i_68_n_0;
  wire memory_reg_0_127_0_0_i_6_0;
  wire memory_reg_0_127_0_0_i_71_n_0;
  wire memory_reg_0_127_0_0_i_72_n_0;
  wire memory_reg_0_127_0_0_i_73_n_0;
  wire memory_reg_0_127_0_0_i_74_n_0;
  wire memory_reg_0_127_0_0_i_75_n_0;
  wire memory_reg_0_127_0_0_i_76_n_0;
  wire memory_reg_0_127_0_0_i_78_n_0;
  wire memory_reg_0_127_0_0_i_79_n_0;
  wire memory_reg_0_127_0_0_i_81_n_0;
  wire memory_reg_0_127_0_0_i_82_n_0;
  wire memory_reg_0_127_0_0_i_83_n_0;
  wire memory_reg_0_127_0_0_i_84_n_0;
  wire memory_reg_0_127_0_0_i_85_n_0;
  wire memory_reg_0_127_0_0_i_86_n_0;
  wire memory_reg_0_127_0_0_i_88_n_0;
  wire memory_reg_0_127_0_0_i_89_0;
  wire memory_reg_0_127_0_0_i_89_1;
  wire memory_reg_0_127_0_0_i_89_n_0;
  wire memory_reg_0_127_0_0_i_92_n_0;
  wire memory_reg_0_127_0_0_i_93_n_0;
  wire memory_reg_0_127_0_0_i_94_n_0;
  wire memory_reg_0_127_0_0_i_95_n_0;
  wire memory_reg_0_127_0_0_i_96_n_0;
  wire memory_reg_0_127_0_0_i_97_n_0;
  wire [7:0]p_0_in;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEAA)) 
    \Dout[15]_i_10 
       (.I0(memory_reg_0_127_0_0_i_74_n_0),
        .I1(\Dout[15]_i_18_n_0 ),
        .I2(memory_reg_0_127_0_0_i_71_n_0),
        .I3(\Dout[15]_i_6_0 ),
        .I4(memory_reg_0_127_0_0_i_78_n_0),
        .I5(\Dout[15]_i_19_n_0 ),
        .O(addr_reg[5]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \Dout[15]_i_11 
       (.I0(base_input_addr_IBUF[6]),
        .I1(p_0_in[6]),
        .I2(memory_reg_0_127_0_0_i_86_n_0),
        .I3(p_0_in[7]),
        .I4(\Dout[15]_i_20_n_0 ),
        .I5(base_input_addr_IBUF[7]),
        .O(\Dout[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9996966600000000)) 
    \Dout[15]_i_12 
       (.I0(addr_B0__45[7]),
        .I1(J[7]),
        .I2(J[6]),
        .I3(addr_B0__45[6]),
        .I4(memory_reg_0_127_0_0_i_111_n_0),
        .I5(memory_reg_0_127_0_0_i_6_0),
        .O(\Dout[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9996966666696999)) 
    \Dout[15]_i_13 
       (.I0(base_output_addr_IBUF[7]),
        .I1(addr_C1[3]),
        .I2(addr_C1[2]),
        .I3(base_output_addr_IBUF[6]),
        .I4(\Dout[15]_i_8_1 ),
        .I5(\Dout[15]_i_20_n_0 ),
        .O(\Dout[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6696969900000000)) 
    \Dout[15]_i_14 
       (.I0(addr_B0__45[7]),
        .I1(\Dout[15]_i_20_n_0 ),
        .I2(memory_reg_0_127_0_0_i_86_n_0),
        .I3(addr_B0__45[6]),
        .I4(memory_reg_0_127_0_0_i_114_n_0),
        .I5(\Dout[15]_i_8_0 ),
        .O(\Dout[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Dout[15]_i_15 
       (.I0(memory_reg_0_127_0_0_i_89_n_0),
        .I1(addr_C0__45[4]),
        .I2(J[6]),
        .I3(J[7]),
        .I4(addr_C0__45[5]),
        .O(addr_store__45[7]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \Dout[15]_i_16 
       (.I0(memory_reg_0_127_0_0_i_116_n_0),
        .I1(base_output_addr_IBUF[6]),
        .I2(memory_reg_0_127_0_0_i_86_n_0),
        .I3(\Dout[15]_i_20_n_0 ),
        .I4(base_output_addr_IBUF[7]),
        .O(addr_init0__45));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \Dout[15]_i_18 
       (.I0(base_input_addr_IBUF[4]),
        .I1(p_0_in[4]),
        .I2(memory_reg_0_127_0_0_i_66_n_0),
        .I3(p_0_in[5]),
        .I4(memory_reg_0_127_0_0_i_76_n_0),
        .I5(base_input_addr_IBUF[5]),
        .O(\Dout[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6696969900000000)) 
    \Dout[15]_i_19 
       (.I0(addr_C0__45[3]),
        .I1(memory_reg_0_127_0_0_i_76_n_0),
        .I2(memory_reg_0_127_0_0_i_66_n_0),
        .I3(addr_C0__45[2]),
        .I4(memory_reg_0_127_0_0_i_65_n_0),
        .I5(\Dout[15]_i_5_0 ),
        .O(\Dout[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \Dout[15]_i_20 
       (.I0(J[6]),
        .I1(memory_reg_0_127_0_0_i_112_n_0),
        .I2(J[7]),
        .O(\Dout[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \Dout[15]_i_5 
       (.I0(\Dout[15]_i_7_n_0 ),
        .I1(\Dout[15]_i_8_n_0 ),
        .I2(compute_sel),
        .I3(addr_store1[7]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[7]),
        .O(\FSM_onehot_STATE_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \Dout[15]_i_6 
       (.I0(ADDR[4]),
        .I1(mem_addr_IBUF[5]),
        .I2(Start_IBUF),
        .I3(addr_store1[5]),
        .I4(compute_sel),
        .I5(addr_reg[5]),
        .O(\mem_addr[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF022AA880)) 
    \Dout[15]_i_7 
       (.I0(\Dout[15]_i_6_0 ),
        .I1(memory_reg_0_127_0_0_i_81_n_0),
        .I2(memory_reg_0_127_0_0_i_83_n_0),
        .I3(memory_reg_0_127_0_0_i_82_n_0),
        .I4(\Dout[15]_i_11_n_0 ),
        .I5(\Dout[15]_i_12_n_0 ),
        .O(\Dout[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A0280A8)) 
    \Dout[15]_i_8 
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_85_n_0),
        .I2(addr_C0__45[4]),
        .I3(memory_reg_0_127_0_0_i_86_n_0),
        .I4(\Dout[15]_i_13_n_0 ),
        .I5(\Dout[15]_i_14_n_0 ),
        .O(\Dout[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Dout[15]_i_9 
       (.I0(addr_store__45[7]),
        .I1(Q[0]),
        .I2(addr_init0__45),
        .I3(Q[2]),
        .I4(addr_B0__45[7]),
        .O(addr_store1[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_STATE[10]_i_3 
       (.I0(\FSM_onehot_STATE[10]_i_7_n_0 ),
        .I1(\FSM_onehot_STATE[10]_i_8_n_0 ),
        .I2(\FSM_onehot_STATE[10]_i_9_n_0 ),
        .O(jMax));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_7 
       (.I0(\counter_value_reg[0]_0 ),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(J[2]),
        .I4(IMAGE_WIDTH_IBUF[1]),
        .I5(J[1]),
        .O(\FSM_onehot_STATE[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_8 
       (.I0(J[6]),
        .I1(IMAGE_WIDTH_IBUF[6]),
        .I2(IMAGE_WIDTH_IBUF[8]),
        .I3(J[8]),
        .I4(IMAGE_WIDTH_IBUF[7]),
        .I5(J[7]),
        .O(\FSM_onehot_STATE[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_STATE[10]_i_9 
       (.I0(J[3]),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[5]),
        .I3(J[5]),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .I5(J[4]),
        .O(\FSM_onehot_STATE[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[8]_i_1 
       (.I0(jSubMax),
        .I1(Q[2]),
        .I2(iSubMax),
        .I3(Q[3]),
        .O(\FSM_onehot_STATE_reg[7] ));
  LUT5 #(
    .INIT(32'h28000000)) 
    \FSM_onehot_STATE[8]_i_2 
       (.I0(\FSM_onehot_STATE[8]_i_3_n_0 ),
        .I1(memory_reg_0_127_0_0_i_86_n_0),
        .I2(IMAGE_WIDTH_IBUF[6]),
        .I3(\FSM_onehot_STATE[8]_i_4_n_0 ),
        .I4(\FSM_onehot_STATE[8]_i_5_n_0 ),
        .O(jSubMax));
  LUT6 #(
    .INIT(64'h4100002800824100)) 
    \FSM_onehot_STATE[8]_i_3 
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(IMAGE_WIDTH_IBUF[2]),
        .I2(J[2]),
        .I3(\counter_value_reg[0]_0 ),
        .I4(J[1]),
        .I5(IMAGE_WIDTH_IBUF[1]),
        .O(\FSM_onehot_STATE[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \FSM_onehot_STATE[8]_i_4 
       (.I0(IMAGE_WIDTH_IBUF[7]),
        .I1(J[7]),
        .I2(memory_reg_0_127_0_0_i_112_n_0),
        .I3(J[6]),
        .I4(J[8]),
        .I5(IMAGE_WIDTH_IBUF[8]),
        .O(\FSM_onehot_STATE[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \FSM_onehot_STATE[8]_i_5 
       (.I0(memory_reg_0_127_0_0_i_56_n_0),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[5]),
        .I3(memory_reg_0_127_0_0_i_76_n_0),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .I5(memory_reg_0_127_0_0_i_66_n_0),
        .O(\FSM_onehot_STATE[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \counter_value[1]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\counter_value[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A80)) 
    \counter_value[2]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(J[2]),
        .I4(Q[4]),
        .I5(LDI_i),
        .O(\counter_value[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAA8000)) 
    \counter_value[3]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(J[3]),
        .I5(LDI_j),
        .O(\counter_value[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2AA0800)) 
    \counter_value[4]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(J[2]),
        .I2(\counter_value[4]_i_2__0_n_0 ),
        .I3(J[3]),
        .I4(J[4]),
        .I5(LDI_j),
        .O(\counter_value[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter_value[4]_i_2__0 
       (.I0(J[1]),
        .I1(\counter_value_reg[0]_0 ),
        .O(\counter_value[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \counter_value[5]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(\counter_value[5]_i_2__0_n_0 ),
        .I2(J[5]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\counter_value[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \counter_value[5]_i_2__0 
       (.I0(J[4]),
        .I1(J[2]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[1]),
        .I4(J[3]),
        .O(\counter_value[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \counter_value[6]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(\counter_value[8]_i_4__0_n_0 ),
        .I2(J[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\counter_value[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A80)) 
    \counter_value[7]_i_1__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(\counter_value[8]_i_4__0_n_0 ),
        .I2(J[6]),
        .I3(J[7]),
        .I4(Q[4]),
        .I5(LDI_i),
        .O(\counter_value[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAA8000)) 
    \counter_value[8]_i_2__0 
       (.I0(\counter_value_reg[7]_0 ),
        .I1(J[6]),
        .I2(\counter_value[8]_i_4__0_n_0 ),
        .I3(J[7]),
        .I4(J[8]),
        .I5(LDI_j),
        .O(\counter_value[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \counter_value[8]_i_3__0 
       (.I0(J[7]),
        .I1(\counter_value[8]_i_6__0_n_0 ),
        .I2(J[6]),
        .I3(J[8]),
        .I4(J[4]),
        .I5(J[5]),
        .O(\counter_value_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \counter_value[8]_i_4__0 
       (.I0(J[5]),
        .I1(J[3]),
        .I2(J[1]),
        .I3(\counter_value_reg[0]_0 ),
        .I4(J[2]),
        .I5(J[4]),
        .O(\counter_value[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter_value[8]_i_6__0 
       (.I0(J[2]),
        .I1(J[3]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[1]),
        .O(\counter_value[8]_i_6__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[0] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(D),
        .Q(\counter_value_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[1] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[1]_i_1__0_n_0 ),
        .Q(J[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[2] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[2]_i_1__0_n_0 ),
        .Q(J[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[3] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[3]_i_1__0_n_0 ),
        .Q(J[3]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[4] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[4]_i_1__0_n_0 ),
        .Q(J[4]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[5] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[5]_i_1__0_n_0 ),
        .Q(J[5]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[6] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[6]_i_1__0_n_0 ),
        .Q(J[6]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[7] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[7]_i_1__0_n_0 ),
        .Q(J[7]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_value_reg[8] 
       (.C(CLK),
        .CE(\counter_value_reg[0]_1 ),
        .CLR(AR),
        .D(\counter_value[8]_i_2__0_n_0 ),
        .Q(J[8]));
  LUT6 #(
    .INIT(64'h2828FF82FF288282)) 
    memory_reg_0_127_0_0_i_10
       (.I0(\Dout[15]_i_6_0 ),
        .I1(base_input_addr_IBUF[0]),
        .I2(p_0_in[0]),
        .I3(memory_reg_0_127_0_0_i_6_0),
        .I4(\counter_value_reg[0]_0 ),
        .I5(addr_B0__45[0]),
        .O(memory_reg_0_127_0_0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFA9A900)) 
    memory_reg_0_127_0_0_i_100
       (.I0(J[2]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(addr_B0__45[2]),
        .I4(memory_reg_0_127_0_0_i_94_n_0),
        .O(memory_reg_0_127_0_0_i_100_n_0));
  LUT6 #(
    .INIT(64'hFBA1EB81AB01A900)) 
    memory_reg_0_127_0_0_i_101
       (.I0(J[2]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(base_output_addr_IBUF[2]),
        .I4(base_output_addr_IBUF[0]),
        .I5(base_output_addr_IBUF[1]),
        .O(memory_reg_0_127_0_0_i_101_n_0));
  LUT5 #(
    .INIT(32'hFFA9A900)) 
    memory_reg_0_127_0_0_i_102
       (.I0(J[2]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(p_0_in[2]),
        .I4(base_input_addr_IBUF[2]),
        .O(memory_reg_0_127_0_0_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAA9AAA90000)) 
    memory_reg_0_127_0_0_i_104
       (.I0(J[3]),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(base_output_addr_IBUF[3]),
        .I5(memory_reg_0_127_0_0_i_101_n_0),
        .O(memory_reg_0_127_0_0_i_104_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    memory_reg_0_127_0_0_i_106
       (.I0(J[4]),
        .I1(addr_B0__45[4]),
        .I2(memory_reg_0_127_0_0_i_53_n_0),
        .I3(addr_B0__45[3]),
        .I4(J[3]),
        .O(memory_reg_0_127_0_0_i_106_n_0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    memory_reg_0_127_0_0_i_108
       (.I0(memory_reg_0_127_0_0_i_66_n_0),
        .I1(addr_B0__45[4]),
        .I2(memory_reg_0_127_0_0_i_100_n_0),
        .I3(addr_B0__45[3]),
        .I4(memory_reg_0_127_0_0_i_56_n_0),
        .O(memory_reg_0_127_0_0_i_108_n_0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    memory_reg_0_127_0_0_i_109
       (.I0(memory_reg_0_127_0_0_i_66_n_0),
        .I1(base_output_addr_IBUF[4]),
        .I2(memory_reg_0_127_0_0_i_101_n_0),
        .I3(base_output_addr_IBUF[3]),
        .I4(memory_reg_0_127_0_0_i_56_n_0),
        .O(memory_reg_0_127_0_0_i_109_n_0));
  LUT6 #(
    .INIT(64'h22F2F888F88822F2)) 
    memory_reg_0_127_0_0_i_11
       (.I0(\Dout[15]_i_5_0 ),
        .I1(addr_C1[0]),
        .I2(\Dout[15]_i_8_0 ),
        .I3(O[0]),
        .I4(base_output_addr_IBUF[0]),
        .I5(\counter_value_reg[0]_0 ),
        .O(memory_reg_0_127_0_0_i_11_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    memory_reg_0_127_0_0_i_111
       (.I0(J[5]),
        .I1(addr_B0__45[5]),
        .I2(memory_reg_0_127_0_0_i_118_n_0),
        .I3(addr_B0__45[4]),
        .I4(J[4]),
        .O(memory_reg_0_127_0_0_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    memory_reg_0_127_0_0_i_112
       (.I0(J[4]),
        .I1(J[2]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[1]),
        .I4(J[3]),
        .I5(J[5]),
        .O(memory_reg_0_127_0_0_i_112_n_0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    memory_reg_0_127_0_0_i_114
       (.I0(memory_reg_0_127_0_0_i_76_n_0),
        .I1(addr_B0__45[5]),
        .I2(memory_reg_0_127_0_0_i_119_n_0),
        .I3(addr_B0__45[4]),
        .I4(memory_reg_0_127_0_0_i_66_n_0),
        .O(memory_reg_0_127_0_0_i_114_n_0));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    memory_reg_0_127_0_0_i_115
       (.I0(J[3]),
        .I1(memory_reg_0_127_0_0_i_89_0),
        .I2(memory_reg_0_127_0_0_i_89_1),
        .I3(memory_reg_0_127_0_0_i_50_n_0),
        .I4(addr_C0__45[0]),
        .I5(J[2]),
        .O(memory_reg_0_127_0_0_i_115_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    memory_reg_0_127_0_0_i_116
       (.I0(memory_reg_0_127_0_0_i_76_n_0),
        .I1(base_output_addr_IBUF[5]),
        .I2(memory_reg_0_127_0_0_i_109_n_0),
        .O(memory_reg_0_127_0_0_i_116_n_0));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    memory_reg_0_127_0_0_i_118
       (.I0(J[3]),
        .I1(memory_reg_0_127_0_0_i_111_0),
        .I2(memory_reg_0_127_0_0_i_111_1),
        .I3(memory_reg_0_127_0_0_i_44_n_0),
        .I4(addr_B0__45[2]),
        .I5(J[2]),
        .O(memory_reg_0_127_0_0_i_118_n_0));
  LUT6 #(
    .INIT(64'h7D1414147D7D7D14)) 
    memory_reg_0_127_0_0_i_119
       (.I0(memory_reg_0_127_0_0_i_56_n_0),
        .I1(memory_reg_0_127_0_0_i_111_0),
        .I2(memory_reg_0_127_0_0_i_111_1),
        .I3(memory_reg_0_127_0_0_i_94_n_0),
        .I4(addr_B0__45[2]),
        .I5(memory_reg_0_127_0_0_i_47_n_0),
        .O(memory_reg_0_127_0_0_i_119_n_0));
  LUT6 #(
    .INIT(64'hB4844B7BB4B74B48)) 
    memory_reg_0_127_0_0_i_12
       (.I0(addr_C1[0]),
        .I1(Q[0]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(Q[2]),
        .I4(base_output_addr_IBUF[0]),
        .I5(O[0]),
        .O(addr_store1[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    memory_reg_0_127_0_0_i_13
       (.I0(addr_B__45),
        .I1(addr_A__89[1]),
        .I2(addr_D__45),
        .I3(addr_sel[1]),
        .I4(addr_sel[0]),
        .I5(addr_C__45),
        .O(addr_reg[1]));
  MUXF7 memory_reg_0_127_0_0_i_14
       (.I0(addr_init[1]),
        .I1(addr_store__45[1]),
        .O(addr_store1[1]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hF88888F888F8F888)) 
    memory_reg_0_127_0_0_i_15
       (.I0(\Dout[15]_i_6_0 ),
        .I1(addr_A__89[2]),
        .I2(memory_reg_0_127_0_0_i_6_0),
        .I3(memory_reg_0_127_0_0_i_44_n_0),
        .I4(J[2]),
        .I5(addr_B0__45[2]),
        .O(memory_reg_0_127_0_0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFF2882)) 
    memory_reg_0_127_0_0_i_16
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_46_n_0),
        .I2(memory_reg_0_127_0_0_i_47_n_0),
        .I3(addr_C0__45[0]),
        .I4(memory_reg_0_127_0_0_i_49_n_0),
        .O(memory_reg_0_127_0_0_i_16_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    memory_reg_0_127_0_0_i_17
       (.I0(memory_reg_0_127_0_0_i_50_n_0),
        .I1(J[2]),
        .I2(addr_C0__45[0]),
        .I3(Q[0]),
        .I4(addr_init[2]),
        .O(addr_store1[2]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    memory_reg_0_127_0_0_i_18
       (.I0(memory_reg_0_127_0_0_i_52_n_0),
        .I1(memory_reg_0_127_0_0_i_6_0),
        .I2(memory_reg_0_127_0_0_i_53_n_0),
        .I3(J[3]),
        .I4(addr_B0__45[3]),
        .O(memory_reg_0_127_0_0_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFF2882)) 
    memory_reg_0_127_0_0_i_19
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_55_n_0),
        .I2(memory_reg_0_127_0_0_i_56_n_0),
        .I3(addr_C0__45[1]),
        .I4(memory_reg_0_127_0_0_i_58_n_0),
        .O(memory_reg_0_127_0_0_i_19_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    memory_reg_0_127_0_0_i_20
       (.I0(memory_reg_0_127_0_0_i_59_n_0),
        .I1(J[3]),
        .I2(addr_C0__45[1]),
        .I3(Q[0]),
        .I4(addr_init[3]),
        .O(addr_store1[3]));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    memory_reg_0_127_0_0_i_21
       (.I0(\Dout[15]_i_6_0 ),
        .I1(memory_reg_0_127_0_0_i_61_n_0),
        .I2(memory_reg_0_127_0_0_i_62_n_0),
        .I3(memory_reg_0_127_0_0_i_63_n_0),
        .I4(memory_reg_0_127_0_0_i_64_n_0),
        .O(memory_reg_0_127_0_0_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFF2882)) 
    memory_reg_0_127_0_0_i_22
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_65_n_0),
        .I2(memory_reg_0_127_0_0_i_66_n_0),
        .I3(addr_C0__45[2]),
        .I4(memory_reg_0_127_0_0_i_68_n_0),
        .O(memory_reg_0_127_0_0_i_22_n_0));
  MUXF7 memory_reg_0_127_0_0_i_23
       (.I0(addr_init[4]),
        .I1(addr_store__45[4]),
        .O(addr_store1[4]),
        .S(Q[0]));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    memory_reg_0_127_0_0_i_24
       (.I0(\Dout[15]_i_6_0 ),
        .I1(memory_reg_0_127_0_0_i_71_n_0),
        .I2(memory_reg_0_127_0_0_i_72_n_0),
        .I3(memory_reg_0_127_0_0_i_73_n_0),
        .I4(memory_reg_0_127_0_0_i_74_n_0),
        .O(memory_reg_0_127_0_0_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFF2882)) 
    memory_reg_0_127_0_0_i_25
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_75_n_0),
        .I2(memory_reg_0_127_0_0_i_76_n_0),
        .I3(addr_C0__45[3]),
        .I4(memory_reg_0_127_0_0_i_78_n_0),
        .O(memory_reg_0_127_0_0_i_25_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    memory_reg_0_127_0_0_i_26
       (.I0(memory_reg_0_127_0_0_i_79_n_0),
        .I1(J[5]),
        .I2(addr_C0__45[3]),
        .I3(Q[0]),
        .I4(addr_init[5]),
        .O(addr_store1[5]));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    memory_reg_0_127_0_0_i_27
       (.I0(\Dout[15]_i_6_0 ),
        .I1(memory_reg_0_127_0_0_i_81_n_0),
        .I2(memory_reg_0_127_0_0_i_82_n_0),
        .I3(memory_reg_0_127_0_0_i_83_n_0),
        .I4(memory_reg_0_127_0_0_i_84_n_0),
        .O(memory_reg_0_127_0_0_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFF2882)) 
    memory_reg_0_127_0_0_i_28
       (.I0(\Dout[15]_i_5_0 ),
        .I1(memory_reg_0_127_0_0_i_85_n_0),
        .I2(memory_reg_0_127_0_0_i_86_n_0),
        .I3(addr_C0__45[4]),
        .I4(memory_reg_0_127_0_0_i_88_n_0),
        .O(memory_reg_0_127_0_0_i_28_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    memory_reg_0_127_0_0_i_29
       (.I0(memory_reg_0_127_0_0_i_89_n_0),
        .I1(J[6]),
        .I2(addr_C0__45[4]),
        .I3(Q[0]),
        .I4(addr_init[6]),
        .O(addr_store1[6]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_3
       (.I0(memory_reg_0_127_0_0_i_10_n_0),
        .I1(memory_reg_0_127_0_0_i_11_n_0),
        .I2(compute_sel),
        .I3(addr_store1[0]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[0]),
        .O(ADDR[0]));
  LUT6 #(
    .INIT(64'h366CC993C993366C)) 
    memory_reg_0_127_0_0_i_35
       (.I0(\counter_value_reg[0]_0 ),
        .I1(J[1]),
        .I2(base_output_addr_IBUF[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(base_output_addr_IBUF[1]),
        .O(addr_B__45));
  LUT6 #(
    .INIT(64'h7887E11E87781EE1)) 
    memory_reg_0_127_0_0_i_36
       (.I0(base_input_addr_IBUF[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(J[1]),
        .I4(\counter_value_reg[0]_0 ),
        .I5(base_input_addr_IBUF[1]),
        .O(addr_A__89[1]));
  LUT6 #(
    .INIT(64'h6CC9933693366CC9)) 
    memory_reg_0_127_0_0_i_37
       (.I0(\counter_value_reg[0]_0 ),
        .I1(J[1]),
        .I2(base_output_addr_IBUF[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(base_output_addr_IBUF[1]),
        .O(addr_D__45));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    memory_reg_0_127_0_0_i_4
       (.I0(addr_reg[1]),
        .I1(compute_sel),
        .I2(addr_store1[1]),
        .I3(Start_IBUF),
        .I4(mem_addr_IBUF[1]),
        .O(ADDR[1]));
  LUT6 #(
    .INIT(64'h6CC9933693366CC9)) 
    memory_reg_0_127_0_0_i_40
       (.I0(\counter_value_reg[0]_0 ),
        .I1(J[1]),
        .I2(base_output_addr_IBUF[0]),
        .I3(addr_C1[0]),
        .I4(addr_C1[1]),
        .I5(base_output_addr_IBUF[1]),
        .O(addr_C__45));
  LUT6 #(
    .INIT(64'h1EE1FFFF1EE10000)) 
    memory_reg_0_127_0_0_i_41
       (.I0(base_output_addr_IBUF[0]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(base_output_addr_IBUF[1]),
        .I4(Q[2]),
        .I5(addr_B0__45[1]),
        .O(addr_init[1]));
  LUT6 #(
    .INIT(64'h366CC993C993366C)) 
    memory_reg_0_127_0_0_i_42
       (.I0(\counter_value_reg[0]_0 ),
        .I1(J[1]),
        .I2(base_output_addr_IBUF[0]),
        .I3(addr_C1[0]),
        .I4(addr_C1[1]),
        .I5(base_output_addr_IBUF[1]),
        .O(addr_store__45[1]));
  LUT6 #(
    .INIT(64'h9999966996696666)) 
    memory_reg_0_127_0_0_i_43
       (.I0(memory_reg_0_127_0_0_i_92_n_0),
        .I1(memory_reg_0_127_0_0_i_93_n_0),
        .I2(J[1]),
        .I3(\counter_value_reg[0]_0 ),
        .I4(p_0_in[1]),
        .I5(base_input_addr_IBUF[1]),
        .O(addr_A__89[2]));
  LUT6 #(
    .INIT(64'h82BEBE2882282828)) 
    memory_reg_0_127_0_0_i_44
       (.I0(J[1]),
        .I1(base_output_addr_IBUF[1]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(base_output_addr_IBUF[0]),
        .I5(\counter_value_reg[0]_0 ),
        .O(memory_reg_0_127_0_0_i_44_n_0));
  LUT6 #(
    .INIT(64'h90091BB11BB10990)) 
    memory_reg_0_127_0_0_i_46
       (.I0(J[1]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(base_output_addr_IBUF[1]),
        .I3(addr_C1[1]),
        .I4(addr_C1[0]),
        .I5(base_output_addr_IBUF[0]),
        .O(memory_reg_0_127_0_0_i_46_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    memory_reg_0_127_0_0_i_47
       (.I0(J[1]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[2]),
        .O(memory_reg_0_127_0_0_i_47_n_0));
  LUT6 #(
    .INIT(64'h6969690069006900)) 
    memory_reg_0_127_0_0_i_49
       (.I0(addr_B0__45[2]),
        .I1(memory_reg_0_127_0_0_i_47_n_0),
        .I2(memory_reg_0_127_0_0_i_94_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_49_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_5
       (.I0(memory_reg_0_127_0_0_i_15_n_0),
        .I1(memory_reg_0_127_0_0_i_16_n_0),
        .I2(compute_sel),
        .I3(addr_store1[2]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[2]),
        .O(ADDR[2]));
  LUT6 #(
    .INIT(64'h82BEBE2882282828)) 
    memory_reg_0_127_0_0_i_50
       (.I0(J[1]),
        .I1(base_output_addr_IBUF[1]),
        .I2(addr_C1[1]),
        .I3(addr_C1[0]),
        .I4(base_output_addr_IBUF[0]),
        .I5(\counter_value_reg[0]_0 ),
        .O(memory_reg_0_127_0_0_i_50_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    memory_reg_0_127_0_0_i_51
       (.I0(memory_reg_0_127_0_0_i_95_n_0),
        .I1(memory_reg_0_127_0_0_i_47_n_0),
        .I2(base_output_addr_IBUF[2]),
        .I3(Q[2]),
        .I4(addr_B0__45[2]),
        .O(addr_init[2]));
  LUT6 #(
    .INIT(64'h8E71718E00000000)) 
    memory_reg_0_127_0_0_i_52
       (.I0(base_input_addr_IBUF[2]),
        .I1(p_0_in[2]),
        .I2(memory_reg_0_127_0_0_i_47_n_0),
        .I3(memory_reg_0_127_0_0_i_96_n_0),
        .I4(memory_reg_0_127_0_0_i_97_n_0),
        .I5(\Dout[15]_i_6_0 ),
        .O(memory_reg_0_127_0_0_i_52_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    memory_reg_0_127_0_0_i_53
       (.I0(J[2]),
        .I1(addr_B0__45[2]),
        .I2(memory_reg_0_127_0_0_i_44_n_0),
        .O(memory_reg_0_127_0_0_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFA9A900)) 
    memory_reg_0_127_0_0_i_55
       (.I0(J[2]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(addr_C0__45[0]),
        .I4(memory_reg_0_127_0_0_i_46_n_0),
        .O(memory_reg_0_127_0_0_i_55_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    memory_reg_0_127_0_0_i_56
       (.I0(J[2]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(J[1]),
        .I3(J[3]),
        .O(memory_reg_0_127_0_0_i_56_n_0));
  LUT6 #(
    .INIT(64'h6969690069006900)) 
    memory_reg_0_127_0_0_i_58
       (.I0(addr_B0__45[3]),
        .I1(memory_reg_0_127_0_0_i_56_n_0),
        .I2(memory_reg_0_127_0_0_i_100_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_58_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    memory_reg_0_127_0_0_i_59
       (.I0(J[2]),
        .I1(addr_C0__45[0]),
        .I2(memory_reg_0_127_0_0_i_50_n_0),
        .O(memory_reg_0_127_0_0_i_59_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_6
       (.I0(memory_reg_0_127_0_0_i_18_n_0),
        .I1(memory_reg_0_127_0_0_i_19_n_0),
        .I2(compute_sel),
        .I3(addr_store1[3]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[3]),
        .O(ADDR[3]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    memory_reg_0_127_0_0_i_60
       (.I0(memory_reg_0_127_0_0_i_101_n_0),
        .I1(memory_reg_0_127_0_0_i_56_n_0),
        .I2(base_output_addr_IBUF[3]),
        .I3(Q[2]),
        .I4(addr_B0__45[3]),
        .O(addr_init[3]));
  LUT5 #(
    .INIT(32'hFF696900)) 
    memory_reg_0_127_0_0_i_61
       (.I0(p_0_in[3]),
        .I1(memory_reg_0_127_0_0_i_56_n_0),
        .I2(base_input_addr_IBUF[3]),
        .I3(memory_reg_0_127_0_0_i_102_n_0),
        .I4(memory_reg_0_127_0_0_i_97_n_0),
        .O(memory_reg_0_127_0_0_i_61_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    memory_reg_0_127_0_0_i_62
       (.I0(base_input_addr_IBUF[4]),
        .I1(memory_reg_0_127_0_0_i_66_n_0),
        .I2(p_0_in[4]),
        .O(memory_reg_0_127_0_0_i_62_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAA9AAA90000)) 
    memory_reg_0_127_0_0_i_63
       (.I0(J[3]),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(p_0_in[3]),
        .I5(base_input_addr_IBUF[3]),
        .O(memory_reg_0_127_0_0_i_63_n_0));
  LUT6 #(
    .INIT(64'h9996966600000000)) 
    memory_reg_0_127_0_0_i_64
       (.I0(addr_B0__45[4]),
        .I1(J[4]),
        .I2(J[3]),
        .I3(addr_B0__45[3]),
        .I4(memory_reg_0_127_0_0_i_53_n_0),
        .I5(memory_reg_0_127_0_0_i_6_0),
        .O(memory_reg_0_127_0_0_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAA9AAA90000)) 
    memory_reg_0_127_0_0_i_65
       (.I0(J[3]),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(addr_C0__45[1]),
        .I5(memory_reg_0_127_0_0_i_55_n_0),
        .O(memory_reg_0_127_0_0_i_65_n_0));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    memory_reg_0_127_0_0_i_66
       (.I0(J[3]),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(J[4]),
        .O(memory_reg_0_127_0_0_i_66_n_0));
  LUT6 #(
    .INIT(64'h6696969900000000)) 
    memory_reg_0_127_0_0_i_68
       (.I0(addr_B0__45[4]),
        .I1(memory_reg_0_127_0_0_i_66_n_0),
        .I2(memory_reg_0_127_0_0_i_56_n_0),
        .I3(addr_B0__45[3]),
        .I4(memory_reg_0_127_0_0_i_100_n_0),
        .I5(\Dout[15]_i_8_0 ),
        .O(memory_reg_0_127_0_0_i_68_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    memory_reg_0_127_0_0_i_69
       (.I0(memory_reg_0_127_0_0_i_104_n_0),
        .I1(memory_reg_0_127_0_0_i_66_n_0),
        .I2(base_output_addr_IBUF[4]),
        .I3(Q[2]),
        .I4(addr_B0__45[4]),
        .O(addr_init[4]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_7
       (.I0(memory_reg_0_127_0_0_i_21_n_0),
        .I1(memory_reg_0_127_0_0_i_22_n_0),
        .I2(compute_sel),
        .I3(addr_store1[4]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[4]),
        .O(ADDR[4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    memory_reg_0_127_0_0_i_70
       (.I0(memory_reg_0_127_0_0_i_59_n_0),
        .I1(addr_C0__45[1]),
        .I2(J[3]),
        .I3(J[4]),
        .I4(addr_C0__45[2]),
        .O(addr_store__45[4]));
  LUT5 #(
    .INIT(32'hFF696900)) 
    memory_reg_0_127_0_0_i_71
       (.I0(p_0_in[4]),
        .I1(memory_reg_0_127_0_0_i_66_n_0),
        .I2(base_input_addr_IBUF[4]),
        .I3(memory_reg_0_127_0_0_i_63_n_0),
        .I4(memory_reg_0_127_0_0_i_61_n_0),
        .O(memory_reg_0_127_0_0_i_71_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    memory_reg_0_127_0_0_i_72
       (.I0(base_input_addr_IBUF[5]),
        .I1(memory_reg_0_127_0_0_i_76_n_0),
        .I2(p_0_in[5]),
        .O(memory_reg_0_127_0_0_i_72_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    memory_reg_0_127_0_0_i_73
       (.I0(memory_reg_0_127_0_0_i_66_n_0),
        .I1(p_0_in[4]),
        .I2(base_input_addr_IBUF[4]),
        .O(memory_reg_0_127_0_0_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000009600000000)) 
    memory_reg_0_127_0_0_i_74
       (.I0(addr_B0__45[5]),
        .I1(J[5]),
        .I2(memory_reg_0_127_0_0_i_106_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_74_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    memory_reg_0_127_0_0_i_75
       (.I0(memory_reg_0_127_0_0_i_66_n_0),
        .I1(addr_C0__45[2]),
        .I2(memory_reg_0_127_0_0_i_65_n_0),
        .O(memory_reg_0_127_0_0_i_75_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    memory_reg_0_127_0_0_i_76
       (.I0(J[4]),
        .I1(J[2]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[1]),
        .I4(J[3]),
        .I5(J[5]),
        .O(memory_reg_0_127_0_0_i_76_n_0));
  LUT6 #(
    .INIT(64'h6969690069006900)) 
    memory_reg_0_127_0_0_i_78
       (.I0(addr_B0__45[5]),
        .I1(memory_reg_0_127_0_0_i_76_n_0),
        .I2(memory_reg_0_127_0_0_i_108_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_78_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    memory_reg_0_127_0_0_i_79
       (.I0(J[4]),
        .I1(addr_C0__45[2]),
        .I2(memory_reg_0_127_0_0_i_59_n_0),
        .I3(addr_C0__45[1]),
        .I4(J[3]),
        .O(memory_reg_0_127_0_0_i_79_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_8
       (.I0(memory_reg_0_127_0_0_i_24_n_0),
        .I1(memory_reg_0_127_0_0_i_25_n_0),
        .I2(compute_sel),
        .I3(addr_store1[5]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[5]),
        .O(ADDR[5]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    memory_reg_0_127_0_0_i_80
       (.I0(memory_reg_0_127_0_0_i_109_n_0),
        .I1(memory_reg_0_127_0_0_i_76_n_0),
        .I2(base_output_addr_IBUF[5]),
        .I3(Q[2]),
        .I4(addr_B0__45[5]),
        .O(addr_init[5]));
  LUT6 #(
    .INIT(64'hEAFEA8EAA8EA80A8)) 
    memory_reg_0_127_0_0_i_81
       (.I0(memory_reg_0_127_0_0_i_72_n_0),
        .I1(base_input_addr_IBUF[4]),
        .I2(p_0_in[4]),
        .I3(memory_reg_0_127_0_0_i_66_n_0),
        .I4(memory_reg_0_127_0_0_i_61_n_0),
        .I5(memory_reg_0_127_0_0_i_63_n_0),
        .O(memory_reg_0_127_0_0_i_81_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    memory_reg_0_127_0_0_i_82
       (.I0(base_input_addr_IBUF[6]),
        .I1(memory_reg_0_127_0_0_i_86_n_0),
        .I2(p_0_in[6]),
        .O(memory_reg_0_127_0_0_i_82_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    memory_reg_0_127_0_0_i_83
       (.I0(memory_reg_0_127_0_0_i_76_n_0),
        .I1(p_0_in[5]),
        .I2(base_input_addr_IBUF[5]),
        .O(memory_reg_0_127_0_0_i_83_n_0));
  LUT6 #(
    .INIT(64'h0000009600000000)) 
    memory_reg_0_127_0_0_i_84
       (.I0(addr_B0__45[6]),
        .I1(J[6]),
        .I2(memory_reg_0_127_0_0_i_111_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_84_n_0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    memory_reg_0_127_0_0_i_85
       (.I0(memory_reg_0_127_0_0_i_76_n_0),
        .I1(addr_C0__45[3]),
        .I2(memory_reg_0_127_0_0_i_65_n_0),
        .I3(addr_C0__45[2]),
        .I4(memory_reg_0_127_0_0_i_66_n_0),
        .O(memory_reg_0_127_0_0_i_85_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_86
       (.I0(memory_reg_0_127_0_0_i_112_n_0),
        .I1(J[6]),
        .O(memory_reg_0_127_0_0_i_86_n_0));
  LUT6 #(
    .INIT(64'h6969690069006900)) 
    memory_reg_0_127_0_0_i_88
       (.I0(addr_B0__45[6]),
        .I1(memory_reg_0_127_0_0_i_86_n_0),
        .I2(memory_reg_0_127_0_0_i_114_n_0),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(memory_reg_0_127_0_0_i_88_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    memory_reg_0_127_0_0_i_89
       (.I0(J[5]),
        .I1(addr_C0__45[3]),
        .I2(memory_reg_0_127_0_0_i_115_n_0),
        .I3(addr_C0__45[2]),
        .I4(J[4]),
        .O(memory_reg_0_127_0_0_i_89_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    memory_reg_0_127_0_0_i_9
       (.I0(memory_reg_0_127_0_0_i_27_n_0),
        .I1(memory_reg_0_127_0_0_i_28_n_0),
        .I2(compute_sel),
        .I3(addr_store1[6]),
        .I4(Start_IBUF),
        .I5(mem_addr_IBUF[6]),
        .O(\FSM_onehot_STATE_reg[3] ));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    memory_reg_0_127_0_0_i_90
       (.I0(memory_reg_0_127_0_0_i_116_n_0),
        .I1(memory_reg_0_127_0_0_i_86_n_0),
        .I2(base_output_addr_IBUF[6]),
        .I3(Q[2]),
        .I4(addr_B0__45[6]),
        .O(addr_init[6]));
  LUT6 #(
    .INIT(64'h9600000069696900)) 
    memory_reg_0_127_0_0_i_92
       (.I0(p_0_in[1]),
        .I1(J[1]),
        .I2(base_input_addr_IBUF[1]),
        .I3(base_input_addr_IBUF[0]),
        .I4(p_0_in[0]),
        .I5(\counter_value_reg[0]_0 ),
        .O(memory_reg_0_127_0_0_i_92_n_0));
  LUT5 #(
    .INIT(32'hA95656A9)) 
    memory_reg_0_127_0_0_i_93
       (.I0(base_input_addr_IBUF[2]),
        .I1(J[1]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[2]),
        .I4(p_0_in[2]),
        .O(memory_reg_0_127_0_0_i_93_n_0));
  LUT6 #(
    .INIT(64'h90091BB11BB10990)) 
    memory_reg_0_127_0_0_i_94
       (.I0(J[1]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(base_output_addr_IBUF[1]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(base_output_addr_IBUF[0]),
        .O(memory_reg_0_127_0_0_i_94_n_0));
  LUT4 #(
    .INIT(16'hB190)) 
    memory_reg_0_127_0_0_i_95
       (.I0(J[1]),
        .I1(\counter_value_reg[0]_0 ),
        .I2(base_output_addr_IBUF[1]),
        .I3(base_output_addr_IBUF[0]),
        .O(memory_reg_0_127_0_0_i_95_n_0));
  LUT6 #(
    .INIT(64'hAAA955565556AAA9)) 
    memory_reg_0_127_0_0_i_96
       (.I0(base_input_addr_IBUF[3]),
        .I1(J[2]),
        .I2(\counter_value_reg[0]_0 ),
        .I3(J[1]),
        .I4(J[3]),
        .I5(p_0_in[3]),
        .O(memory_reg_0_127_0_0_i_96_n_0));
  LUT6 #(
    .INIT(64'hFEEAEAFEA88080A8)) 
    memory_reg_0_127_0_0_i_97
       (.I0(memory_reg_0_127_0_0_i_93_n_0),
        .I1(base_input_addr_IBUF[1]),
        .I2(p_0_in[1]),
        .I3(\counter_value_reg[0]_0 ),
        .I4(J[1]),
        .I5(memory_reg_0_127_0_0_i_92_n_0),
        .O(memory_reg_0_127_0_0_i_97_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    memory_reg_0_15_0_0_i_1
       (.I0(ADDR[4]),
        .I1(ADDR[5]),
        .I2(\FSM_onehot_STATE_reg[3] ),
        .I3(\FSM_onehot_STATE_reg[3]_0 ),
        .I4(WE2_out),
        .O(\FSM_onehot_STATE_reg[1] ));
endmodule

module Datapath
   (\FSM_onehot_STATE_reg[3] ,
    \FSM_onehot_STATE_reg[7] ,
    jSubMax,
    iSubMax,
    \counter_value_reg[0] ,
    \counter_value_reg[7] ,
    \res_int_reg[7] ,
    iMax,
    jMax,
    \Dout_reg[15] ,
    CLK,
    \Dout_reg[7] ,
    \Dout_reg[0] ,
    \Dout_reg[15]_0 ,
    WE2_out,
    mem_addr_IBUF,
    Start_IBUF,
    compute_sel,
    IMAGE_WIDTH_IBUF,
    Q,
    IMAGE_HEIGHT_IBUF,
    base_output_addr_IBUF,
    \Dout[15]_i_5 ,
    \Dout[15]_i_8 ,
    \Dout[15]_i_6 ,
    addr_sel,
    base_input_addr_IBUF,
    memory_reg_0_127_0_0_i_6,
    LDI_i,
    LDI_j,
    E,
    AR,
    \counter_value_reg[0]_0 ,
    D,
    SR,
    \Dout_reg[15]_1 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15);
  output [1:0]\FSM_onehot_STATE_reg[3] ;
  output [0:0]\FSM_onehot_STATE_reg[7] ;
  output jSubMax;
  output iSubMax;
  output [0:0]\counter_value_reg[0] ;
  output \counter_value_reg[7] ;
  output [7:0]\res_int_reg[7] ;
  output iMax;
  output jMax;
  output [15:0]\Dout_reg[15] ;
  input CLK;
  input [7:0]\Dout_reg[7] ;
  input \Dout_reg[0] ;
  input \Dout_reg[15]_0 ;
  input WE2_out;
  input [7:0]mem_addr_IBUF;
  input Start_IBUF;
  input compute_sel;
  input [8:0]IMAGE_WIDTH_IBUF;
  input [13:0]Q;
  input [8:0]IMAGE_HEIGHT_IBUF;
  input [7:0]base_output_addr_IBUF;
  input \Dout[15]_i_5 ;
  input \Dout[15]_i_8 ;
  input \Dout[15]_i_6 ;
  input [1:0]addr_sel;
  input [7:0]base_input_addr_IBUF;
  input memory_reg_0_127_0_0_i_6;
  input LDI_i;
  input LDI_j;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\counter_value_reg[0]_0 ;
  input [0:0]D;
  input [0:0]SR;
  input [0:0]\Dout_reg[15]_1 ;
  output lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;
  output lopt_6;
  output lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;

  wire [15:0]A;
  wire [5:0]ADDR;
  wire [0:0]AR;
  wire [15:0]B;
  wire [14:0]C;
  wire CLK;
  wire COUNTER_I_n_0;
  wire COUNTER_I_n_1;
  wire COUNTER_I_n_10;
  wire COUNTER_I_n_11;
  wire COUNTER_I_n_12;
  wire COUNTER_I_n_13;
  wire COUNTER_I_n_14;
  wire COUNTER_I_n_15;
  wire COUNTER_I_n_16;
  wire COUNTER_I_n_17;
  wire COUNTER_I_n_18;
  wire COUNTER_I_n_19;
  wire COUNTER_I_n_2;
  wire COUNTER_I_n_20;
  wire COUNTER_I_n_21;
  wire COUNTER_I_n_22;
  wire COUNTER_I_n_23;
  wire COUNTER_I_n_24;
  wire COUNTER_I_n_25;
  wire COUNTER_I_n_26;
  wire COUNTER_I_n_29;
  wire COUNTER_I_n_3;
  wire COUNTER_I_n_30;
  wire COUNTER_I_n_31;
  wire COUNTER_I_n_32;
  wire COUNTER_I_n_33;
  wire COUNTER_I_n_34;
  wire COUNTER_I_n_35;
  wire COUNTER_I_n_36;
  wire COUNTER_I_n_37;
  wire COUNTER_I_n_38;
  wire COUNTER_I_n_39;
  wire COUNTER_I_n_4;
  wire COUNTER_I_n_40;
  wire COUNTER_I_n_41;
  wire COUNTER_I_n_42;
  wire COUNTER_I_n_43;
  wire COUNTER_I_n_44;
  wire COUNTER_I_n_45;
  wire COUNTER_I_n_46;
  wire COUNTER_I_n_47;
  wire COUNTER_I_n_48;
  wire COUNTER_I_n_49;
  wire COUNTER_I_n_5;
  wire COUNTER_I_n_50;
  wire COUNTER_I_n_51;
  wire COUNTER_I_n_52;
  wire COUNTER_I_n_53;
  wire COUNTER_I_n_54;
  wire COUNTER_I_n_55;
  wire COUNTER_I_n_56;
  wire COUNTER_I_n_57;
  wire COUNTER_I_n_58;
  wire COUNTER_I_n_59;
  wire COUNTER_I_n_6;
  wire COUNTER_I_n_60;
  wire COUNTER_I_n_61;
  wire COUNTER_I_n_62;
  wire COUNTER_I_n_63;
  wire COUNTER_I_n_64;
  wire COUNTER_I_n_65;
  wire COUNTER_I_n_66;
  wire COUNTER_I_n_67;
  wire COUNTER_I_n_68;
  wire COUNTER_I_n_69;
  wire COUNTER_I_n_7;
  wire COUNTER_I_n_70;
  wire COUNTER_I_n_71;
  wire COUNTER_I_n_72;
  wire COUNTER_I_n_73;
  wire COUNTER_I_n_8;
  wire COUNTER_I_n_9;
  wire COUNTER_J_n_0;
  wire COUNTER_J_n_9;
  wire [0:0]D;
  wire [15:0]D_0;
  wire [15:8]Din;
  wire \Dout[15]_i_5 ;
  wire \Dout[15]_i_6 ;
  wire \Dout[15]_i_8 ;
  wire \Dout_reg[0] ;
  wire [15:0]\Dout_reg[15] ;
  wire \Dout_reg[15]_0 ;
  wire [0:0]\Dout_reg[15]_1 ;
  wire [7:0]\Dout_reg[7] ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_STATE_reg[3] ;
  wire [0:0]\FSM_onehot_STATE_reg[7] ;
  wire [8:0]IMAGE_HEIGHT_IBUF;
  wire [8:0]IMAGE_WIDTH_IBUF;
  wire LDI_i;
  wire LDI_j;
  wire Memory_ins_n_16;
  wire Memory_ins_n_17;
  wire Memory_ins_n_18;
  wire Memory_ins_n_8;
  wire Memory_ins_n_9;
  wire [13:0]Q;
  wire REGA_n_0;
  wire REGA_n_17;
  wire REGB_n_0;
  wire REGB_n_17;
  wire REGB_n_18;
  wire REGC_n_0;
  wire REGD_n_10;
  wire REGD_n_11;
  wire REGD_n_12;
  wire REGD_n_13;
  wire REGD_n_14;
  wire REGD_n_15;
  wire REGD_n_16;
  wire REGD_n_17;
  wire REGD_n_18;
  wire REGD_n_19;
  wire REGD_n_20;
  wire REGD_n_21;
  wire REGD_n_22;
  wire REGD_n_23;
  wire REGD_n_24;
  wire REGD_n_25;
  wire REGD_n_26;
  wire REGD_n_27;
  wire REGD_n_28;
  wire REGD_n_29;
  wire REGD_n_30;
  wire REGD_n_31;
  wire REGD_n_5;
  wire REGD_n_6;
  wire REGD_n_7;
  wire REGD_n_8;
  wire REGD_n_9;
  wire [0:0]SR;
  wire Start_IBUF;
  wire WE2_out;
  wire addr_A1__0_carry_n_10;
  wire addr_A1__0_carry_n_11;
  wire addr_A1__0_carry_n_12;
  wire addr_A1__0_carry_n_8;
  wire addr_A1__0_carry_n_9;
  wire addr_A1__22_carry_n_11;
  wire addr_A1__22_carry_n_12;
  wire addr_A1__22_carry_n_13;
  wire addr_A1__22_carry_n_14;
  wire addr_A1__22_carry_n_15;
  wire addr_A1__35_carry_i_1_n_0;
  wire addr_A1__35_carry_i_4_n_0;
  wire addr_A1__35_carry_i_5_n_0;
  wire addr_A1__35_carry_i_6_n_0;
  wire [7:0]addr_B0__45;
  wire [7:0]addr_B1;
  wire addr_B1__0_carry_i_26_n_0;
  wire addr_B1__0_carry_i_27_n_0;
  wire addr_B1__0_carry_n_10;
  wire addr_B1__0_carry_n_11;
  wire addr_B1__0_carry_n_12;
  wire addr_B1__0_carry_n_8;
  wire addr_B1__0_carry_n_9;
  wire addr_B1__22_carry_i_10_n_0;
  wire addr_B1__22_carry_i_11_n_0;
  wire addr_B1__22_carry_i_9_n_0;
  wire addr_B1__22_carry_n_11;
  wire addr_B1__22_carry_n_12;
  wire addr_B1__22_carry_n_13;
  wire addr_B1__22_carry_n_14;
  wire addr_B1__22_carry_n_15;
  wire addr_B1__35_carry_i_1_n_0;
  wire addr_B1__35_carry_i_4_n_0;
  wire addr_B1__35_carry_i_5_n_0;
  wire addr_B1__35_carry_i_6_n_0;
  wire addr_B1__35_carry_i_8_n_0;
  wire addr_B1__35_carry_i_9_n_0;
  wire [7:2]addr_C0__45;
  wire [7:0]addr_C1;
  wire addr_C1__0_carry_n_10;
  wire addr_C1__0_carry_n_11;
  wire addr_C1__0_carry_n_12;
  wire addr_C1__0_carry_n_8;
  wire addr_C1__0_carry_n_9;
  wire addr_C1__22_carry_n_11;
  wire addr_C1__22_carry_n_12;
  wire addr_C1__22_carry_n_13;
  wire addr_C1__22_carry_n_14;
  wire addr_C1__22_carry_n_15;
  wire addr_C1__35_carry_i_1_n_0;
  wire addr_C1__35_carry_i_4_n_0;
  wire addr_C1__35_carry_i_5_n_0;
  wire addr_C1__35_carry_i_6_n_0;
  wire [1:0]addr_sel;
  wire [7:0]base_input_addr_IBUF;
  wire [7:0]base_output_addr_IBUF;
  wire compute_sel;
  wire [0:0]\counter_value_reg[0] ;
  wire [0:0]\counter_value_reg[0]_0 ;
  wire \counter_value_reg[7] ;
  wire iMax;
  wire iSubMax;
  wire jMax;
  wire jSubMax;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [7:0]mem_addr_IBUF;
  wire memory_reg_0_127_0_0_i_6;
  wire [7:0]p_0_in;
  wire [7:0]\res_int_reg[7] ;
  wire [7:0]NLW_addr_A1__0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_addr_A1__22_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_A1__22_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_A1__22_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_A1__22_carry_S_UNCONNECTED;
  wire [7:0]NLW_addr_A1__35_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_A1__35_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_A1__35_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_A1__35_carry_S_UNCONNECTED;
  wire [7:0]NLW_addr_B1__0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_addr_B1__22_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_B1__22_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_B1__22_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_B1__22_carry_S_UNCONNECTED;
  wire [7:0]NLW_addr_B1__35_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_B1__35_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_B1__35_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_B1__35_carry_S_UNCONNECTED;
  wire [7:0]NLW_addr_C1__0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_addr_C1__22_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_C1__22_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_C1__22_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_C1__22_carry_S_UNCONNECTED;
  wire [7:0]NLW_addr_C1__35_carry_CO_UNCONNECTED;
  wire [7:5]NLW_addr_C1__35_carry_DI_UNCONNECTED;
  wire [7:5]NLW_addr_C1__35_carry_O_UNCONNECTED;
  wire [7:5]NLW_addr_C1__35_carry_S_UNCONNECTED;

  Counter COUNTER_I
       (.AR(AR),
        .CLK(CLK),
        .DI({COUNTER_I_n_0,COUNTER_I_n_1,COUNTER_I_n_2,COUNTER_I_n_3,COUNTER_I_n_4,COUNTER_I_n_5}),
        .E(E),
        .IMAGE_HEIGHT_IBUF(IMAGE_HEIGHT_IBUF),
        .\IMAGE_WIDTH[2] ({COUNTER_I_n_18,COUNTER_I_n_19,COUNTER_I_n_20,COUNTER_I_n_21,COUNTER_I_n_22,COUNTER_I_n_23}),
        .\IMAGE_WIDTH[4] ({COUNTER_I_n_24,COUNTER_I_n_25,COUNTER_I_n_26}),
        .IMAGE_WIDTH_IBUF(IMAGE_WIDTH_IBUF[7:0]),
        .LDI_i(LDI_i),
        .O({addr_B1__22_carry_n_11,addr_B1__22_carry_n_12}),
        .Q({Q[13],Q[7]}),
        .S({COUNTER_I_n_29,COUNTER_I_n_30,COUNTER_I_n_31,COUNTER_I_n_32,COUNTER_I_n_33,COUNTER_I_n_34,COUNTER_I_n_35,COUNTER_I_n_36}),
        .addr_A1__35_carry({addr_A1__0_carry_n_8,addr_A1__0_carry_n_9}),
        .addr_A1__35_carry_0({addr_A1__22_carry_n_11,addr_A1__22_carry_n_12}),
        .addr_B1__0_carry_i_9_0(addr_B1__0_carry_i_27_n_0),
        .addr_B1__22_carry(addr_B1__22_carry_i_9_n_0),
        .addr_B1__22_carry_0(addr_B1__22_carry_i_11_n_0),
        .addr_B1__22_carry_i_4_0(addr_B1__22_carry_i_10_n_0),
        .addr_B1__35_carry_i_2_0({addr_B1__0_carry_n_8,addr_B1__0_carry_n_9}),
        .addr_C1__0_carry(addr_B1__0_carry_i_26_n_0),
        .addr_C1__35_carry(addr_B1__35_carry_i_8_n_0),
        .addr_C1__35_carry_i_2_0(addr_B1__35_carry_i_9_n_0),
        .addr_C1__35_carry_i_2_1({addr_C1__22_carry_n_11,addr_C1__22_carry_n_12}),
        .addr_C1__35_carry_i_2_2({addr_C1__0_carry_n_8,addr_C1__0_carry_n_9}),
        .\counter_value_reg[0]_0 ({COUNTER_I_n_72,COUNTER_I_n_73}),
        .\counter_value_reg[1]_0 ({COUNTER_I_n_6,COUNTER_I_n_7,COUNTER_I_n_8}),
        .\counter_value_reg[1]_1 ({COUNTER_I_n_42,COUNTER_I_n_43}),
        .\counter_value_reg[1]_2 ({COUNTER_I_n_57,COUNTER_I_n_58}),
        .\counter_value_reg[2]_0 ({COUNTER_I_n_15,COUNTER_I_n_16,COUNTER_I_n_17}),
        .\counter_value_reg[2]_1 ({COUNTER_I_n_37,COUNTER_I_n_38,COUNTER_I_n_39,COUNTER_I_n_40,COUNTER_I_n_41}),
        .\counter_value_reg[3]_0 ({COUNTER_I_n_9,COUNTER_I_n_10,COUNTER_I_n_11,COUNTER_I_n_12,COUNTER_I_n_13,COUNTER_I_n_14}),
        .\counter_value_reg[3]_1 ({COUNTER_I_n_52,COUNTER_I_n_53,COUNTER_I_n_54,COUNTER_I_n_55,COUNTER_I_n_56}),
        .\counter_value_reg[3]_2 ({COUNTER_I_n_67,COUNTER_I_n_68,COUNTER_I_n_69,COUNTER_I_n_70,COUNTER_I_n_71}),
        .\counter_value_reg[4]_0 ({COUNTER_I_n_59,COUNTER_I_n_60,COUNTER_I_n_61,COUNTER_I_n_62,COUNTER_I_n_63,COUNTER_I_n_64,COUNTER_I_n_65,COUNTER_I_n_66}),
        .\counter_value_reg[6]_0 ({COUNTER_I_n_44,COUNTER_I_n_45,COUNTER_I_n_46,COUNTER_I_n_47,COUNTER_I_n_48,COUNTER_I_n_49,COUNTER_I_n_50,COUNTER_I_n_51}),
        .iMax(iMax),
        .iSubMax(iSubMax));
  Counter_0 COUNTER_J
       (.ADDR(ADDR),
        .AR(AR),
        .CLK(CLK),
        .D(D),
        .\Dout[15]_i_5_0 (\Dout[15]_i_5 ),
        .\Dout[15]_i_6_0 (\Dout[15]_i_6 ),
        .\Dout[15]_i_8_0 (\Dout[15]_i_8 ),
        .\Dout[15]_i_8_1 (Memory_ins_n_16),
        .\FSM_onehot_STATE_reg[1] (COUNTER_J_n_0),
        .\FSM_onehot_STATE_reg[3] (\FSM_onehot_STATE_reg[3] [0]),
        .\FSM_onehot_STATE_reg[3]_0 (\FSM_onehot_STATE_reg[3] [1]),
        .\FSM_onehot_STATE_reg[7] (\FSM_onehot_STATE_reg[7] ),
        .IMAGE_WIDTH_IBUF(IMAGE_WIDTH_IBUF),
        .LDI_i(LDI_i),
        .LDI_j(LDI_j),
        .O(addr_B1[1:0]),
        .Q({Q[13],Q[11],Q[9],Q[7:3],Q[1]}),
        .Start_IBUF(Start_IBUF),
        .WE2_out(WE2_out),
        .addr_B0__45(addr_B0__45),
        .addr_C0__45(addr_C0__45),
        .addr_C1({addr_C1[7:6],addr_C1[1:0]}),
        .addr_sel(addr_sel),
        .base_input_addr_IBUF(base_input_addr_IBUF),
        .base_output_addr_IBUF(base_output_addr_IBUF),
        .compute_sel(compute_sel),
        .\counter_value_reg[0]_0 (\counter_value_reg[0] ),
        .\counter_value_reg[0]_1 (\counter_value_reg[0]_0 ),
        .\counter_value_reg[7]_0 (\counter_value_reg[7] ),
        .iSubMax(iSubMax),
        .jMax(jMax),
        .jSubMax(jSubMax),
        .\mem_addr[5] (COUNTER_J_n_9),
        .mem_addr_IBUF(mem_addr_IBUF),
        .memory_reg_0_127_0_0_i_111_0(Memory_ins_n_9),
        .memory_reg_0_127_0_0_i_111_1(Memory_ins_n_8),
        .memory_reg_0_127_0_0_i_6_0(memory_reg_0_127_0_0_i_6),
        .memory_reg_0_127_0_0_i_89_0(Memory_ins_n_18),
        .memory_reg_0_127_0_0_i_89_1(Memory_ins_n_17),
        .p_0_in(p_0_in));
  Compute Cmpute
       (.AR(AR),
        .CLK(CLK),
        .DI({REGD_n_6,REGD_n_7,REGD_n_8,REGD_n_9,REGD_n_10,REGA_n_0,REGD_n_11,REGB_n_17}),
        .Din(Din),
        .Q(Q[1:0]),
        .S({REGD_n_19,REGD_n_20,REGD_n_21,REGD_n_22,REGD_n_23,REGA_n_17,REGD_n_24,REGB_n_0}),
        .Start_IBUF(Start_IBUF),
        .\res_int_reg[15]_0 ({REGD_n_12,REGD_n_13,REGD_n_14,REGD_n_15,REGD_n_16,REGD_n_17,REGD_n_18}),
        .\res_int_reg[15]_1 ({REGB_n_18,REGD_n_25,REGD_n_26,REGD_n_27,REGD_n_28,REGD_n_29,REGD_n_30,REGD_n_31}),
        .\res_int_reg[7]_0 (\res_int_reg[7] ));
  Memory Memory_ins
       (.ADDR(ADDR),
        .CLK(CLK),
        .Din(Din),
        .\Dout_reg[0]_0 (\Dout_reg[0] ),
        .\Dout_reg[0]_1 (COUNTER_J_n_0),
        .\Dout_reg[0]_2 (COUNTER_J_n_9),
        .\Dout_reg[15]_0 (\FSM_onehot_STATE_reg[3] [0]),
        .\Dout_reg[15]_1 (\Dout_reg[15]_0 ),
        .\Dout_reg[15]_2 (\FSM_onehot_STATE_reg[3] [1]),
        .\Dout_reg[15]_3 (\Dout_reg[15]_1 ),
        .\Dout_reg[7]_0 (\Dout_reg[7] ),
        .Q(\Dout_reg[15] ),
        .SR(SR),
        .addr_B0__45(addr_B0__45),
        .addr_B1(addr_B1),
        .addr_C0__45(addr_C0__45),
        .addr_C1(addr_C1),
        .\base_output_addr[2] (Memory_ins_n_8),
        .\base_output_addr[2]_0 (Memory_ins_n_17),
        .\base_output_addr[3] (Memory_ins_n_9),
        .\base_output_addr[3]_0 (Memory_ins_n_18),
        .\base_output_addr[5] (Memory_ins_n_16),
        .base_output_addr_IBUF(base_output_addr_IBUF),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(lopt_13),
        .lopt_14(lopt_14),
        .lopt_15(lopt_15),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
  Regn REGA
       (.AR(AR),
        .CLK(CLK),
        .D(\Dout_reg[15] ),
        .DI(REGA_n_0),
        .Q(A),
        .\Q_reg[0]_0 (Q[10]),
        .S(REGA_n_17),
        .\res_int_reg[7] (D_0[1:0]),
        .\res_int_reg[7]_0 (C[1]),
        .\res_int_reg[7]_1 (B[1]),
        .\res_int_reg[7]_2 (REGD_n_5));
  Regn_1 REGB
       (.AR(AR),
        .CLK(CLK),
        .D(\Dout_reg[15] ),
        .DI(REGB_n_17),
        .Q(B),
        .\Q_reg[0]_0 (Q[12]),
        .\Q_reg[14]_0 (REGB_n_18),
        .S(REGB_n_0),
        .\res_int_reg[15] ({C[14:13],C[0]}),
        .\res_int_reg[15]_0 ({D_0[14:13],D_0[0]}),
        .\res_int_reg[15]_1 ({A[14],A[0]}),
        .\res_int_reg[15]_2 (REGC_n_0));
  Regn_2 REGC
       (.AR(AR),
        .CLK(CLK),
        .D(\Dout_reg[15] ),
        .Q(C),
        .\Q_reg[0]_0 (Q[8]),
        .\Q_reg[15]_0 (REGC_n_0),
        .res_int0__0_carry__0_i_8(B[15]),
        .res_int0__0_carry__0_i_8_0(D_0[15]),
        .res_int0__0_carry__0_i_8_1(A[15]));
  Regn_3 REGD
       (.AR(AR),
        .CLK(CLK),
        .DI({REGD_n_6,REGD_n_7,REGD_n_8,REGD_n_9,REGD_n_10,REGD_n_11}),
        .Q({D_0[15:13],D_0[1:0]}),
        .\Q_reg[0]_0 (Q[2]),
        .\Q_reg[13]_0 ({REGD_n_12,REGD_n_13,REGD_n_14,REGD_n_15,REGD_n_16,REGD_n_17,REGD_n_18}),
        .\Q_reg[14]_0 ({REGD_n_25,REGD_n_26,REGD_n_27,REGD_n_28,REGD_n_29,REGD_n_30,REGD_n_31}),
        .\Q_reg[15]_0 (\Dout_reg[15] ),
        .\Q_reg[2]_0 (REGD_n_5),
        .S({REGD_n_19,REGD_n_20,REGD_n_21,REGD_n_22,REGD_n_23,REGD_n_24}),
        .res_int0__0_carry__0_i_9_0(B[14:0]),
        .res_int0__0_carry__0_i_9_1(C),
        .\res_int_reg[15] (A[14:0]));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_A1__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_A1__0_carry_CO_UNCONNECTED[7:0]),
        .DI({1'b0,COUNTER_I_n_18,COUNTER_I_n_19,COUNTER_I_n_20,COUNTER_I_n_21,COUNTER_I_n_22,COUNTER_I_n_23,1'b0}),
        .O({addr_A1__0_carry_n_8,addr_A1__0_carry_n_9,addr_A1__0_carry_n_10,addr_A1__0_carry_n_11,addr_A1__0_carry_n_12,p_0_in[2:0]}),
        .S({COUNTER_I_n_59,COUNTER_I_n_60,COUNTER_I_n_61,COUNTER_I_n_62,COUNTER_I_n_63,COUNTER_I_n_64,COUNTER_I_n_65,COUNTER_I_n_66}));
  (* OPT_MODIFIED = "RETARGET PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_A1__22_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_A1__22_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_A1__22_carry_DI_UNCONNECTED[7:5],1'b0,COUNTER_I_n_24,COUNTER_I_n_25,COUNTER_I_n_26,1'b0}),
        .O({NLW_addr_A1__22_carry_O_UNCONNECTED[7:5],addr_A1__22_carry_n_11,addr_A1__22_carry_n_12,addr_A1__22_carry_n_13,addr_A1__22_carry_n_14,addr_A1__22_carry_n_15}),
        .S({NLW_addr_A1__22_carry_S_UNCONNECTED[7:5],COUNTER_I_n_67,COUNTER_I_n_68,COUNTER_I_n_69,COUNTER_I_n_70,COUNTER_I_n_71}));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_A1__35_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_A1__35_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_A1__35_carry_DI_UNCONNECTED[7:5],1'b0,addr_A1__35_carry_i_1_n_0,addr_A1__0_carry_n_10,addr_A1__0_carry_n_11,addr_A1__0_carry_n_12}),
        .O({NLW_addr_A1__35_carry_O_UNCONNECTED[7:5],p_0_in[7:3]}),
        .S({NLW_addr_A1__35_carry_S_UNCONNECTED[7:5],COUNTER_I_n_72,COUNTER_I_n_73,addr_A1__35_carry_i_4_n_0,addr_A1__35_carry_i_5_n_0,addr_A1__35_carry_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addr_A1__35_carry_i_1
       (.I0(addr_A1__0_carry_n_9),
        .I1(addr_A1__22_carry_n_12),
        .O(addr_A1__35_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_A1__35_carry_i_4
       (.I0(addr_A1__0_carry_n_10),
        .I1(addr_A1__22_carry_n_13),
        .O(addr_A1__35_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_A1__35_carry_i_5
       (.I0(addr_A1__0_carry_n_11),
        .I1(addr_A1__22_carry_n_14),
        .O(addr_A1__35_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_A1__35_carry_i_6
       (.I0(addr_A1__0_carry_n_12),
        .I1(addr_A1__22_carry_n_15),
        .O(addr_A1__35_carry_i_6_n_0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_B1__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_B1__0_carry_CO_UNCONNECTED[7:0]),
        .DI({1'b0,COUNTER_I_n_0,COUNTER_I_n_1,COUNTER_I_n_2,COUNTER_I_n_3,COUNTER_I_n_4,COUNTER_I_n_5,1'b0}),
        .O({addr_B1__0_carry_n_8,addr_B1__0_carry_n_9,addr_B1__0_carry_n_10,addr_B1__0_carry_n_11,addr_B1__0_carry_n_12,addr_B1[2:0]}),
        .S({COUNTER_I_n_29,COUNTER_I_n_30,COUNTER_I_n_31,COUNTER_I_n_32,COUNTER_I_n_33,COUNTER_I_n_34,COUNTER_I_n_35,COUNTER_I_n_36}));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__0_carry_i_26
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .O(addr_B1__0_carry_i_26_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    addr_B1__0_carry_i_27
       (.I0(IMAGE_WIDTH_IBUF[0]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .O(addr_B1__0_carry_i_27_n_0));
  (* OPT_MODIFIED = "RETARGET PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_B1__22_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_B1__22_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_B1__22_carry_DI_UNCONNECTED[7:5],1'b0,COUNTER_I_n_6,COUNTER_I_n_7,COUNTER_I_n_8,1'b0}),
        .O({NLW_addr_B1__22_carry_O_UNCONNECTED[7:5],addr_B1__22_carry_n_11,addr_B1__22_carry_n_12,addr_B1__22_carry_n_13,addr_B1__22_carry_n_14,addr_B1__22_carry_n_15}),
        .S({NLW_addr_B1__22_carry_S_UNCONNECTED[7:5],COUNTER_I_n_37,COUNTER_I_n_38,COUNTER_I_n_39,COUNTER_I_n_40,COUNTER_I_n_41}));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    addr_B1__22_carry_i_10
       (.I0(IMAGE_WIDTH_IBUF[3]),
        .I1(IMAGE_WIDTH_IBUF[1]),
        .I2(IMAGE_WIDTH_IBUF[0]),
        .I3(IMAGE_WIDTH_IBUF[2]),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .I5(IMAGE_WIDTH_IBUF[5]),
        .O(addr_B1__22_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    addr_B1__22_carry_i_11
       (.I0(IMAGE_WIDTH_IBUF[1]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[2]),
        .I3(IMAGE_WIDTH_IBUF[3]),
        .O(addr_B1__22_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    addr_B1__22_carry_i_9
       (.I0(IMAGE_WIDTH_IBUF[2]),
        .I1(IMAGE_WIDTH_IBUF[0]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[3]),
        .I4(IMAGE_WIDTH_IBUF[4]),
        .O(addr_B1__22_carry_i_9_n_0));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_B1__35_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_B1__35_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_B1__35_carry_DI_UNCONNECTED[7:5],1'b0,addr_B1__35_carry_i_1_n_0,addr_B1__0_carry_n_10,addr_B1__0_carry_n_11,addr_B1__0_carry_n_12}),
        .O({NLW_addr_B1__35_carry_O_UNCONNECTED[7:5],addr_B1[7:3]}),
        .S({NLW_addr_B1__35_carry_S_UNCONNECTED[7:5],COUNTER_I_n_42,COUNTER_I_n_43,addr_B1__35_carry_i_4_n_0,addr_B1__35_carry_i_5_n_0,addr_B1__35_carry_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__35_carry_i_1
       (.I0(addr_B1__0_carry_n_9),
        .I1(addr_B1__22_carry_n_12),
        .O(addr_B1__35_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__35_carry_i_4
       (.I0(addr_B1__0_carry_n_10),
        .I1(addr_B1__22_carry_n_13),
        .O(addr_B1__35_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__35_carry_i_5
       (.I0(addr_B1__0_carry_n_11),
        .I1(addr_B1__22_carry_n_14),
        .O(addr_B1__35_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__35_carry_i_6
       (.I0(addr_B1__0_carry_n_12),
        .I1(addr_B1__22_carry_n_15),
        .O(addr_B1__35_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_B1__35_carry_i_8
       (.I0(addr_B1__35_carry_i_9_n_0),
        .I1(IMAGE_WIDTH_IBUF[6]),
        .O(addr_B1__35_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    addr_B1__35_carry_i_9
       (.I0(IMAGE_WIDTH_IBUF[5]),
        .I1(IMAGE_WIDTH_IBUF[3]),
        .I2(IMAGE_WIDTH_IBUF[1]),
        .I3(IMAGE_WIDTH_IBUF[0]),
        .I4(IMAGE_WIDTH_IBUF[2]),
        .I5(IMAGE_WIDTH_IBUF[4]),
        .O(addr_B1__35_carry_i_9_n_0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_C1__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_C1__0_carry_CO_UNCONNECTED[7:0]),
        .DI({1'b0,COUNTER_I_n_9,COUNTER_I_n_10,COUNTER_I_n_11,COUNTER_I_n_12,COUNTER_I_n_13,COUNTER_I_n_14,1'b0}),
        .O({addr_C1__0_carry_n_8,addr_C1__0_carry_n_9,addr_C1__0_carry_n_10,addr_C1__0_carry_n_11,addr_C1__0_carry_n_12,addr_C1[2:0]}),
        .S({COUNTER_I_n_44,COUNTER_I_n_45,COUNTER_I_n_46,COUNTER_I_n_47,COUNTER_I_n_48,COUNTER_I_n_49,COUNTER_I_n_50,COUNTER_I_n_51}));
  (* OPT_MODIFIED = "RETARGET PROPCONST SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_C1__22_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_C1__22_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_C1__22_carry_DI_UNCONNECTED[7:5],1'b0,COUNTER_I_n_15,COUNTER_I_n_16,COUNTER_I_n_17,1'b0}),
        .O({NLW_addr_C1__22_carry_O_UNCONNECTED[7:5],addr_C1__22_carry_n_11,addr_C1__22_carry_n_12,addr_C1__22_carry_n_13,addr_C1__22_carry_n_14,addr_C1__22_carry_n_15}),
        .S({NLW_addr_C1__22_carry_S_UNCONNECTED[7:5],COUNTER_I_n_52,COUNTER_I_n_53,COUNTER_I_n_54,COUNTER_I_n_55,COUNTER_I_n_56}));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    addr_C1__35_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO(NLW_addr_C1__35_carry_CO_UNCONNECTED[7:0]),
        .DI({NLW_addr_C1__35_carry_DI_UNCONNECTED[7:5],1'b0,addr_C1__35_carry_i_1_n_0,addr_C1__0_carry_n_10,addr_C1__0_carry_n_11,addr_C1__0_carry_n_12}),
        .O({NLW_addr_C1__35_carry_O_UNCONNECTED[7:5],addr_C1[7:3]}),
        .S({NLW_addr_C1__35_carry_S_UNCONNECTED[7:5],COUNTER_I_n_57,COUNTER_I_n_58,addr_C1__35_carry_i_4_n_0,addr_C1__35_carry_i_5_n_0,addr_C1__35_carry_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addr_C1__35_carry_i_1
       (.I0(addr_C1__0_carry_n_9),
        .I1(addr_C1__22_carry_n_12),
        .O(addr_C1__35_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_C1__35_carry_i_4
       (.I0(addr_C1__0_carry_n_10),
        .I1(addr_C1__22_carry_n_13),
        .O(addr_C1__35_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_C1__35_carry_i_5
       (.I0(addr_C1__0_carry_n_11),
        .I1(addr_C1__22_carry_n_14),
        .O(addr_C1__35_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr_C1__35_carry_i_6
       (.I0(addr_C1__0_carry_n_12),
        .I1(addr_C1__22_carry_n_15),
        .O(addr_C1__35_carry_i_6_n_0));
endmodule

(* ADDR_WIDTH = "16" *) (* DATA_WIDTH = "8" *) (* ECO_CHECKSUM = "4cba19c4" *) 
(* NotValidForBitStream *)
module IntegralImage
   (clk,
    rst,
    Start,
    Done,
    base_input_addr,
    base_output_addr,
    mem_addr,
    Data_in,
    Data_out,
    WE,
    RE,
    IMAGE_WIDTH,
    IMAGE_HEIGHT,
    size_error_o);
  input clk;
  input rst;
  input Start;
  output Done;
  input [15:0]base_input_addr;
  input [15:0]base_output_addr;
  input [15:0]mem_addr;
  input [7:0]Data_in;
  output [15:0]Data_out;
  input WE;
  input RE;
  input [8:0]IMAGE_WIDTH;
  input [8:0]IMAGE_HEIGHT;
  output size_error_o;

  wire [7:6]ADDR;
  wire CONTROLLER_INST_n_0;
  wire CONTROLLER_INST_n_12;
  wire CONTROLLER_INST_n_16;
  wire CONTROLLER_INST_n_17;
  wire CONTROLLER_INST_n_18;
  wire CONTROLLER_INST_n_31;
  wire CONTROLLER_INST_n_32;
  wire CONTROLLER_INST_n_33;
  wire CONTROLLER_INST_n_34;
  wire CONTROLLER_INST_n_38;
  wire CONTROLLER_INST_n_39;
  wire CONTROLLER_INST_n_40;
  wire CONTROLLER_INST_n_7;
  wire DATAPATH_INST_n_2;
  wire DATAPATH_INST_n_6;
  wire [7:0]Data_in;
  wire [7:0]Data_in_IBUF;
  wire [15:0]Data_out;
  wire [7:0]Data_store;
  wire [7:0]Din;
  wire Done;
  wire En_A;
  wire En_B;
  wire En_C;
  wire En_Compute;
  wire En_D;
  wire [8:0]IMAGE_HEIGHT;
  wire [8:0]IMAGE_HEIGHT_IBUF;
  wire [8:0]IMAGE_WIDTH;
  wire [8:0]IMAGE_WIDTH_IBUF;
  wire [0:0]J;
  wire LDI_i;
  wire LDI_j;
  wire RE;
  wire RE_IBUF;
  wire Start;
  wire Start_IBUF;
  wire WE;
  wire WE2_out;
  wire WE_IBUF;
  wire [1:0]addr_sel;
  wire addr_store_sel;
  wire [15:0]base_input_addr;
  wire [7:0]base_input_addr_IBUF;
  wire [15:0]base_output_addr;
  wire [7:0]base_output_addr_IBUF;
  wire clk;
  wire clk_IBUF;
  (* MAX_PROG_DELAY = "0" *) wire clk_IBUF_BUFG;
  wire compute_sel;
  wire iMax;
  wire iSubMax;
  wire init_sel;
  wire jMax;
  wire jSubMax;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [15:0]mem_addr;
  wire [7:0]mem_addr_IBUF;
  wire p_0_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in5_in;
  wire p_7_in;
  wire rst;
  wire rst_IBUF;
  wire size_error_o;
  wire size_error_o_OBUF;
  wire [4:4]NLW_CONTROLLER_INST_Q_UNCONNECTED;
  wire [15:0]\NLW_DATAPATH_INST_Dout_reg[15]_UNCONNECTED ;

initial begin
 $sdf_annotate("tb_IntegralImage_time_impl.sdf",,,,"tool_control");
end
  Controller CONTROLLER_INST
       (.ADDR(ADDR),
        .AR(rst_IBUF),
        .CLK(clk_IBUF_BUFG),
        .D(CONTROLLER_INST_n_40),
        .Data_in_IBUF(Data_in_IBUF),
        .Din(Din),
        .E(CONTROLLER_INST_n_16),
        .\FSM_onehot_STATE_reg[15]_0 (CONTROLLER_INST_n_34),
        .\FSM_onehot_STATE_reg[17]_0 (CONTROLLER_INST_n_31),
        .\FSM_onehot_STATE_reg[17]_1 (CONTROLLER_INST_n_32),
        .\FSM_onehot_STATE_reg[17]_2 (CONTROLLER_INST_n_33),
        .\FSM_onehot_STATE_reg[19]_0 (CONTROLLER_INST_n_17),
        .\FSM_onehot_STATE_reg[7]_0 (CONTROLLER_INST_n_0),
        .\FSM_onehot_STATE_reg[7]_1 (CONTROLLER_INST_n_38),
        .\FSM_onehot_STATE_reg[8]_0 (DATAPATH_INST_n_2),
        .\FSM_onehot_STATE_reg[9]_0 (CONTROLLER_INST_n_18),
        .IMAGE_HEIGHT_IBUF(IMAGE_HEIGHT_IBUF),
        .IMAGE_WIDTH_IBUF(IMAGE_WIDTH_IBUF),
        .LDI_i(LDI_i),
        .LDI_j(LDI_j),
        .Q({p_1_in,En_B,p_7_in,En_A,p_0_in8_in,En_C,CONTROLLER_INST_n_7,p_0_in,p_1_in5_in,init_sel,NLW_CONTROLLER_INST_Q_UNCONNECTED[4],CONTROLLER_INST_n_12,En_D,addr_store_sel,En_Compute}),
        .RE_IBUF(RE_IBUF),
        .SR(CONTROLLER_INST_n_39),
        .Start_IBUF(Start_IBUF),
        .WE2_out(WE2_out),
        .WE_IBUF(WE_IBUF),
        .addr_sel(addr_sel),
        .compute_sel(compute_sel),
        .\counter_value_reg[0] (DATAPATH_INST_n_6),
        .\counter_value_reg[0]_0 (J),
        .iMax(iMax),
        .iSubMax(iSubMax),
        .jMax(jMax),
        .jSubMax(jSubMax),
        .lopt(lopt_16),
        .memory_reg_0_15_0_0__6(Data_store),
        .size_error_o_OBUF(size_error_o_OBUF));
  Datapath DATAPATH_INST
       (.AR(rst_IBUF),
        .CLK(clk_IBUF_BUFG),
        .D(CONTROLLER_INST_n_40),
        .\Dout[15]_i_5 (CONTROLLER_INST_n_34),
        .\Dout[15]_i_6 (CONTROLLER_INST_n_31),
        .\Dout[15]_i_8 (CONTROLLER_INST_n_32),
        .\Dout_reg[0] (CONTROLLER_INST_n_38),
        .\Dout_reg[15] (\NLW_DATAPATH_INST_Dout_reg[15]_UNCONNECTED [15:0]),
        .\Dout_reg[15]_0 (CONTROLLER_INST_n_0),
        .\Dout_reg[15]_1 (CONTROLLER_INST_n_16),
        .\Dout_reg[7] (Din),
        .E(CONTROLLER_INST_n_17),
        .\FSM_onehot_STATE_reg[3] (ADDR),
        .\FSM_onehot_STATE_reg[7] (DATAPATH_INST_n_2),
        .IMAGE_HEIGHT_IBUF(IMAGE_HEIGHT_IBUF),
        .IMAGE_WIDTH_IBUF(IMAGE_WIDTH_IBUF),
        .LDI_i(LDI_i),
        .LDI_j(LDI_j),
        .Q({p_1_in,En_B,p_7_in,En_A,p_0_in8_in,En_C,CONTROLLER_INST_n_7,p_0_in,p_1_in5_in,init_sel,CONTROLLER_INST_n_12,En_D,addr_store_sel,En_Compute}),
        .SR(CONTROLLER_INST_n_39),
        .Start_IBUF(Start_IBUF),
        .WE2_out(WE2_out),
        .addr_sel(addr_sel),
        .base_input_addr_IBUF(base_input_addr_IBUF),
        .base_output_addr_IBUF(base_output_addr_IBUF),
        .compute_sel(compute_sel),
        .\counter_value_reg[0] (J),
        .\counter_value_reg[0]_0 (CONTROLLER_INST_n_18),
        .\counter_value_reg[7] (DATAPATH_INST_n_6),
        .iMax(iMax),
        .iSubMax(iSubMax),
        .jMax(jMax),
        .jSubMax(jSubMax),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(lopt_13),
        .lopt_14(lopt_14),
        .lopt_15(lopt_15),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .mem_addr_IBUF(mem_addr_IBUF),
        .memory_reg_0_127_0_0_i_6(CONTROLLER_INST_n_33),
        .\res_int_reg[7] (Data_store));
  IBUF_UNIQ_BASE_ \Data_in_IBUF[0]_inst 
       (.I(Data_in[0]),
        .O(Data_in_IBUF[0]));
  IBUF_HD46 \Data_in_IBUF[1]_inst 
       (.I(Data_in[1]),
        .O(Data_in_IBUF[1]));
  IBUF_HD47 \Data_in_IBUF[2]_inst 
       (.I(Data_in[2]),
        .O(Data_in_IBUF[2]));
  IBUF_HD48 \Data_in_IBUF[3]_inst 
       (.I(Data_in[3]),
        .O(Data_in_IBUF[3]));
  IBUF_HD49 \Data_in_IBUF[4]_inst 
       (.I(Data_in[4]),
        .O(Data_in_IBUF[4]));
  IBUF_HD50 \Data_in_IBUF[5]_inst 
       (.I(Data_in[5]),
        .O(Data_in_IBUF[5]));
  IBUF_HD51 \Data_in_IBUF[6]_inst 
       (.I(Data_in[6]),
        .O(Data_in_IBUF[6]));
  IBUF_HD52 \Data_in_IBUF[7]_inst 
       (.I(Data_in[7]),
        .O(Data_in_IBUF[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[0]_inst 
       (.I(lopt),
        .O(Data_out[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[10]_inst 
       (.I(lopt_1),
        .O(Data_out[10]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[11]_inst 
       (.I(lopt_2),
        .O(Data_out[11]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[12]_inst 
       (.I(lopt_3),
        .O(Data_out[12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[13]_inst 
       (.I(lopt_4),
        .O(Data_out[13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[14]_inst 
       (.I(lopt_5),
        .O(Data_out[14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[15]_inst 
       (.I(lopt_6),
        .O(Data_out[15]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[1]_inst 
       (.I(lopt_7),
        .O(Data_out[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[2]_inst 
       (.I(lopt_8),
        .O(Data_out[2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[3]_inst 
       (.I(lopt_9),
        .O(Data_out[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[4]_inst 
       (.I(lopt_10),
        .O(Data_out[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[5]_inst 
       (.I(lopt_11),
        .O(Data_out[5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[6]_inst 
       (.I(lopt_12),
        .O(Data_out[6]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[7]_inst 
       (.I(lopt_13),
        .O(Data_out[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[8]_inst 
       (.I(lopt_14),
        .O(Data_out[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \Data_out_OBUF[9]_inst 
       (.I(lopt_15),
        .O(Data_out[9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF Done_OBUF_inst
       (.I(lopt_16),
        .O(Done));
  IBUF_HD53 \IMAGE_HEIGHT_IBUF[0]_inst 
       (.I(IMAGE_HEIGHT[0]),
        .O(IMAGE_HEIGHT_IBUF[0]));
  IBUF_HD54 \IMAGE_HEIGHT_IBUF[1]_inst 
       (.I(IMAGE_HEIGHT[1]),
        .O(IMAGE_HEIGHT_IBUF[1]));
  IBUF_HD55 \IMAGE_HEIGHT_IBUF[2]_inst 
       (.I(IMAGE_HEIGHT[2]),
        .O(IMAGE_HEIGHT_IBUF[2]));
  IBUF_HD56 \IMAGE_HEIGHT_IBUF[3]_inst 
       (.I(IMAGE_HEIGHT[3]),
        .O(IMAGE_HEIGHT_IBUF[3]));
  IBUF_HD57 \IMAGE_HEIGHT_IBUF[4]_inst 
       (.I(IMAGE_HEIGHT[4]),
        .O(IMAGE_HEIGHT_IBUF[4]));
  IBUF_HD58 \IMAGE_HEIGHT_IBUF[5]_inst 
       (.I(IMAGE_HEIGHT[5]),
        .O(IMAGE_HEIGHT_IBUF[5]));
  IBUF_HD59 \IMAGE_HEIGHT_IBUF[6]_inst 
       (.I(IMAGE_HEIGHT[6]),
        .O(IMAGE_HEIGHT_IBUF[6]));
  IBUF_HD60 \IMAGE_HEIGHT_IBUF[7]_inst 
       (.I(IMAGE_HEIGHT[7]),
        .O(IMAGE_HEIGHT_IBUF[7]));
  IBUF_HD61 \IMAGE_HEIGHT_IBUF[8]_inst 
       (.I(IMAGE_HEIGHT[8]),
        .O(IMAGE_HEIGHT_IBUF[8]));
  IBUF_HD62 \IMAGE_WIDTH_IBUF[0]_inst 
       (.I(IMAGE_WIDTH[0]),
        .O(IMAGE_WIDTH_IBUF[0]));
  IBUF_HD63 \IMAGE_WIDTH_IBUF[1]_inst 
       (.I(IMAGE_WIDTH[1]),
        .O(IMAGE_WIDTH_IBUF[1]));
  IBUF_HD64 \IMAGE_WIDTH_IBUF[2]_inst 
       (.I(IMAGE_WIDTH[2]),
        .O(IMAGE_WIDTH_IBUF[2]));
  IBUF_HD65 \IMAGE_WIDTH_IBUF[3]_inst 
       (.I(IMAGE_WIDTH[3]),
        .O(IMAGE_WIDTH_IBUF[3]));
  IBUF_HD66 \IMAGE_WIDTH_IBUF[4]_inst 
       (.I(IMAGE_WIDTH[4]),
        .O(IMAGE_WIDTH_IBUF[4]));
  IBUF_HD67 \IMAGE_WIDTH_IBUF[5]_inst 
       (.I(IMAGE_WIDTH[5]),
        .O(IMAGE_WIDTH_IBUF[5]));
  IBUF_HD68 \IMAGE_WIDTH_IBUF[6]_inst 
       (.I(IMAGE_WIDTH[6]),
        .O(IMAGE_WIDTH_IBUF[6]));
  IBUF_HD69 \IMAGE_WIDTH_IBUF[7]_inst 
       (.I(IMAGE_WIDTH[7]),
        .O(IMAGE_WIDTH_IBUF[7]));
  IBUF_HD70 \IMAGE_WIDTH_IBUF[8]_inst 
       (.I(IMAGE_WIDTH[8]),
        .O(IMAGE_WIDTH_IBUF[8]));
  IBUF_HD71 RE_IBUF_inst
       (.I(RE),
        .O(RE_IBUF));
  IBUF_HD72 Start_IBUF_inst
       (.I(Start),
        .O(Start_IBUF));
  IBUF_HD73 WE_IBUF_inst
       (.I(WE),
        .O(WE_IBUF));
  IBUF_HD74 \base_input_addr_IBUF[0]_inst 
       (.I(base_input_addr[0]),
        .O(base_input_addr_IBUF[0]));
  IBUF_HD75 \base_input_addr_IBUF[1]_inst 
       (.I(base_input_addr[1]),
        .O(base_input_addr_IBUF[1]));
  IBUF_HD76 \base_input_addr_IBUF[2]_inst 
       (.I(base_input_addr[2]),
        .O(base_input_addr_IBUF[2]));
  IBUF_HD77 \base_input_addr_IBUF[3]_inst 
       (.I(base_input_addr[3]),
        .O(base_input_addr_IBUF[3]));
  IBUF_HD78 \base_input_addr_IBUF[4]_inst 
       (.I(base_input_addr[4]),
        .O(base_input_addr_IBUF[4]));
  IBUF_HD79 \base_input_addr_IBUF[5]_inst 
       (.I(base_input_addr[5]),
        .O(base_input_addr_IBUF[5]));
  IBUF_HD80 \base_input_addr_IBUF[6]_inst 
       (.I(base_input_addr[6]),
        .O(base_input_addr_IBUF[6]));
  IBUF_HD81 \base_input_addr_IBUF[7]_inst 
       (.I(base_input_addr[7]),
        .O(base_input_addr_IBUF[7]));
  IBUF_HD82 \base_output_addr_IBUF[0]_inst 
       (.I(base_output_addr[0]),
        .O(base_output_addr_IBUF[0]));
  IBUF_HD83 \base_output_addr_IBUF[1]_inst 
       (.I(base_output_addr[1]),
        .O(base_output_addr_IBUF[1]));
  IBUF_HD84 \base_output_addr_IBUF[2]_inst 
       (.I(base_output_addr[2]),
        .O(base_output_addr_IBUF[2]));
  IBUF_HD85 \base_output_addr_IBUF[3]_inst 
       (.I(base_output_addr[3]),
        .O(base_output_addr_IBUF[3]));
  IBUF_HD86 \base_output_addr_IBUF[4]_inst 
       (.I(base_output_addr[4]),
        .O(base_output_addr_IBUF[4]));
  IBUF_HD87 \base_output_addr_IBUF[5]_inst 
       (.I(base_output_addr[5]),
        .O(base_output_addr_IBUF[5]));
  IBUF_HD88 \base_output_addr_IBUF[6]_inst 
       (.I(base_output_addr[6]),
        .O(base_output_addr_IBUF[6]));
  IBUF_HD89 \base_output_addr_IBUF[7]_inst 
       (.I(base_output_addr[7]),
        .O(base_output_addr_IBUF[7]));
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .STARTUP_SYNC("FALSE")) 
    clk_IBUF_BUFG_inst
       (.CE(1'b1),
        .I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF_HD90 clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF_HD91 \mem_addr_IBUF[0]_inst 
       (.I(mem_addr[0]),
        .O(mem_addr_IBUF[0]));
  IBUF_HD92 \mem_addr_IBUF[1]_inst 
       (.I(mem_addr[1]),
        .O(mem_addr_IBUF[1]));
  IBUF_HD93 \mem_addr_IBUF[2]_inst 
       (.I(mem_addr[2]),
        .O(mem_addr_IBUF[2]));
  IBUF_HD94 \mem_addr_IBUF[3]_inst 
       (.I(mem_addr[3]),
        .O(mem_addr_IBUF[3]));
  IBUF_HD95 \mem_addr_IBUF[4]_inst 
       (.I(mem_addr[4]),
        .O(mem_addr_IBUF[4]));
  IBUF_HD96 \mem_addr_IBUF[5]_inst 
       (.I(mem_addr[5]),
        .O(mem_addr_IBUF[5]));
  IBUF_HD97 \mem_addr_IBUF[6]_inst 
       (.I(mem_addr[6]),
        .O(mem_addr_IBUF[6]));
  IBUF_HD98 \mem_addr_IBUF[7]_inst 
       (.I(mem_addr[7]),
        .O(mem_addr_IBUF[7]));
  IBUF_HD99 rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  OBUF size_error_o_OBUF_inst
       (.I(size_error_o_OBUF),
        .O(size_error_o));
endmodule

module Memory
   (addr_B0__45,
    \base_output_addr[2] ,
    \base_output_addr[3] ,
    addr_C0__45,
    \base_output_addr[5] ,
    \base_output_addr[2]_0 ,
    \base_output_addr[3]_0 ,
    Q,
    CLK,
    \Dout_reg[7]_0 ,
    \Dout_reg[0]_0 ,
    ADDR,
    \Dout_reg[15]_0 ,
    \Dout_reg[15]_1 ,
    \Dout_reg[0]_1 ,
    Din,
    \Dout_reg[15]_2 ,
    \Dout_reg[0]_2 ,
    base_output_addr_IBUF,
    addr_B1,
    addr_C1,
    SR,
    \Dout_reg[15]_3 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15);
  output [7:0]addr_B0__45;
  output \base_output_addr[2] ;
  output \base_output_addr[3] ;
  output [5:0]addr_C0__45;
  output \base_output_addr[5] ;
  output \base_output_addr[2]_0 ;
  output \base_output_addr[3]_0 ;
  output [15:0]Q;
  input CLK;
  input [7:0]\Dout_reg[7]_0 ;
  input \Dout_reg[0]_0 ;
  input [5:0]ADDR;
  input \Dout_reg[15]_0 ;
  input \Dout_reg[15]_1 ;
  input \Dout_reg[0]_1 ;
  input [7:0]Din;
  input \Dout_reg[15]_2 ;
  input \Dout_reg[0]_2 ;
  input [7:0]base_output_addr_IBUF;
  input [7:0]addr_B1;
  input [7:0]addr_C1;
  input [0:0]SR;
  input [0:0]\Dout_reg[15]_3 ;
  output lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;
  output lopt_6;
  output lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;

  wire [5:0]ADDR;
  wire CLK;
  wire [7:0]Din;
  wire \Dout[15]_i_23_n_0 ;
  wire \Dout[15]_i_24_n_0 ;
  wire \Dout[15]_i_25_n_0 ;
  wire \Dout_reg[0]_0 ;
  wire \Dout_reg[0]_1 ;
  wire \Dout_reg[0]_2 ;
  wire \Dout_reg[0]_lopt_replica_1 ;
  wire \Dout_reg[10]_lopt_replica_1 ;
  wire \Dout_reg[11]_lopt_replica_1 ;
  wire \Dout_reg[12]_lopt_replica_1 ;
  wire \Dout_reg[13]_lopt_replica_1 ;
  wire \Dout_reg[14]_lopt_replica_1 ;
  wire \Dout_reg[15]_0 ;
  wire \Dout_reg[15]_1 ;
  wire \Dout_reg[15]_2 ;
  wire [0:0]\Dout_reg[15]_3 ;
  wire \Dout_reg[15]_lopt_replica_1 ;
  wire \Dout_reg[1]_lopt_replica_1 ;
  wire \Dout_reg[2]_lopt_replica_1 ;
  wire \Dout_reg[3]_lopt_replica_1 ;
  wire \Dout_reg[4]_lopt_replica_1 ;
  wire \Dout_reg[5]_lopt_replica_1 ;
  wire \Dout_reg[6]_lopt_replica_1 ;
  wire [7:0]\Dout_reg[7]_0 ;
  wire \Dout_reg[7]_lopt_replica_1 ;
  wire \Dout_reg[8]_lopt_replica_1 ;
  wire \Dout_reg[9]_lopt_replica_1 ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [7:0]addr_B0__45;
  wire [7:0]addr_B1;
  wire [5:0]addr_C0__45;
  wire [7:0]addr_C1;
  wire \base_output_addr[2] ;
  wire \base_output_addr[2]_0 ;
  wire \base_output_addr[3] ;
  wire \base_output_addr[3]_0 ;
  wire \base_output_addr[5] ;
  wire [7:0]base_output_addr_IBUF;
  wire memory_reg_0_127_0_0__0_n_0;
  wire memory_reg_0_127_0_0__10_n_0;
  wire memory_reg_0_127_0_0__11_n_0;
  wire memory_reg_0_127_0_0__12_n_0;
  wire memory_reg_0_127_0_0__13_n_0;
  wire memory_reg_0_127_0_0__14_n_0;
  wire memory_reg_0_127_0_0__1_n_0;
  wire memory_reg_0_127_0_0__2_n_0;
  wire memory_reg_0_127_0_0__3_n_0;
  wire memory_reg_0_127_0_0__4_n_0;
  wire memory_reg_0_127_0_0__5_n_0;
  wire memory_reg_0_127_0_0__6_n_0;
  wire memory_reg_0_127_0_0__7_n_0;
  wire memory_reg_0_127_0_0__8_n_0;
  wire memory_reg_0_127_0_0__9_n_0;
  wire memory_reg_0_127_0_0_i_107_n_0;
  wire memory_reg_0_127_0_0_i_113_n_0;
  wire memory_reg_0_127_0_0_i_117_n_0;
  wire memory_reg_0_127_0_0_n_0;
  wire memory_reg_0_15_0_0__0_n_0;
  wire memory_reg_0_15_0_0__10_n_0;
  wire memory_reg_0_15_0_0__11_n_0;
  wire memory_reg_0_15_0_0__12_n_0;
  wire memory_reg_0_15_0_0__13_n_0;
  wire memory_reg_0_15_0_0__14_n_0;
  wire memory_reg_0_15_0_0__1_n_0;
  wire memory_reg_0_15_0_0__2_n_0;
  wire memory_reg_0_15_0_0__3_n_0;
  wire memory_reg_0_15_0_0__4_n_0;
  wire memory_reg_0_15_0_0__5_n_0;
  wire memory_reg_0_15_0_0__6_n_0;
  wire memory_reg_0_15_0_0__7_n_0;
  wire memory_reg_0_15_0_0__8_n_0;
  wire memory_reg_0_15_0_0__9_n_0;
  wire memory_reg_0_15_0_0_n_0;
  wire memory_reg_0_63_0_0__0_n_0;
  wire memory_reg_0_63_0_0__10_n_0;
  wire memory_reg_0_63_0_0__11_n_0;
  wire memory_reg_0_63_0_0__12_n_0;
  wire memory_reg_0_63_0_0__13_n_0;
  wire memory_reg_0_63_0_0__14_n_0;
  wire memory_reg_0_63_0_0__1_n_0;
  wire memory_reg_0_63_0_0__2_n_0;
  wire memory_reg_0_63_0_0__3_n_0;
  wire memory_reg_0_63_0_0__4_n_0;
  wire memory_reg_0_63_0_0__5_n_0;
  wire memory_reg_0_63_0_0__6_n_0;
  wire memory_reg_0_63_0_0__7_n_0;
  wire memory_reg_0_63_0_0__8_n_0;
  wire memory_reg_0_63_0_0__9_n_0;
  wire memory_reg_0_63_0_0_n_0;
  wire [15:0]p_0_out;

  assign lopt = \Dout_reg[0]_lopt_replica_1 ;
  assign lopt_1 = \Dout_reg[10]_lopt_replica_1 ;
  assign lopt_10 = \Dout_reg[4]_lopt_replica_1 ;
  assign lopt_11 = \Dout_reg[5]_lopt_replica_1 ;
  assign lopt_12 = \Dout_reg[6]_lopt_replica_1 ;
  assign lopt_13 = \Dout_reg[7]_lopt_replica_1 ;
  assign lopt_14 = \Dout_reg[8]_lopt_replica_1 ;
  assign lopt_15 = \Dout_reg[9]_lopt_replica_1 ;
  assign lopt_2 = \Dout_reg[11]_lopt_replica_1 ;
  assign lopt_3 = \Dout_reg[12]_lopt_replica_1 ;
  assign lopt_4 = \Dout_reg[13]_lopt_replica_1 ;
  assign lopt_5 = \Dout_reg[14]_lopt_replica_1 ;
  assign lopt_6 = \Dout_reg[15]_lopt_replica_1 ;
  assign lopt_7 = \Dout_reg[1]_lopt_replica_1 ;
  assign lopt_8 = \Dout_reg[2]_lopt_replica_1 ;
  assign lopt_9 = \Dout_reg[3]_lopt_replica_1 ;
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[0]_i_1 
       (.I0(memory_reg_0_127_0_0_n_0),
        .I1(memory_reg_0_63_0_0_n_0),
        .I2(memory_reg_0_15_0_0_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[10]_i_1 
       (.I0(memory_reg_0_127_0_0__9_n_0),
        .I1(memory_reg_0_63_0_0__9_n_0),
        .I2(memory_reg_0_15_0_0__9_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[11]_i_1 
       (.I0(memory_reg_0_127_0_0__10_n_0),
        .I1(memory_reg_0_63_0_0__10_n_0),
        .I2(memory_reg_0_15_0_0__10_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[12]_i_1 
       (.I0(memory_reg_0_127_0_0__11_n_0),
        .I1(memory_reg_0_63_0_0__11_n_0),
        .I2(memory_reg_0_15_0_0__11_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[13]_i_1 
       (.I0(memory_reg_0_127_0_0__12_n_0),
        .I1(memory_reg_0_63_0_0__12_n_0),
        .I2(memory_reg_0_15_0_0__12_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[14]_i_1 
       (.I0(memory_reg_0_127_0_0__13_n_0),
        .I1(memory_reg_0_63_0_0__13_n_0),
        .I2(memory_reg_0_15_0_0__13_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[14]));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \Dout[15]_i_17 
       (.I0(addr_B1[5]),
        .I1(base_output_addr_IBUF[5]),
        .I2(\Dout[15]_i_23_n_0 ),
        .I3(base_output_addr_IBUF[6]),
        .I4(addr_B1[6]),
        .I5(\Dout[15]_i_24_n_0 ),
        .O(addr_B0__45[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    \Dout[15]_i_21 
       (.I0(addr_C1[5]),
        .I1(base_output_addr_IBUF[5]),
        .I2(memory_reg_0_127_0_0_i_113_n_0),
        .O(\base_output_addr[5] ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \Dout[15]_i_22 
       (.I0(addr_C1[5]),
        .I1(base_output_addr_IBUF[5]),
        .I2(memory_reg_0_127_0_0_i_113_n_0),
        .I3(base_output_addr_IBUF[6]),
        .I4(addr_C1[6]),
        .I5(\Dout[15]_i_25_n_0 ),
        .O(addr_C0__45[5]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Dout[15]_i_23 
       (.I0(addr_B1[4]),
        .I1(base_output_addr_IBUF[4]),
        .I2(\base_output_addr[2] ),
        .I3(base_output_addr_IBUF[3]),
        .I4(addr_B1[3]),
        .O(\Dout[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[15]_i_24 
       (.I0(base_output_addr_IBUF[7]),
        .I1(addr_B1[7]),
        .O(\Dout[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[15]_i_25 
       (.I0(base_output_addr_IBUF[7]),
        .I1(addr_C1[7]),
        .O(\Dout[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[15]_i_3 
       (.I0(memory_reg_0_127_0_0__14_n_0),
        .I1(memory_reg_0_63_0_0__14_n_0),
        .I2(memory_reg_0_15_0_0__14_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[15]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[1]_i_1 
       (.I0(memory_reg_0_127_0_0__0_n_0),
        .I1(memory_reg_0_63_0_0__0_n_0),
        .I2(memory_reg_0_15_0_0__0_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[2]_i_1 
       (.I0(memory_reg_0_127_0_0__1_n_0),
        .I1(memory_reg_0_63_0_0__1_n_0),
        .I2(memory_reg_0_15_0_0__1_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[3]_i_1 
       (.I0(memory_reg_0_127_0_0__2_n_0),
        .I1(memory_reg_0_63_0_0__2_n_0),
        .I2(memory_reg_0_15_0_0__2_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[4]_i_1 
       (.I0(memory_reg_0_127_0_0__3_n_0),
        .I1(memory_reg_0_63_0_0__3_n_0),
        .I2(memory_reg_0_15_0_0__3_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[5]_i_1 
       (.I0(memory_reg_0_127_0_0__4_n_0),
        .I1(memory_reg_0_63_0_0__4_n_0),
        .I2(memory_reg_0_15_0_0__4_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[6]_i_1 
       (.I0(memory_reg_0_127_0_0__5_n_0),
        .I1(memory_reg_0_63_0_0__5_n_0),
        .I2(memory_reg_0_15_0_0__5_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[7]_i_1 
       (.I0(memory_reg_0_127_0_0__6_n_0),
        .I1(memory_reg_0_63_0_0__6_n_0),
        .I2(memory_reg_0_15_0_0__6_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[8]_i_1 
       (.I0(memory_reg_0_127_0_0__7_n_0),
        .I1(memory_reg_0_63_0_0__7_n_0),
        .I2(memory_reg_0_15_0_0__7_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'hF0AACCAA00AACCAA)) 
    \Dout[9]_i_1 
       (.I0(memory_reg_0_127_0_0__8_n_0),
        .I1(memory_reg_0_63_0_0__8_n_0),
        .I2(memory_reg_0_15_0_0__8_n_0),
        .I3(\Dout_reg[15]_2 ),
        .I4(\Dout_reg[15]_0 ),
        .I5(\Dout_reg[0]_2 ),
        .O(p_0_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[0]),
        .Q(\Dout_reg[0]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[10] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[10]),
        .Q(Q[10]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[10]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[10]),
        .Q(\Dout_reg[10]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[11] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[11]),
        .Q(Q[11]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[11]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[11]),
        .Q(\Dout_reg[11]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[12] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[12]),
        .Q(Q[12]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[12]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[12]),
        .Q(\Dout_reg[12]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[13] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[13]),
        .Q(Q[13]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[13]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[13]),
        .Q(\Dout_reg[13]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[14] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[14]),
        .Q(Q[14]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[14]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[14]),
        .Q(\Dout_reg[14]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[15] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[15]),
        .Q(Q[15]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[15]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[15]),
        .Q(\Dout_reg[15]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[1]),
        .Q(\Dout_reg[1]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[2]),
        .Q(\Dout_reg[2]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[3]),
        .Q(\Dout_reg[3]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[4]),
        .Q(\Dout_reg[4]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[5]),
        .Q(\Dout_reg[5]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[6]),
        .Q(\Dout_reg[6]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[7] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[7]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[7]),
        .Q(\Dout_reg[7]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[8] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[8]),
        .Q(Q[8]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[8]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[8]),
        .Q(\Dout_reg[8]_lopt_replica_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[9] 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[9]),
        .Q(Q[9]),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[9]_lopt_replica 
       (.C(CLK),
        .CE(\Dout_reg[15]_3 ),
        .D(p_0_out[9]),
        .Q(\Dout_reg[9]_lopt_replica_1 ),
        .R(SR));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1S_UNIQ_BASE_ memory_reg_0_127_0_0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [0]),
        .O(memory_reg_0_127_0_0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1S_HD1 memory_reg_0_127_0_0__0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [1]),
        .O(memory_reg_0_127_0_0__0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1S_HD2 memory_reg_0_127_0_0__1
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [2]),
        .O(memory_reg_0_127_0_0__1_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1S_HD3 memory_reg_0_127_0_0__10
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[3]),
        .O(memory_reg_0_127_0_0__10_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1S_HD4 memory_reg_0_127_0_0__11
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[4]),
        .O(memory_reg_0_127_0_0__11_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1S_HD5 memory_reg_0_127_0_0__12
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[5]),
        .O(memory_reg_0_127_0_0__12_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1S_HD6 memory_reg_0_127_0_0__13
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[6]),
        .O(memory_reg_0_127_0_0__13_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1S_HD7 memory_reg_0_127_0_0__14
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[7]),
        .O(memory_reg_0_127_0_0__14_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1S_HD8 memory_reg_0_127_0_0__2
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [3]),
        .O(memory_reg_0_127_0_0__2_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1S_HD9 memory_reg_0_127_0_0__3
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [4]),
        .O(memory_reg_0_127_0_0__3_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1S_HD10 memory_reg_0_127_0_0__4
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [5]),
        .O(memory_reg_0_127_0_0__4_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1S_HD11 memory_reg_0_127_0_0__5
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [6]),
        .O(memory_reg_0_127_0_0__5_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1S_HD12 memory_reg_0_127_0_0__6
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(\Dout_reg[7]_0 [7]),
        .O(memory_reg_0_127_0_0__6_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1S_HD13 memory_reg_0_127_0_0__7
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[0]),
        .O(memory_reg_0_127_0_0__7_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1S_HD14 memory_reg_0_127_0_0__8
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[1]),
        .O(memory_reg_0_127_0_0__8_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  (* INIT = "128'h00000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1S_HD15 memory_reg_0_127_0_0__9
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .A6(\Dout_reg[15]_0 ),
        .D(Din[2]),
        .O(memory_reg_0_127_0_0__9_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    memory_reg_0_127_0_0_i_103
       (.I0(\base_output_addr[2] ),
        .I1(base_output_addr_IBUF[3]),
        .I2(addr_B1[3]),
        .I3(addr_B1[4]),
        .I4(base_output_addr_IBUF[4]),
        .O(addr_B0__45[4]));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    memory_reg_0_127_0_0_i_105
       (.I0(addr_B1[3]),
        .I1(base_output_addr_IBUF[3]),
        .I2(\base_output_addr[2] ),
        .I3(base_output_addr_IBUF[4]),
        .I4(addr_B1[4]),
        .I5(memory_reg_0_127_0_0_i_117_n_0),
        .O(addr_B0__45[5]));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_107
       (.I0(base_output_addr_IBUF[5]),
        .I1(addr_C1[5]),
        .O(memory_reg_0_127_0_0_i_107_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    memory_reg_0_127_0_0_i_110
       (.I0(\Dout[15]_i_23_n_0 ),
        .I1(base_output_addr_IBUF[5]),
        .I2(addr_B1[5]),
        .I3(addr_B1[6]),
        .I4(base_output_addr_IBUF[6]),
        .O(addr_B0__45[6]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    memory_reg_0_127_0_0_i_113
       (.I0(addr_C1[4]),
        .I1(base_output_addr_IBUF[4]),
        .I2(\base_output_addr[2]_0 ),
        .I3(base_output_addr_IBUF[3]),
        .I4(addr_C1[3]),
        .O(memory_reg_0_127_0_0_i_113_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_117
       (.I0(base_output_addr_IBUF[5]),
        .I1(addr_B1[5]),
        .O(memory_reg_0_127_0_0_i_117_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_120
       (.I0(base_output_addr_IBUF[3]),
        .I1(addr_C1[3]),
        .O(\base_output_addr[3]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_121
       (.I0(base_output_addr_IBUF[3]),
        .I1(addr_B1[3]),
        .O(\base_output_addr[3] ));
  LUT2 #(
    .INIT(4'h6)) 
    memory_reg_0_127_0_0_i_32
       (.I0(base_output_addr_IBUF[0]),
        .I1(addr_B1[0]),
        .O(addr_B0__45[0]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    memory_reg_0_127_0_0_i_45
       (.I0(addr_B1[0]),
        .I1(base_output_addr_IBUF[0]),
        .I2(base_output_addr_IBUF[1]),
        .I3(addr_B1[1]),
        .I4(addr_B1[2]),
        .I5(base_output_addr_IBUF[2]),
        .O(addr_B0__45[2]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    memory_reg_0_127_0_0_i_48
       (.I0(addr_C1[0]),
        .I1(base_output_addr_IBUF[0]),
        .I2(base_output_addr_IBUF[1]),
        .I3(addr_C1[1]),
        .I4(addr_C1[2]),
        .I5(base_output_addr_IBUF[2]),
        .O(addr_C0__45[0]));
  LUT3 #(
    .INIT(8'h96)) 
    memory_reg_0_127_0_0_i_54
       (.I0(\base_output_addr[2] ),
        .I1(addr_B1[3]),
        .I2(base_output_addr_IBUF[3]),
        .O(addr_B0__45[3]));
  LUT3 #(
    .INIT(8'h96)) 
    memory_reg_0_127_0_0_i_57
       (.I0(\base_output_addr[2]_0 ),
        .I1(addr_C1[3]),
        .I2(base_output_addr_IBUF[3]),
        .O(addr_C0__45[1]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    memory_reg_0_127_0_0_i_67
       (.I0(\base_output_addr[2]_0 ),
        .I1(base_output_addr_IBUF[3]),
        .I2(addr_C1[3]),
        .I3(addr_C1[4]),
        .I4(base_output_addr_IBUF[4]),
        .O(addr_C0__45[2]));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    memory_reg_0_127_0_0_i_77
       (.I0(addr_C1[3]),
        .I1(base_output_addr_IBUF[3]),
        .I2(\base_output_addr[2]_0 ),
        .I3(base_output_addr_IBUF[4]),
        .I4(addr_C1[4]),
        .I5(memory_reg_0_127_0_0_i_107_n_0),
        .O(addr_C0__45[3]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    memory_reg_0_127_0_0_i_87
       (.I0(memory_reg_0_127_0_0_i_113_n_0),
        .I1(base_output_addr_IBUF[5]),
        .I2(addr_C1[5]),
        .I3(addr_C1[6]),
        .I4(base_output_addr_IBUF[6]),
        .O(addr_C0__45[4]));
  LUT4 #(
    .INIT(16'h8778)) 
    memory_reg_0_127_0_0_i_91
       (.I0(base_output_addr_IBUF[0]),
        .I1(addr_B1[0]),
        .I2(addr_B1[1]),
        .I3(base_output_addr_IBUF[1]),
        .O(addr_B0__45[1]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    memory_reg_0_127_0_0_i_98
       (.I0(addr_B1[2]),
        .I1(base_output_addr_IBUF[2]),
        .I2(addr_B1[0]),
        .I3(base_output_addr_IBUF[0]),
        .I4(base_output_addr_IBUF[1]),
        .I5(addr_B1[1]),
        .O(\base_output_addr[2] ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    memory_reg_0_127_0_0_i_99
       (.I0(addr_C1[2]),
        .I1(base_output_addr_IBUF[2]),
        .I2(addr_C1[0]),
        .I3(base_output_addr_IBUF[0]),
        .I4(base_output_addr_IBUF[1]),
        .I5(addr_C1[1]),
        .O(\base_output_addr[2]_0 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_UNIQ_BASE_ memory_reg_0_15_0_0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [0]),
        .O(memory_reg_0_15_0_0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD16 memory_reg_0_15_0_0__0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [1]),
        .O(memory_reg_0_15_0_0__0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD17 memory_reg_0_15_0_0__1
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [2]),
        .O(memory_reg_0_15_0_0__1_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD18 memory_reg_0_15_0_0__10
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[3]),
        .O(memory_reg_0_15_0_0__10_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD19 memory_reg_0_15_0_0__11
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[4]),
        .O(memory_reg_0_15_0_0__11_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD20 memory_reg_0_15_0_0__12
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[5]),
        .O(memory_reg_0_15_0_0__12_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD21 memory_reg_0_15_0_0__13
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[6]),
        .O(memory_reg_0_15_0_0__13_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD22 memory_reg_0_15_0_0__14
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[7]),
        .O(memory_reg_0_15_0_0__14_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD23 memory_reg_0_15_0_0__2
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [3]),
        .O(memory_reg_0_15_0_0__2_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD24 memory_reg_0_15_0_0__3
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [4]),
        .O(memory_reg_0_15_0_0__3_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD25 memory_reg_0_15_0_0__4
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [5]),
        .O(memory_reg_0_15_0_0__4_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD26 memory_reg_0_15_0_0__5
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [6]),
        .O(memory_reg_0_15_0_0__5_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD27 memory_reg_0_15_0_0__6
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(\Dout_reg[7]_0 [7]),
        .O(memory_reg_0_15_0_0__6_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD28 memory_reg_0_15_0_0__7
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[0]),
        .O(memory_reg_0_15_0_0__7_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD29 memory_reg_0_15_0_0__8
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[1]),
        .O(memory_reg_0_15_0_0__8_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "200" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD30 memory_reg_0_15_0_0__9
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(1'b0),
        .D(Din[2]),
        .O(memory_reg_0_15_0_0__9_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[0]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S_UNIQ_BASE_ memory_reg_0_63_0_0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [0]),
        .O(memory_reg_0_63_0_0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S_HD31 memory_reg_0_63_0_0__0
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [1]),
        .O(memory_reg_0_63_0_0__0_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S_HD32 memory_reg_0_63_0_0__1
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [2]),
        .O(memory_reg_0_63_0_0__1_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S_HD33 memory_reg_0_63_0_0__10
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[3]),
        .O(memory_reg_0_63_0_0__10_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S_HD34 memory_reg_0_63_0_0__11
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[4]),
        .O(memory_reg_0_63_0_0__11_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S_HD35 memory_reg_0_63_0_0__12
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[5]),
        .O(memory_reg_0_63_0_0__12_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S_HD36 memory_reg_0_63_0_0__13
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[6]),
        .O(memory_reg_0_63_0_0__13_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S_HD37 memory_reg_0_63_0_0__14
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[7]),
        .O(memory_reg_0_63_0_0__14_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S_HD38 memory_reg_0_63_0_0__2
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [3]),
        .O(memory_reg_0_63_0_0__2_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S_HD39 memory_reg_0_63_0_0__3
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [4]),
        .O(memory_reg_0_63_0_0__3_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S_HD40 memory_reg_0_63_0_0__4
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [5]),
        .O(memory_reg_0_63_0_0__4_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S_HD41 memory_reg_0_63_0_0__5
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [6]),
        .O(memory_reg_0_63_0_0__5_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S_HD42 memory_reg_0_63_0_0__6
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(\Dout_reg[7]_0 [7]),
        .O(memory_reg_0_63_0_0__6_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S_HD43 memory_reg_0_63_0_0__7
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[0]),
        .O(memory_reg_0_63_0_0__7_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S_HD44 memory_reg_0_63_0_0__8
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[1]),
        .O(memory_reg_0_63_0_0__8_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "3216" *) 
  (* RTL_RAM_NAME = "DATAPATH_INST/Memory_ins/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S_HD45 memory_reg_0_63_0_0__9
       (.A0(ADDR[0]),
        .A1(ADDR[1]),
        .A2(ADDR[2]),
        .A3(ADDR[3]),
        .A4(ADDR[4]),
        .A5(ADDR[5]),
        .D(Din[2]),
        .O(memory_reg_0_63_0_0__9_n_0),
        .WCLK(CLK),
        .WE(\Dout_reg[15]_1 ));
endmodule

module Regn
   (DI,
    Q,
    S,
    \res_int_reg[7] ,
    \res_int_reg[7]_0 ,
    \res_int_reg[7]_1 ,
    \res_int_reg[7]_2 ,
    \Q_reg[0]_0 ,
    D,
    CLK,
    AR);
  output [0:0]DI;
  output [15:0]Q;
  output [0:0]S;
  input [1:0]\res_int_reg[7] ;
  input [0:0]\res_int_reg[7]_0 ;
  input [0:0]\res_int_reg[7]_1 ;
  input \res_int_reg[7]_2 ;
  input [0:0]\Q_reg[0]_0 ;
  input [15:0]D;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]Q;
  wire [0:0]\Q_reg[0]_0 ;
  wire [0:0]S;
  wire [1:0]\res_int_reg[7] ;
  wire [0:0]\res_int_reg[7]_0 ;
  wire [0:0]\res_int_reg[7]_1 ;
  wire \res_int_reg[7]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[10] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[11] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[12] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[13] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[14] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[15] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[8] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[9] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_14
       (.I0(DI),
        .I1(\res_int_reg[7]_2 ),
        .I2(Q[2]),
        .I3(\res_int_reg[7]_1 ),
        .I4(\res_int_reg[7]_0 ),
        .I5(\res_int_reg[7] [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h20BABA20BA2020BA)) 
    res_int0__0_carry_i_6
       (.I0(Q[1]),
        .I1(\res_int_reg[7] [0]),
        .I2(Q[0]),
        .I3(\res_int_reg[7]_0 ),
        .I4(\res_int_reg[7]_1 ),
        .I5(\res_int_reg[7] [1]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "Regn" *) 
module Regn_1
   (S,
    Q,
    DI,
    \Q_reg[14]_0 ,
    \res_int_reg[15] ,
    \res_int_reg[15]_0 ,
    \res_int_reg[15]_1 ,
    \res_int_reg[15]_2 ,
    \Q_reg[0]_0 ,
    D,
    CLK,
    AR);
  output [0:0]S;
  output [15:0]Q;
  output [0:0]DI;
  output [0:0]\Q_reg[14]_0 ;
  input [2:0]\res_int_reg[15] ;
  input [2:0]\res_int_reg[15]_0 ;
  input [1:0]\res_int_reg[15]_1 ;
  input \res_int_reg[15]_2 ;
  input [0:0]\Q_reg[0]_0 ;
  input [15:0]D;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]Q;
  wire [0:0]\Q_reg[0]_0 ;
  wire [0:0]\Q_reg[14]_0 ;
  wire [0:0]S;
  wire res_int0__0_carry__0_i_22_n_0;
  wire [2:0]\res_int_reg[15] ;
  wire [2:0]\res_int_reg[15]_0 ;
  wire [1:0]\res_int_reg[15]_1 ;
  wire \res_int_reg[15]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[10] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[11] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[12] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[13] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[14] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[15] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[8] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[9] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[9]),
        .Q(Q[9]));
  LUT3 #(
    .INIT(8'h8E)) 
    res_int0__0_carry__0_i_22
       (.I0(Q[13]),
        .I1(\res_int_reg[15] [1]),
        .I2(\res_int_reg[15]_0 [1]),
        .O(res_int0__0_carry__0_i_22_n_0));
  LUT6 #(
    .INIT(64'h871E1E78E187871E)) 
    res_int0__0_carry__0_i_8
       (.I0(res_int0__0_carry__0_i_22_n_0),
        .I1(\res_int_reg[15]_1 [1]),
        .I2(\res_int_reg[15]_2 ),
        .I3(Q[14]),
        .I4(\res_int_reg[15] [2]),
        .I5(\res_int_reg[15]_0 [2]),
        .O(\Q_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    res_int0__0_carry_i_16
       (.I0(Q[0]),
        .I1(\res_int_reg[15] [0]),
        .I2(\res_int_reg[15]_0 [0]),
        .I3(\res_int_reg[15]_1 [0]),
        .O(S));
  LUT2 #(
    .INIT(4'h9)) 
    res_int0__0_carry_i_8
       (.I0(Q[0]),
        .I1(\res_int_reg[15] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "Regn" *) 
module Regn_2
   (\Q_reg[15]_0 ,
    Q,
    res_int0__0_carry__0_i_8,
    res_int0__0_carry__0_i_8_0,
    res_int0__0_carry__0_i_8_1,
    \Q_reg[0]_0 ,
    D,
    CLK,
    AR);
  output \Q_reg[15]_0 ;
  output [14:0]Q;
  input [0:0]res_int0__0_carry__0_i_8;
  input [0:0]res_int0__0_carry__0_i_8_0;
  input [0:0]res_int0__0_carry__0_i_8_1;
  input [0:0]\Q_reg[0]_0 ;
  input [15:0]D;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire [15:15]C;
  wire CLK;
  wire [15:0]D;
  wire [14:0]Q;
  wire [0:0]\Q_reg[0]_0 ;
  wire \Q_reg[15]_0 ;
  wire [0:0]res_int0__0_carry__0_i_8;
  wire [0:0]res_int0__0_carry__0_i_8_0;
  wire [0:0]res_int0__0_carry__0_i_8_1;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[10] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[11] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[12] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[13] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[14] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[15] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[15]),
        .Q(C));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[8] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[9] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(D[9]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'h9669)) 
    res_int0__0_carry__0_i_23
       (.I0(C),
        .I1(res_int0__0_carry__0_i_8),
        .I2(res_int0__0_carry__0_i_8_0),
        .I3(res_int0__0_carry__0_i_8_1),
        .O(\Q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "Regn" *) 
module Regn_3
   (Q,
    \Q_reg[2]_0 ,
    DI,
    \Q_reg[13]_0 ,
    S,
    \Q_reg[14]_0 ,
    res_int0__0_carry__0_i_9_0,
    res_int0__0_carry__0_i_9_1,
    \res_int_reg[15] ,
    \Q_reg[0]_0 ,
    \Q_reg[15]_0 ,
    CLK,
    AR);
  output [4:0]Q;
  output \Q_reg[2]_0 ;
  output [5:0]DI;
  output [6:0]\Q_reg[13]_0 ;
  output [5:0]S;
  output [6:0]\Q_reg[14]_0 ;
  input [14:0]res_int0__0_carry__0_i_9_0;
  input [14:0]res_int0__0_carry__0_i_9_1;
  input [14:0]\res_int_reg[15] ;
  input [0:0]\Q_reg[0]_0 ;
  input [15:0]\Q_reg[15]_0 ;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [5:0]DI;
  wire [12:2]D_0;
  wire [4:0]Q;
  wire [0:0]\Q_reg[0]_0 ;
  wire [6:0]\Q_reg[13]_0 ;
  wire [6:0]\Q_reg[14]_0 ;
  wire [15:0]\Q_reg[15]_0 ;
  wire \Q_reg[2]_0 ;
  wire [5:0]S;
  wire res_int0__0_carry__0_i_16_n_0;
  wire res_int0__0_carry__0_i_17_n_0;
  wire res_int0__0_carry__0_i_18_n_0;
  wire res_int0__0_carry__0_i_19_n_0;
  wire res_int0__0_carry__0_i_20_n_0;
  wire res_int0__0_carry__0_i_21_n_0;
  wire res_int0__0_carry__0_i_24_n_0;
  wire [14:0]res_int0__0_carry__0_i_9_0;
  wire [14:0]res_int0__0_carry__0_i_9_1;
  wire res_int0__0_carry_i_17_n_0;
  wire res_int0__0_carry_i_18_n_0;
  wire res_int0__0_carry_i_19_n_0;
  wire res_int0__0_carry_i_20_n_0;
  wire res_int0__0_carry_i_22_n_0;
  wire res_int0__0_carry_i_23_n_0;
  wire [14:0]\res_int_reg[15] ;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[10] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [10]),
        .Q(D_0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[11] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [11]),
        .Q(D_0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[12] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [12]),
        .Q(D_0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[13] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [13]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[14] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [14]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[15] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [15]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [2]),
        .Q(D_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [3]),
        .Q(D_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [4]),
        .Q(D_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [5]),
        .Q(D_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [6]),
        .Q(D_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [7]),
        .Q(D_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[8] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [8]),
        .Q(D_0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[9] 
       (.C(CLK),
        .CE(\Q_reg[0]_0 ),
        .CLR(AR),
        .D(\Q_reg[15]_0 [9]),
        .Q(D_0[9]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_1
       (.I0(\res_int_reg[15] [13]),
        .I1(res_int0__0_carry__0_i_16_n_0),
        .I2(D_0[12]),
        .I3(res_int0__0_carry__0_i_9_1[12]),
        .I4(res_int0__0_carry__0_i_9_0[12]),
        .O(\Q_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_10
       (.I0(\Q_reg[13]_0 [5]),
        .I1(res_int0__0_carry__0_i_16_n_0),
        .I2(\res_int_reg[15] [13]),
        .I3(res_int0__0_carry__0_i_9_0[12]),
        .I4(res_int0__0_carry__0_i_9_1[12]),
        .I5(D_0[12]),
        .O(\Q_reg[14]_0 [5]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_11
       (.I0(\Q_reg[13]_0 [4]),
        .I1(res_int0__0_carry__0_i_17_n_0),
        .I2(\res_int_reg[15] [12]),
        .I3(res_int0__0_carry__0_i_9_0[11]),
        .I4(res_int0__0_carry__0_i_9_1[11]),
        .I5(D_0[11]),
        .O(\Q_reg[14]_0 [4]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_12
       (.I0(\Q_reg[13]_0 [3]),
        .I1(res_int0__0_carry__0_i_18_n_0),
        .I2(\res_int_reg[15] [11]),
        .I3(res_int0__0_carry__0_i_9_0[10]),
        .I4(res_int0__0_carry__0_i_9_1[10]),
        .I5(D_0[10]),
        .O(\Q_reg[14]_0 [3]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_13
       (.I0(\Q_reg[13]_0 [2]),
        .I1(res_int0__0_carry__0_i_19_n_0),
        .I2(\res_int_reg[15] [10]),
        .I3(res_int0__0_carry__0_i_9_0[9]),
        .I4(res_int0__0_carry__0_i_9_1[9]),
        .I5(D_0[9]),
        .O(\Q_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_14
       (.I0(\Q_reg[13]_0 [1]),
        .I1(res_int0__0_carry__0_i_20_n_0),
        .I2(\res_int_reg[15] [9]),
        .I3(res_int0__0_carry__0_i_9_0[8]),
        .I4(res_int0__0_carry__0_i_9_1[8]),
        .I5(D_0[8]),
        .O(\Q_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_15
       (.I0(\Q_reg[13]_0 [0]),
        .I1(res_int0__0_carry__0_i_21_n_0),
        .I2(\res_int_reg[15] [8]),
        .I3(res_int0__0_carry__0_i_9_0[7]),
        .I4(res_int0__0_carry__0_i_9_1[7]),
        .I5(D_0[7]),
        .O(\Q_reg[14]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_16
       (.I0(Q[2]),
        .I1(res_int0__0_carry__0_i_9_0[13]),
        .I2(res_int0__0_carry__0_i_9_1[13]),
        .O(res_int0__0_carry__0_i_16_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_17
       (.I0(D_0[12]),
        .I1(res_int0__0_carry__0_i_9_0[12]),
        .I2(res_int0__0_carry__0_i_9_1[12]),
        .O(res_int0__0_carry__0_i_17_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_18
       (.I0(D_0[11]),
        .I1(res_int0__0_carry__0_i_9_0[11]),
        .I2(res_int0__0_carry__0_i_9_1[11]),
        .O(res_int0__0_carry__0_i_18_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_19
       (.I0(D_0[10]),
        .I1(res_int0__0_carry__0_i_9_0[10]),
        .I2(res_int0__0_carry__0_i_9_1[10]),
        .O(res_int0__0_carry__0_i_19_n_0));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_2
       (.I0(\res_int_reg[15] [12]),
        .I1(res_int0__0_carry__0_i_17_n_0),
        .I2(D_0[11]),
        .I3(res_int0__0_carry__0_i_9_1[11]),
        .I4(res_int0__0_carry__0_i_9_0[11]),
        .O(\Q_reg[13]_0 [5]));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_20
       (.I0(D_0[9]),
        .I1(res_int0__0_carry__0_i_9_0[9]),
        .I2(res_int0__0_carry__0_i_9_1[9]),
        .O(res_int0__0_carry__0_i_20_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_21
       (.I0(D_0[8]),
        .I1(res_int0__0_carry__0_i_9_0[8]),
        .I2(res_int0__0_carry__0_i_9_1[8]),
        .O(res_int0__0_carry__0_i_21_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry__0_i_24
       (.I0(Q[3]),
        .I1(res_int0__0_carry__0_i_9_0[14]),
        .I2(res_int0__0_carry__0_i_9_1[14]),
        .O(res_int0__0_carry__0_i_24_n_0));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_3
       (.I0(\res_int_reg[15] [11]),
        .I1(res_int0__0_carry__0_i_18_n_0),
        .I2(D_0[10]),
        .I3(res_int0__0_carry__0_i_9_1[10]),
        .I4(res_int0__0_carry__0_i_9_0[10]),
        .O(\Q_reg[13]_0 [4]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_4
       (.I0(\res_int_reg[15] [10]),
        .I1(res_int0__0_carry__0_i_19_n_0),
        .I2(D_0[9]),
        .I3(res_int0__0_carry__0_i_9_1[9]),
        .I4(res_int0__0_carry__0_i_9_0[9]),
        .O(\Q_reg[13]_0 [3]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_5
       (.I0(\res_int_reg[15] [9]),
        .I1(res_int0__0_carry__0_i_20_n_0),
        .I2(D_0[8]),
        .I3(res_int0__0_carry__0_i_9_1[8]),
        .I4(res_int0__0_carry__0_i_9_0[8]),
        .O(\Q_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_6
       (.I0(\res_int_reg[15] [8]),
        .I1(res_int0__0_carry__0_i_21_n_0),
        .I2(D_0[7]),
        .I3(res_int0__0_carry__0_i_9_1[7]),
        .I4(res_int0__0_carry__0_i_9_0[7]),
        .O(\Q_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry__0_i_7
       (.I0(\res_int_reg[15] [7]),
        .I1(res_int0__0_carry_i_22_n_0),
        .I2(D_0[6]),
        .I3(res_int0__0_carry__0_i_9_1[6]),
        .I4(res_int0__0_carry__0_i_9_0[6]),
        .O(\Q_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry__0_i_9
       (.I0(\Q_reg[13]_0 [6]),
        .I1(res_int0__0_carry__0_i_24_n_0),
        .I2(\res_int_reg[15] [14]),
        .I3(res_int0__0_carry__0_i_9_0[13]),
        .I4(res_int0__0_carry__0_i_9_1[13]),
        .I5(Q[2]),
        .O(\Q_reg[14]_0 [6]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry_i_1
       (.I0(\res_int_reg[15] [6]),
        .I1(res_int0__0_carry_i_17_n_0),
        .I2(D_0[5]),
        .I3(res_int0__0_carry__0_i_9_1[5]),
        .I4(res_int0__0_carry__0_i_9_0[5]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_10
       (.I0(DI[4]),
        .I1(res_int0__0_carry_i_17_n_0),
        .I2(\res_int_reg[15] [6]),
        .I3(res_int0__0_carry__0_i_9_0[5]),
        .I4(res_int0__0_carry__0_i_9_1[5]),
        .I5(D_0[5]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_11
       (.I0(DI[3]),
        .I1(res_int0__0_carry_i_18_n_0),
        .I2(\res_int_reg[15] [5]),
        .I3(res_int0__0_carry__0_i_9_0[4]),
        .I4(res_int0__0_carry__0_i_9_1[4]),
        .I5(D_0[4]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_12
       (.I0(DI[2]),
        .I1(res_int0__0_carry_i_19_n_0),
        .I2(\res_int_reg[15] [4]),
        .I3(res_int0__0_carry__0_i_9_0[3]),
        .I4(res_int0__0_carry__0_i_9_1[3]),
        .I5(D_0[3]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_13
       (.I0(DI[1]),
        .I1(res_int0__0_carry_i_20_n_0),
        .I2(\res_int_reg[15] [3]),
        .I3(res_int0__0_carry__0_i_9_0[2]),
        .I4(res_int0__0_carry__0_i_9_1[2]),
        .I5(D_0[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hB44BB44BB44B4BB4)) 
    res_int0__0_carry_i_15
       (.I0(Q[0]),
        .I1(\res_int_reg[15] [0]),
        .I2(\res_int_reg[15] [1]),
        .I3(res_int0__0_carry_i_23_n_0),
        .I4(res_int0__0_carry__0_i_9_0[0]),
        .I5(res_int0__0_carry__0_i_9_1[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_17
       (.I0(D_0[6]),
        .I1(res_int0__0_carry__0_i_9_0[6]),
        .I2(res_int0__0_carry__0_i_9_1[6]),
        .O(res_int0__0_carry_i_17_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_18
       (.I0(D_0[5]),
        .I1(res_int0__0_carry__0_i_9_0[5]),
        .I2(res_int0__0_carry__0_i_9_1[5]),
        .O(res_int0__0_carry_i_18_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_19
       (.I0(D_0[4]),
        .I1(res_int0__0_carry__0_i_9_0[4]),
        .I2(res_int0__0_carry__0_i_9_1[4]),
        .O(res_int0__0_carry_i_19_n_0));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry_i_2
       (.I0(\res_int_reg[15] [5]),
        .I1(res_int0__0_carry_i_18_n_0),
        .I2(D_0[4]),
        .I3(res_int0__0_carry__0_i_9_1[4]),
        .I4(res_int0__0_carry__0_i_9_0[4]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_20
       (.I0(D_0[3]),
        .I1(res_int0__0_carry__0_i_9_0[3]),
        .I2(res_int0__0_carry__0_i_9_1[3]),
        .O(res_int0__0_carry_i_20_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_21
       (.I0(D_0[2]),
        .I1(res_int0__0_carry__0_i_9_0[2]),
        .I2(res_int0__0_carry__0_i_9_1[2]),
        .O(\Q_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_22
       (.I0(D_0[7]),
        .I1(res_int0__0_carry__0_i_9_0[7]),
        .I2(res_int0__0_carry__0_i_9_1[7]),
        .O(res_int0__0_carry_i_22_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    res_int0__0_carry_i_23
       (.I0(Q[1]),
        .I1(res_int0__0_carry__0_i_9_0[1]),
        .I2(res_int0__0_carry__0_i_9_1[1]),
        .O(res_int0__0_carry_i_23_n_0));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry_i_3
       (.I0(\res_int_reg[15] [4]),
        .I1(res_int0__0_carry_i_19_n_0),
        .I2(D_0[3]),
        .I3(res_int0__0_carry__0_i_9_1[3]),
        .I4(res_int0__0_carry__0_i_9_0[3]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry_i_4
       (.I0(\res_int_reg[15] [3]),
        .I1(res_int0__0_carry_i_20_n_0),
        .I2(D_0[2]),
        .I3(res_int0__0_carry__0_i_9_1[2]),
        .I4(res_int0__0_carry__0_i_9_0[2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    res_int0__0_carry_i_5
       (.I0(\res_int_reg[15] [2]),
        .I1(\Q_reg[2]_0 ),
        .I2(Q[1]),
        .I3(res_int0__0_carry__0_i_9_1[1]),
        .I4(res_int0__0_carry__0_i_9_0[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    res_int0__0_carry_i_7
       (.I0(res_int0__0_carry__0_i_9_1[1]),
        .I1(res_int0__0_carry__0_i_9_0[1]),
        .I2(Q[1]),
        .I3(\res_int_reg[15] [1]),
        .I4(\res_int_reg[15] [0]),
        .I5(Q[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    res_int0__0_carry_i_9
       (.I0(DI[5]),
        .I1(res_int0__0_carry_i_22_n_0),
        .I2(\res_int_reg[15] [7]),
        .I3(res_int0__0_carry__0_i_9_0[6]),
        .I4(res_int0__0_carry__0_i_9_1[6]),
        .I5(D_0[6]),
        .O(S[5]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
