/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains error check function depend on hardware.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL40-DRV
 **
 ** (c) 2014-2017, Cypress Semiconductor Corporation. All rights reserved.
 **
 ** Warranty and Disclaimer
 **
 ** This software product is property of Cypress Semiconductor Corporation or
 ** its subsidiaries.
 ** Any use and/or distribution rights for this software product are provided
 ** only under the Cypress Software License Agreement.
 ** Any use and/or distribution of this software product not in accordance with
 ** the terms of the Cypress Software License Agreement are unauthorized and
 ** shall constitute an infringement of Cypress intellectual property rights.
*/
/*==================[inclusions]=============================================*/
#include <Port.h>                 /* include specific API part */
#include <Port_CheckParameter.h>  /* interface header for error check function depend on hardware */

/*==================[macros]=================================================*/
/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
#define PORT_START_SEC_CODE
#include <MemMap.h>


/*--------------------- Check Resource Input ID IS Valid---------------------*/
/** \brief Port_Der_IsResourceInputIdValid() check Resource Input Id
 **
 ** This function check Resource Input Id.
 **
 ** \param[in]  resInput   id of resource input
 ** \return result of check PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean, PORT_CODE) Port_Der_IsResourceInputIdValid
(
  Port_ResourceInputType resInput
)
{
  boolean result;
  
  if (    (resInput == PORT_RESOURCEINPUT_SCL16)
       || (resInput == PORT_RESOURCEINPUT_SDA16)
       || (resInput == PORT_RESOURCEINPUT_MFS16_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SCL17)
       || (resInput == PORT_RESOURCEINPUT_SDA17)
       || (resInput == PORT_RESOURCEINPUT_MFS17_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN0)
       || (resInput == PORT_RESOURCEINPUT_SCK0)
       || (resInput == PORT_RESOURCEINPUT_MFS0_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN1)
       || (resInput == PORT_RESOURCEINPUT_SCK1)
       || (resInput == PORT_RESOURCEINPUT_MFS1_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_MFS2_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_MFS3_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SCL4)
       || (resInput == PORT_RESOURCEINPUT_SDA4)
       || (resInput == PORT_RESOURCEINPUT_MFS4_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN8)
       || (resInput == PORT_RESOURCEINPUT_SCK8)
       || (resInput == PORT_RESOURCEINPUT_MFS8_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN9)
       || (resInput == PORT_RESOURCEINPUT_SCK9)
       || (resInput == PORT_RESOURCEINPUT_MFS9_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN10)
       || (resInput == PORT_RESOURCEINPUT_SCK10)
       || (resInput == PORT_RESOURCEINPUT_SCL10)
       || (resInput == PORT_RESOURCEINPUT_SDA10)
       || (resInput == PORT_RESOURCEINPUT_MFS10_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SIN11)
       || (resInput == PORT_RESOURCEINPUT_SCK11)
       || (resInput == PORT_RESOURCEINPUT_MFS11_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_SCL12)
       || (resInput == PORT_RESOURCEINPUT_SDA12)
       || (resInput == PORT_RESOURCEINPUT_MFS12_TRIGGER)
       || (resInput == PORT_RESOURCEINPUT_RX5)
       || (resInput == PORT_RESOURCEINPUT_RX6)
       || (resInput == PORT_RESOURCEINPUT_RX0)
       || (resInput == PORT_RESOURCEINPUT_RX1)
       || (resInput == PORT_RESOURCEINPUT_TIN48)
       || (resInput == PORT_RESOURCEINPUT_TIN49)
       || (resInput == PORT_RESOURCEINPUT_TIN0)
       || (resInput == PORT_RESOURCEINPUT_TIN1)
       || (resInput == PORT_RESOURCEINPUT_TIN2)
       || (resInput == PORT_RESOURCEINPUT_TIN3)
       || (resInput == PORT_RESOURCEINPUT_TIN16)
       || (resInput == PORT_RESOURCEINPUT_TIN17)
       || (resInput == PORT_RESOURCEINPUT_TIN18)
       || (resInput == PORT_RESOURCEINPUT_TIN19)
       || (resInput == PORT_RESOURCEINPUT_TIN32)
       || (resInput == PORT_RESOURCEINPUT_TIN33)
       || (resInput == PORT_RESOURCEINPUT_TIN34)
       || (resInput == PORT_RESOURCEINPUT_TIN35)
       || (resInput == PORT_RESOURCEINPUT_EINT0)
       || (resInput == PORT_RESOURCEINPUT_EINT1)
       || (resInput == PORT_RESOURCEINPUT_EINT2)
       || (resInput == PORT_RESOURCEINPUT_EINT3)
       || (resInput == PORT_RESOURCEINPUT_EINT4)
       || (resInput == PORT_RESOURCEINPUT_EINT5)
       || (resInput == PORT_RESOURCEINPUT_EINT6)
       || (resInput == PORT_RESOURCEINPUT_EINT7)
       || (resInput == PORT_RESOURCEINPUT_EINT8)
       || (resInput == PORT_RESOURCEINPUT_EINT9)
       || (resInput == PORT_RESOURCEINPUT_EINT10)
       || (resInput == PORT_RESOURCEINPUT_EINT11)
       || (resInput == PORT_RESOURCEINPUT_EINT12)
       || (resInput == PORT_RESOURCEINPUT_EINT13)
       || (resInput == PORT_RESOURCEINPUT_EINT14)
       || (resInput == PORT_RESOURCEINPUT_EINT15)
       || (resInput == PORT_RESOURCEINPUT_FRT0_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT1_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT2_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT3_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT4_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT5_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT6_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT7_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT8_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT9_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT10_TEXT)
       || (resInput == PORT_RESOURCEINPUT_FRT11_TEXT)
       || (resInput == PORT_RESOURCEINPUT_OCU0_T)
       || (resInput == PORT_RESOURCEINPUT_OCU0_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU0_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU1_T)
       || (resInput == PORT_RESOURCEINPUT_OCU1_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU1_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU2_T)
       || (resInput == PORT_RESOURCEINPUT_OCU2_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU2_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU3_T)
       || (resInput == PORT_RESOURCEINPUT_OCU3_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU3_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU4_T)
       || (resInput == PORT_RESOURCEINPUT_OCU4_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU4_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU5_T)
       || (resInput == PORT_RESOURCEINPUT_OCU5_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU5_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU6_T)
       || (resInput == PORT_RESOURCEINPUT_OCU6_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU6_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU7_T)
       || (resInput == PORT_RESOURCEINPUT_OCU7_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU7_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU8_T)
       || (resInput == PORT_RESOURCEINPUT_OCU8_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU8_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU9_T)
       || (resInput == PORT_RESOURCEINPUT_OCU9_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU9_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU10_T)
       || (resInput == PORT_RESOURCEINPUT_OCU10_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU10_MOD1)
       || (resInput == PORT_RESOURCEINPUT_OCU11_T)
       || (resInput == PORT_RESOURCEINPUT_OCU11_MOD0)
       || (resInput == PORT_RESOURCEINPUT_OCU11_MOD1)
       || (resInput == PORT_RESOURCEINPUT_ICU0_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU0_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU0_T)
       || (resInput == PORT_RESOURCEINPUT_ICU1_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU1_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU1_T)
       || (resInput == PORT_RESOURCEINPUT_ICU2_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU2_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU2_T)
       || (resInput == PORT_RESOURCEINPUT_ICU3_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU3_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU3_T)
       || (resInput == PORT_RESOURCEINPUT_ICU4_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU4_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU4_T)
       || (resInput == PORT_RESOURCEINPUT_ICU5_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU5_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU5_T)
       || (resInput == PORT_RESOURCEINPUT_ICU6_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU6_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU6_T)
       || (resInput == PORT_RESOURCEINPUT_ICU7_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU7_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU7_T)
       || (resInput == PORT_RESOURCEINPUT_ICU8_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU8_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU8_T)
       || (resInput == PORT_RESOURCEINPUT_ICU9_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU9_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU9_T)
       || (resInput == PORT_RESOURCEINPUT_ICU10_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU10_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU10_T)
       || (resInput == PORT_RESOURCEINPUT_ICU11_IN0)
       || (resInput == PORT_RESOURCEINPUT_ICU11_IN1)
       || (resInput == PORT_RESOURCEINPUT_ICU11_T)
       || (resInput == PORT_RESOURCEINPUT_AIN8)
       || (resInput == PORT_RESOURCEINPUT_BIN8)
       || (resInput == PORT_RESOURCEINPUT_ZIN8)
       || (resInput == PORT_RESOURCEINPUT_AIN9)
       || (resInput == PORT_RESOURCEINPUT_BIN9)
       || (resInput == PORT_RESOURCEINPUT_ZIN9)
       || (resInput == PORT_RESOURCEINPUT_PPG0_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG0_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG0_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG1_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG1_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG1_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG2_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG2_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG2_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG3_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG3_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG3_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG4_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG4_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG4_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG5_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG5_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG5_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG6_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG6_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG6_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG7_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG7_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG7_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG8_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG8_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG8_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG9_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG9_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG9_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG10_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG10_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG10_TIN3)
       || (resInput == PORT_RESOURCEINPUT_PPG11_TIN1)
       || (resInput == PORT_RESOURCEINPUT_PPG11_TIN2)
       || (resInput == PORT_RESOURCEINPUT_PPG11_TIN3)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG0)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG1)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG2)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG3)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG4)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG5)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG6)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG7)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG8)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG9)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG10)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG11)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG12)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG13)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG14)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG15)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG16)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG17)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG18)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG19)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG20)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG21)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG22)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG23)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG24)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG25)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG26)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG27)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG28)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG29)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG30)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG31)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG32)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG33)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG34)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG35)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG36)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG37)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG38)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG39)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG40)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG41)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG42)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG43)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG44)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG45)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG46)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG47)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG48)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG49)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG50)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG51)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG52)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG53)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG54)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG55)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG56)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG57)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG58)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG59)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG60)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG61)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG62)
       || (resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG63)
       || (resInput == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART)
       || (resInput == PORT_RESOURCEINPUT_CAP0_RESET_N)
       || (resInput == PORT_RESOURCEINPUT_CAP0_MODE0)
       || (resInput == PORT_RESOURCEINPUT_CAP0_MODE1)
       || (resInput == PORT_RESOURCEINPUT_CAP0_VLD)
       || (resInput == PORT_RESOURCEINPUT_CRS)
       || (resInput == PORT_RESOURCEINPUT_COL)
       || (resInput == PORT_RESOURCEINPUT_ECLK0)
       || (resInput == PORT_RESOURCEINPUT_ECLK1)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA11)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA12)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA13)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA14)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA15)
       || (resInput == PORT_RESOURCEINPUT_CAP0_DATA32)
  )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}


/*--------------------- Check Resource Input Mode IS Valid -------------------*/
/** \brief Port_Der_IsResourceInputModeValid() check Resource Input mode
 **
 ** This function check Resource Input Mode.
 **
 ** \param[in]  resInput   id of resource input
 ** \param[in]  mode       mode of resource input
 ** \return result of check PORT_TRUE : OK / PORT_FALSE : NG
 ** */
/* PRQA S 2996 EOF *//* Reason for disabling: It is convenient for users to choose standard port pin although it leads redundant code. */
FUNC(boolean, PORT_CODE) Port_Der_IsResourceInputModeValid
(
  Port_ResourceInputType     resInput,
  Port_ResourceInputModeType mode
)
{
  boolean result;
  
  if (     ((resInput == PORT_RESOURCEINPUT_SCL16) && 
              ((mode == PORT_RESOURCEINPUT_SCL16_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SCL16_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SDA16) && 
              ((mode == PORT_RESOURCEINPUT_SDA16_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SDA16_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS16_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT48)
            || (mode == PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT49)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCL17) && 
              ((mode == PORT_RESOURCEINPUT_SCL17_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SCL17_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SDA17) && 
              ((mode == PORT_RESOURCEINPUT_SDA17_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SDA17_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS17_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT48)
            || (mode == PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT49)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN0) && 
              ((mode == PORT_RESOURCEINPUT_SIN0_P227)
            || (mode == PORT_RESOURCEINPUT_SIN0_P005)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK0) && 
              ((mode == PORT_RESOURCEINPUT_SCK0_P226)
            || (mode == PORT_RESOURCEINPUT_SCK0_P531)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS0_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT0)
            || (mode == PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT1)
            || (mode == PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT2)
            || (mode == PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT3)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN1) && 
              ((mode == PORT_RESOURCEINPUT_SIN1_set1)
            || (mode == PORT_RESOURCEINPUT_SIN1_P231)
            || (mode == PORT_RESOURCEINPUT_SIN1_P028)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK1) && 
              ((mode == PORT_RESOURCEINPUT_SCK1_set1)
            || (mode == PORT_RESOURCEINPUT_SCK1_P230)
            || (mode == PORT_RESOURCEINPUT_SCK1_P027)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS1_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT0)
            || (mode == PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT1)
            || (mode == PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT2)
            || (mode == PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT3)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS2_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT0)
            || (mode == PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT1)
            || (mode == PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT2)
            || (mode == PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT3)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS3_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT0)
            || (mode == PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT1)
            || (mode == PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT2)
            || (mode == PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT3)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCL4) && 
              ((mode == PORT_RESOURCEINPUT_SCL4_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SCL4_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SDA4) && 
              ((mode == PORT_RESOURCEINPUT_SDA4_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SDA4_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS4_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT0)
            || (mode == PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT1)
            || (mode == PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT2)
            || (mode == PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT3)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN8) && 
              ((mode == PORT_RESOURCEINPUT_SIN8_set1)
            || (mode == PORT_RESOURCEINPUT_SIN8_P504)
            || (mode == PORT_RESOURCEINPUT_SIN8_P305)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK8) && 
              ((mode == PORT_RESOURCEINPUT_SCK8_set1)
            || (mode == PORT_RESOURCEINPUT_SCK8_P503)
            || (mode == PORT_RESOURCEINPUT_SCK8_P304)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS8_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT16)
            || (mode == PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT17)
            || (mode == PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT18)
            || (mode == PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT19)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN9) && 
              ((mode == PORT_RESOURCEINPUT_SIN9_set1)
            || (mode == PORT_RESOURCEINPUT_SIN9_P508)
            || (mode == PORT_RESOURCEINPUT_SIN9_P309)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK9) && 
              ((mode == PORT_RESOURCEINPUT_SCK9_set1)
            || (mode == PORT_RESOURCEINPUT_SCK9_P507)
            || (mode == PORT_RESOURCEINPUT_SCK9_P308)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS9_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT16)
            || (mode == PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT17)
            || (mode == PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT18)
            || (mode == PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT19)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN10) && 
              ((mode == PORT_RESOURCEINPUT_SIN10_set1)
            || (mode == PORT_RESOURCEINPUT_SIN10_P512)
            || (mode == PORT_RESOURCEINPUT_SIN10_P314)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK10) && 
              ((mode == PORT_RESOURCEINPUT_SCK10_set1)
            || (mode == PORT_RESOURCEINPUT_SCK10_P511)
            || (mode == PORT_RESOURCEINPUT_SCK10_P313)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCL10) && 
              ((mode == PORT_RESOURCEINPUT_SCL10_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SCL10_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SDA10) && 
              ((mode == PORT_RESOURCEINPUT_SDA10_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SDA10_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS10_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT16)
            || (mode == PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT17)
            || (mode == PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT18)
            || (mode == PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT19)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SIN11) && 
              ((mode == PORT_RESOURCEINPUT_SIN11_set1)
            || (mode == PORT_RESOURCEINPUT_SIN11_P516)
            || (mode == PORT_RESOURCEINPUT_SIN11_P317)
            || (mode == PORT_RESOURCEINPUT_SIN11_P428)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCK11) && 
              ((mode == PORT_RESOURCEINPUT_SCK11_set1)
            || (mode == PORT_RESOURCEINPUT_SCK11_P515)
            || (mode == PORT_RESOURCEINPUT_SCK11_P316)
            || (mode == PORT_RESOURCEINPUT_SCK11_P427)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS11_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT16)
            || (mode == PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT17)
            || (mode == PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT18)
            || (mode == PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT19)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SCL12) && 
              ((mode == PORT_RESOURCEINPUT_SCL12_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SCL12_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_SDA12) && 
              ((mode == PORT_RESOURCEINPUT_SDA12_NoiseFilterDisabled)
            || (mode == PORT_RESOURCEINPUT_SDA12_NoiseFilterEnabled)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_MFS12_TRIGGER) && 
              ((mode == PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT16)
            || (mode == PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT17)
            || (mode == PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT18)
            || (mode == PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT19)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_RX5) && 
              ((mode == PORT_RESOURCEINPUT_RX5_set1)
            || (mode == PORT_RESOURCEINPUT_RX5_P308)
            || (mode == PORT_RESOURCEINPUT_RX5_P314)
            || (mode == PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_set1)
            || (mode == PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_P308)
            || (mode == PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_P314)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_RX6) && 
              ((mode == PORT_RESOURCEINPUT_RX6_set1)
            || (mode == PORT_RESOURCEINPUT_RX6_P310)
            || (mode == PORT_RESOURCEINPUT_RX6_P316)
            || (mode == PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_set1)
            || (mode == PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_P310)
            || (mode == PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_P316)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_RX0) && 
              ((mode == PORT_RESOURCEINPUT_RX0_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_RX0_MCAN0_PIN_AND_TX)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_RX1) && 
              ((mode == PORT_RESOURCEINPUT_RX1_set1)
            || (mode == PORT_RESOURCEINPUT_RX1_P305)
            || (mode == PORT_RESOURCEINPUT_RX1_P411)
            || (mode == PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_set1)
            || (mode == PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_P305)
            || (mode == PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_P411)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN48) && 
              ((mode == PORT_RESOURCEINPUT_TIN48_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_TIN48_TOT49)
            || (mode == PORT_RESOURCEINPUT_TIN48_RLT49_UFSET)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN49) && 
              ((mode == PORT_RESOURCEINPUT_TIN49_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_TIN49_TOT48)
            || (mode == PORT_RESOURCEINPUT_TIN49_RLT48_UFSET)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN0) && 
              ((mode == PORT_RESOURCEINPUT_TIN0_P228)
            || (mode == PORT_RESOURCEINPUT_TIN0_P528)
            || (mode == PORT_RESOURCEINPUT_TIN0_TOT3)
            || (mode == PORT_RESOURCEINPUT_TIN0_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN0_TOT1)
            || (mode == PORT_RESOURCEINPUT_TIN0_PPG0_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_TIN1_P229)
            || (mode == PORT_RESOURCEINPUT_TIN1_P530)
            || (mode == PORT_RESOURCEINPUT_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN1_TOT2)
            || (mode == PORT_RESOURCEINPUT_TIN1_PPG1_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_TIN2_P600)
            || (mode == PORT_RESOURCEINPUT_TIN2_P230)
            || (mode == PORT_RESOURCEINPUT_TIN2_TOT1)
            || (mode == PORT_RESOURCEINPUT_TIN2_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN2_TOT3)
            || (mode == PORT_RESOURCEINPUT_TIN2_PPG2_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_TIN3_P001)
            || (mode == PORT_RESOURCEINPUT_TIN3_P231)
            || (mode == PORT_RESOURCEINPUT_TIN3_TOT2)
            || (mode == PORT_RESOURCEINPUT_TIN3_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN3_TOT0)
            || (mode == PORT_RESOURCEINPUT_TIN3_PPG3_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN16) && 
              ((mode == PORT_RESOURCEINPUT_TIN16_P003)
            || (mode == PORT_RESOURCEINPUT_TIN16_P304)
            || (mode == PORT_RESOURCEINPUT_TIN16_TOT19)
            || (mode == PORT_RESOURCEINPUT_TIN16_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN16_TOT17)
            || (mode == PORT_RESOURCEINPUT_TIN16_PPG6_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN17) && 
              ((mode == PORT_RESOURCEINPUT_TIN17_P005)
            || (mode == PORT_RESOURCEINPUT_TIN17_P306)
            || (mode == PORT_RESOURCEINPUT_TIN17_TOT16)
            || (mode == PORT_RESOURCEINPUT_TIN17_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN17_TOT18)
            || (mode == PORT_RESOURCEINPUT_TIN17_PPG7_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN18) && 
              ((mode == PORT_RESOURCEINPUT_TIN18_P007)
            || (mode == PORT_RESOURCEINPUT_TIN18_P309)
            || (mode == PORT_RESOURCEINPUT_TIN18_TOT17)
            || (mode == PORT_RESOURCEINPUT_TIN18_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN18_TOT19)
            || (mode == PORT_RESOURCEINPUT_TIN18_PPG8_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN19) && 
              ((mode == PORT_RESOURCEINPUT_TIN19_P009)
            || (mode == PORT_RESOURCEINPUT_TIN19_P311)
            || (mode == PORT_RESOURCEINPUT_TIN19_TOT18)
            || (mode == PORT_RESOURCEINPUT_TIN19_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN19_TOT16)
            || (mode == PORT_RESOURCEINPUT_TIN19_PPG9_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN32) && 
              ((mode == PORT_RESOURCEINPUT_TIN32_P011)
            || (mode == PORT_RESOURCEINPUT_TIN32_P313)
            || (mode == PORT_RESOURCEINPUT_TIN32_TOT35)
            || (mode == PORT_RESOURCEINPUT_TIN32_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN32_TOT33)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN33) && 
              ((mode == PORT_RESOURCEINPUT_TIN33_P013)
            || (mode == PORT_RESOURCEINPUT_TIN33_P315)
            || (mode == PORT_RESOURCEINPUT_TIN33_TOT32)
            || (mode == PORT_RESOURCEINPUT_TIN33_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN33_TOT34)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN34) && 
              ((mode == PORT_RESOURCEINPUT_TIN34_P015)
            || (mode == PORT_RESOURCEINPUT_TIN34_P317)
            || (mode == PORT_RESOURCEINPUT_TIN34_TOT33)
            || (mode == PORT_RESOURCEINPUT_TIN34_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN34_TOT35)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_TIN35) && 
              ((mode == PORT_RESOURCEINPUT_TIN35_P017)
            || (mode == PORT_RESOURCEINPUT_TIN35_P319)
            || (mode == PORT_RESOURCEINPUT_TIN35_TOT34)
            || (mode == PORT_RESOURCEINPUT_TIN35_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_TIN35_TOT32)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT0) && 
              ((mode == PORT_RESOURCEINPUT_EINT0_P600)
            || (mode == PORT_RESOURCEINPUT_EINT0_P015)
            || (mode == PORT_RESOURCEINPUT_EINT0_P019)
            || (mode == PORT_RESOURCEINPUT_EINT0_P109)
            || (mode == PORT_RESOURCEINPUT_EINT0_P216)
            || (mode == PORT_RESOURCEINPUT_EINT0_P300)
            || (mode == PORT_RESOURCEINPUT_EINT0_P316)
            || (mode == PORT_RESOURCEINPUT_EINT0_P400)
            || (mode == PORT_RESOURCEINPUT_EINT0_P500)
            || (mode == PORT_RESOURCEINPUT_EINT0_P516)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT1) && 
              ((mode == PORT_RESOURCEINPUT_EINT1_P000)
            || (mode == PORT_RESOURCEINPUT_EINT1_P016)
            || (mode == PORT_RESOURCEINPUT_EINT1_P026)
            || (mode == PORT_RESOURCEINPUT_EINT1_P217)
            || (mode == PORT_RESOURCEINPUT_EINT1_P301)
            || (mode == PORT_RESOURCEINPUT_EINT1_P317)
            || (mode == PORT_RESOURCEINPUT_EINT1_P401)
            || (mode == PORT_RESOURCEINPUT_EINT1_P501)
            || (mode == PORT_RESOURCEINPUT_EINT1_P517)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT2) && 
              ((mode == PORT_RESOURCEINPUT_EINT2_P001)
            || (mode == PORT_RESOURCEINPUT_EINT2_P017)
            || (mode == PORT_RESOURCEINPUT_EINT2_P027)
            || (mode == PORT_RESOURCEINPUT_EINT2_P302)
            || (mode == PORT_RESOURCEINPUT_EINT2_P318)
            || (mode == PORT_RESOURCEINPUT_EINT2_P402)
            || (mode == PORT_RESOURCEINPUT_EINT2_P502)
            || (mode == PORT_RESOURCEINPUT_EINT2_P518)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT3) && 
              ((mode == PORT_RESOURCEINPUT_EINT3_P002)
            || (mode == PORT_RESOURCEINPUT_EINT3_P521)
            || (mode == PORT_RESOURCEINPUT_EINT3_P028)
            || (mode == PORT_RESOURCEINPUT_EINT3_P219)
            || (mode == PORT_RESOURCEINPUT_EINT3_P303)
            || (mode == PORT_RESOURCEINPUT_EINT3_P319)
            || (mode == PORT_RESOURCEINPUT_EINT3_P403)
            || (mode == PORT_RESOURCEINPUT_EINT3_P503)
            || (mode == PORT_RESOURCEINPUT_EINT3_P519)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT4) && 
              ((mode == PORT_RESOURCEINPUT_EINT4_P003)
            || (mode == PORT_RESOURCEINPUT_EINT4_P522)
            || (mode == PORT_RESOURCEINPUT_EINT4_P304)
            || (mode == PORT_RESOURCEINPUT_EINT4_P320)
            || (mode == PORT_RESOURCEINPUT_EINT4_P404)
            || (mode == PORT_RESOURCEINPUT_EINT4_P504)
            || (mode == PORT_RESOURCEINPUT_EINT4_P520)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT5) && 
              ((mode == PORT_RESOURCEINPUT_EINT5_P004)
            || (mode == PORT_RESOURCEINPUT_EINT5_P030)
            || (mode == PORT_RESOURCEINPUT_EINT5_P305)
            || (mode == PORT_RESOURCEINPUT_EINT5_P321)
            || (mode == PORT_RESOURCEINPUT_EINT5_P405)
            || (mode == PORT_RESOURCEINPUT_EINT5_P505)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT6) && 
              ((mode == PORT_RESOURCEINPUT_EINT6_P005)
            || (mode == PORT_RESOURCEINPUT_EINT6_P031)
            || (mode == PORT_RESOURCEINPUT_EINT6_P222)
            || (mode == PORT_RESOURCEINPUT_EINT6_P306)
            || (mode == PORT_RESOURCEINPUT_EINT6_P322)
            || (mode == PORT_RESOURCEINPUT_EINT6_P406)
            || (mode == PORT_RESOURCEINPUT_EINT6_P506)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT7) && 
              ((mode == PORT_RESOURCEINPUT_EINT7_P006)
            || (mode == PORT_RESOURCEINPUT_EINT7_P100)
            || (mode == PORT_RESOURCEINPUT_EINT7_P307)
            || (mode == PORT_RESOURCEINPUT_EINT7_P323)
            || (mode == PORT_RESOURCEINPUT_EINT7_P407)
            || (mode == PORT_RESOURCEINPUT_EINT7_P507)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT8) && 
              ((mode == PORT_RESOURCEINPUT_EINT8_P007)
            || (mode == PORT_RESOURCEINPUT_EINT8_P101)
            || (mode == PORT_RESOURCEINPUT_EINT8_P224)
            || (mode == PORT_RESOURCEINPUT_EINT8_P308)
            || (mode == PORT_RESOURCEINPUT_EINT8_P324)
            || (mode == PORT_RESOURCEINPUT_EINT8_P408)
            || (mode == PORT_RESOURCEINPUT_EINT8_P508)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT9) && 
              ((mode == PORT_RESOURCEINPUT_EINT9_P008)
            || (mode == PORT_RESOURCEINPUT_EINT9_P102)
            || (mode == PORT_RESOURCEINPUT_EINT9_P225)
            || (mode == PORT_RESOURCEINPUT_EINT9_P309)
            || (mode == PORT_RESOURCEINPUT_EINT9_P325)
            || (mode == PORT_RESOURCEINPUT_EINT9_P409)
            || (mode == PORT_RESOURCEINPUT_EINT9_P425)
            || (mode == PORT_RESOURCEINPUT_EINT9_P509)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT10) && 
              ((mode == PORT_RESOURCEINPUT_EINT10_P009)
            || (mode == PORT_RESOURCEINPUT_EINT10_P103)
            || (mode == PORT_RESOURCEINPUT_EINT10_P226)
            || (mode == PORT_RESOURCEINPUT_EINT10_P310)
            || (mode == PORT_RESOURCEINPUT_EINT10_P326)
            || (mode == PORT_RESOURCEINPUT_EINT10_P410)
            || (mode == PORT_RESOURCEINPUT_EINT10_P426)
            || (mode == PORT_RESOURCEINPUT_EINT10_P510)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT11) && 
              ((mode == PORT_RESOURCEINPUT_EINT11_P010)
            || (mode == PORT_RESOURCEINPUT_EINT11_P104)
            || (mode == PORT_RESOURCEINPUT_EINT11_P227)
            || (mode == PORT_RESOURCEINPUT_EINT11_P311)
            || (mode == PORT_RESOURCEINPUT_EINT11_P327)
            || (mode == PORT_RESOURCEINPUT_EINT11_P411)
            || (mode == PORT_RESOURCEINPUT_EINT11_P427)
            || (mode == PORT_RESOURCEINPUT_EINT11_P511)
            || (mode == PORT_RESOURCEINPUT_EINT11_P527)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT12) && 
              ((mode == PORT_RESOURCEINPUT_EINT12_P011)
            || (mode == PORT_RESOURCEINPUT_EINT12_P105)
            || (mode == PORT_RESOURCEINPUT_EINT12_P228)
            || (mode == PORT_RESOURCEINPUT_EINT12_P312)
            || (mode == PORT_RESOURCEINPUT_EINT12_P328)
            || (mode == PORT_RESOURCEINPUT_EINT12_P412)
            || (mode == PORT_RESOURCEINPUT_EINT12_P428)
            || (mode == PORT_RESOURCEINPUT_EINT12_P512)
            || (mode == PORT_RESOURCEINPUT_EINT12_P528)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT13) && 
              ((mode == PORT_RESOURCEINPUT_EINT13_P012)
            || (mode == PORT_RESOURCEINPUT_EINT13_P106)
            || (mode == PORT_RESOURCEINPUT_EINT13_P229)
            || (mode == PORT_RESOURCEINPUT_EINT13_P313)
            || (mode == PORT_RESOURCEINPUT_EINT13_P329)
            || (mode == PORT_RESOURCEINPUT_EINT13_P429)
            || (mode == PORT_RESOURCEINPUT_EINT13_P513)
            || (mode == PORT_RESOURCEINPUT_EINT13_P529)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT14) && 
              ((mode == PORT_RESOURCEINPUT_EINT14_P013)
            || (mode == PORT_RESOURCEINPUT_EINT14_P107)
            || (mode == PORT_RESOURCEINPUT_EINT14_P230)
            || (mode == PORT_RESOURCEINPUT_EINT14_P314)
            || (mode == PORT_RESOURCEINPUT_EINT14_P330)
            || (mode == PORT_RESOURCEINPUT_EINT14_P430)
            || (mode == PORT_RESOURCEINPUT_EINT14_P514)
            || (mode == PORT_RESOURCEINPUT_EINT14_P530)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_EINT15) && 
              ((mode == PORT_RESOURCEINPUT_EINT15_P531)
            || (mode == PORT_RESOURCEINPUT_EINT15_P014)
            || (mode == PORT_RESOURCEINPUT_EINT15_P018)
            || (mode == PORT_RESOURCEINPUT_EINT15_P108)
            || (mode == PORT_RESOURCEINPUT_EINT15_P231)
            || (mode == PORT_RESOURCEINPUT_EINT15_P315)
            || (mode == PORT_RESOURCEINPUT_EINT15_P331)
            || (mode == PORT_RESOURCEINPUT_EINT15_P431)
            || (mode == PORT_RESOURCEINPUT_EINT15_P515)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT0_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT0_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT0_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT0_TEXT_TOT1)
            || (mode == PORT_RESOURCEINPUT_FRT0_TEXT_PPG0_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT1_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT1_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT1_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT1_TEXT_TOT2)
            || (mode == PORT_RESOURCEINPUT_FRT1_TEXT_PPG1_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT2_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT2_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT2_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT2_TEXT_TOT3)
            || (mode == PORT_RESOURCEINPUT_FRT2_TEXT_PPG2_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT3_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT3_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT3_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT3_TEXT_TOT1)
            || (mode == PORT_RESOURCEINPUT_FRT3_TEXT_PPG3_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT4_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT4_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT4_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT4_TEXT_TOT2)
            || (mode == PORT_RESOURCEINPUT_FRT4_TEXT_PPG4_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT5_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT5_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT5_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT5_TEXT_TOT3)
            || (mode == PORT_RESOURCEINPUT_FRT5_TEXT_PPG5_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT6_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT6_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT6_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT6_TEXT_TOT1)
            || (mode == PORT_RESOURCEINPUT_FRT6_TEXT_PPG0_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT7_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT7_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT7_TEXT_TOT0)
            || (mode == PORT_RESOURCEINPUT_FRT7_TEXT_TOT2)
            || (mode == PORT_RESOURCEINPUT_FRT7_TEXT_PPG1_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT8_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT8_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT8_TEXT_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT8_TEXT_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT8_TEXT_PPG6_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT9_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT9_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT9_TEXT_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT9_TEXT_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT9_TEXT_PPG7_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT10_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT10_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT10_TEXT_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT10_TEXT_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT10_TEXT_PPG8_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_FRT11_TEXT) && 
              ((mode == PORT_RESOURCEINPUT_FRT11_TEXT_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_FRT11_TEXT_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT11_TEXT_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_FRT11_TEXT_PPG9_TOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU0_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU0_T_FRT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU0_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU0_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU0_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU0_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU0_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU0_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU1_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU1_T_FRT1)
            || (mode == PORT_RESOURCEINPUT_OCU1_T_FRT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU1_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU1_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU1_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU1_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU1_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU1_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU2_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU2_T_FRT2)
            || (mode == PORT_RESOURCEINPUT_OCU2_T_FRT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU2_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU2_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU2_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU2_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU2_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU2_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU3_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU3_T_FRT3)
            || (mode == PORT_RESOURCEINPUT_OCU3_T_FRT0)
            || (mode == PORT_RESOURCEINPUT_OCU3_T_FRT1)
            || (mode == PORT_RESOURCEINPUT_OCU3_T_FRT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU3_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU3_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU3_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU3_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU3_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU3_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU4_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU4_T_FRT4)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU4_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU4_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU4_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU4_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU4_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU4_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU5_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU5_T_FRT5)
            || (mode == PORT_RESOURCEINPUT_OCU5_T_FRT4)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU5_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU5_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU5_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU5_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU5_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU5_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU6_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU6_T_FRT6)
            || (mode == PORT_RESOURCEINPUT_OCU6_T_FRT4)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU6_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU6_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU6_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU6_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU6_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU6_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU7_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU7_T_FRT7)
            || (mode == PORT_RESOURCEINPUT_OCU7_T_FRT4)
            || (mode == PORT_RESOURCEINPUT_OCU7_T_FRT5)
            || (mode == PORT_RESOURCEINPUT_OCU7_T_FRT6)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU7_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU7_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU7_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU7_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU7_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU7_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU8_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU8_T_FRT8)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU8_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU8_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU8_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU8_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU8_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU8_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU9_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU9_T_FRT9)
            || (mode == PORT_RESOURCEINPUT_OCU9_T_FRT8)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU9_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU9_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU9_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU9_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU9_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU9_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU10_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU10_T_FRT10)
            || (mode == PORT_RESOURCEINPUT_OCU10_T_FRT8)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU10_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU10_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU10_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU10_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU10_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU10_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU11_T) && 
              ((mode == PORT_RESOURCEINPUT_OCU11_T_FRT11)
            || (mode == PORT_RESOURCEINPUT_OCU11_T_FRT8)
            || (mode == PORT_RESOURCEINPUT_OCU11_T_FRT9)
            || (mode == PORT_RESOURCEINPUT_OCU11_T_FRT10)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU11_MOD0) && 
              ((mode == PORT_RESOURCEINPUT_OCU11_MOD0_set1)
            || (mode == PORT_RESOURCEINPUT_OCU11_MOD0_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_OCU11_MOD1) && 
              ((mode == PORT_RESOURCEINPUT_OCU11_MOD1_set1)
            || (mode == PORT_RESOURCEINPUT_OCU11_MOD1_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU0_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU0_IN0_P600)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN0_P216)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN0_P308)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN0_P400)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN0_P516)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN0_MFS0_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU0_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU0_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P000)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P217)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P309)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P401)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P425)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_P517)
            || (mode == PORT_RESOURCEINPUT_ICU0_IN1_MFS1_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU0_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU0_T_FRT0_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU1_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU1_IN0_P001)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN0_P310)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN0_P402)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN0_P426)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN0_P518)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN0_MFS2_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU1_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU1_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P002)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P219)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P311)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P403)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P427)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_P519)
            || (mode == PORT_RESOURCEINPUT_ICU1_IN1_MFS3_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU1_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU1_T_FRT1_T)
            || (mode == PORT_RESOURCEINPUT_ICU1_T_FRT0_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU2_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU2_IN0_P003)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN0_P312)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN0_P404)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN0_P428)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN0_P520)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN0_MFS4_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU2_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU2_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN1_P004)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN1_P313)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN1_P405)
            || (mode == PORT_RESOURCEINPUT_ICU2_IN1_P429)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU2_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU2_T_FRT2_T)
            || (mode == PORT_RESOURCEINPUT_ICU2_T_FRT0_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU3_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU3_IN0_P005)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN0_P222)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN0_P314)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN0_P406)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN0_P430)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU3_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU3_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN1_P006)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN1_P018)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN1_P315)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN1_P407)
            || (mode == PORT_RESOURCEINPUT_ICU3_IN1_P431)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU3_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU3_T_FRT3_T)
            || (mode == PORT_RESOURCEINPUT_ICU3_T_FRT0_T)
            || (mode == PORT_RESOURCEINPUT_ICU3_T_FRT1_T)
            || (mode == PORT_RESOURCEINPUT_ICU3_T_FRT2_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU4_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU4_IN0_P007)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN0_P019)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN0_P224)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN0_P316)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN0_P408)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN0_P500)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU4_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU4_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P008)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P028)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P225)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P317)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P409)
            || (mode == PORT_RESOURCEINPUT_ICU4_IN1_P501)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU4_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU4_T_FRT4_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU5_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU5_IN0_P009)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN0_P226)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN0_P318)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN0_P410)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN0_P502)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU5_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU5_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P010)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P030)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P227)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P319)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P411)
            || (mode == PORT_RESOURCEINPUT_ICU5_IN1_P503)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU5_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU5_T_FRT5_T)
            || (mode == PORT_RESOURCEINPUT_ICU5_T_FRT4_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU6_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU6_IN0_P011)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN0_P031)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN0_P228)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN0_P320)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN0_P412)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN0_P504)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU6_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU6_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN1_P012)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN1_P100)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN1_P229)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN1_P321)
            || (mode == PORT_RESOURCEINPUT_ICU6_IN1_P505)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU6_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU6_T_FRT6_T)
            || (mode == PORT_RESOURCEINPUT_ICU6_T_FRT4_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU7_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU7_IN0_P013)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN0_P101)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN0_P230)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN0_P322)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN0_P506)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU7_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU7_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN1_P014)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN1_P102)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN1_P231)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN1_P323)
            || (mode == PORT_RESOURCEINPUT_ICU7_IN1_P507)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU7_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU7_T_FRT7_T)
            || (mode == PORT_RESOURCEINPUT_ICU7_T_FRT4_T)
            || (mode == PORT_RESOURCEINPUT_ICU7_T_FRT5_T)
            || (mode == PORT_RESOURCEINPUT_ICU7_T_FRT6_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU8_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU8_IN0_P015)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN0_P103)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN0_P300)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN0_P324)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN0_P508)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN0_MFS8_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU8_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU8_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_P016)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_P104)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_P301)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_P325)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_P509)
            || (mode == PORT_RESOURCEINPUT_ICU8_IN1_MFS9_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU8_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU8_T_FRT8_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU9_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU9_IN0_P017)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN0_P105)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN0_P302)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN0_P326)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN0_P510)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN0_MFS10_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU9_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU9_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P521)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P106)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P303)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P327)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P511)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_P527)
            || (mode == PORT_RESOURCEINPUT_ICU9_IN1_MFS11_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU9_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU9_T_FRT9_T)
            || (mode == PORT_RESOURCEINPUT_ICU9_T_FRT8_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU10_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU10_IN0_P522)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_P107)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_P304)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_P328)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_P512)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_P528)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN0_MFS12_LSYN)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU10_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU10_IN1_set1)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN1_P108)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN1_P305)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN1_P329)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN1_P513)
            || (mode == PORT_RESOURCEINPUT_ICU10_IN1_P529)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU10_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU10_T_FRT10_T)
            || (mode == PORT_RESOURCEINPUT_ICU10_T_FRT8_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU11_IN0) && 
              ((mode == PORT_RESOURCEINPUT_ICU11_IN0_set1)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN0_P109)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN0_P306)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN0_P330)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN0_P514)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN0_P530)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU11_IN1) && 
              ((mode == PORT_RESOURCEINPUT_ICU11_IN1_P531)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN1_P307)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN1_P331)
            || (mode == PORT_RESOURCEINPUT_ICU11_IN1_P515)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ICU11_T) && 
              ((mode == PORT_RESOURCEINPUT_ICU11_T_FRT11_T)
            || (mode == PORT_RESOURCEINPUT_ICU11_T_FRT8_T)
            || (mode == PORT_RESOURCEINPUT_ICU11_T_FRT9_T)
            || (mode == PORT_RESOURCEINPUT_ICU11_T_FRT10_T)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_AIN8) && 
              ((mode == PORT_RESOURCEINPUT_AIN8_P224)
            || (mode == PORT_RESOURCEINPUT_AIN8_P509)
            || (mode == PORT_RESOURCEINPUT_AIN8_TOT16)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_BIN8) && 
              ((mode == PORT_RESOURCEINPUT_BIN8_P225)
            || (mode == PORT_RESOURCEINPUT_BIN8_P510)
            || (mode == PORT_RESOURCEINPUT_BIN8_TOT17)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ZIN8) && 
              ((mode == PORT_RESOURCEINPUT_ZIN8_P226)
            || (mode == PORT_RESOURCEINPUT_ZIN8_P511)
            || (mode == PORT_RESOURCEINPUT_ZIN8_TOT18)
            || (mode == PORT_RESOURCEINPUT_ZIN8_PPG6_TOUT0)
            || (mode == PORT_RESOURCEINPUT_ZIN8_PPG6_TOUT2)
            || (mode == PORT_RESOURCEINPUT_ZIN8_PPG7_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_AIN9) && 
              ((mode == PORT_RESOURCEINPUT_AIN9_P229)
            || (mode == PORT_RESOURCEINPUT_AIN9_P512)
            || (mode == PORT_RESOURCEINPUT_AIN9_TOT17)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_BIN9) && 
              ((mode == PORT_RESOURCEINPUT_BIN9_P230)
            || (mode == PORT_RESOURCEINPUT_BIN9_P513)
            || (mode == PORT_RESOURCEINPUT_BIN9_TOT18)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ZIN9) && 
              ((mode == PORT_RESOURCEINPUT_ZIN9_P231)
            || (mode == PORT_RESOURCEINPUT_ZIN9_P514)
            || (mode == PORT_RESOURCEINPUT_ZIN9_TOT19)
            || (mode == PORT_RESOURCEINPUT_ZIN9_PPG6_TOUT0)
            || (mode == PORT_RESOURCEINPUT_ZIN9_PPG6_TOUT2)
            || (mode == PORT_RESOURCEINPUT_ZIN9_PPG7_TOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG0_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG0_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_TOT1)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG0_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG0_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG0_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG0_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG0_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG1_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG1_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_TOT2)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG1_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG1_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG1_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG1_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG1_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG2_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG2_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_TOT3)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG2_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG2_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG2_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG2_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG2_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG3_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG3_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_TOT1)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG3_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG3_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG3_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG3_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG3_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG4_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG4_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_TOT2)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG4_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG4_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG4_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG4_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG4_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG5_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG5_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_TOT0)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_TOT3)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_FRT3_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG5_TIN1_OCU3_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG5_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG5_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG5_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG5_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG6_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG6_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_TOT17)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG6_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG6_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG6_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG6_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG6_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG7_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG7_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_TOT18)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG7_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG7_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG7_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG7_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG7_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG8_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG8_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_TOT19)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG8_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG8_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG8_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG8_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG8_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG9_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG9_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_TOT17)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG9_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG9_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG9_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG9_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG9_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG10_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG10_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_TOT18)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG10_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG10_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG10_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG10_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG10_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG11_TIN1) && 
              ((mode == PORT_RESOURCEINPUT_PPG11_TIN1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_TOT16)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_TOT19)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_FRT11_MTSF)
            || (mode == PORT_RESOURCEINPUT_PPG11_TIN1_OCU11_OTD0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG11_TIN2) && 
              ((mode == PORT_RESOURCEINPUT_PPG11_TIN2_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_PPG11_TIN3) && 
              ((mode == PORT_RESOURCEINPUT_PPG11_TIN3_set0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG0) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT0_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT1_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT3_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG1) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT0_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT2_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT4_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG2) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT1_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT2_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT4_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG3) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT1_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT3_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT5_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG4) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT2_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT3_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT5_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG5) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT2_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT6_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG6) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT3_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT6_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG7) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT3_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT7_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG8) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT7_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG9) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT8_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG10) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT8_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG11) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT9_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG12) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT9_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG13) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT8_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT10_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG14) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT8_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT10_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG15) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT9_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT11_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG16) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT8_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT9_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT11_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG17) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT8_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT10_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT0_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG18) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT9_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT10_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT0_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG19) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT9_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT11_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT1_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG20) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT10_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT11_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT1_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG21) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT10_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT0_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT2_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG22) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT11_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT0_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT2_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG23) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT11_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT1_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT3_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG24) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT0_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT0_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT2_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG25) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT0_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT1_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT3_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG26) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT1_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT1_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT3_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG27) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT1_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT2_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT4_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG28) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT2_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT2_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT4_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG29) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT2_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT3_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT5_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG30) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT3_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT3_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT5_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG31) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT3_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT6_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG32) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT6_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG33) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT7_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG34) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT7_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG35) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT8_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG36) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT8_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG37) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT9_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG38) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT9_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG39) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT8_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT10_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG40) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT8_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT8_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT10_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG41) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT8_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT9_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT11_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG42) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT9_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT9_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT11_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG43) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT9_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT10_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT0_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG44) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT10_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT10_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT0_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG45) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT10_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT11_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT1_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG46) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT11_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT11_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT1_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG47) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT11_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT0_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT2_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG48) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT0_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT5_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG49) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT0_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT5_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG50) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT1_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT6_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG51) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT1_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT6_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG52) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT2_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT7_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG53) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_RLT17_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_OCU5_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT2_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT7_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG54) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT3_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT8_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG55) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT3_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT8_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG56) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT4_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT8_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT9_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG57) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT4_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT8_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT9_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG58) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_RLT34_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_OCU10_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT5_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT9_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT10_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG59) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_RLT35_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_RLT16_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_OCU11_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_OCU4_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT5_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT9_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT10_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG60) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_RLT0_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_RLT18_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_OCU0_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_OCU6_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT6_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT10_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT11_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG61) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_RLT1_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_RLT19_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_OCU1_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_OCU7_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT6_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT10_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT11_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG62) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_RLT2_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_RLT32_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_OCU2_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_OCU8_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT7_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT11_ADTOUT0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT0_ADTOUT0)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ADC12B_HWTRG63) && 
              ((mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_RLT3_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_RLT33_UFSET)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_OCU3_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_OCU9_OTD0)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT7_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT11_ADTOUT2)
            || (mode == PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT0_ADTOUT2)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART) && 
              ((mode == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_set0)
            || (mode == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT0)
            || (mode == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT16)
            || (mode == PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT32)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_RESET_N) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_RESET_N_set0)
            || (mode == PORT_RESOURCEINPUT_CAP0_RESET_N_set1)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_MODE0) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_MODE0_set0)
            || (mode == PORT_RESOURCEINPUT_CAP0_MODE0_set1)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_MODE1) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_MODE1_set0)
            || (mode == PORT_RESOURCEINPUT_CAP0_MODE1_set1)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_VLD) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_VLD_set0)
            || (mode == PORT_RESOURCEINPUT_CAP0_VLD_set1)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CRS) && 
              ((mode == PORT_RESOURCEINPUT_CRS_set1)
            || (mode == PORT_RESOURCEINPUT_CRS_P028)
            || (mode == PORT_RESOURCEINPUT_CRS_P003)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_COL) && 
              ((mode == PORT_RESOURCEINPUT_COL_set1)
            || (mode == PORT_RESOURCEINPUT_COL_P016)
            || (mode == PORT_RESOURCEINPUT_COL_P002)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ECLK0) && 
              ((mode == PORT_RESOURCEINPUT_ECLK0_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ECLK0_SYSC1_CLK_CD4)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_ECLK1) && 
              ((mode == PORT_RESOURCEINPUT_ECLK1_PORT_PIN)
            || (mode == PORT_RESOURCEINPUT_ECLK1_SYSC1_CLK_CD4)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA11) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA11_P002)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA11_P004)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA12) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA12_P003)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA12_P005)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA13) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA13_P004)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA13_P006)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA14) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA14_P005)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA14_P007)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA15) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA15_P006)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA15_P008)  ))
       ||  ((resInput == PORT_RESOURCEINPUT_CAP0_DATA32) && 
              ((mode == PORT_RESOURCEINPUT_CAP0_DATA32_P015)
            || (mode == PORT_RESOURCEINPUT_CAP0_DATA32_P014)  ))
  )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}


/*--------------------- Check Port Pin Mode IS Valid ------------------------*/
/** \brief Port_Der_IsPortModeValid() check output mode
 **
 ** This function check output Mode.
 **
 ** \param[in]  portPin    Id of PortPin
 ** \param[in]  mode       mode of output
 ** \return result of check PORT_TRUE : OK / PORT_FALSE : NG
 ** */
/* PRQA S 2996 EOF *//* Reason for disabling: It is convenient for users to choose standard port pin although it leads redundant code. */
FUNC(boolean, PORT_CODE) Port_Der_IsPortModeValid
(
  Port_PinType     portPin,
  Port_PinModeType mode
)
{
  boolean result;
  
  if (   ((portPin == PORT_PIN_P000) &&
            ((mode == PORT_PIN_MODE_P000_GPIO)
          || (mode == PORT_PIN_MODE_P000_DSP0_DATA0_3)
          || (mode == PORT_PIN_MODE_P000_DSP0_DATA_D3_P_S)
          || (mode == PORT_PIN_MODE_P000_TOT3)
          || (mode == PORT_PIN_MODE_P000_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P000_PPG0_TOUT2)  ))
      || ((portPin == PORT_PIN_P001) &&
            ((mode == PORT_PIN_MODE_P001_GPIO)
          || (mode == PORT_PIN_MODE_P001_DSP0_DATA1_3)
          || (mode == PORT_PIN_MODE_P001_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P001_TXEN)
          || (mode == PORT_PIN_MODE_P001_OCU1_OTD0)
          || (mode == PORT_PIN_MODE_P001_PPG1_TOUT0)  ))
      || ((portPin == PORT_PIN_P002) &&
            ((mode == PORT_PIN_MODE_P002_GPIO)
          || (mode == PORT_PIN_MODE_P002_DSP0_DATA0_4)
          || (mode == PORT_PIN_MODE_P002_DSP0_DATA_D4_P_S)
          || (mode == PORT_PIN_MODE_P002_TOT16)
          || (mode == PORT_PIN_MODE_P002_OCU1_OTD1)
          || (mode == PORT_PIN_MODE_P002_PPG1_TOUT2)  ))
      || ((portPin == PORT_PIN_P003) &&
            ((mode == PORT_PIN_MODE_P003_GPIO)
          || (mode == PORT_PIN_MODE_P003_DSP0_DATA1_4)
          || (mode == PORT_PIN_MODE_P003_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P003_OCU2_OTD0)
          || (mode == PORT_PIN_MODE_P003_PPG2_TOUT0)  ))
      || ((portPin == PORT_PIN_P004) &&
            ((mode == PORT_PIN_MODE_P004_GPIO)
          || (mode == PORT_PIN_MODE_P004_DSP0_DATA0_5)
          || (mode == PORT_PIN_MODE_P004_DSP0_DATA_D5_P_S)
          || (mode == PORT_PIN_MODE_P004_TXD0)
          || (mode == PORT_PIN_MODE_P004_TOT17)
          || (mode == PORT_PIN_MODE_P004_OCU2_OTD1)
          || (mode == PORT_PIN_MODE_P004_PPG2_TOUT2)
          || (mode == PORT_PIN_MODE_P004_G_CK_2)  ))
      || ((portPin == PORT_PIN_P005) &&
            ((mode == PORT_PIN_MODE_P005_GPIO)
          || (mode == PORT_PIN_MODE_P005_DSP0_DATA1_5)
          || (mode == PORT_PIN_MODE_P005_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P005_TXD1)
          || (mode == PORT_PIN_MODE_P005_OCU3_OTD0)
          || (mode == PORT_PIN_MODE_P005_PPG3_TOUT0)
          || (mode == PORT_PIN_MODE_P005_G_DQ3_2)  ))
      || ((portPin == PORT_PIN_P006) &&
            ((mode == PORT_PIN_MODE_P006_GPIO)
          || (mode == PORT_PIN_MODE_P006_DSP0_DATA0_6)
          || (mode == PORT_PIN_MODE_P006_DSP0_DATA_D6_P_S)
          || (mode == PORT_PIN_MODE_P006_TXD2)
          || (mode == PORT_PIN_MODE_P006_TOT18)
          || (mode == PORT_PIN_MODE_P006_OCU3_OTD1)
          || (mode == PORT_PIN_MODE_P006_PPG3_TOUT2)
          || (mode == PORT_PIN_MODE_P006_G_DQ2_2)  ))
      || ((portPin == PORT_PIN_P007) &&
            ((mode == PORT_PIN_MODE_P007_GPIO)
          || (mode == PORT_PIN_MODE_P007_DSP0_DATA1_6)
          || (mode == PORT_PIN_MODE_P007_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P007_TXD3)
          || (mode == PORT_PIN_MODE_P007_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P007_PPG4_TOUT0)
          || (mode == PORT_PIN_MODE_P007_G_DQ1_2)  ))
      || ((portPin == PORT_PIN_P008) &&
            ((mode == PORT_PIN_MODE_P008_GPIO)
          || (mode == PORT_PIN_MODE_P008_DSP0_DATA0_7)
          || (mode == PORT_PIN_MODE_P008_DSP0_DATA_D7_P_S)
          || (mode == PORT_PIN_MODE_P008_TOT19)
          || (mode == PORT_PIN_MODE_P008_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P008_PPG4_TOUT2)
          || (mode == PORT_PIN_MODE_P008_G_DQ0_2)  ))
      || ((portPin == PORT_PIN_P009) &&
            ((mode == PORT_PIN_MODE_P009_GPIO)
          || (mode == PORT_PIN_MODE_P009_DSP0_DATA1_7)
          || (mode == PORT_PIN_MODE_P009_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P009_OCU5_OTD0)
          || (mode == PORT_PIN_MODE_P009_PPG5_TOUT0)
          || (mode == PORT_PIN_MODE_P009_G_CS1_2)  ))
      || ((portPin == PORT_PIN_P010) &&
            ((mode == PORT_PIN_MODE_P010_GPIO)
          || (mode == PORT_PIN_MODE_P010_DSP0_DATA0_8)
          || (mode == PORT_PIN_MODE_P010_DSP0_DATA_D8_P_S)
          || (mode == PORT_PIN_MODE_P010_TOT32)
          || (mode == PORT_PIN_MODE_P010_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P010_PPG5_TOUT2)
          || (mode == PORT_PIN_MODE_P010_G_RWDS_2)  ))
      || ((portPin == PORT_PIN_P011) &&
            ((mode == PORT_PIN_MODE_P011_GPIO)
          || (mode == PORT_PIN_MODE_P011_DSP0_DATA1_8)
          || (mode == PORT_PIN_MODE_P011_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P011_I2S0_SD)
          || (mode == PORT_PIN_MODE_P011_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P011_PPG6_TOUT0)
          || (mode == PORT_PIN_MODE_P011_G_CS2_2)  ))
      || ((portPin == PORT_PIN_P012) &&
            ((mode == PORT_PIN_MODE_P012_GPIO)
          || (mode == PORT_PIN_MODE_P012_DSP0_DATA0_9)
          || (mode == PORT_PIN_MODE_P012_DSP0_DATA_D9_P_S)
          || (mode == PORT_PIN_MODE_P012_I2S0_WS)
          || (mode == PORT_PIN_MODE_P012_TOT33)
          || (mode == PORT_PIN_MODE_P012_OCU6_OTD1)
          || (mode == PORT_PIN_MODE_P012_PPG6_TOUT2)
          || (mode == PORT_PIN_MODE_P012_G_DQ4_2)  ))
      || ((portPin == PORT_PIN_P013) &&
            ((mode == PORT_PIN_MODE_P013_GPIO)
          || (mode == PORT_PIN_MODE_P013_DSP0_DATA1_9)
          || (mode == PORT_PIN_MODE_P013_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P013_I2S0_SCK)
          || (mode == PORT_PIN_MODE_P013_OCU7_OTD0)
          || (mode == PORT_PIN_MODE_P013_PPG7_TOUT0)
          || (mode == PORT_PIN_MODE_P013_G_DQ5_2)  ))
      || ((portPin == PORT_PIN_P014) &&
            ((mode == PORT_PIN_MODE_P014_GPIO)
          || (mode == PORT_PIN_MODE_P014_DSP0_DATA0_10)
          || (mode == PORT_PIN_MODE_P014_DSP0_DATA_D10_P_S)
          || (mode == PORT_PIN_MODE_P014_TOT34)
          || (mode == PORT_PIN_MODE_P014_OCU7_OTD1)
          || (mode == PORT_PIN_MODE_P014_PPG7_TOUT2)
          || (mode == PORT_PIN_MODE_P014_G_DQ6_2)  ))
      || ((portPin == PORT_PIN_P015) &&
            ((mode == PORT_PIN_MODE_P015_GPIO)
          || (mode == PORT_PIN_MODE_P015_DSP0_DATA1_10)
          || (mode == PORT_PIN_MODE_P015_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P015_I2S1_SD)
          || (mode == PORT_PIN_MODE_P015_DSP0_CTRL2)
          || (mode == PORT_PIN_MODE_P015_OCU8_OTD0)
          || (mode == PORT_PIN_MODE_P015_PPG8_TOUT0)
          || (mode == PORT_PIN_MODE_P015_G_DQ7_2)  ))
      || ((portPin == PORT_PIN_P016) &&
            ((mode == PORT_PIN_MODE_P016_GPIO)
          || (mode == PORT_PIN_MODE_P016_DSP0_DATA0_11)
          || (mode == PORT_PIN_MODE_P016_DSP0_DATA_D11_P_S)
          || (mode == PORT_PIN_MODE_P016_I2S1_WS)
          || (mode == PORT_PIN_MODE_P016_TOT35)
          || (mode == PORT_PIN_MODE_P016_OCU8_OTD1)
          || (mode == PORT_PIN_MODE_P016_PPG8_TOUT2)
          || (mode == PORT_PIN_MODE_P016_DSP0_CLK)  ))
      || ((portPin == PORT_PIN_P017) &&
            ((mode == PORT_PIN_MODE_P017_GPIO)
          || (mode == PORT_PIN_MODE_P017_DSP0_DATA1_11)
          || (mode == PORT_PIN_MODE_P017_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P017_I2S1_SCK)
          || (mode == PORT_PIN_MODE_P017_DSP0_CTRL0)
          || (mode == PORT_PIN_MODE_P017_OCU9_OTD0)
          || (mode == PORT_PIN_MODE_P017_PPG9_TOUT0)  ))
      || ((portPin == PORT_PIN_P018) &&
            ((mode == PORT_PIN_MODE_P018_GPIO)
          || (mode == PORT_PIN_MODE_P018_DSP0_CLK)
          || (mode == PORT_PIN_MODE_P018_DSP0_CLK_P_S)
          || (mode == PORT_PIN_MODE_P018_MDIO)
          || (mode == PORT_PIN_MODE_P018_DSP0_DATA0_11)
          || (mode == PORT_PIN_MODE_P018_OCU3_OTD1)
          || (mode == PORT_PIN_MODE_P018_PPG3_TOUT2)  ))
      || ((portPin == PORT_PIN_P019) &&
            ((mode == PORT_PIN_MODE_P019_GPIO)
          || (mode == PORT_PIN_MODE_P019_DSP0_CTRL2)
          || (mode == PORT_PIN_MODE_P019_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P019_DSP0_DATA1_4)
          || (mode == PORT_PIN_MODE_P019_DSP0_DATA1_11)
          || (mode == PORT_PIN_MODE_P019_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P019_PPG4_TOUT0)  ))
      || ((portPin == PORT_PIN_P026) &&
            ((mode == PORT_PIN_MODE_P026_GPIO)
          || (mode == PORT_PIN_MODE_P026_MLBDAT)
          || (mode == PORT_PIN_MODE_P026_DSP0_CTRL2)
          || (mode == PORT_PIN_MODE_P026_SOT1)  ))
      || ((portPin == PORT_PIN_P027) &&
            ((mode == PORT_PIN_MODE_P027_GPIO)
          || (mode == PORT_PIN_MODE_P027_MLBSIG)
          || (mode == PORT_PIN_MODE_P027_DSP0_CTRL3)
          || (mode == PORT_PIN_MODE_P027_SCK1)  ))
      || ((portPin == PORT_PIN_P028) &&
            ((mode == PORT_PIN_MODE_P028_GPIO)
          || (mode == PORT_PIN_MODE_P028_DSP0_CTRL4)
          || (mode == PORT_PIN_MODE_P028_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P028_PPG4_TOUT2)  ))
      || ((portPin == PORT_PIN_P030) &&
            ((mode == PORT_PIN_MODE_P030_GPIO)
          || (mode == PORT_PIN_MODE_P030_G_SCLK0)
          || (mode == PORT_PIN_MODE_P030_M_RWDS_0)
          || (mode == PORT_PIN_MODE_P030_G_RWDS_1)
          || (mode == PORT_PIN_MODE_P030_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P030_PPG5_TOUT2)  ))
      || ((portPin == PORT_PIN_P031) &&
            ((mode == PORT_PIN_MODE_P031_GPIO)
          || (mode == PORT_PIN_MODE_P031_M_SDATA1_0)
          || (mode == PORT_PIN_MODE_P031_G_SDATA0_0)
          || (mode == PORT_PIN_MODE_P031_M_CS2_0)
          || (mode == PORT_PIN_MODE_P031_G_CS2_1)
          || (mode == PORT_PIN_MODE_P031_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P031_PPG6_TOUT0)  ))
      || ((portPin == PORT_PIN_P100) &&
            ((mode == PORT_PIN_MODE_P100_GPIO)
          || (mode == PORT_PIN_MODE_P100_M_SDATA1_1)
          || (mode == PORT_PIN_MODE_P100_G_SDATA0_1)
          || (mode == PORT_PIN_MODE_P100_M_DQ5_0)
          || (mode == PORT_PIN_MODE_P100_G_DQ5_1)
          || (mode == PORT_PIN_MODE_P100_OCU6_OTD1)
          || (mode == PORT_PIN_MODE_P100_PPG6_TOUT2)  ))
      || ((portPin == PORT_PIN_P101) &&
            ((mode == PORT_PIN_MODE_P101_GPIO)
          || (mode == PORT_PIN_MODE_P101_M_SDATA1_2)
          || (mode == PORT_PIN_MODE_P101_G_SDATA0_2)
          || (mode == PORT_PIN_MODE_P101_M_DQ4_0)
          || (mode == PORT_PIN_MODE_P101_G_DQ4_1)
          || (mode == PORT_PIN_MODE_P101_OCU7_OTD0)
          || (mode == PORT_PIN_MODE_P101_PPG7_TOUT0)  ))
      || ((portPin == PORT_PIN_P102) &&
            ((mode == PORT_PIN_MODE_P102_GPIO)
          || (mode == PORT_PIN_MODE_P102_M_SDATA1_3)
          || (mode == PORT_PIN_MODE_P102_G_SDATA0_3)
          || (mode == PORT_PIN_MODE_P102_M_DQ7_0)
          || (mode == PORT_PIN_MODE_P102_G_DQ7_1)
          || (mode == PORT_PIN_MODE_P102_OCU7_OTD1)
          || (mode == PORT_PIN_MODE_P102_PPG7_TOUT2)  ))
      || ((portPin == PORT_PIN_P103) &&
            ((mode == PORT_PIN_MODE_P103_GPIO)
          || (mode == PORT_PIN_MODE_P103_M_SSEL1)
          || (mode == PORT_PIN_MODE_P103_G_SSEL0)
          || (mode == PORT_PIN_MODE_P103_M_DQ6_0)
          || (mode == PORT_PIN_MODE_P103_G_DQ6_1)
          || (mode == PORT_PIN_MODE_P103_OCU8_OTD0)
          || (mode == PORT_PIN_MODE_P103_PPG8_TOUT0)  ))
      || ((portPin == PORT_PIN_P104) &&
            ((mode == PORT_PIN_MODE_P104_GPIO)
          || (mode == PORT_PIN_MODE_P104_M_SSEL0)
          || (mode == PORT_PIN_MODE_P104_G_SSEL1)
          || (mode == PORT_PIN_MODE_P104_M_DQ0_0)
          || (mode == PORT_PIN_MODE_P104_G_DQ0_1)
          || (mode == PORT_PIN_MODE_P104_OCU8_OTD1)
          || (mode == PORT_PIN_MODE_P104_PPG8_TOUT2)  ))
      || ((portPin == PORT_PIN_P105) &&
            ((mode == PORT_PIN_MODE_P105_GPIO)
          || (mode == PORT_PIN_MODE_P105_M_SDATA0_0)
          || (mode == PORT_PIN_MODE_P105_G_SDATA1_0)
          || (mode == PORT_PIN_MODE_P105_M_DQ3_0)
          || (mode == PORT_PIN_MODE_P105_G_DQ3_1)
          || (mode == PORT_PIN_MODE_P105_OCU9_OTD0)
          || (mode == PORT_PIN_MODE_P105_PPG9_TOUT0)  ))
      || ((portPin == PORT_PIN_P106) &&
            ((mode == PORT_PIN_MODE_P106_GPIO)
          || (mode == PORT_PIN_MODE_P106_M_SDATA0_1)
          || (mode == PORT_PIN_MODE_P106_G_SDATA1_1)
          || (mode == PORT_PIN_MODE_P106_M_DQ1_0)
          || (mode == PORT_PIN_MODE_P106_G_DQ1_1)
          || (mode == PORT_PIN_MODE_P106_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P106_PPG9_TOUT2)  ))
      || ((portPin == PORT_PIN_P107) &&
            ((mode == PORT_PIN_MODE_P107_GPIO)
          || (mode == PORT_PIN_MODE_P107_M_SDATA0_2)
          || (mode == PORT_PIN_MODE_P107_G_SDATA1_2)
          || (mode == PORT_PIN_MODE_P107_M_DQ2_0)
          || (mode == PORT_PIN_MODE_P107_G_DQ2_1)
          || (mode == PORT_PIN_MODE_P107_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P107_PPG10_TOUT0)  ))
      || ((portPin == PORT_PIN_P108) &&
            ((mode == PORT_PIN_MODE_P108_GPIO)
          || (mode == PORT_PIN_MODE_P108_M_SDATA0_3)
          || (mode == PORT_PIN_MODE_P108_G_SDATA1_3)
          || (mode == PORT_PIN_MODE_P108_M_CS1_0)
          || (mode == PORT_PIN_MODE_P108_G_CS1_1)
          || (mode == PORT_PIN_MODE_P108_OCU10_OTD1)
          || (mode == PORT_PIN_MODE_P108_PPG10_TOUT2)  ))
      || ((portPin == PORT_PIN_P109) &&
            ((mode == PORT_PIN_MODE_P109_GPIO)
          || (mode == PORT_PIN_MODE_P109_M_SCLK0)
          || (mode == PORT_PIN_MODE_P109_M_CK_0)
          || (mode == PORT_PIN_MODE_P109_G_CK_1)
          || (mode == PORT_PIN_MODE_P109_OCU11_OTD0)
          || (mode == PORT_PIN_MODE_P109_PPG11_TOUT0)  ))
      || ((portPin == PORT_PIN_P216) &&
            ((mode == PORT_PIN_MODE_P216_GPIO)
          || (mode == PORT_PIN_MODE_P216_INDICATOR0_1)
          || (mode == PORT_PIN_MODE_P216_OCU0_OTD0)
          || (mode == PORT_PIN_MODE_P216_PPG0_TOUT0)  ))
      || ((portPin == PORT_PIN_P217) &&
            ((mode == PORT_PIN_MODE_P217_GPIO)
          || (mode == PORT_PIN_MODE_P217_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P217_PPG0_TOUT2)
          || (mode == PORT_PIN_MODE_P217_X1A)  ))
      || ((portPin == PORT_PIN_P219) &&
            ((mode == PORT_PIN_MODE_P219_GPIO)
          || (mode == PORT_PIN_MODE_P219_VPIN)  ))
      || ((portPin == PORT_PIN_P222) &&
            ((mode == PORT_PIN_MODE_P222_GPIO)
          || (mode == PORT_PIN_MODE_P222_OCU3_OTD0)
          || (mode == PORT_PIN_MODE_P222_PPG3_TOUT0)  ))
      || ((portPin == PORT_PIN_P224) &&
            ((mode == PORT_PIN_MODE_P224_GPIO)
          || (mode == PORT_PIN_MODE_P224_SGO0)
          || (mode == PORT_PIN_MODE_P224_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P224_PPG4_TOUT0)  ))
      || ((portPin == PORT_PIN_P225) &&
            ((mode == PORT_PIN_MODE_P225_GPIO)
          || (mode == PORT_PIN_MODE_P225_SGA0)
          || (mode == PORT_PIN_MODE_P225_SOT0)
          || (mode == PORT_PIN_MODE_P225_SDA17)
          || (mode == PORT_PIN_MODE_P225_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P225_PPG4_TOUT2)
          || (mode == PORT_PIN_MODE_P225_SOT17)  ))
      || ((portPin == PORT_PIN_P226) &&
            ((mode == PORT_PIN_MODE_P226_GPIO)
          || (mode == PORT_PIN_MODE_P226_SGA1)
          || (mode == PORT_PIN_MODE_P226_SCK0)
          || (mode == PORT_PIN_MODE_P226_SCL17)
          || (mode == PORT_PIN_MODE_P226_OCU5_OTD0)
          || (mode == PORT_PIN_MODE_P226_PPG5_TOUT0)
          || (mode == PORT_PIN_MODE_P226_SCK17)  ))
      || ((portPin == PORT_PIN_P227) &&
            ((mode == PORT_PIN_MODE_P227_GPIO)
          || (mode == PORT_PIN_MODE_P227_SGO1)
          || (mode == PORT_PIN_MODE_P227_INDICATOR0_0)
          || (mode == PORT_PIN_MODE_P227_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P227_PPG5_TOUT2)  ))
      || ((portPin == PORT_PIN_P228) &&
            ((mode == PORT_PIN_MODE_P228_GPIO)
          || (mode == PORT_PIN_MODE_P228_SGA2)
          || (mode == PORT_PIN_MODE_P228_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P228_PPG6_TOUT0)  ))
      || ((portPin == PORT_PIN_P229) &&
            ((mode == PORT_PIN_MODE_P229_GPIO)
          || (mode == PORT_PIN_MODE_P229_SGO2)
          || (mode == PORT_PIN_MODE_P229_SOT1)
          || (mode == PORT_PIN_MODE_P229_OCU6_OTD1)
          || (mode == PORT_PIN_MODE_P229_PPG6_TOUT2)  ))
      || ((portPin == PORT_PIN_P230) &&
            ((mode == PORT_PIN_MODE_P230_GPIO)
          || (mode == PORT_PIN_MODE_P230_SGA3)
          || (mode == PORT_PIN_MODE_P230_SCK1)
          || (mode == PORT_PIN_MODE_P230_OCU7_OTD0)
          || (mode == PORT_PIN_MODE_P230_PPG7_TOUT0)  ))
      || ((portPin == PORT_PIN_P231) &&
            ((mode == PORT_PIN_MODE_P231_GPIO)
          || (mode == PORT_PIN_MODE_P231_SGO3)
          || (mode == PORT_PIN_MODE_P231_OCU7_OTD1)
          || (mode == PORT_PIN_MODE_P231_PPG7_TOUT2)  ))
      || ((portPin == PORT_PIN_P300) &&
            ((mode == PORT_PIN_MODE_P300_GPIO)
          || (mode == PORT_PIN_MODE_P300_SGO0)
          || (mode == PORT_PIN_MODE_P300_TOT0)
          || (mode == PORT_PIN_MODE_P300_SOT16)
          || (mode == PORT_PIN_MODE_P300_SDA16)
          || (mode == PORT_PIN_MODE_P300_OCU8_OTD0)
          || (mode == PORT_PIN_MODE_P300_PPG8_TOUT0)
          || (mode == PORT_PIN_MODE_P300_TRACE0)  ))
      || ((portPin == PORT_PIN_P301) &&
            ((mode == PORT_PIN_MODE_P301_GPIO)
          || (mode == PORT_PIN_MODE_P301_SGA0)
          || (mode == PORT_PIN_MODE_P301_TOT1)
          || (mode == PORT_PIN_MODE_P301_SCK16)
          || (mode == PORT_PIN_MODE_P301_SCL16)
          || (mode == PORT_PIN_MODE_P301_OCU8_OTD1)
          || (mode == PORT_PIN_MODE_P301_PPG8_TOUT2)
          || (mode == PORT_PIN_MODE_P301_TRACE1)  ))
      || ((portPin == PORT_PIN_P302) &&
            ((mode == PORT_PIN_MODE_P302_GPIO)
          || (mode == PORT_PIN_MODE_P302_SGA1)
          || (mode == PORT_PIN_MODE_P302_TOT2)
          || (mode == PORT_PIN_MODE_P302_OCU9_OTD0)
          || (mode == PORT_PIN_MODE_P302_PPG9_TOUT0)
          || (mode == PORT_PIN_MODE_P302_TRACE2)  ))
      || ((portPin == PORT_PIN_P303) &&
            ((mode == PORT_PIN_MODE_P303_GPIO)
          || (mode == PORT_PIN_MODE_P303_SGO1)
          || (mode == PORT_PIN_MODE_P303_TOT3)
          || (mode == PORT_PIN_MODE_P303_SOT8)
          || (mode == PORT_PIN_MODE_P303_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P303_PPG9_TOUT2)
          || (mode == PORT_PIN_MODE_P303_TRACE3)  ))
      || ((portPin == PORT_PIN_P304) &&
            ((mode == PORT_PIN_MODE_P304_GPIO)
          || (mode == PORT_PIN_MODE_P304_SGA2)
          || (mode == PORT_PIN_MODE_P304_TX0)
          || (mode == PORT_PIN_MODE_P304_SCK8)
          || (mode == PORT_PIN_MODE_P304_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P304_PPG10_TOUT0)
          || (mode == PORT_PIN_MODE_P304_TRACE_CLK)  ))
      || ((portPin == PORT_PIN_P305) &&
            ((mode == PORT_PIN_MODE_P305_GPIO)
          || (mode == PORT_PIN_MODE_P305_SGO2)
          || (mode == PORT_PIN_MODE_P305_TOT16)
          || (mode == PORT_PIN_MODE_P305_OCU10_OTD1)
          || (mode == PORT_PIN_MODE_P305_PPG10_TOUT2)
          || (mode == PORT_PIN_MODE_P305_TRACE_CTL)  ))
      || ((portPin == PORT_PIN_P306) &&
            ((mode == PORT_PIN_MODE_P306_GPIO)
          || (mode == PORT_PIN_MODE_P306_TX1)
          || (mode == PORT_PIN_MODE_P306_OCU11_OTD0)
          || (mode == PORT_PIN_MODE_P306_PPG11_TOUT0)  ))
      || ((portPin == PORT_PIN_P307) &&
            ((mode == PORT_PIN_MODE_P307_GPIO)
          || (mode == PORT_PIN_MODE_P307_TOT17)
          || (mode == PORT_PIN_MODE_P307_SOT9)
          || (mode == PORT_PIN_MODE_P307_OCU11_OTD1)
          || (mode == PORT_PIN_MODE_P307_PPG11_TOUT2)
          || (mode == PORT_PIN_MODE_P307_VPIN)  ))
      || ((portPin == PORT_PIN_P308) &&
            ((mode == PORT_PIN_MODE_P308_GPIO)
          || (mode == PORT_PIN_MODE_P308_WOT)
          || (mode == PORT_PIN_MODE_P308_TOT18)
          || (mode == PORT_PIN_MODE_P308_SCK9)
          || (mode == PORT_PIN_MODE_P308_OCU0_OTD0)
          || (mode == PORT_PIN_MODE_P308_PPG0_TOUT0)
          || (mode == PORT_PIN_MODE_P308_VPIN)  ))
      || ((portPin == PORT_PIN_P309) &&
            ((mode == PORT_PIN_MODE_P309_GPIO)
          || (mode == PORT_PIN_MODE_P309_TX5)
          || (mode == PORT_PIN_MODE_P309_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P309_PPG0_TOUT2)
          || (mode == PORT_PIN_MODE_P309_VPIN)  ))
      || ((portPin == PORT_PIN_P310) &&
            ((mode == PORT_PIN_MODE_P310_GPIO)
          || (mode == PORT_PIN_MODE_P310_TOT19)
          || (mode == PORT_PIN_MODE_P310_OCU1_OTD0)
          || (mode == PORT_PIN_MODE_P310_PPG1_TOUT0)
          || (mode == PORT_PIN_MODE_P310_SEG_ST)  ))
      || ((portPin == PORT_PIN_P311) &&
            ((mode == PORT_PIN_MODE_P311_GPIO)
          || (mode == PORT_PIN_MODE_P311_TX6)
          || (mode == PORT_PIN_MODE_P311_OCU1_OTD1)
          || (mode == PORT_PIN_MODE_P311_PPG1_TOUT2)
          || (mode == PORT_PIN_MODE_P311_SEG_ST)  ))
      || ((portPin == PORT_PIN_P312) &&
            ((mode == PORT_PIN_MODE_P312_GPIO)
          || (mode == PORT_PIN_MODE_P312_SGO0)
          || (mode == PORT_PIN_MODE_P312_TOT32)
          || (mode == PORT_PIN_MODE_P312_SOT10)
          || (mode == PORT_PIN_MODE_P312_MFS8_CS0)
          || (mode == PORT_PIN_MODE_P312_OCU2_OTD0)
          || (mode == PORT_PIN_MODE_P312_PPG2_TOUT0)
          || (mode == PORT_PIN_MODE_P312_SEG_ST)  ))
      || ((portPin == PORT_PIN_P313) &&
            ((mode == PORT_PIN_MODE_P313_GPIO)
          || (mode == PORT_PIN_MODE_P313_SGA0)
          || (mode == PORT_PIN_MODE_P313_SCK10)
          || (mode == PORT_PIN_MODE_P313_MFS9_CS0)
          || (mode == PORT_PIN_MODE_P313_OCU2_OTD1)
          || (mode == PORT_PIN_MODE_P313_PPG2_TOUT2)
          || (mode == PORT_PIN_MODE_P313_SEG_ST)  ))
      || ((portPin == PORT_PIN_P314) &&
            ((mode == PORT_PIN_MODE_P314_GPIO)
          || (mode == PORT_PIN_MODE_P314_SGA1)
          || (mode == PORT_PIN_MODE_P314_TOT33)
          || (mode == PORT_PIN_MODE_P314_MFS9_CS1)
          || (mode == PORT_PIN_MODE_P314_OCU3_OTD0)
          || (mode == PORT_PIN_MODE_P314_PPG3_TOUT0)
          || (mode == PORT_PIN_MODE_P314_SEG_ST)  ))
      || ((portPin == PORT_PIN_P315) &&
            ((mode == PORT_PIN_MODE_P315_GPIO)
          || (mode == PORT_PIN_MODE_P315_SGO1)
          || (mode == PORT_PIN_MODE_P315_TX5)
          || (mode == PORT_PIN_MODE_P315_SOT11)
          || (mode == PORT_PIN_MODE_P315_MFS8_CS3)
          || (mode == PORT_PIN_MODE_P315_OCU3_OTD1)
          || (mode == PORT_PIN_MODE_P315_PPG3_TOUT2)
          || (mode == PORT_PIN_MODE_P315_SEG_ST)  ))
      || ((portPin == PORT_PIN_P316) &&
            ((mode == PORT_PIN_MODE_P316_GPIO)
          || (mode == PORT_PIN_MODE_P316_SGA2)
          || (mode == PORT_PIN_MODE_P316_TOT34)
          || (mode == PORT_PIN_MODE_P316_SCK11)
          || (mode == PORT_PIN_MODE_P316_MFS8_CS1)
          || (mode == PORT_PIN_MODE_P316_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P316_PPG4_TOUT0)
          || (mode == PORT_PIN_MODE_P316_SEG_ST)  ))
      || ((portPin == PORT_PIN_P317) &&
            ((mode == PORT_PIN_MODE_P317_GPIO)
          || (mode == PORT_PIN_MODE_P317_SGO2)
          || (mode == PORT_PIN_MODE_P317_TX6)
          || (mode == PORT_PIN_MODE_P317_MFS8_CS2)
          || (mode == PORT_PIN_MODE_P317_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P317_PPG4_TOUT2)
          || (mode == PORT_PIN_MODE_P317_SEG_ST)  ))
      || ((portPin == PORT_PIN_P318) &&
            ((mode == PORT_PIN_MODE_P318_GPIO)
          || (mode == PORT_PIN_MODE_P318_SGA3)
          || (mode == PORT_PIN_MODE_P318_TOT35)
          || (mode == PORT_PIN_MODE_P318_OCU5_OTD0)
          || (mode == PORT_PIN_MODE_P318_PPG5_TOUT0)  ))
      || ((portPin == PORT_PIN_P319) &&
            ((mode == PORT_PIN_MODE_P319_GPIO)
          || (mode == PORT_PIN_MODE_P319_SGO3)
          || (mode == PORT_PIN_MODE_P319_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P319_PPG5_TOUT2)  ))
      || ((portPin == PORT_PIN_P320) &&
            ((mode == PORT_PIN_MODE_P320_GPIO)
          || (mode == PORT_PIN_MODE_P320_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P320_PPG6_TOUT0)  ))
      || ((portPin == PORT_PIN_P321) &&
            ((mode == PORT_PIN_MODE_P321_GPIO)
          || (mode == PORT_PIN_MODE_P321_PWM1P0)
          || (mode == PORT_PIN_MODE_P321_AH0)
          || (mode == PORT_PIN_MODE_P321_OCU6_OTD1)
          || (mode == PORT_PIN_MODE_P321_PPG6_TOUT2)  ))
      || ((portPin == PORT_PIN_P322) &&
            ((mode == PORT_PIN_MODE_P322_GPIO)
          || (mode == PORT_PIN_MODE_P322_PWM1M0)
          || (mode == PORT_PIN_MODE_P322_AL0)
          || (mode == PORT_PIN_MODE_P322_OCU7_OTD0)
          || (mode == PORT_PIN_MODE_P322_PPG7_TOUT0)  ))
      || ((portPin == PORT_PIN_P323) &&
            ((mode == PORT_PIN_MODE_P323_GPIO)
          || (mode == PORT_PIN_MODE_P323_PWM2P0)
          || (mode == PORT_PIN_MODE_P323_BH0)
          || (mode == PORT_PIN_MODE_P323_OCU7_OTD1)
          || (mode == PORT_PIN_MODE_P323_PPG7_TOUT2)  ))
      || ((portPin == PORT_PIN_P324) &&
            ((mode == PORT_PIN_MODE_P324_GPIO)
          || (mode == PORT_PIN_MODE_P324_PWM2M0)
          || (mode == PORT_PIN_MODE_P324_BL0)
          || (mode == PORT_PIN_MODE_P324_OCU8_OTD0)
          || (mode == PORT_PIN_MODE_P324_PPG8_TOUT0)  ))
      || ((portPin == PORT_PIN_P325) &&
            ((mode == PORT_PIN_MODE_P325_GPIO)
          || (mode == PORT_PIN_MODE_P325_PWM1P1)
          || (mode == PORT_PIN_MODE_P325_AH1)
          || (mode == PORT_PIN_MODE_P325_OCU8_OTD1)
          || (mode == PORT_PIN_MODE_P325_PPG8_TOUT2)  ))
      || ((portPin == PORT_PIN_P326) &&
            ((mode == PORT_PIN_MODE_P326_GPIO)
          || (mode == PORT_PIN_MODE_P326_PWM1M1)
          || (mode == PORT_PIN_MODE_P326_AL1)
          || (mode == PORT_PIN_MODE_P326_OCU9_OTD0)
          || (mode == PORT_PIN_MODE_P326_PPG9_TOUT0)  ))
      || ((portPin == PORT_PIN_P327) &&
            ((mode == PORT_PIN_MODE_P327_GPIO)
          || (mode == PORT_PIN_MODE_P327_PWM2P1)
          || (mode == PORT_PIN_MODE_P327_BH1)
          || (mode == PORT_PIN_MODE_P327_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P327_PPG9_TOUT2)  ))
      || ((portPin == PORT_PIN_P328) &&
            ((mode == PORT_PIN_MODE_P328_GPIO)
          || (mode == PORT_PIN_MODE_P328_PWM2M1)
          || (mode == PORT_PIN_MODE_P328_BL1)
          || (mode == PORT_PIN_MODE_P328_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P328_PPG10_TOUT0)  ))
      || ((portPin == PORT_PIN_P329) &&
            ((mode == PORT_PIN_MODE_P329_GPIO)
          || (mode == PORT_PIN_MODE_P329_PWM1P2)
          || (mode == PORT_PIN_MODE_P329_OCU10_OTD1)
          || (mode == PORT_PIN_MODE_P329_PPG10_TOUT2)  ))
      || ((portPin == PORT_PIN_P330) &&
            ((mode == PORT_PIN_MODE_P330_GPIO)
          || (mode == PORT_PIN_MODE_P330_PWM1M2)
          || (mode == PORT_PIN_MODE_P330_OCU11_OTD0)
          || (mode == PORT_PIN_MODE_P330_PPG11_TOUT0)  ))
      || ((portPin == PORT_PIN_P331) &&
            ((mode == PORT_PIN_MODE_P331_GPIO)
          || (mode == PORT_PIN_MODE_P331_PWM2P2)
          || (mode == PORT_PIN_MODE_P331_OCU11_OTD1)
          || (mode == PORT_PIN_MODE_P331_PPG11_TOUT2)  ))
      || ((portPin == PORT_PIN_P400) &&
            ((mode == PORT_PIN_MODE_P400_GPIO)
          || (mode == PORT_PIN_MODE_P400_PWM2M2)
          || (mode == PORT_PIN_MODE_P400_OCU0_OTD0)
          || (mode == PORT_PIN_MODE_P400_PPG0_TOUT0)  ))
      || ((portPin == PORT_PIN_P401) &&
            ((mode == PORT_PIN_MODE_P401_GPIO)
          || (mode == PORT_PIN_MODE_P401_PWM1P3)
          || (mode == PORT_PIN_MODE_P401_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P401_PPG0_TOUT2)  ))
      || ((portPin == PORT_PIN_P402) &&
            ((mode == PORT_PIN_MODE_P402_GPIO)
          || (mode == PORT_PIN_MODE_P402_PWM1M3)
          || (mode == PORT_PIN_MODE_P402_SOT2)
          || (mode == PORT_PIN_MODE_P402_OCU1_OTD0)
          || (mode == PORT_PIN_MODE_P402_PPG1_TOUT0)  ))
      || ((portPin == PORT_PIN_P403) &&
            ((mode == PORT_PIN_MODE_P403_GPIO)
          || (mode == PORT_PIN_MODE_P403_PWM2P3)
          || (mode == PORT_PIN_MODE_P403_SCK2)
          || (mode == PORT_PIN_MODE_P403_OCU1_OTD1)
          || (mode == PORT_PIN_MODE_P403_PPG1_TOUT2)  ))
      || ((portPin == PORT_PIN_P404) &&
            ((mode == PORT_PIN_MODE_P404_GPIO)
          || (mode == PORT_PIN_MODE_P404_PWM2M3)
          || (mode == PORT_PIN_MODE_P404_OCU2_OTD0)
          || (mode == PORT_PIN_MODE_P404_PPG2_TOUT0)  ))
      || ((portPin == PORT_PIN_P405) &&
            ((mode == PORT_PIN_MODE_P405_GPIO)
          || (mode == PORT_PIN_MODE_P405_PWM1P4)
          || (mode == PORT_PIN_MODE_P405_OCU2_OTD1)
          || (mode == PORT_PIN_MODE_P405_PPG2_TOUT2)  ))
      || ((portPin == PORT_PIN_P406) &&
            ((mode == PORT_PIN_MODE_P406_GPIO)
          || (mode == PORT_PIN_MODE_P406_PWM1M4)
          || (mode == PORT_PIN_MODE_P406_SOT3)
          || (mode == PORT_PIN_MODE_P406_MFS0_CS0)
          || (mode == PORT_PIN_MODE_P406_OCU3_OTD0)
          || (mode == PORT_PIN_MODE_P406_PPG3_TOUT0)  ))
      || ((portPin == PORT_PIN_P407) &&
            ((mode == PORT_PIN_MODE_P407_GPIO)
          || (mode == PORT_PIN_MODE_P407_PWM2P4)
          || (mode == PORT_PIN_MODE_P407_SCK3)
          || (mode == PORT_PIN_MODE_P407_MFS2_CS0)
          || (mode == PORT_PIN_MODE_P407_OCU3_OTD1)
          || (mode == PORT_PIN_MODE_P407_PPG3_TOUT2)  ))
      || ((portPin == PORT_PIN_P408) &&
            ((mode == PORT_PIN_MODE_P408_GPIO)
          || (mode == PORT_PIN_MODE_P408_PWM2M4)
          || (mode == PORT_PIN_MODE_P408_MFS2_CS1)
          || (mode == PORT_PIN_MODE_P408_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P408_PPG4_TOUT0)  ))
      || ((portPin == PORT_PIN_P409) &&
            ((mode == PORT_PIN_MODE_P409_GPIO)
          || (mode == PORT_PIN_MODE_P409_PWM1P5)
          || (mode == PORT_PIN_MODE_P409_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P409_PPG4_TOUT2)  ))
      || ((portPin == PORT_PIN_P410) &&
            ((mode == PORT_PIN_MODE_P410_GPIO)
          || (mode == PORT_PIN_MODE_P410_PWM1M5)
          || (mode == PORT_PIN_MODE_P410_SOT4)
          || (mode == PORT_PIN_MODE_P410_MFS0_CS3)
          || (mode == PORT_PIN_MODE_P410_OCU5_OTD0)
          || (mode == PORT_PIN_MODE_P410_PPG5_TOUT0)
          || (mode == PORT_PIN_MODE_P410_SDA4)  ))
      || ((portPin == PORT_PIN_P411) &&
            ((mode == PORT_PIN_MODE_P411_GPIO)
          || (mode == PORT_PIN_MODE_P411_PWM2P5)
          || (mode == PORT_PIN_MODE_P411_SCK4)
          || (mode == PORT_PIN_MODE_P411_MFS0_CS1)
          || (mode == PORT_PIN_MODE_P411_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P411_PPG5_TOUT2)
          || (mode == PORT_PIN_MODE_P411_SCL4)  ))
      || ((portPin == PORT_PIN_P412) &&
            ((mode == PORT_PIN_MODE_P412_GPIO)
          || (mode == PORT_PIN_MODE_P412_PWM2M5)
          || (mode == PORT_PIN_MODE_P412_TX1)
          || (mode == PORT_PIN_MODE_P412_MFS0_CS2)
          || (mode == PORT_PIN_MODE_P412_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P412_PPG6_TOUT0)  ))
      || ((portPin == PORT_PIN_P425) &&
            ((mode == PORT_PIN_MODE_P425_GPIO)
          || (mode == PORT_PIN_MODE_P425_DSP1_CLK)
          || (mode == PORT_PIN_MODE_P425_DSP0_CTRL8)
          || (mode == PORT_PIN_MODE_P425_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P425_PPG0_TOUT2)
          || (mode == PORT_PIN_MODE_P425_COM)  ))
      || ((portPin == PORT_PIN_P426) &&
            ((mode == PORT_PIN_MODE_P426_GPIO)
          || (mode == PORT_PIN_MODE_P426_SGA1)
          || (mode == PORT_PIN_MODE_P426_DSP1_CTRL2)
          || (mode == PORT_PIN_MODE_P426_SOT11)
          || (mode == PORT_PIN_MODE_P426_DSP0_CTRL9)
          || (mode == PORT_PIN_MODE_P426_OCU1_OTD0)
          || (mode == PORT_PIN_MODE_P426_PPG1_TOUT0)
          || (mode == PORT_PIN_MODE_P426_COM)  ))
      || ((portPin == PORT_PIN_P427) &&
            ((mode == PORT_PIN_MODE_P427_GPIO)
          || (mode == PORT_PIN_MODE_P427_SGO1)
          || (mode == PORT_PIN_MODE_P427_DSP1_CTRL1)
          || (mode == PORT_PIN_MODE_P427_SCK11)
          || (mode == PORT_PIN_MODE_P427_DSP0_CTRL10)
          || (mode == PORT_PIN_MODE_P427_OCU1_OTD1)
          || (mode == PORT_PIN_MODE_P427_PPG1_TOUT2)
          || (mode == PORT_PIN_MODE_P427_COM)  ))
      || ((portPin == PORT_PIN_P428) &&
            ((mode == PORT_PIN_MODE_P428_GPIO)
          || (mode == PORT_PIN_MODE_P428_DSP1_CTRL0)
          || (mode == PORT_PIN_MODE_P428_DSP0_CTRL11)
          || (mode == PORT_PIN_MODE_P428_OCU2_OTD0)
          || (mode == PORT_PIN_MODE_P428_PPG2_TOUT0)
          || (mode == PORT_PIN_MODE_P428_COM)  ))
      || ((portPin == PORT_PIN_P429) &&
            ((mode == PORT_PIN_MODE_P429_GPIO)
          || (mode == PORT_PIN_MODE_P429_DSP1_DATA1_11)
          || (mode == PORT_PIN_MODE_P429_AH0)
          || (mode == PORT_PIN_MODE_P429_OCU2_OTD1)
          || (mode == PORT_PIN_MODE_P429_PPG2_TOUT2)
          || (mode == PORT_PIN_MODE_P429_SEG_ST)  ))
      || ((portPin == PORT_PIN_P430) &&
            ((mode == PORT_PIN_MODE_P430_GPIO)
          || (mode == PORT_PIN_MODE_P430_SGA3)
          || (mode == PORT_PIN_MODE_P430_DSP1_DATA0_11)
          || (mode == PORT_PIN_MODE_P430_AL0)
          || (mode == PORT_PIN_MODE_P430_OCU3_OTD0)
          || (mode == PORT_PIN_MODE_P430_PPG3_TOUT0)
          || (mode == PORT_PIN_MODE_P430_SEG)  ))
      || ((portPin == PORT_PIN_P431) &&
            ((mode == PORT_PIN_MODE_P431_GPIO)
          || (mode == PORT_PIN_MODE_P431_SGO3)
          || (mode == PORT_PIN_MODE_P431_DSP1_DATA1_10)
          || (mode == PORT_PIN_MODE_P431_BH0)
          || (mode == PORT_PIN_MODE_P431_OCU3_OTD1)
          || (mode == PORT_PIN_MODE_P431_PPG3_TOUT2)
          || (mode == PORT_PIN_MODE_P431_SEG)  ))
      || ((portPin == PORT_PIN_P500) &&
            ((mode == PORT_PIN_MODE_P500_GPIO)
          || (mode == PORT_PIN_MODE_P500_DSP1_DATA0_10)
          || (mode == PORT_PIN_MODE_P500_BL0)
          || (mode == PORT_PIN_MODE_P500_OCU4_OTD0)
          || (mode == PORT_PIN_MODE_P500_PPG4_TOUT0)
          || (mode == PORT_PIN_MODE_P500_SEG)  ))
      || ((portPin == PORT_PIN_P501) &&
            ((mode == PORT_PIN_MODE_P501_GPIO)
          || (mode == PORT_PIN_MODE_P501_DSP1_DATA1_9)
          || (mode == PORT_PIN_MODE_P501_AH1)
          || (mode == PORT_PIN_MODE_P501_OCU4_OTD1)
          || (mode == PORT_PIN_MODE_P501_PPG4_TOUT2)
          || (mode == PORT_PIN_MODE_P501_SEG)  ))
      || ((portPin == PORT_PIN_P502) &&
            ((mode == PORT_PIN_MODE_P502_GPIO)
          || (mode == PORT_PIN_MODE_P502_DSP1_DATA0_9)
          || (mode == PORT_PIN_MODE_P502_SOT8)
          || (mode == PORT_PIN_MODE_P502_AL1)
          || (mode == PORT_PIN_MODE_P502_OCU5_OTD0)
          || (mode == PORT_PIN_MODE_P502_PPG5_TOUT0)
          || (mode == PORT_PIN_MODE_P502_SEG)  ))
      || ((portPin == PORT_PIN_P503) &&
            ((mode == PORT_PIN_MODE_P503_GPIO)
          || (mode == PORT_PIN_MODE_P503_DSP1_DATA1_8)
          || (mode == PORT_PIN_MODE_P503_SCK8)
          || (mode == PORT_PIN_MODE_P503_BH1)
          || (mode == PORT_PIN_MODE_P503_OCU5_OTD1)
          || (mode == PORT_PIN_MODE_P503_PPG5_TOUT2)
          || (mode == PORT_PIN_MODE_P503_SEG)  ))
      || ((portPin == PORT_PIN_P504) &&
            ((mode == PORT_PIN_MODE_P504_GPIO)
          || (mode == PORT_PIN_MODE_P504_DSP1_DATA0_8)
          || (mode == PORT_PIN_MODE_P504_BL1)
          || (mode == PORT_PIN_MODE_P504_OCU6_OTD0)
          || (mode == PORT_PIN_MODE_P504_PPG6_TOUT0)
          || (mode == PORT_PIN_MODE_P504_SEG)  ))
      || ((portPin == PORT_PIN_P505) &&
            ((mode == PORT_PIN_MODE_P505_GPIO)
          || (mode == PORT_PIN_MODE_P505_DSP1_DATA1_7)
          || (mode == PORT_PIN_MODE_P505_OCU6_OTD1)
          || (mode == PORT_PIN_MODE_P505_PPG6_TOUT2)
          || (mode == PORT_PIN_MODE_P505_SEG)  ))
      || ((portPin == PORT_PIN_P506) &&
            ((mode == PORT_PIN_MODE_P506_GPIO)
          || (mode == PORT_PIN_MODE_P506_DSP1_DATA0_7)
          || (mode == PORT_PIN_MODE_P506_SOT9)
          || (mode == PORT_PIN_MODE_P506_OCU7_OTD0)
          || (mode == PORT_PIN_MODE_P506_PPG7_TOUT0)
          || (mode == PORT_PIN_MODE_P506_SEG)  ))
      || ((portPin == PORT_PIN_P507) &&
            ((mode == PORT_PIN_MODE_P507_GPIO)
          || (mode == PORT_PIN_MODE_P507_DSP1_DATA1_6)
          || (mode == PORT_PIN_MODE_P507_SCK9)
          || (mode == PORT_PIN_MODE_P507_OCU7_OTD1)
          || (mode == PORT_PIN_MODE_P507_PPG7_TOUT2)
          || (mode == PORT_PIN_MODE_P507_SEG)  ))
      || ((portPin == PORT_PIN_P508) &&
            ((mode == PORT_PIN_MODE_P508_GPIO)
          || (mode == PORT_PIN_MODE_P508_DSP1_DATA0_6)
          || (mode == PORT_PIN_MODE_P508_OCU8_OTD0)
          || (mode == PORT_PIN_MODE_P508_PPG8_TOUT0)
          || (mode == PORT_PIN_MODE_P508_SEG)  ))
      || ((portPin == PORT_PIN_P509) &&
            ((mode == PORT_PIN_MODE_P509_GPIO)
          || (mode == PORT_PIN_MODE_P509_DSP1_DATA1_5)
          || (mode == PORT_PIN_MODE_P509_OCU8_OTD1)
          || (mode == PORT_PIN_MODE_P509_PPG8_TOUT2)
          || (mode == PORT_PIN_MODE_P509_SEG)  ))
      || ((portPin == PORT_PIN_P510) &&
            ((mode == PORT_PIN_MODE_P510_GPIO)
          || (mode == PORT_PIN_MODE_P510_DSP1_DATA0_5)
          || (mode == PORT_PIN_MODE_P510_SOT10)
          || (mode == PORT_PIN_MODE_P510_SDA10)
          || (mode == PORT_PIN_MODE_P510_MFS8_CS0)
          || (mode == PORT_PIN_MODE_P510_OCU9_OTD0)
          || (mode == PORT_PIN_MODE_P510_PPG9_TOUT0)
          || (mode == PORT_PIN_MODE_P510_SEG)  ))
      || ((portPin == PORT_PIN_P511) &&
            ((mode == PORT_PIN_MODE_P511_GPIO)
          || (mode == PORT_PIN_MODE_P511_DSP1_DATA1_4)
          || (mode == PORT_PIN_MODE_P511_SCK10)
          || (mode == PORT_PIN_MODE_P511_SCL10)
          || (mode == PORT_PIN_MODE_P511_MFS9_CS0)
          || (mode == PORT_PIN_MODE_P511_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P511_PPG9_TOUT2)
          || (mode == PORT_PIN_MODE_P511_SEG)  ))
      || ((portPin == PORT_PIN_P512) &&
            ((mode == PORT_PIN_MODE_P512_GPIO)
          || (mode == PORT_PIN_MODE_P512_DSP1_DATA0_4)
          || (mode == PORT_PIN_MODE_P512_MFS9_CS1)
          || (mode == PORT_PIN_MODE_P512_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P512_PPG10_TOUT0)
          || (mode == PORT_PIN_MODE_P512_SEG)  ))
      || ((portPin == PORT_PIN_P513) &&
            ((mode == PORT_PIN_MODE_P513_GPIO)
          || (mode == PORT_PIN_MODE_P513_DSP1_DATA1_3)
          || (mode == PORT_PIN_MODE_P513_DSP0_CTRL0)
          || (mode == PORT_PIN_MODE_P513_OCU10_OTD1)
          || (mode == PORT_PIN_MODE_P513_PPG10_TOUT2)
          || (mode == PORT_PIN_MODE_P513_SEG)  ))
      || ((portPin == PORT_PIN_P514) &&
            ((mode == PORT_PIN_MODE_P514_GPIO)
          || (mode == PORT_PIN_MODE_P514_DSP1_DATA0_3)
          || (mode == PORT_PIN_MODE_P514_SOT11)
          || (mode == PORT_PIN_MODE_P514_DSP0_CTRL1)
          || (mode == PORT_PIN_MODE_P514_OCU11_OTD0)
          || (mode == PORT_PIN_MODE_P514_PPG11_TOUT0)
          || (mode == PORT_PIN_MODE_P514_MFS8_CS3)
          || (mode == PORT_PIN_MODE_P514_SEG)  ))
      || ((portPin == PORT_PIN_P515) &&
            ((mode == PORT_PIN_MODE_P515_GPIO)
          || (mode == PORT_PIN_MODE_P515_DSP1_DATA1_2)
          || (mode == PORT_PIN_MODE_P515_SCK11)
          || (mode == PORT_PIN_MODE_P515_DSP1_CTRL2)
          || (mode == PORT_PIN_MODE_P515_DSP0_CTRL2)
          || (mode == PORT_PIN_MODE_P515_OCU11_OTD1)
          || (mode == PORT_PIN_MODE_P515_PPG11_TOUT2)
          || (mode == PORT_PIN_MODE_P515_MFS8_CS1)
          || (mode == PORT_PIN_MODE_P515_SEG)  ))
      || ((portPin == PORT_PIN_P516) &&
            ((mode == PORT_PIN_MODE_P516_GPIO)
          || (mode == PORT_PIN_MODE_P516_DSP1_DATA0_2)
          || (mode == PORT_PIN_MODE_P516_DSP1_CLK)
          || (mode == PORT_PIN_MODE_P516_DSP0_CTRL3)
          || (mode == PORT_PIN_MODE_P516_OCU0_OTD0)
          || (mode == PORT_PIN_MODE_P516_PPG0_TOUT0)
          || (mode == PORT_PIN_MODE_P516_MFS8_CS2)
          || (mode == PORT_PIN_MODE_P516_SEG)  ))
      || ((portPin == PORT_PIN_P517) &&
            ((mode == PORT_PIN_MODE_P517_GPIO)
          || (mode == PORT_PIN_MODE_P517_DSP1_DATA1_1)
          || (mode == PORT_PIN_MODE_P517_DSP1_CTRL0)
          || (mode == PORT_PIN_MODE_P517_DSP0_CTRL4)
          || (mode == PORT_PIN_MODE_P517_OCU0_OTD1)
          || (mode == PORT_PIN_MODE_P517_PPG0_TOUT2)
          || (mode == PORT_PIN_MODE_P517_SEG)  ))
      || ((portPin == PORT_PIN_P518) &&
            ((mode == PORT_PIN_MODE_P518_GPIO)
          || (mode == PORT_PIN_MODE_P518_DSP1_DATA0_1)
          || (mode == PORT_PIN_MODE_P518_SOT12)
          || (mode == PORT_PIN_MODE_P518_DSP1_CTRL1)
          || (mode == PORT_PIN_MODE_P518_DSP0_CTRL5)
          || (mode == PORT_PIN_MODE_P518_OCU1_OTD0)
          || (mode == PORT_PIN_MODE_P518_PPG1_TOUT0)
          || (mode == PORT_PIN_MODE_P518_SDA12)
          || (mode == PORT_PIN_MODE_P518_SEG)  ))
      || ((portPin == PORT_PIN_P519) &&
            ((mode == PORT_PIN_MODE_P519_GPIO)
          || (mode == PORT_PIN_MODE_P519_DSP1_DATA1_0)
          || (mode == PORT_PIN_MODE_P519_SCK12)
          || (mode == PORT_PIN_MODE_P519_DSP0_CTRL6)
          || (mode == PORT_PIN_MODE_P519_OCU1_OTD1)
          || (mode == PORT_PIN_MODE_P519_PPG1_TOUT2)
          || (mode == PORT_PIN_MODE_P519_SCL12)
          || (mode == PORT_PIN_MODE_P519_SEG)  ))
      || ((portPin == PORT_PIN_P520) &&
            ((mode == PORT_PIN_MODE_P520_GPIO)
          || (mode == PORT_PIN_MODE_P520_DSP1_DATA0_0)
          || (mode == PORT_PIN_MODE_P520_DSP0_CTRL7)
          || (mode == PORT_PIN_MODE_P520_OCU2_OTD0)
          || (mode == PORT_PIN_MODE_P520_PPG2_TOUT0)
          || (mode == PORT_PIN_MODE_P520_SEG)  ))
      || ((portPin == PORT_PIN_P521) &&
            ((mode == PORT_PIN_MODE_P521_GPIO)
          || (mode == PORT_PIN_MODE_P521_DSP0_CTRL1)
          || (mode == PORT_PIN_MODE_P521_MDC)
          || (mode == PORT_PIN_MODE_P521_DSP0_DATA0_4)
          || (mode == PORT_PIN_MODE_P521_DSP0_DATA1_10)
          || (mode == PORT_PIN_MODE_P521_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P521_PPG9_TOUT2)  ))
      || ((portPin == PORT_PIN_P522) &&
            ((mode == PORT_PIN_MODE_P522_GPIO)
          || (mode == PORT_PIN_MODE_P522_DSP0_CTRL0)
          || (mode == PORT_PIN_MODE_P522_DSP0_CTRL2)
          || (mode == PORT_PIN_MODE_P522_TXER)
          || (mode == PORT_PIN_MODE_P522_DSP0_CTRL1)
          || (mode == PORT_PIN_MODE_P522_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P522_PPG10_TOUT0)  ))
      || ((portPin == PORT_PIN_P527) &&
            ((mode == PORT_PIN_MODE_P527_GPIO)
          || (mode == PORT_PIN_MODE_P527_DSP0_DATA0_0)
          || (mode == PORT_PIN_MODE_P527_DSP0_DATA_D0_P_S)
          || (mode == PORT_PIN_MODE_P527_TOT0)
          || (mode == PORT_PIN_MODE_P527_OCU9_OTD1)
          || (mode == PORT_PIN_MODE_P527_PPG9_TOUT2)  ))
      || ((portPin == PORT_PIN_P528) &&
            ((mode == PORT_PIN_MODE_P528_GPIO)
          || (mode == PORT_PIN_MODE_P528_DSP0_DATA1_0)
          || (mode == PORT_PIN_MODE_P528_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P528_OCU10_OTD0)
          || (mode == PORT_PIN_MODE_P528_PPG10_TOUT0)  ))
      || ((portPin == PORT_PIN_P529) &&
            ((mode == PORT_PIN_MODE_P529_GPIO)
          || (mode == PORT_PIN_MODE_P529_DSP0_DATA0_1)
          || (mode == PORT_PIN_MODE_P529_DSP0_DATA_D1_P_S)
          || (mode == PORT_PIN_MODE_P529_TOT1)
          || (mode == PORT_PIN_MODE_P529_OCU10_OTD1)
          || (mode == PORT_PIN_MODE_P529_PPG10_TOUT2)  ))
      || ((portPin == PORT_PIN_P530) &&
            ((mode == PORT_PIN_MODE_P530_GPIO)
          || (mode == PORT_PIN_MODE_P530_DSP0_DATA1_1)
          || (mode == PORT_PIN_MODE_P530_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P530_SOT0)
          || (mode == PORT_PIN_MODE_P530_OCU11_OTD0)
          || (mode == PORT_PIN_MODE_P530_PPG11_TOUT0)  ))
      || ((portPin == PORT_PIN_P531) &&
            ((mode == PORT_PIN_MODE_P531_GPIO)
          || (mode == PORT_PIN_MODE_P531_DSP0_DATA0_2)
          || (mode == PORT_PIN_MODE_P531_DSP0_DATA_D2_P_S)
          || (mode == PORT_PIN_MODE_P531_SCK0)
          || (mode == PORT_PIN_MODE_P531_TOT2)
          || (mode == PORT_PIN_MODE_P531_OCU11_OTD1)
          || (mode == PORT_PIN_MODE_P531_PPG11_TOUT2)  ))
      || ((portPin == PORT_PIN_P600) &&
            ((mode == PORT_PIN_MODE_P600_GPIO)
          || (mode == PORT_PIN_MODE_P600_DSP0_DATA1_2)
          || (mode == PORT_PIN_MODE_P600_GFXCORE_RSDS_INACTIVE)
          || (mode == PORT_PIN_MODE_P600_OCU0_OTD0)
          || (mode == PORT_PIN_MODE_P600_PPG0_TOUT0)  ))
  )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}

#define PORT_STOP_SEC_CODE
#include <MemMap.h> /* PRQA S 5087 *//* Reason for disabling: In AUTOSAR specification, it is a necessary process. */

/*==================[internal function definitions]==========================*/

/*==================[end of file]============================================*/
