# Digital Block of ROIC (Read-Out Integrated Circuit)

This project is a part of my internship at **DRDO SSPL**, where I implemented the digital block of a Read-Out Integrated Circuit (ROIC) using Verilog HDL and simulated using Xilinx Vivado.

## ğŸ“ Project Structure
- `src/` â€“ Contains the main Verilog design files
- `testbench/` â€“ Testbench for simulation
- `docs/` â€“ Simulation waveforms and design documentation

## ğŸš€ How to Simulate (Vivado)
1. Open Vivado
2. Create a new project
3. Add files from `src/` and `testbench/`
4. Run behavioral simulation

## ğŸ“· Waveform Preview

![Simulation Output](docs/simulation_results.png)

## ğŸ‘¨â€ğŸ’» Author
- Shivam Mandal  
- Internship at DRDO (SSPL), under mentorship of **Scientist E, Navneet Kaur Saini**
