{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428621292808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428621292809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  9 19:14:52 2015 " "Processing started: Thu Apr  9 19:14:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428621292809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1428621292809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off mycpu -c mycpu " "Command: quartus_drc --read_settings_files=on --write_settings_files=off mycpu -c mycpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1428621292810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mycpu.sdc " "Synopsys Design Constraints File file not found: 'mycpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1428621293922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1428621293939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1428621293998 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1428621293999 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "" "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." {  } {  } 0 308076 "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." 0 0 "Quartus II" 0 -1 1428621294239 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 19 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294239 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1428621294239 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 18 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 18 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rd\[0\] " "Node  \"rd\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " state~0 " "Node  \"state~0\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1001 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 516 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " state\[1\] " "Node  \"state\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1876 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " opcode\[0\] " "Node  \"opcode\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " opcode\[3\] " "Node  \"opcode\[3\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " opcode\[1\] " "Node  \"opcode\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " instruction\[6\] " "Node  \"instruction\[6\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 485 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " instruction\[5\] " "Node  \"instruction\[5\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " rd\[2\] " "Node  \"rd\[2\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " rd\[1\] " "Node  \"rd\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " registers~137 " "Node  \"registers~137\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 996 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " shift_distance\[0\] " "Node  \"shift_distance\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " direction " "Node  \"direction\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 697 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~144 " "Node  \"registers\[6\]\[1\]~144\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~143 " "Node  \"registers\[6\]\[1\]~143\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""} { "Info" "IDRC_NODES_INFO" " Mux147~2 " "Node  \"Mux147~2\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1364 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294242 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1428621294242 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " state\[1\] " "Node  \"state\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 516 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers~137 " "Node  \"registers~137\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 996 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " rd\[2\] " "Node  \"rd\[2\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " direction " "Node  \"direction\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 697 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " rd\[0\] " "Node  \"rd\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " rd\[1\] " "Node  \"rd\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " state~0 " "Node  \"state~0\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1001 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " instruction\[6\] " "Node  \"instruction\[6\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 485 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " instruction\[5\] " "Node  \"instruction\[5\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~143 " "Node  \"registers\[6\]\[1\]~143\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~144 " "Node  \"registers\[6\]\[1\]~144\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " opcode\[3\] " "Node  \"opcode\[3\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " opcode\[1\] " "Node  \"opcode\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " shift_distance\[0\] " "Node  \"shift_distance\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1876 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " opcode\[0\] " "Node  \"opcode\[0\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Mux147~2 " "Node  \"Mux147~2\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1364 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " shift_distance\[1\] " "Node  \"shift_distance\[1\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " opcode\[2\] " "Node  \"opcode\[2\]\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Mux147~6 " "Node  \"Mux147~6\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1369 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Mux147~5 " "Node  \"Mux147~5\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1367 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Decoder0~3 " "Node  \"Decoder0~3\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1213 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " always0~0 " "Node  \"always0~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1203 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " always0~1 " "Node  \"always0~1\"" {  } { { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1226 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~140 " "Node  \"registers\[6\]\[1\]~140\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1002 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~149 " "Node  \"registers\[6\]\[1\]~149\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1052 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Decoder0~2 " "Node  \"Decoder0~2\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1194 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " Decoder0~5 " "Node  \"Decoder0~5\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1263 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_NODES_INFO" " registers\[6\]\[1\]~142 " "Node  \"registers\[6\]\[1\]~142\"" {  } { { "../../Downloads/mycpu.v" "" { Text "/home/mnolan/Downloads/mycpu.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mnolan/projects/mycpu/" { { 0 { 0 ""} 0 1008 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428621294244 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1428621294244 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1428621294244 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "68 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 68 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1428621294245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428621294368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  9 19:14:54 2015 " "Processing ended: Thu Apr  9 19:14:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428621294368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428621294368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428621294368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1428621294368 ""}
