Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 27 00:18:02 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LAB8_control_sets_placed.rpt
| Design       : LAB8
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+------------------+------------------+----------------+
|  ck0/inst/clk_out1 | h1/nolabel_line100/Q_reg_0 | sw_IBUF[15]      |                1 |              4 |
|  ck0/inst/clk_out1 | h1/nolabel_line100/Q_reg_1 | sw_IBUF[15]      |                1 |              4 |
|  ck0/inst/clk_out1 |                            | sw_IBUF[15]      |                4 |             13 |
|  clk_IBUF          |                            | sw_IBUF[15]      |                9 |             28 |
+--------------------+----------------------------+------------------+------------------+----------------+


