Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 21 18:38:55 2023
| Host         : DESKTOP-BQG6CJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sumador_timing_summary_routed.rpt -pb sumador_timing_summary_routed.pb -rpx sumador_timing_summary_routed.rpx -warn_on_violation
| Design       : sumador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2[0]
                            (input port)
  Destination:            numout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 4.295ns (32.200%)  route 9.044ns (67.800%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  num2[0] (IN)
                         net (fo=0)                   0.000     0.000    num2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  num2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    num2_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  numout_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     3.879    numout_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     4.003 r  numout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.740    10.742    numout_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596    13.339 r  numout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.339    numout[3]
    C17                                                               r  numout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[0]
                            (input port)
  Destination:            numout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.941ns  (logic 4.409ns (36.923%)  route 7.532ns (63.077%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  num2[0] (IN)
                         net (fo=0)                   0.000     0.000    num2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  num2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    num2_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.152     3.238 r  numout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.897     9.135    numout_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.806    11.941 r  numout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.941    numout[1]
    B18                                                               r  numout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[0]
                            (input port)
  Destination:            numout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 4.186ns (38.426%)  route 6.707ns (61.574%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  num2[0] (IN)
                         net (fo=0)                   0.000     0.000    num2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  num2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.418     2.869    num2_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.993 r  numout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.289     8.282    numout_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    10.892 r  numout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.892    numout[0]
    A18                                                               r  numout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[0]
                            (input port)
  Destination:            numout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.175ns (39.170%)  route 6.483ns (60.830%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  num2[0] (IN)
                         net (fo=0)                   0.000     0.000    num2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  num2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.628     3.079    num2_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  numout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.855     8.058    numout_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    10.657 r  numout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.657    numout[2]
    B17                                                               r  numout[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            numout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.391ns (40.533%)  route 2.041ns (59.467%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  num1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.353     0.582    num1_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.627 r  numout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.688     2.316    numout_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.432 r  numout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.432    numout[2]
    B17                                                               r  numout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            numout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.872ns  (logic 1.394ns (35.992%)  route 2.479ns (64.008%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.533     0.754    num1_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.799 r  numout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.946     2.745    numout_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         1.128     3.872 r  numout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.872    numout[0]
    A18                                                               r  numout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            numout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.123ns  (logic 1.452ns (35.216%)  route 2.671ns (64.784%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.406     0.627    num1_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.048     0.675 r  numout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.265     2.940    numout_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.183     4.123 r  numout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.123    numout[1]
    B18                                                               r  numout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[3]
                            (input port)
  Destination:            numout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.589ns  (logic 1.375ns (29.963%)  route 3.214ns (70.037%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  num1[3] (IN)
                         net (fo=0)                   0.000     0.000    num1[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  num1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.451     0.667    num1_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.712 r  numout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.764     3.476    numout_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         1.113     4.589 r  numout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.589    numout[3]
    C17                                                               r  numout[3] (OUT)
  -------------------------------------------------------------------    -------------------





