\hypertarget{group__RTEMSBSPsARMZynq}{}\section{Xilinx Zynq}
\label{group__RTEMSBSPsARMZynq}\index{Xilinx Zynq@{Xilinx Zynq}}


Xilinx Zynq Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__zynq__interrupt}{Interrupt Support}}
\begin{DoxyCompactList}\small\item\em Interrupt Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__zynq__tm27}{T\+M27 Test Support}}
\begin{DoxyCompactList}\small\item\em Interrupt Mechanisms for tm27 test. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__zynq__uart}{U\+A\+R\+T Support}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsps_2arm_2xilinx-zynq_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga5d7d631d3a14b7554160f14eb42f351b}\label{group__RTEMSBSPsARMZynq_ga5d7d631d3a14b7554160f14eb42f351b}} 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga180004170c65ed2eaa91050be70aa480}\label{group__RTEMSBSPsARMZynq_ga180004170c65ed2eaa91050be70aa480}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}~0xf8f00000
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga82979270e5d617859b19ad1830434bb6}\label{group__RTEMSBSPsARMZynq_ga82979270e5d617859b19ad1830434bb6}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+C\+P\+U\+I\+F\+\_\+\+B\+A\+SE}~0xf8f00100
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_gafdfd032028e40b1b0e2fcdbcebf24250}\label{group__RTEMSBSPsARMZynq_gafdfd032028e40b1b0e2fcdbcebf24250}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+G\+T\+\_\+\+B\+A\+SE}~0xf8f00200
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga238a3535d48de7205020be9a4acc8df5}\label{group__RTEMSBSPsARMZynq_ga238a3535d48de7205020be9a4acc8df5}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+P\+T\+\_\+\+B\+A\+SE}~0xf8f00600
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga74b3234f20bb7c846a4b35c68bbb0703}\label{group__RTEMSBSPsARMZynq_ga74b3234f20bb7c846a4b35c68bbb0703}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+D\+I\+S\+T\+\_\+\+B\+A\+SE}~0xf8f01000
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga391fae2c7d3fd5e1a00a7e35c957f7e5}\label{group__RTEMSBSPsARMZynq_ga391fae2c7d3fd5e1a00a7e35c957f7e5}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+L2\+C\+\_\+310\+\_\+\+B\+A\+SE}~0xf8f02000
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_gae8b45f48489ee7827e4e919e5e65bb25}\label{group__RTEMSBSPsARMZynq_gae8b45f48489ee7827e4e919e5e65bb25}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+L2\+C\+\_\+310\+\_\+\+ID}~0x410000c8
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
B\+S\+P\+\_\+\+S\+T\+A\+R\+T\+\_\+\+T\+E\+X\+T\+\_\+\+S\+E\+C\+T\+I\+ON void \mbox{\hyperlink{group__RTEMSBSPsARMZynq_ga6bf2b57b4e9ac66be0819f40f67c2145}{zynq\+\_\+setup\+\_\+mmu\+\_\+and\+\_\+cache}} (void)
\begin{DoxyCompactList}\small\item\em Zynq specific set up of the M\+MU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga594c91b3e2ff715e44212b7581a6a182}\label{group__RTEMSBSPsARMZynq_ga594c91b3e2ff715e44212b7581a6a182}} 
uint32\+\_\+t {\bfseries zynq\+\_\+clock\+\_\+cpu\+\_\+1x} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga05bf019cbe76790a9fd45e075ee8071c}\label{group__RTEMSBSPsARMZynq_ga05bf019cbe76790a9fd45e075ee8071c}} 
\mbox{\hyperlink{structzynq__uart__context}{zynq\+\_\+uart\+\_\+context}} {\bfseries zynq\+\_\+uart\+\_\+instances} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Xilinx Zynq Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMZynq_ga6bf2b57b4e9ac66be0819f40f67c2145}\label{group__RTEMSBSPsARMZynq_ga6bf2b57b4e9ac66be0819f40f67c2145}} 
\index{Xilinx Zynq@{Xilinx Zynq}!zynq\_setup\_mmu\_and\_cache@{zynq\_setup\_mmu\_and\_cache}}
\index{zynq\_setup\_mmu\_and\_cache@{zynq\_setup\_mmu\_and\_cache}!Xilinx Zynq@{Xilinx Zynq}}
\subsubsection{\texorpdfstring{zynq\_setup\_mmu\_and\_cache()}{zynq\_setup\_mmu\_and\_cache()}}
{\footnotesize\ttfamily B\+S\+P\+\_\+\+S\+T\+A\+R\+T\+\_\+\+T\+E\+X\+T\+\_\+\+S\+E\+C\+T\+I\+ON void zynq\+\_\+setup\+\_\+mmu\+\_\+and\+\_\+cache (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Zynq specific set up of the M\+MU. 

Provide in the application to override the defaults in the B\+SP. Note the defaults do not map in the G\+P0 and G\+P1 A\+XI ports. You should add the specific regions that map into your PL rather than just open the whole of the GP\mbox{[}01\mbox{]} address space up. 