# 90nm-CMOS-Inverter-Schematic-DC-Analysis-and-Layout-in-Cadence
This project was created after my second year of study. It involves designing a CMOS inverter in 90nm technology using Cadence, along with DC analysis and layout.
