{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697057024759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697057024760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 13:43:44 2023 " "Processing started: Wed Oct 11 13:43:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697057024760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057024760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057024760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697057025139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697057025139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057032333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/vertical_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057032335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057032336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057032338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updategame.sv 0 0 " "Found 0 design units, including 0 entities, in source file updategame.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_controller " "Elaborating entity \"video_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697057032372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gridGameWin video_controller.sv(73) " "Verilog HDL or VHDL warning at video_controller.sv(73): object \"gridGameWin\" assigned a value but never read" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697057032374 "|video_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gridGameOver video_controller.sv(84) " "Verilog HDL or VHDL warning at video_controller.sv(84): object \"gridGameOver\" assigned a value but never read" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697057032374 "|video_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red video_controller.sv(91) " "Verilog HDL Always Construct warning at video_controller.sv(91): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697057032400 "|video_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green video_controller.sv(91) " "Verilog HDL Always Construct warning at video_controller.sv(91): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697057032400 "|video_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue video_controller.sv(91) " "Verilog HDL Always Construct warning at video_controller.sv(91): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697057032401 "|video_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync_n video_controller.sv(16) " "Output port \"sync_n\" at video_controller.sv(16) has no driver" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697057032408 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] video_controller.sv(91) " "Inferred latch for \"blue\[0\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032413 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] video_controller.sv(91) " "Inferred latch for \"blue\[1\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032414 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] video_controller.sv(91) " "Inferred latch for \"blue\[2\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032414 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] video_controller.sv(91) " "Inferred latch for \"blue\[3\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032414 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] video_controller.sv(91) " "Inferred latch for \"blue\[4\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032415 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] video_controller.sv(91) " "Inferred latch for \"blue\[5\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032415 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] video_controller.sv(91) " "Inferred latch for \"blue\[6\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032415 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] video_controller.sv(91) " "Inferred latch for \"blue\[7\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032416 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] video_controller.sv(91) " "Inferred latch for \"green\[0\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032416 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] video_controller.sv(91) " "Inferred latch for \"green\[1\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032416 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] video_controller.sv(91) " "Inferred latch for \"green\[2\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032417 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] video_controller.sv(91) " "Inferred latch for \"green\[3\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032417 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] video_controller.sv(91) " "Inferred latch for \"green\[4\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032417 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] video_controller.sv(91) " "Inferred latch for \"green\[5\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032417 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] video_controller.sv(91) " "Inferred latch for \"green\[6\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032418 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] video_controller.sv(91) " "Inferred latch for \"green\[7\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032418 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] video_controller.sv(91) " "Inferred latch for \"red\[0\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032418 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] video_controller.sv(91) " "Inferred latch for \"red\[1\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032419 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] video_controller.sv(91) " "Inferred latch for \"red\[2\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032419 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] video_controller.sv(91) " "Inferred latch for \"red\[3\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032420 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] video_controller.sv(91) " "Inferred latch for \"red\[4\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032420 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] video_controller.sv(91) " "Inferred latch for \"red\[5\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032420 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] video_controller.sv(91) " "Inferred latch for \"red\[6\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032421 "|video_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] video_controller.sv(91) " "Inferred latch for \"red\[7\]\" at video_controller.sv(91)" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057032421 "|video_controller"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057032443 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gridGameWin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gridGameWin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057032443 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gridGameOver " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gridGameOver\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057032443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:vga_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:vga_clock_gen\"" {  } { { "video_controller.sv" "vga_clock_gen" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057032452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter horizontal_counter:vga_horizontal " "Elaborating entity \"horizontal_counter\" for hierarchy \"horizontal_counter:vga_horizontal\"" {  } { { "video_controller.sv" "vga_horizontal" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057032454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.sv(12) " "Verilog HDL assignment warning at horizontal_counter.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057032455 "|video_controller|horizontal_counter:vga_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter vertical_counter:vga_vertical " "Elaborating entity \"vertical_counter\" for hierarchy \"vertical_counter:vga_vertical\"" {  } { { "video_controller.sv" "vga_vertical" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057032455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.sv(13) " "Verilog HDL assignment warning at vertical_counter.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/vertical_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057032456 "|video_controller|vertical_counter:vga_vertical"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[6\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[6\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[4\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[4\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[5\]\$latch red\[1\]\$latch " "Duplicate LATCH primitive \"red\[5\]\$latch\" merged with LATCH primitive \"red\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[1\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[7\]\$latch red\[1\]\$latch " "Duplicate LATCH primitive \"red\[7\]\$latch\" merged with LATCH primitive \"red\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[6\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[6\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[4\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[4\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[6\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"blue\[6\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[4\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"blue\[4\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[0\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"blue\[0\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[7\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"green\[7\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[5\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"green\[5\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[7\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"blue\[7\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[5\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"blue\[5\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch green\[1\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"green\[1\]\$latch\"" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697057032967 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1697057032967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[0\]\$latch " "Latch red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA horizontal_counter:vga_horizontal\|h_Count_Value\[15\] " "Ports D and ENA on the latch are fed by the same signal horizontal_counter:vga_horizontal\|h_Count_Value\[15\]" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697057032968 ""}  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697057032968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[1\]\$latch " "Latch red\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA horizontal_counter:vga_horizontal\|h_Count_Value\[15\] " "Ports D and ENA on the latch are fed by the same signal horizontal_counter:vga_horizontal\|h_Count_Value\[15\]" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697057032968 ""}  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697057032968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA horizontal_counter:vga_horizontal\|h_Count_Value\[15\] " "Ports D and ENA on the latch are fed by the same signal horizontal_counter:vga_horizontal\|h_Count_Value\[15\]" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697057032968 ""}  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697057032968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[1\]\$latch " "Latch green\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA horizontal_counter:vga_horizontal\|h_Count_Value\[15\] " "Ports D and ENA on the latch are fed by the same signal horizontal_counter:vga_horizontal\|h_Count_Value\[15\]" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/horizontal_counter.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697057032968 ""}  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697057032968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "video_controller.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/vsm_digital-design-lab-2023/Laboratorio 4/tallerDigitales/video_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697057033185 "|video_controller|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697057033185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697057033260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697057033898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057033898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697057033942 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697057033942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697057033942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697057033942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697057033959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 13:43:53 2023 " "Processing ended: Wed Oct 11 13:43:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697057033959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697057033959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697057033959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057033959 ""}
