


ARM Macro Assembler    Page 1 


    1 00000000         ; This register controls the clock gating logic in norma
                       l Run mode
    2 00000000 400FE108 
                       SYSCTL_PERIPH_GPIO
                               EQU              0x400FE108  ; SYSCTL_RCGC2_R (p
                                                            291 datasheet de lm
                                                            3s9b92.pdf)
    3 00000000         
    4 00000000         ; The GPIODATA register is the data register
    5 00000000 40025000 
                       GPIO_PORTF_BASE
                               EQU              0x40025000  ; GPIO Port F (APB)
                                                             base: 0x4002.5000 
                                                            (p416 datasheet de 
                                                            lm3s9B92.pdf)
    6 00000000         
    7 00000000         ; The GPIODATA register is the data register
    8 00000000 40007000 
                       GPIO_PORTD_BASE
                               EQU              0x40007000  ; GPIO Port D (APB)
                                                             base: 0x4000.7000 
                                                            (p416 datasheet de 
                                                            lm3s9B92.pdf)
    9 00000000         
   10 00000000         ; The GPIODR2R register is the 2-mA drive control regist
                       er
   11 00000000         ; By default, all GPIO pins have 2-mA drive.
   12 00000000 00000500 
                       GPIO_O_DR2R
                               EQU              0x00000500  ; GPIO 2-mA Drive S
                                                            elect (p428 datashe
                                                            et de lm3s9B92.pdf)
                                                            
   13 00000000         
   14 00000000         ; Digital enable register
   15 00000000         ; To use the pin as a digital input or output, the corre
                       sponding GPIODEN bit must be set.
   16 00000000 0000051C 
                       GPIO_O_DEN
                               EQU              0x0000051C  ; GPIO Digital Enab
                                                            le (p437 datasheet 
                                                            de lm3s9B92.pdf)
   17 00000000         
   18 00000000         ; Pul_up
   19 00000000 00000510 
                       GPIO_I_PUR
                               EQU              0x00000510  ; GPIO Pull-Up (p43
                                                            2 datasheet de lm3s
                                                            9B92.pdf)
   20 00000000         
   21 00000000         
   22 00000000 00000040 
                       BROCHE_D_6
                               EQU              0x40        ; SW1
   23 00000000         
   24 00000000 00000080 
                       BROCHE_D_7
                               EQU              0x80        ; SW2
   25 00000000         



ARM Macro Assembler    Page 2 


   26 00000000 000000C0 
                       BROCHE_D_6_7
                               EQU              0xC0        ; SW1_2
   27 00000000         
   28 00000000         
   29 00000000         
   30 00000000                 AREA             |.text|, CODE, READONLY
   31 00000000                 ENTRY
   32 00000000         
   33 00000000                 EXPORT           CONFIG_SWITCH
   34 00000000                 EXPORT           READ_STATE_SW1
   35 00000000                 EXPORT           READ_STATE_SW2
   36 00000000         
   37 00000000         
   38 00000000         ; Configuration des SWITCH 1 et SWITCH 2
   39 00000000         CONFIG_SWITCH
   40 00000000         ; ;; Enable the Port D peripheral clock   (p291 datashee
                       t de lm3s9B96.pdf)
   41 00000000         ; ;;
   42 00000000 4E12            LDR              R6, = SYSCTL_PERIPH_GPIO 
                                                            ;; RCGC2
   43 00000002 6830            LDR              R0, [R6]
   44 00000004 F040 0008       ORR              R0, R0, #0x08 ;; Enable clock o
                                                            n GPIO D (0x08 == 0
                                                            b0000 1000) where S
                                                            WITCH were connecte
                                                            d on (0xC0 == 0b110
                                                            0 0000)
   45 00000008         ; ;;             (GPIO::HGFE DCBA)
   46 00000008 6030            STR              R0, [R6]
   47 0000000A         
   48 0000000A         ; ;; "There must be a delay of 3 system clocks before an
                       y GPIO reg. access  (p413 datasheet in lm3s9B92.pdf)
   49 0000000A BF00            NOP
   50 0000000C BF00            NOP
   51 0000000E BF00            NOP
   52 00000010         
   53 00000010 4E0F            LDR              R6, = GPIO_PORTD_BASE + GPIO_I_
PUR 
                                                            ;; Pull_up
   54 00000012 F04F 00C0       LDR              R0, = BROCHE_D_6_7
   55 00000016 6030            STR              R0, [R6]
   56 00000018         
   57 00000018 4E0E            LDR              R6, = GPIO_PORTD_BASE + GPIO_O_
DEN 
                                                            ;; Enable Digital F
                                                            unction
   58 0000001A 6830            LDR              R0, [R6]
   59 0000001C F040 00C0       ORR              R0, R0, #BROCHE_D_6_7
   60 00000020 6030            STR              R0, [R6]
   61 00000022         
   62 00000022         
   63 00000022 4770            BX               LR
   64 00000024         ; FIN de Configuration des SWITCH 1 et SWITCH 2  
   65 00000024         
   66 00000024         
   67 00000024         ; Lit l'état du SWITCH 1
   68 00000024         READ_STATE_SW1
   69 00000024 E92D 4C00       PUSH             { R10, R11, LR }



ARM Macro Assembler    Page 3 


   70 00000028 F8DF B02C       LDR              R11, = GPIO_PORTD_BASE + (BROCH
E_D_6<<2) 
                                                            ;; @data Register =
                                                             @base + (mask<<2) 
                                                            ==> SW1
   71 0000002C F8DB A000       LDR              R10, [R11]
   72 00000030 F1BA 0F00       CMP              R10, #0x00
   73 00000034 E8BD 8C00       POP              { R10, R11, PC }
   74 00000038         
   75 00000038         
   76 00000038         
   77 00000038         ; Lit l'état du SWITCH 2
   78 00000038         READ_STATE_SW2
   79 00000038 E92D 5400       PUSH             { R10, R12, LR }
   80 0000003C F8DF C01C       LDR              R12, = GPIO_PORTD_BASE + (BROCH
E_D_7<<2) 
                                                            ;; @data Register =
                                                             @base + (mask<<2) 
                                                            ==> SW2
   81 00000040 F8DC A000       LDR              R10, [R12]
   82 00000044 F1BA 0F00       CMP              R10, #0x00
   83 00000048 E8BD 9400       POP              { R10, R12, PC }
   84 0000004C         
   85 0000004C                 END
              400FE108 
              40007510 
              4000751C 
              40007100 
              40007200 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\config_switch.d -o.\objects\config_switch.o -I.\RTE\_Tar
get_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.9.0\CMSIS\Core\Include -IC:\Keil_v5\ARM
\PACK\ARM\CMSIS\5.9.0\Device\ARM\ARMCM3\Include --predefine="__EVAL SETA 1" --p
redefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 537" --predefi
ne="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --predefine="_RTE_ SETA 1" --list
=.\listings\config_switch.lst Config_switch.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 30 in file Config_switch.s
   Uses
      None
Comment: .text unused
CONFIG_SWITCH 00000000

Symbol: CONFIG_SWITCH
   Definitions
      At line 39 in file Config_switch.s
   Uses
      At line 33 in file Config_switch.s
Comment: CONFIG_SWITCH used once
READ_STATE_SW1 00000024

Symbol: READ_STATE_SW1
   Definitions
      At line 68 in file Config_switch.s
   Uses
      At line 34 in file Config_switch.s
Comment: READ_STATE_SW1 used once
READ_STATE_SW2 00000038

Symbol: READ_STATE_SW2
   Definitions
      At line 78 in file Config_switch.s
   Uses
      At line 35 in file Config_switch.s
Comment: READ_STATE_SW2 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

BROCHE_D_6 00000040

Symbol: BROCHE_D_6
   Definitions
      At line 22 in file Config_switch.s
   Uses
      At line 70 in file Config_switch.s
Comment: BROCHE_D_6 used once
BROCHE_D_6_7 000000C0

Symbol: BROCHE_D_6_7
   Definitions
      At line 26 in file Config_switch.s
   Uses
      At line 54 in file Config_switch.s
      At line 59 in file Config_switch.s

BROCHE_D_7 00000080

Symbol: BROCHE_D_7
   Definitions
      At line 24 in file Config_switch.s
   Uses
      At line 80 in file Config_switch.s
Comment: BROCHE_D_7 used once
GPIO_I_PUR 00000510

Symbol: GPIO_I_PUR
   Definitions
      At line 19 in file Config_switch.s
   Uses
      At line 53 in file Config_switch.s
Comment: GPIO_I_PUR used once
GPIO_O_DEN 0000051C

Symbol: GPIO_O_DEN
   Definitions
      At line 16 in file Config_switch.s
   Uses
      At line 57 in file Config_switch.s
Comment: GPIO_O_DEN used once
GPIO_O_DR2R 00000500

Symbol: GPIO_O_DR2R
   Definitions
      At line 12 in file Config_switch.s
   Uses
      None
Comment: GPIO_O_DR2R unused
GPIO_PORTD_BASE 40007000

Symbol: GPIO_PORTD_BASE
   Definitions
      At line 8 in file Config_switch.s
   Uses
      At line 53 in file Config_switch.s
      At line 57 in file Config_switch.s
      At line 70 in file Config_switch.s
      At line 80 in file Config_switch.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


GPIO_PORTF_BASE 40025000

Symbol: GPIO_PORTF_BASE
   Definitions
      At line 5 in file Config_switch.s
   Uses
      None
Comment: GPIO_PORTF_BASE unused
SYSCTL_PERIPH_GPIO 400FE108

Symbol: SYSCTL_PERIPH_GPIO
   Definitions
      At line 2 in file Config_switch.s
   Uses
      At line 42 in file Config_switch.s
Comment: SYSCTL_PERIPH_GPIO used once
9 symbols
350 symbols in table
