<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="REG.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="REG.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="REG.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="REG.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="REG.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_TEST_BENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_TEST_BENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="REG_TEST_BENCH_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_TEST_BENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="REG_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="REG_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1721235871" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1721235871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721242421" xil_pn:in_ck="-6753165349454134406" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1721242421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_TEST_BENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1721242427" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2045273419236423182" xil_pn:start_ts="1721242427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721242427" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2200050074090525392" xil_pn:start_ts="1721242427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721235871" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4670060086441810809" xil_pn:start_ts="1721235871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721242427" xil_pn:in_ck="-6753165349454134406" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1721242427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_TEST_BENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1721242431" xil_pn:in_ck="-6753165349454134406" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2047406046672994132" xil_pn:start_ts="1721242427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG_TEST_BENCH_beh.prj"/>
      <outfile xil_pn:name="REG_TEST_BENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1721242431" xil_pn:in_ck="-1094025842924667861" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8365164813509944481" xil_pn:start_ts="1721242431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG_TEST_BENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3544706113826694783" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4670060086441810809" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1936637011884178145" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721241400" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4554143156770812497" xil_pn:start_ts="1721241400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721242204" xil_pn:in_ck="108686701102" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4061737755266231538" xil_pn:start_ts="1721242190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG.lso"/>
      <outfile xil_pn:name="REG.ngc"/>
      <outfile xil_pn:name="REG.ngr"/>
      <outfile xil_pn:name="REG.prj"/>
      <outfile xil_pn:name="REG.stx"/>
      <outfile xil_pn:name="REG.syr"/>
      <outfile xil_pn:name="REG.xst"/>
      <outfile xil_pn:name="REG_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
