\section*{AIMSpice Code}

\subsection*{funcTest.cir}
\inputminted{text}{../aimSpice/funcTest.cir}

\subsection*{leakTest.cir}
\inputminted{text}{../aimSpice/leakTest.cir}

\subsection*{readTest.cir}
\inputminted{text}{../aimSpice/readTest.cir}

\subsection*{writeTest.cir}
\inputminted{text}{../aimSpice/writeTest.cir}

\subsection*{subcircuits.cir}
\inputminted{text}{../aimSpice/subcircuits.cir}

\section*{Verilog Code}

\subsection*{flipflop.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/flipflop.v}

\subsection*{flipflop\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/flipflop_tb.v}

\subsection*{bitcell.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bitcell.v}

\subsection*{bitcell\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bitcell_tb.v}

\subsection*{bytecell.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bytecell.v}

\subsection*{bytecell\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bytecell_tb.v}

\subsection*{demux1to8bit.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/demux1to8bit.v}

\subsection*{demux1to8bit\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/demux1to8bit_tb.v}

\subsection*{ram.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/ram.v}

\subsection*{ram\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/ram_tb.v}

\subsection*{FSM.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/FSM.v}

\subsection*{FSM\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/FSM_tb.v}

\subsection*{mem\_system.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/mem_system.v}

\subsection*{mem\_system\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/mem_system_tb.v}

