Loading plugins phase: Elapsed time ==> 17s.186ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 38s.403ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.437ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Assignment1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -dcpsoc3 Assignment1.v -verilog
======================================================================

======================================================================
Compiling:  Assignment1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -dcpsoc3 Assignment1.v -verilog
======================================================================

======================================================================
Compiling:  Assignment1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -dcpsoc3 -verilog Assignment1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 01 12:25:40 2020


======================================================================
Compiling:  Assignment1.v
Program  :   vpp
Options  :    -yv2 -q10 Assignment1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 01 12:25:40 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Assignment1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Assignment1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -dcpsoc3 -verilog Assignment1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 01 12:25:42 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\codegentemp\Assignment1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\codegentemp\Assignment1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Assignment1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -dcpsoc3 -verilog Assignment1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 01 12:25:44 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\codegentemp\Assignment1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\codegentemp\Assignment1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_340
	Net_509
	Net_321
	Net_487
	\PVARP_Timer:Net_260\
	Net_498
	\PVARP_Timer:TimerUDB:ctrl_ten\
	\PVARP_Timer:TimerUDB:ctrl_cmode_0\
	\PVARP_Timer:TimerUDB:ctrl_tmode_1\
	\PVARP_Timer:TimerUDB:ctrl_tmode_0\
	\PVARP_Timer:TimerUDB:ctrl_ic_1\
	\PVARP_Timer:TimerUDB:ctrl_ic_0\
	Net_502
	\PVARP_Timer:TimerUDB:zeros_3\
	\PVARP_Timer:TimerUDB:zeros_2\
	\PVARP_Timer:Net_102\
	\PVARP_Timer:Net_266\
	\VRP_Timer:Net_260\
	Net_476
	\VRP_Timer:TimerUDB:ctrl_ten\
	\VRP_Timer:TimerUDB:ctrl_cmode_0\
	\VRP_Timer:TimerUDB:ctrl_tmode_1\
	\VRP_Timer:TimerUDB:ctrl_tmode_0\
	\VRP_Timer:TimerUDB:ctrl_ic_1\
	\VRP_Timer:TimerUDB:ctrl_ic_0\
	Net_480
	\VRP_Timer:TimerUDB:zeros_3\
	\VRP_Timer:TimerUDB:zeros_2\
	\VRP_Timer:Net_102\
	\VRP_Timer:Net_266\


Deleted 46 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \AEI_Timer:Net_260\ to zero
Aliasing Net_329 to zero
Aliasing \AEI_Timer:Net_102\ to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_348 to zero
Aliasing Net_373 to zero
Aliasing \LRI_Timer:Net_260\ to zero
Aliasing \LRI_Timer:Net_102\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \AVI_Timer:Net_260\ to zero
Aliasing Net_311 to zero
Aliasing \AVI_Timer:Net_102\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \URI_Timer:Net_260\ to zero
Aliasing \URI_Timer:Net_102\ to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_292 to zero
Aliasing \PVARP_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PVARP_Timer:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PVARP_Timer:TimerUDB:status_6\ to zero
Aliasing \PVARP_Timer:TimerUDB:status_5\ to zero
Aliasing \PVARP_Timer:TimerUDB:status_4\ to zero
Aliasing \PVARP_Timer:TimerUDB:status_0\ to \PVARP_Timer:TimerUDB:tc_i\
Aliasing \VRP_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \VRP_Timer:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \VRP_Timer:TimerUDB:status_6\ to zero
Aliasing \VRP_Timer:TimerUDB:status_5\ to zero
Aliasing \VRP_Timer:TimerUDB:status_4\ to zero
Aliasing \VRP_Timer:TimerUDB:status_0\ to \VRP_Timer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing \PVARP_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \PVARP_Timer:TimerUDB:hwEnable_reg\\D\ to \PVARP_Timer:TimerUDB:run_mode\
Aliasing \PVARP_Timer:TimerUDB:capture_out_reg_i\\D\ to \PVARP_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \VRP_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \VRP_Timer:TimerUDB:hwEnable_reg\\D\ to \VRP_Timer:TimerUDB:run_mode\
Aliasing \VRP_Timer:TimerUDB:capture_out_reg_i\\D\ to \VRP_Timer:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \AEI_Timer:Net_260\[65] = zero[4]
Removing Lhs of wire \AEI_Timer:Net_266\[66] = one[9]
Removing Lhs of wire Net_329[67] = zero[4]
Removing Rhs of wire Net_345[72] = \AEI_Timer:Net_51\[68]
Removing Lhs of wire \AEI_Timer:Net_102\[73] = one[9]
Removing Lhs of wire Net_348[74] = zero[4]
Removing Lhs of wire Net_373[77] = zero[4]
Removing Lhs of wire \LRI_Timer:Net_260\[81] = zero[4]
Removing Lhs of wire \LRI_Timer:Net_266\[82] = one[9]
Removing Rhs of wire Net_391[87] = \LRI_Timer:Net_51\[83]
Removing Lhs of wire \LRI_Timer:Net_102\[88] = one[9]
Removing Lhs of wire \AVI_Timer:Net_260\[91] = zero[4]
Removing Lhs of wire \AVI_Timer:Net_266\[92] = one[9]
Removing Lhs of wire Net_311[93] = zero[4]
Removing Rhs of wire Net_326[98] = \AVI_Timer:Net_51\[94]
Removing Lhs of wire \AVI_Timer:Net_102\[99] = one[9]
Removing Lhs of wire \URI_Timer:Net_260\[103] = zero[4]
Removing Lhs of wire \URI_Timer:Net_266\[104] = one[9]
Removing Rhs of wire Net_365[109] = \URI_Timer:Net_51\[105]
Removing Lhs of wire \URI_Timer:Net_102\[110] = one[9]
Removing Lhs of wire Net_292[113] = zero[4]
Removing Rhs of wire Net_306[117] = \PVARP_Timer:Net_53\[118]
Removing Rhs of wire Net_306[117] = \PVARP_Timer:TimerUDB:tc_reg_i\[150]
Removing Lhs of wire \PVARP_Timer:TimerUDB:ctrl_enable\[132] = \PVARP_Timer:TimerUDB:control_7\[124]
Removing Lhs of wire \PVARP_Timer:TimerUDB:ctrl_cmode_1\[134] = zero[4]
Removing Rhs of wire \PVARP_Timer:TimerUDB:timer_enable\[143] = \PVARP_Timer:TimerUDB:runmode_enable\[155]
Removing Rhs of wire \PVARP_Timer:TimerUDB:run_mode\[144] = \PVARP_Timer:TimerUDB:hwEnable\[145]
Removing Lhs of wire \PVARP_Timer:TimerUDB:run_mode\[144] = \PVARP_Timer:TimerUDB:control_7\[124]
Removing Lhs of wire \PVARP_Timer:TimerUDB:trigger_enable\[147] = one[9]
Removing Lhs of wire \PVARP_Timer:TimerUDB:tc_i\[149] = \PVARP_Timer:TimerUDB:status_tc\[146]
Removing Lhs of wire \PVARP_Timer:TimerUDB:capt_fifo_load_int\[154] = \PVARP_Timer:TimerUDB:capt_fifo_load\[142]
Removing Lhs of wire \PVARP_Timer:TimerUDB:status_6\[157] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:status_5\[158] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:status_4\[159] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:status_0\[160] = \PVARP_Timer:TimerUDB:status_tc\[146]
Removing Lhs of wire \PVARP_Timer:TimerUDB:status_1\[161] = \PVARP_Timer:TimerUDB:capt_fifo_load\[142]
Removing Rhs of wire \PVARP_Timer:TimerUDB:status_2\[162] = \PVARP_Timer:TimerUDB:fifo_full\[163]
Removing Rhs of wire \PVARP_Timer:TimerUDB:status_3\[164] = \PVARP_Timer:TimerUDB:fifo_nempty\[165]
Removing Lhs of wire \PVARP_Timer:TimerUDB:cs_addr_2\[167] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:cs_addr_1\[168] = \PVARP_Timer:TimerUDB:trig_reg\[156]
Removing Lhs of wire \PVARP_Timer:TimerUDB:cs_addr_0\[169] = \PVARP_Timer:TimerUDB:per_zero\[148]
Removing Rhs of wire Net_289[257] = \VRP_Timer:Net_53\[258]
Removing Rhs of wire Net_289[257] = \VRP_Timer:TimerUDB:tc_reg_i\[290]
Removing Lhs of wire \VRP_Timer:TimerUDB:ctrl_enable\[272] = \VRP_Timer:TimerUDB:control_7\[264]
Removing Lhs of wire \VRP_Timer:TimerUDB:ctrl_cmode_1\[274] = zero[4]
Removing Rhs of wire \VRP_Timer:TimerUDB:timer_enable\[283] = \VRP_Timer:TimerUDB:runmode_enable\[295]
Removing Rhs of wire \VRP_Timer:TimerUDB:run_mode\[284] = \VRP_Timer:TimerUDB:hwEnable\[285]
Removing Lhs of wire \VRP_Timer:TimerUDB:run_mode\[284] = \VRP_Timer:TimerUDB:control_7\[264]
Removing Lhs of wire \VRP_Timer:TimerUDB:trigger_enable\[287] = one[9]
Removing Lhs of wire \VRP_Timer:TimerUDB:tc_i\[289] = \VRP_Timer:TimerUDB:status_tc\[286]
Removing Lhs of wire \VRP_Timer:TimerUDB:capt_fifo_load_int\[294] = \VRP_Timer:TimerUDB:capt_fifo_load\[282]
Removing Lhs of wire \VRP_Timer:TimerUDB:status_6\[297] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:status_5\[298] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:status_4\[299] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:status_0\[300] = \VRP_Timer:TimerUDB:status_tc\[286]
Removing Lhs of wire \VRP_Timer:TimerUDB:status_1\[301] = \VRP_Timer:TimerUDB:capt_fifo_load\[282]
Removing Rhs of wire \VRP_Timer:TimerUDB:status_2\[302] = \VRP_Timer:TimerUDB:fifo_full\[303]
Removing Rhs of wire \VRP_Timer:TimerUDB:status_3\[304] = \VRP_Timer:TimerUDB:fifo_nempty\[305]
Removing Lhs of wire Net_12[307] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:cs_addr_2\[308] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:cs_addr_1\[309] = \VRP_Timer:TimerUDB:trig_reg\[296]
Removing Lhs of wire \VRP_Timer:TimerUDB:cs_addr_0\[310] = \VRP_Timer:TimerUDB:per_zero\[288]
Removing Lhs of wire \PVARP_Timer:TimerUDB:capture_last\\D\[399] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:tc_reg_i\\D\[400] = \PVARP_Timer:TimerUDB:status_tc\[146]
Removing Lhs of wire \PVARP_Timer:TimerUDB:hwEnable_reg\\D\[401] = \PVARP_Timer:TimerUDB:control_7\[124]
Removing Lhs of wire \PVARP_Timer:TimerUDB:capture_out_reg_i\\D\[402] = \PVARP_Timer:TimerUDB:capt_fifo_load\[142]
Removing Lhs of wire \VRP_Timer:TimerUDB:capture_last\\D\[403] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:tc_reg_i\\D\[404] = \VRP_Timer:TimerUDB:status_tc\[286]
Removing Lhs of wire \VRP_Timer:TimerUDB:hwEnable_reg\\D\[405] = \VRP_Timer:TimerUDB:control_7\[264]
Removing Lhs of wire \VRP_Timer:TimerUDB:capture_out_reg_i\\D\[406] = \VRP_Timer:TimerUDB:capt_fifo_load\[282]

------------------------------------------------------
Aliased 0 equations, 72 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PVARP_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PVARP_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PVARP_Timer:TimerUDB:timer_enable\' (cost = 0):
\PVARP_Timer:TimerUDB:timer_enable\ <= (\PVARP_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\VRP_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\VRP_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\VRP_Timer:TimerUDB:timer_enable\' (cost = 0):
\VRP_Timer:TimerUDB:timer_enable\ <= (\VRP_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PVARP_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \VRP_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \PVARP_Timer:TimerUDB:capt_fifo_load\[142] = zero[4]
Removing Lhs of wire \PVARP_Timer:TimerUDB:trig_reg\[156] = \PVARP_Timer:TimerUDB:control_7\[124]
Removing Lhs of wire \VRP_Timer:TimerUDB:capt_fifo_load\[282] = zero[4]
Removing Lhs of wire \VRP_Timer:TimerUDB:trig_reg\[296] = \VRP_Timer:TimerUDB:control_7\[264]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj" -dcpsoc3 Assignment1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.452ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 01 November 2020 12:25:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\anju singh\Desktop\psoc_intro\psoc_intro\Assignment1.cydsn\Assignment1.cyprj -d CY8C5888LTI-LP097 Assignment1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PVARP_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PVARP_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \VRP_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \VRP_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_5 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PVARP_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PVARP_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VRP_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VRP_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PVARP_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PVARP_Timer:TimerUDB:control_7\ * 
              \PVARP_Timer:TimerUDB:per_zero\
        );
        Output = \PVARP_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\VRP_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VRP_Timer:TimerUDB:control_7\ * \VRP_Timer:TimerUDB:per_zero\
        );
        Output = \VRP_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=Net_306, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PVARP_Timer:TimerUDB:control_7\ * 
              \PVARP_Timer:TimerUDB:per_zero\
        );
        Output = Net_306 (fanout=1)

    MacroCell: Name=Net_289, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VRP_Timer:TimerUDB:control_7\ * \VRP_Timer:TimerUDB:per_zero\
        );
        Output = Net_289 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PVARP_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \PVARP_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PVARP_Timer:TimerUDB:per_zero\ ,
            chain_out => \PVARP_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PVARP_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\PVARP_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \PVARP_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PVARP_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PVARP_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PVARP_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PVARP_Timer:TimerUDB:status_2\ ,
            chain_in => \PVARP_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PVARP_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\VRP_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \VRP_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \VRP_Timer:TimerUDB:per_zero\ ,
            chain_out => \VRP_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \VRP_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\VRP_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \VRP_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \VRP_Timer:TimerUDB:per_zero\ ,
            z0_comb => \VRP_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \VRP_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \VRP_Timer:TimerUDB:status_2\ ,
            chain_in => \VRP_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \VRP_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PVARP_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PVARP_Timer:TimerUDB:status_3\ ,
            status_2 => \PVARP_Timer:TimerUDB:status_2\ ,
            status_0 => \PVARP_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\VRP_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \VRP_Timer:TimerUDB:status_3\ ,
            status_2 => \VRP_Timer:TimerUDB:status_2\ ,
            status_0 => \VRP_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PVARP_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PVARP_Timer:TimerUDB:control_7\ ,
            control_6 => \PVARP_Timer:TimerUDB:control_6\ ,
            control_5 => \PVARP_Timer:TimerUDB:control_5\ ,
            control_4 => \PVARP_Timer:TimerUDB:control_4\ ,
            control_3 => \PVARP_Timer:TimerUDB:control_3\ ,
            control_2 => \PVARP_Timer:TimerUDB:control_2\ ,
            control_1 => \PVARP_Timer:TimerUDB:control_1\ ,
            control_0 => \PVARP_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VRP_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \VRP_Timer:TimerUDB:control_7\ ,
            control_6 => \VRP_Timer:TimerUDB:control_6\ ,
            control_5 => \VRP_Timer:TimerUDB:control_5\ ,
            control_4 => \VRP_Timer:TimerUDB:control_4\ ,
            control_3 => \VRP_Timer:TimerUDB:control_3\ ,
            control_2 => \VRP_Timer:TimerUDB:control_2\ ,
            control_1 => \VRP_Timer:TimerUDB:control_1\ ,
            control_0 => \VRP_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_VRP
        PORT MAP (
            interrupt => Net_289 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_AVI
        PORT MAP (
            interrupt => Net_326 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_PVARP
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_AEI
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_URI
        PORT MAP (
            interrupt => Net_365 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_LRI
        PORT MAP (
            interrupt => Net_391 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :    5 :   43 :   48 : 10.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :  187 :  192 :  2.60 %
  Unique P-terms              :    2 :  382 :  384 :  0.52 %
  Total P-terms               :    4 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.453ms
Tech mapping phase: Elapsed time ==> 1s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 2s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.33
                   Pterms :            0.67
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 215, final cost is 215 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       0.80 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\VRP_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \VRP_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \VRP_Timer:TimerUDB:per_zero\ ,
        chain_out => \VRP_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \VRP_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
datapathcell: Name =\PVARP_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \PVARP_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PVARP_Timer:TimerUDB:per_zero\ ,
        chain_out => \PVARP_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PVARP_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_289, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VRP_Timer:TimerUDB:control_7\ * \VRP_Timer:TimerUDB:per_zero\
        );
        Output = Net_289 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VRP_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VRP_Timer:TimerUDB:control_7\ * \VRP_Timer:TimerUDB:per_zero\
        );
        Output = \VRP_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\VRP_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \VRP_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \VRP_Timer:TimerUDB:per_zero\ ,
        z0_comb => \VRP_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \VRP_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \VRP_Timer:TimerUDB:status_2\ ,
        chain_in => \VRP_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \VRP_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\VRP_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \VRP_Timer:TimerUDB:status_3\ ,
        status_2 => \VRP_Timer:TimerUDB:status_2\ ,
        status_0 => \VRP_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VRP_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \VRP_Timer:TimerUDB:control_7\ ,
        control_6 => \VRP_Timer:TimerUDB:control_6\ ,
        control_5 => \VRP_Timer:TimerUDB:control_5\ ,
        control_4 => \VRP_Timer:TimerUDB:control_4\ ,
        control_3 => \VRP_Timer:TimerUDB:control_3\ ,
        control_2 => \VRP_Timer:TimerUDB:control_2\ ,
        control_1 => \VRP_Timer:TimerUDB:control_1\ ,
        control_0 => \VRP_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_306, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PVARP_Timer:TimerUDB:control_7\ * 
              \PVARP_Timer:TimerUDB:per_zero\
        );
        Output = Net_306 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PVARP_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PVARP_Timer:TimerUDB:control_7\ * 
              \PVARP_Timer:TimerUDB:per_zero\
        );
        Output = \PVARP_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PVARP_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \PVARP_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PVARP_Timer:TimerUDB:per_zero\ ,
        z0_comb => \PVARP_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PVARP_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PVARP_Timer:TimerUDB:status_2\ ,
        chain_in => \PVARP_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PVARP_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\PVARP_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PVARP_Timer:TimerUDB:status_3\ ,
        status_2 => \PVARP_Timer:TimerUDB:status_2\ ,
        status_0 => \PVARP_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PVARP_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PVARP_Timer:TimerUDB:control_7\ ,
        control_6 => \PVARP_Timer:TimerUDB:control_6\ ,
        control_5 => \PVARP_Timer:TimerUDB:control_5\ ,
        control_4 => \PVARP_Timer:TimerUDB:control_4\ ,
        control_3 => \PVARP_Timer:TimerUDB:control_3\ ,
        control_2 => \PVARP_Timer:TimerUDB:control_2\ ,
        control_1 => \PVARP_Timer:TimerUDB:control_1\ ,
        control_0 => \PVARP_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_AEI
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_AVI
        PORT MAP (
            interrupt => Net_326 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_LRI
        PORT MAP (
            interrupt => Net_391 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_PVARP
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_URI
        PORT MAP (
            interrupt => Net_365 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_VRP
        PORT MAP (
            interrupt => Net_289 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\AEI_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \AEI_Timer:Net_261\ ,
            irq => \AEI_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\AVI_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_326 ,
            cmp => \AVI_Timer:Net_261\ ,
            irq => \AVI_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\LRI_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_391 ,
            cmp => \LRI_Timer:Net_261\ ,
            irq => \LRI_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\URI_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_365 ,
            cmp => \URI_Timer:Net_261\ ,
            irq => \URI_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 8s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.530ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Assignment1_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.013ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 24s.326ms
API generation phase: Elapsed time ==> 22s.195ms
Dependency generation phase: Elapsed time ==> 0s.187ms
Cleanup phase: Elapsed time ==> 0s.015ms
