$date
	Mon Dec  1 12:18:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " Z $end
$var wire 1 # S $end
$var wire 1 $ P $end
$var wire 1 % OV $end
$var wire 1 & C $end
$var reg 1 ' C_in $end
$var reg 8 ( a [7:0] $end
$var reg 3 ) alu_op [2:0] $end
$var reg 8 * b [7:0] $end
$scope module uut_alu $end
$var wire 1 & C $end
$var wire 1 ' C_in $end
$var wire 1 % OV $end
$var wire 8 + a [7:0] $end
$var wire 3 , alu_op [2:0] $end
$var wire 8 - b [7:0] $end
$var wire 1 " Z $end
$var wire 1 # S $end
$var wire 1 $ P $end
$var reg 1 . carry $end
$var reg 8 / out [7:0] $end
$scope begin blockName $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
x.
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
x&
0%
1$
0#
1"
b0 !
$end
#10000
0&
0.
0"
b101 !
b101 /
b100 )
b100 ,
b101 (
b101 +
#20000
b1010 !
b1010 /
b101 *
b101 -
#30000
1"
b0 !
b0 /
b0 *
b0 -
b0 (
b0 +
b0 )
b0 ,
#40000
0"
b1010101 !
b1010101 /
b10101010 (
b10101010 +
b111 )
b111 ,
#50000
1#
b10101010 !
b10101010 /
b10101010 *
b10101010 -
b0 )
b0 ,
#60000
0$
b10101011 !
b10101011 /
b10101011 *
b10101011 -
#70000
b10000000 !
b10000000 /
b10000000 *
b10000000 -
#80000
0#
1$
b1100000 !
b1100000 /
b1100000 *
b1100000 -
#90000
0%
1#
0$
b10001100 !
b10001100 /
b10001100 *
b10001100 -
#100000
0#
1$
1"
b0 !
b0 /
b0 *
b0 -
#110000
1#
0"
b11111111 !
b11111111 /
b11111111 *
b11111111 -
b11111111 (
b11111111 +
#160000
0#
b1001 !
b1001 /
b100 )
b100 ,
b100 *
b100 -
b101 (
b101 +
#170000
1%
1#
0$
b10000000 !
b10000000 /
b1 *
b1 -
b1111111 (
b1111111 +
#190000
0%
0#
1&
1.
1$
b111111 !
b111111 /
b11000000 *
b11000000 -
#200000
0&
0.
b1010 !
b1010 /
1'
b100 *
b100 -
b101 (
b101 +
#210000
0%
1#
1&
1.
0$
b11111110 !
b11111110 /
b11111111 *
b11111111 -
b11111111 (
b11111111 +
0'
#260000
0#
0&
0.
b1 !
b1 /
b101 )
b101 ,
b100 *
b100 -
b101 (
b101 +
#270000
1%
1#
1&
1.
1$
b11111111 !
b11111111 /
b101 *
b101 -
b100 (
b100 +
#290000
