
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.30

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: result[13]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[13]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ result[13]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.76    0.01    0.08    0.08 v result[13]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.08 v _490_/A (INV_X1)
     1    1.77    0.01    0.01    0.09 ^ _490_/ZN (INV_X1)
                                         _177_ (net)
                  0.01    0.00    0.09 ^ _491_/B1 (AOI21_X1)
     1    1.18    0.01    0.01    0.10 v _491_/ZN (AOI21_X1)
                                         _037_ (net)
                  0.01    0.00    0.10 v result[13]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[13]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
     4   12.15    0.02    0.12    0.12 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         delay_line[0][7] (net)
                  0.02    0.00    0.12 ^ _553_/A (FA_X1)
     1    3.83    0.02    0.09    0.21 v _553_/S (FA_X1)
                                         _289_ (net)
                  0.02    0.00    0.21 v _554_/B (FA_X1)
     1    3.46    0.02    0.10    0.32 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.32 v _565_/A (HA_X1)
     1    3.28    0.01    0.06    0.37 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.37 v _458_/A (BUF_X4)
     5    7.46    0.01    0.03    0.40 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.40 v _459_/A1 (OR2_X1)
     1    1.11    0.01    0.04    0.44 v _459_/ZN (OR2_X1)
                                         _149_ (net)
                  0.01    0.00    0.44 v _460_/A4 (AND4_X1)
     1    3.32    0.01    0.04    0.48 v _460_/ZN (AND4_X1)
                                         _150_ (net)
                  0.01    0.00    0.48 v _465_/B2 (AOI221_X2)
     2    6.63    0.05    0.09    0.57 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.05    0.00    0.57 ^ _466_/B (XNOR2_X1)
     1    1.88    0.02    0.05    0.62 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.62 ^ _467_/A2 (NAND2_X1)
     1    2.16    0.01    0.02    0.64 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.64 v _468_/B2 (AOI21_X1)
     1    1.27    0.02    0.03    0.67 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.67 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.67   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
     4   12.15    0.02    0.12    0.12 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         delay_line[0][7] (net)
                  0.02    0.00    0.12 ^ _553_/A (FA_X1)
     1    3.83    0.02    0.09    0.21 v _553_/S (FA_X1)
                                         _289_ (net)
                  0.02    0.00    0.21 v _554_/B (FA_X1)
     1    3.46    0.02    0.10    0.32 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.32 v _565_/A (HA_X1)
     1    3.28    0.01    0.06    0.37 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.37 v _458_/A (BUF_X4)
     5    7.46    0.01    0.03    0.40 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.40 v _459_/A1 (OR2_X1)
     1    1.11    0.01    0.04    0.44 v _459_/ZN (OR2_X1)
                                         _149_ (net)
                  0.01    0.00    0.44 v _460_/A4 (AND4_X1)
     1    3.32    0.01    0.04    0.48 v _460_/ZN (AND4_X1)
                                         _150_ (net)
                  0.01    0.00    0.48 v _465_/B2 (AOI221_X2)
     2    6.63    0.05    0.09    0.57 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.05    0.00    0.57 ^ _466_/B (XNOR2_X1)
     1    1.88    0.02    0.05    0.62 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.62 ^ _467_/A2 (NAND2_X1)
     1    2.16    0.01    0.02    0.64 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.64 v _468_/B2 (AOI21_X1)
     1    1.27    0.02    0.03    0.67 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.67 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.67   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14277413487434387

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7191

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
17.461706161499023

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6915

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.21 v _553_/S (FA_X1)
   0.10    0.32 v _554_/S (FA_X1)
   0.06    0.37 v _565_/S (HA_X1)
   0.03    0.40 v _458_/Z (BUF_X4)
   0.04    0.44 v _459_/ZN (OR2_X1)
   0.04    0.48 v _460_/ZN (AND4_X1)
   0.09    0.57 ^ _465_/ZN (AOI221_X2)
   0.05    0.62 ^ _466_/ZN (XNOR2_X1)
   0.02    0.64 v _467_/ZN (NAND2_X1)
   0.03    0.67 ^ _468_/ZN (AOI21_X1)
   0.00    0.67 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
           0.67   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[13]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[13]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ result[13]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v result[13]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _490_/ZN (INV_X1)
   0.01    0.10 v _491_/ZN (AOI21_X1)
   0.00    0.10 v result[13]$_SDFFE_PN0P_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ result[13]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6672

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.2984

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
44.724221

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.54e-04   1.27e-05   4.19e-06   3.71e-04  72.1%
Combinational          7.04e-05   6.57e-05   7.36e-06   1.43e-04  27.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.25e-04   7.85e-05   1.15e-05   5.15e-04 100.0%
                          82.5%      15.2%       2.2%
