// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _parseEvents_HH_
#define _parseEvents_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "parseEvents_mux_8zec.h"
#include "parseEvents_glPLSbkb.h"

namespace ap_rtl {

struct parseEvents : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > data_dout;
    sc_in< sc_logic > data_empty_n;
    sc_out< sc_logic > data_read;
    sc_in< sc_lv<32> > eventsArraySize;
    sc_out< sc_lv<32> > eventSlice_din;
    sc_in< sc_logic > eventSlice_full_n;
    sc_out< sc_logic > eventSlice_write;


    // Module declarations
    parseEvents(sc_module_name name);
    SC_HAS_PROCESS(parseEvents);

    ~parseEvents();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    parseEvents_glPLSbkb* glPLSlice0_V_0_U;
    parseEvents_glPLSbkb* glPLSlice0_V_1_U;
    parseEvents_glPLSbkb* glPLSlice0_V_2_U;
    parseEvents_glPLSbkb* glPLSlice0_V_3_U;
    parseEvents_glPLSbkb* glPLSlice0_V_4_U;
    parseEvents_glPLSbkb* glPLSlice0_V_5_U;
    parseEvents_glPLSbkb* glPLSlice0_V_6_U;
    parseEvents_glPLSbkb* glPLSlice0_V_7_U;
    parseEvents_glPLSbkb* glPLSlice1_V_0_U;
    parseEvents_glPLSbkb* glPLSlice1_V_1_U;
    parseEvents_glPLSbkb* glPLSlice1_V_2_U;
    parseEvents_glPLSbkb* glPLSlice1_V_3_U;
    parseEvents_glPLSbkb* glPLSlice1_V_4_U;
    parseEvents_glPLSbkb* glPLSlice1_V_5_U;
    parseEvents_glPLSbkb* glPLSlice1_V_6_U;
    parseEvents_glPLSbkb* glPLSlice1_V_7_U;
    parseEvents_glPLSbkb* glPLSlice2_V_0_U;
    parseEvents_glPLSbkb* glPLSlice2_V_1_U;
    parseEvents_glPLSbkb* glPLSlice2_V_2_U;
    parseEvents_glPLSbkb* glPLSlice2_V_3_U;
    parseEvents_glPLSbkb* glPLSlice2_V_4_U;
    parseEvents_glPLSbkb* glPLSlice2_V_5_U;
    parseEvents_glPLSbkb* glPLSlice2_V_6_U;
    parseEvents_glPLSbkb* glPLSlice2_V_7_U;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U1;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U2;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U3;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U4;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U5;
    parseEvents_mux_8zec<1,1,180,180,180,180,180,180,180,180,3,180>* parseEvents_mux_8zec_U6;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V;
    sc_signal< sc_lv<7> > glPLSlice0_V_0_address0;
    sc_signal< sc_logic > glPLSlice0_V_0_ce0;
    sc_signal< sc_logic > glPLSlice0_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_0_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_0_address1;
    sc_signal< sc_logic > glPLSlice0_V_0_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_0_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_1_address0;
    sc_signal< sc_logic > glPLSlice0_V_1_ce0;
    sc_signal< sc_logic > glPLSlice0_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_1_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_1_address1;
    sc_signal< sc_logic > glPLSlice0_V_1_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_1_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_2_address0;
    sc_signal< sc_logic > glPLSlice0_V_2_ce0;
    sc_signal< sc_logic > glPLSlice0_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_2_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_2_address1;
    sc_signal< sc_logic > glPLSlice0_V_2_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_2_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_3_address0;
    sc_signal< sc_logic > glPLSlice0_V_3_ce0;
    sc_signal< sc_logic > glPLSlice0_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_3_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_3_address1;
    sc_signal< sc_logic > glPLSlice0_V_3_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_3_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_4_address0;
    sc_signal< sc_logic > glPLSlice0_V_4_ce0;
    sc_signal< sc_logic > glPLSlice0_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_4_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_4_address1;
    sc_signal< sc_logic > glPLSlice0_V_4_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_4_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_5_address0;
    sc_signal< sc_logic > glPLSlice0_V_5_ce0;
    sc_signal< sc_logic > glPLSlice0_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_5_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_5_address1;
    sc_signal< sc_logic > glPLSlice0_V_5_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_5_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_6_address0;
    sc_signal< sc_logic > glPLSlice0_V_6_ce0;
    sc_signal< sc_logic > glPLSlice0_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_6_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_6_address1;
    sc_signal< sc_logic > glPLSlice0_V_6_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_6_q1;
    sc_signal< sc_lv<7> > glPLSlice0_V_7_address0;
    sc_signal< sc_logic > glPLSlice0_V_7_ce0;
    sc_signal< sc_logic > glPLSlice0_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_7_q0;
    sc_signal< sc_lv<7> > glPLSlice0_V_7_address1;
    sc_signal< sc_logic > glPLSlice0_V_7_ce1;
    sc_signal< sc_lv<180> > glPLSlice0_V_7_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_0_address0;
    sc_signal< sc_logic > glPLSlice1_V_0_ce0;
    sc_signal< sc_logic > glPLSlice1_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_0_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_0_address1;
    sc_signal< sc_logic > glPLSlice1_V_0_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_0_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_1_address0;
    sc_signal< sc_logic > glPLSlice1_V_1_ce0;
    sc_signal< sc_logic > glPLSlice1_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_1_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_1_address1;
    sc_signal< sc_logic > glPLSlice1_V_1_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_1_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_2_address0;
    sc_signal< sc_logic > glPLSlice1_V_2_ce0;
    sc_signal< sc_logic > glPLSlice1_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_2_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_2_address1;
    sc_signal< sc_logic > glPLSlice1_V_2_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_2_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_3_address0;
    sc_signal< sc_logic > glPLSlice1_V_3_ce0;
    sc_signal< sc_logic > glPLSlice1_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_3_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_3_address1;
    sc_signal< sc_logic > glPLSlice1_V_3_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_3_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_4_address0;
    sc_signal< sc_logic > glPLSlice1_V_4_ce0;
    sc_signal< sc_logic > glPLSlice1_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_4_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_4_address1;
    sc_signal< sc_logic > glPLSlice1_V_4_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_4_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_5_address0;
    sc_signal< sc_logic > glPLSlice1_V_5_ce0;
    sc_signal< sc_logic > glPLSlice1_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_5_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_5_address1;
    sc_signal< sc_logic > glPLSlice1_V_5_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_5_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_6_address0;
    sc_signal< sc_logic > glPLSlice1_V_6_ce0;
    sc_signal< sc_logic > glPLSlice1_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_6_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_6_address1;
    sc_signal< sc_logic > glPLSlice1_V_6_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_6_q1;
    sc_signal< sc_lv<7> > glPLSlice1_V_7_address0;
    sc_signal< sc_logic > glPLSlice1_V_7_ce0;
    sc_signal< sc_logic > glPLSlice1_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_7_q0;
    sc_signal< sc_lv<7> > glPLSlice1_V_7_address1;
    sc_signal< sc_logic > glPLSlice1_V_7_ce1;
    sc_signal< sc_lv<180> > glPLSlice1_V_7_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_0_address0;
    sc_signal< sc_logic > glPLSlice2_V_0_ce0;
    sc_signal< sc_logic > glPLSlice2_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_0_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_0_address1;
    sc_signal< sc_logic > glPLSlice2_V_0_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_0_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_1_address0;
    sc_signal< sc_logic > glPLSlice2_V_1_ce0;
    sc_signal< sc_logic > glPLSlice2_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_1_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_1_address1;
    sc_signal< sc_logic > glPLSlice2_V_1_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_1_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_2_address0;
    sc_signal< sc_logic > glPLSlice2_V_2_ce0;
    sc_signal< sc_logic > glPLSlice2_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_2_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_2_address1;
    sc_signal< sc_logic > glPLSlice2_V_2_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_2_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_3_address0;
    sc_signal< sc_logic > glPLSlice2_V_3_ce0;
    sc_signal< sc_logic > glPLSlice2_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_3_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_3_address1;
    sc_signal< sc_logic > glPLSlice2_V_3_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_3_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_4_address0;
    sc_signal< sc_logic > glPLSlice2_V_4_ce0;
    sc_signal< sc_logic > glPLSlice2_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_4_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_4_address1;
    sc_signal< sc_logic > glPLSlice2_V_4_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_4_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_5_address0;
    sc_signal< sc_logic > glPLSlice2_V_5_ce0;
    sc_signal< sc_logic > glPLSlice2_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_5_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_5_address1;
    sc_signal< sc_logic > glPLSlice2_V_5_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_5_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_6_address0;
    sc_signal< sc_logic > glPLSlice2_V_6_ce0;
    sc_signal< sc_logic > glPLSlice2_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_6_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_6_address1;
    sc_signal< sc_logic > glPLSlice2_V_6_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_6_q1;
    sc_signal< sc_lv<7> > glPLSlice2_V_7_address0;
    sc_signal< sc_logic > glPLSlice2_V_7_ce0;
    sc_signal< sc_logic > glPLSlice2_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_7_q0;
    sc_signal< sc_lv<7> > glPLSlice2_V_7_address1;
    sc_signal< sc_logic > glPLSlice2_V_7_ce1;
    sc_signal< sc_lv<180> > glPLSlice2_V_7_q1;
    sc_signal< sc_lv<16> > glCnt;
    sc_signal< sc_logic > data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_3_reg_1806;
    sc_signal< sc_logic > eventSlice_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_3_reg_1806_pp0_iter2_reg;
    sc_signal< sc_lv<31> > p_019_rec_reg_781;
    sc_signal< sc_lv<1> > tmp_s_fu_859_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1794;
    sc_signal< sc_lv<1> > tmp_7_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_1798;
    sc_signal< sc_lv<1> > tmp_9_fu_871_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_1802;
    sc_signal< sc_lv<1> > tmp_3_fu_881_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_3_reg_1806_pp0_iter1_reg;
    sc_signal< sc_lv<31> > i_fu_886_p2;
    sc_signal< sc_lv<31> > i_reg_1810;
    sc_signal< sc_lv<1> > tmp_27_fu_892_p2;
    sc_signal< sc_lv<1> > tmp_27_reg_1815;
    sc_signal< sc_lv<1> > tmp_27_reg_1815_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_27_reg_1815_pp0_iter2_reg;
    sc_signal< sc_lv<9> > y_reg_1820;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<9> > y_reg_1820_pp0_iter1_reg;
    sc_signal< sc_lv<9> > y_reg_1820_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_13_reg_1826;
    sc_signal< sc_lv<8> > tmp_8_reg_1830;
    sc_signal< sc_lv<7> > tmp_11_reg_1835;
    sc_signal< sc_lv<3> > tmp_14_reg_1840;
    sc_signal< sc_lv<3> > arrayNo3_reg_1845;
    sc_signal< sc_lv<3> > arrayNo3_reg_1845_pp0_iter1_reg;
    sc_signal< sc_lv<7> > newIndex6_reg_1852;
    sc_signal< sc_lv<7> > newIndex6_reg_1852_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp_12_fu_996_p3;
    sc_signal< sc_lv<9> > tmp_12_reg_1857;
    sc_signal< sc_lv<3> > tmp_15_fu_1013_p1;
    sc_signal< sc_lv<3> > tmp_15_reg_1866;
    sc_signal< sc_lv<7> > glPLSlice2_V_0_addr_reg_1871;
    sc_signal< sc_lv<7> > glPLSlice2_V_1_addr_reg_1876;
    sc_signal< sc_lv<7> > glPLSlice2_V_2_addr_reg_1881;
    sc_signal< sc_lv<7> > glPLSlice2_V_3_addr_reg_1886;
    sc_signal< sc_lv<7> > glPLSlice2_V_4_addr_reg_1891;
    sc_signal< sc_lv<7> > glPLSlice2_V_5_addr_reg_1896;
    sc_signal< sc_lv<7> > glPLSlice2_V_6_addr_reg_1901;
    sc_signal< sc_lv<7> > glPLSlice2_V_7_addr_reg_1906;
    sc_signal< sc_lv<7> > glPLSlice1_V_0_addr_reg_1911;
    sc_signal< sc_lv<7> > glPLSlice1_V_1_addr_reg_1916;
    sc_signal< sc_lv<7> > glPLSlice1_V_2_addr_reg_1921;
    sc_signal< sc_lv<7> > glPLSlice1_V_3_addr_reg_1926;
    sc_signal< sc_lv<7> > glPLSlice1_V_4_addr_reg_1931;
    sc_signal< sc_lv<7> > glPLSlice1_V_5_addr_reg_1936;
    sc_signal< sc_lv<7> > glPLSlice1_V_6_addr_reg_1941;
    sc_signal< sc_lv<7> > glPLSlice1_V_7_addr_reg_1946;
    sc_signal< sc_lv<7> > glPLSlice0_V_0_addr_reg_1951;
    sc_signal< sc_lv<7> > glPLSlice0_V_1_addr_reg_1956;
    sc_signal< sc_lv<7> > glPLSlice0_V_2_addr_reg_1961;
    sc_signal< sc_lv<7> > glPLSlice0_V_3_addr_reg_1966;
    sc_signal< sc_lv<7> > glPLSlice0_V_4_addr_reg_1971;
    sc_signal< sc_lv<7> > glPLSlice0_V_5_addr_reg_1976;
    sc_signal< sc_lv<7> > glPLSlice0_V_6_addr_reg_1981;
    sc_signal< sc_lv<7> > glPLSlice0_V_7_addr_reg_1986;
    sc_signal< sc_lv<32> > tmp_58_fu_1651_p1;
    sc_signal< sc_lv<32> > tmp_58_reg_2111;
    sc_signal< sc_lv<32> > tmp2_fu_1705_p2;
    sc_signal< sc_lv<32> > tmp2_reg_2116;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<2> > ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8;
    sc_signal< sc_lv<1> > tmp_fu_823_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_829_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_835_p2;
    sc_signal< sc_lv<31> > ap_phi_mux_p_019_rec_phi_fu_785_p4;
    sc_signal< sc_lv<64> > newIndex5_fu_1024_p1;
    sc_signal< sc_lv<64> > newIndex4_fu_1036_p1;
    sc_signal< sc_lv<64> > newIndex2_fu_1048_p1;
    sc_signal< sc_lv<64> > newIndex7_fu_1603_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > tmp_36_fu_1757_p2;
    sc_signal< sc_lv<16> > i_op_assign_fu_190;
    sc_signal< sc_lv<16> > localCnt_fu_1747_p2;
    sc_signal< sc_lv<3> > grp_fu_801_p2;
    sc_signal< sc_lv<180> > tmp_57_fu_1223_p4;
    sc_signal< sc_lv<180> > tmp_45_fu_1404_p4;
    sc_signal< sc_lv<180> > tmp_30_fu_1585_p4;
    sc_signal< sc_lv<10> > xNewIdx_V_fu_1017_p2;
    sc_signal< sc_lv<32> > i_cast_fu_877_p1;
    sc_signal< sc_lv<9> > x_fu_898_p4;
    sc_signal< sc_lv<10> > tmp_34_cast_fu_956_p1;
    sc_signal< sc_lv<10> > tmp_28_fu_960_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_986_p3;
    sc_signal< sc_lv<10> > tmp_14_cast_fu_1003_p1;
    sc_signal< sc_lv<10> > p_0505_0_i_fu_1007_p2;
    sc_signal< sc_lv<10> > tmp_12_cast_fu_993_p1;
    sc_signal< sc_lv<7> > grp_fu_792_p4;
    sc_signal< sc_lv<180> > tmpData_V_2_fu_1060_p10;
    sc_signal< sc_lv<32> > tmp_27_cast_fu_1082_p1;
    sc_signal< sc_lv<32> > index_assign_9_s_fu_1093_p2;
    sc_signal< sc_lv<9> > grp_fu_805_p2;
    sc_signal< sc_lv<32> > index_assign_9_1_cas_fu_1107_p1;
    sc_signal< sc_lv<9> > grp_fu_810_p2;
    sc_signal< sc_lv<32> > index_assign_9_2_cas_fu_1119_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_1123_p3;
    sc_signal< sc_lv<1> > tmp_48_fu_1111_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_1099_p3;
    sc_signal< sc_lv<1> > tmp_46_fu_1085_p3;
    sc_signal< sc_lv<4> > p_Result_16_3_fu_1131_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_2_fu_1143_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_1149_p1;
    sc_signal< sc_lv<64> > p_Repl2_5_fu_1153_p1;
    sc_signal< sc_lv<1> > tmp_52_fu_1167_p3;
    sc_signal< sc_lv<180> > tmp_51_fu_1157_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_1_fu_1175_p1;
    sc_signal< sc_lv<1> > tmp_54_fu_1189_p3;
    sc_signal< sc_lv<180> > tmp_53_fu_1179_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_2_fu_1197_p1;
    sc_signal< sc_lv<1> > tmp_56_fu_1211_p3;
    sc_signal< sc_lv<180> > tmp_55_fu_1201_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_3_fu_1219_p1;
    sc_signal< sc_lv<180> > tmpData_V_1_fu_1241_p10;
    sc_signal< sc_lv<32> > tmp_22_cast_fu_1263_p1;
    sc_signal< sc_lv<32> > index_assign_5_s_fu_1274_p2;
    sc_signal< sc_lv<32> > index_assign_5_1_cas_fu_1288_p1;
    sc_signal< sc_lv<32> > index_assign_5_2_cas_fu_1300_p1;
    sc_signal< sc_lv<1> > tmp_37_fu_1304_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_1292_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_1280_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1266_p3;
    sc_signal< sc_lv<4> > p_Result_14_3_fu_1312_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_1_fu_1324_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1330_p1;
    sc_signal< sc_lv<64> > p_Repl2_4_fu_1334_p1;
    sc_signal< sc_lv<1> > tmp_40_fu_1348_p3;
    sc_signal< sc_lv<180> > tmp_39_fu_1338_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_1_fu_1356_p1;
    sc_signal< sc_lv<1> > tmp_42_fu_1370_p3;
    sc_signal< sc_lv<180> > tmp_41_fu_1360_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_2_fu_1378_p1;
    sc_signal< sc_lv<1> > tmp_44_fu_1392_p3;
    sc_signal< sc_lv<180> > tmp_43_fu_1382_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_3_fu_1400_p1;
    sc_signal< sc_lv<180> > tmpData_V_fu_1422_p10;
    sc_signal< sc_lv<32> > tmp_18_cast_fu_1444_p1;
    sc_signal< sc_lv<32> > index_assign_1_s_fu_1455_p2;
    sc_signal< sc_lv<32> > index_assign_1_1_cas_fu_1469_p1;
    sc_signal< sc_lv<32> > index_assign_1_2_cas_fu_1481_p1;
    sc_signal< sc_lv<1> > tmp_19_fu_1485_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_1473_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_1461_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_1447_p3;
    sc_signal< sc_lv<4> > p_Result_12_3_fu_1493_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_fu_1505_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1511_p1;
    sc_signal< sc_lv<64> > p_Repl2_2_fu_1515_p1;
    sc_signal< sc_lv<1> > tmp_22_fu_1529_p3;
    sc_signal< sc_lv<180> > tmp_21_fu_1519_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_1_fu_1537_p1;
    sc_signal< sc_lv<1> > tmp_24_fu_1551_p3;
    sc_signal< sc_lv<180> > tmp_23_fu_1541_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_2_fu_1559_p1;
    sc_signal< sc_lv<1> > tmp_26_fu_1573_p3;
    sc_signal< sc_lv<180> > tmp_25_fu_1563_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_3_fu_1581_p1;
    sc_signal< sc_lv<180> > tmp_29_fu_1630_p10;
    sc_signal< sc_lv<180> > tmp_31_fu_1655_p10;
    sc_signal< sc_lv<180> > tmp_33_fu_1680_p10;
    sc_signal< sc_lv<32> > tmp_59_fu_1676_p1;
    sc_signal< sc_lv<32> > tmp_60_fu_1701_p1;
    sc_signal< sc_lv<17> > tmp_40_cast_fu_1714_p1;
    sc_signal< sc_lv<17> > i_op_assign_1_fu_1718_p3;
    sc_signal< sc_lv<17> > i_op_assign_7_pn_fu_1725_p3;
    sc_signal< sc_lv<32> > i_op_assign_7_pn_cas_fu_1732_p1;
    sc_signal< sc_lv<32> > tmp1_fu_1736_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_588;
    sc_signal< bool > ap_condition_594;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_condition_588();
    void thread_ap_condition_594();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8();
    void thread_ap_phi_mux_p_019_rec_phi_fu_785_p4();
    void thread_ap_ready();
    void thread_data_blk_n();
    void thread_data_read();
    void thread_eventSlice_blk_n();
    void thread_eventSlice_din();
    void thread_eventSlice_write();
    void thread_glPLSlice0_V_0_address0();
    void thread_glPLSlice0_V_0_address1();
    void thread_glPLSlice0_V_0_ce0();
    void thread_glPLSlice0_V_0_ce1();
    void thread_glPLSlice0_V_0_we0();
    void thread_glPLSlice0_V_1_address0();
    void thread_glPLSlice0_V_1_address1();
    void thread_glPLSlice0_V_1_ce0();
    void thread_glPLSlice0_V_1_ce1();
    void thread_glPLSlice0_V_1_we0();
    void thread_glPLSlice0_V_2_address0();
    void thread_glPLSlice0_V_2_address1();
    void thread_glPLSlice0_V_2_ce0();
    void thread_glPLSlice0_V_2_ce1();
    void thread_glPLSlice0_V_2_we0();
    void thread_glPLSlice0_V_3_address0();
    void thread_glPLSlice0_V_3_address1();
    void thread_glPLSlice0_V_3_ce0();
    void thread_glPLSlice0_V_3_ce1();
    void thread_glPLSlice0_V_3_we0();
    void thread_glPLSlice0_V_4_address0();
    void thread_glPLSlice0_V_4_address1();
    void thread_glPLSlice0_V_4_ce0();
    void thread_glPLSlice0_V_4_ce1();
    void thread_glPLSlice0_V_4_we0();
    void thread_glPLSlice0_V_5_address0();
    void thread_glPLSlice0_V_5_address1();
    void thread_glPLSlice0_V_5_ce0();
    void thread_glPLSlice0_V_5_ce1();
    void thread_glPLSlice0_V_5_we0();
    void thread_glPLSlice0_V_6_address0();
    void thread_glPLSlice0_V_6_address1();
    void thread_glPLSlice0_V_6_ce0();
    void thread_glPLSlice0_V_6_ce1();
    void thread_glPLSlice0_V_6_we0();
    void thread_glPLSlice0_V_7_address0();
    void thread_glPLSlice0_V_7_address1();
    void thread_glPLSlice0_V_7_ce0();
    void thread_glPLSlice0_V_7_ce1();
    void thread_glPLSlice0_V_7_we0();
    void thread_glPLSlice1_V_0_address0();
    void thread_glPLSlice1_V_0_address1();
    void thread_glPLSlice1_V_0_ce0();
    void thread_glPLSlice1_V_0_ce1();
    void thread_glPLSlice1_V_0_we0();
    void thread_glPLSlice1_V_1_address0();
    void thread_glPLSlice1_V_1_address1();
    void thread_glPLSlice1_V_1_ce0();
    void thread_glPLSlice1_V_1_ce1();
    void thread_glPLSlice1_V_1_we0();
    void thread_glPLSlice1_V_2_address0();
    void thread_glPLSlice1_V_2_address1();
    void thread_glPLSlice1_V_2_ce0();
    void thread_glPLSlice1_V_2_ce1();
    void thread_glPLSlice1_V_2_we0();
    void thread_glPLSlice1_V_3_address0();
    void thread_glPLSlice1_V_3_address1();
    void thread_glPLSlice1_V_3_ce0();
    void thread_glPLSlice1_V_3_ce1();
    void thread_glPLSlice1_V_3_we0();
    void thread_glPLSlice1_V_4_address0();
    void thread_glPLSlice1_V_4_address1();
    void thread_glPLSlice1_V_4_ce0();
    void thread_glPLSlice1_V_4_ce1();
    void thread_glPLSlice1_V_4_we0();
    void thread_glPLSlice1_V_5_address0();
    void thread_glPLSlice1_V_5_address1();
    void thread_glPLSlice1_V_5_ce0();
    void thread_glPLSlice1_V_5_ce1();
    void thread_glPLSlice1_V_5_we0();
    void thread_glPLSlice1_V_6_address0();
    void thread_glPLSlice1_V_6_address1();
    void thread_glPLSlice1_V_6_ce0();
    void thread_glPLSlice1_V_6_ce1();
    void thread_glPLSlice1_V_6_we0();
    void thread_glPLSlice1_V_7_address0();
    void thread_glPLSlice1_V_7_address1();
    void thread_glPLSlice1_V_7_ce0();
    void thread_glPLSlice1_V_7_ce1();
    void thread_glPLSlice1_V_7_we0();
    void thread_glPLSlice2_V_0_address0();
    void thread_glPLSlice2_V_0_address1();
    void thread_glPLSlice2_V_0_ce0();
    void thread_glPLSlice2_V_0_ce1();
    void thread_glPLSlice2_V_0_we0();
    void thread_glPLSlice2_V_1_address0();
    void thread_glPLSlice2_V_1_address1();
    void thread_glPLSlice2_V_1_ce0();
    void thread_glPLSlice2_V_1_ce1();
    void thread_glPLSlice2_V_1_we0();
    void thread_glPLSlice2_V_2_address0();
    void thread_glPLSlice2_V_2_address1();
    void thread_glPLSlice2_V_2_ce0();
    void thread_glPLSlice2_V_2_ce1();
    void thread_glPLSlice2_V_2_we0();
    void thread_glPLSlice2_V_3_address0();
    void thread_glPLSlice2_V_3_address1();
    void thread_glPLSlice2_V_3_ce0();
    void thread_glPLSlice2_V_3_ce1();
    void thread_glPLSlice2_V_3_we0();
    void thread_glPLSlice2_V_4_address0();
    void thread_glPLSlice2_V_4_address1();
    void thread_glPLSlice2_V_4_ce0();
    void thread_glPLSlice2_V_4_ce1();
    void thread_glPLSlice2_V_4_we0();
    void thread_glPLSlice2_V_5_address0();
    void thread_glPLSlice2_V_5_address1();
    void thread_glPLSlice2_V_5_ce0();
    void thread_glPLSlice2_V_5_ce1();
    void thread_glPLSlice2_V_5_we0();
    void thread_glPLSlice2_V_6_address0();
    void thread_glPLSlice2_V_6_address1();
    void thread_glPLSlice2_V_6_ce0();
    void thread_glPLSlice2_V_6_ce1();
    void thread_glPLSlice2_V_6_we0();
    void thread_glPLSlice2_V_7_address0();
    void thread_glPLSlice2_V_7_address1();
    void thread_glPLSlice2_V_7_ce0();
    void thread_glPLSlice2_V_7_ce1();
    void thread_glPLSlice2_V_7_we0();
    void thread_grp_fu_792_p4();
    void thread_grp_fu_801_p2();
    void thread_grp_fu_805_p2();
    void thread_grp_fu_810_p2();
    void thread_i_cast_fu_877_p1();
    void thread_i_fu_886_p2();
    void thread_i_op_assign_1_fu_1718_p3();
    void thread_i_op_assign_7_pn_cas_fu_1732_p1();
    void thread_i_op_assign_7_pn_fu_1725_p3();
    void thread_index_assign_1_1_cas_fu_1469_p1();
    void thread_index_assign_1_2_cas_fu_1481_p1();
    void thread_index_assign_1_s_fu_1455_p2();
    void thread_index_assign_5_1_cas_fu_1288_p1();
    void thread_index_assign_5_2_cas_fu_1300_p1();
    void thread_index_assign_5_s_fu_1274_p2();
    void thread_index_assign_9_1_cas_fu_1107_p1();
    void thread_index_assign_9_2_cas_fu_1119_p1();
    void thread_index_assign_9_s_fu_1093_p2();
    void thread_localCnt_fu_1747_p2();
    void thread_newIndex2_fu_1048_p1();
    void thread_newIndex4_fu_1036_p1();
    void thread_newIndex5_fu_1024_p1();
    void thread_newIndex7_fu_1603_p1();
    void thread_p_0505_0_i_fu_1007_p2();
    void thread_p_Repl2_2_1_fu_1537_p1();
    void thread_p_Repl2_2_2_fu_1559_p1();
    void thread_p_Repl2_2_3_fu_1581_p1();
    void thread_p_Repl2_2_fu_1515_p1();
    void thread_p_Repl2_4_1_fu_1356_p1();
    void thread_p_Repl2_4_2_fu_1378_p1();
    void thread_p_Repl2_4_3_fu_1400_p1();
    void thread_p_Repl2_4_fu_1334_p1();
    void thread_p_Repl2_5_1_fu_1175_p1();
    void thread_p_Repl2_5_2_fu_1197_p1();
    void thread_p_Repl2_5_3_fu_1219_p1();
    void thread_p_Repl2_5_fu_1153_p1();
    void thread_p_Result_12_3_fu_1493_p5();
    void thread_p_Result_14_3_fu_1312_p5();
    void thread_p_Result_16_3_fu_1131_p5();
    void thread_tmp1_fu_1736_p2();
    void thread_tmp2_fu_1705_p2();
    void thread_tmpTmpData_V_1_fu_1324_p2();
    void thread_tmpTmpData_V_2_fu_1143_p2();
    void thread_tmpTmpData_V_fu_1505_p2();
    void thread_tmp_10_fu_986_p3();
    void thread_tmp_12_cast_fu_993_p1();
    void thread_tmp_12_fu_996_p3();
    void thread_tmp_14_cast_fu_1003_p1();
    void thread_tmp_15_fu_1013_p1();
    void thread_tmp_16_fu_1447_p3();
    void thread_tmp_17_fu_1461_p3();
    void thread_tmp_18_cast_fu_1444_p1();
    void thread_tmp_18_fu_1473_p3();
    void thread_tmp_19_fu_1485_p3();
    void thread_tmp_1_fu_829_p2();
    void thread_tmp_20_fu_1511_p1();
    void thread_tmp_21_fu_1519_p4();
    void thread_tmp_22_cast_fu_1263_p1();
    void thread_tmp_22_fu_1529_p3();
    void thread_tmp_23_fu_1541_p4();
    void thread_tmp_24_fu_1551_p3();
    void thread_tmp_25_fu_1563_p4();
    void thread_tmp_26_fu_1573_p3();
    void thread_tmp_27_cast_fu_1082_p1();
    void thread_tmp_27_fu_892_p2();
    void thread_tmp_28_fu_960_p2();
    void thread_tmp_2_fu_835_p2();
    void thread_tmp_30_fu_1585_p4();
    void thread_tmp_32_fu_1266_p3();
    void thread_tmp_34_cast_fu_956_p1();
    void thread_tmp_34_fu_1280_p3();
    void thread_tmp_35_fu_1292_p3();
    void thread_tmp_36_fu_1757_p2();
    void thread_tmp_37_fu_1304_p3();
    void thread_tmp_38_fu_1330_p1();
    void thread_tmp_39_fu_1338_p4();
    void thread_tmp_3_fu_881_p2();
    void thread_tmp_40_cast_fu_1714_p1();
    void thread_tmp_40_fu_1348_p3();
    void thread_tmp_41_fu_1360_p4();
    void thread_tmp_42_fu_1370_p3();
    void thread_tmp_43_fu_1382_p4();
    void thread_tmp_44_fu_1392_p3();
    void thread_tmp_45_fu_1404_p4();
    void thread_tmp_46_fu_1085_p3();
    void thread_tmp_47_fu_1099_p3();
    void thread_tmp_48_fu_1111_p3();
    void thread_tmp_49_fu_1123_p3();
    void thread_tmp_50_fu_1149_p1();
    void thread_tmp_51_fu_1157_p4();
    void thread_tmp_52_fu_1167_p3();
    void thread_tmp_53_fu_1179_p4();
    void thread_tmp_54_fu_1189_p3();
    void thread_tmp_55_fu_1201_p4();
    void thread_tmp_56_fu_1211_p3();
    void thread_tmp_57_fu_1223_p4();
    void thread_tmp_58_fu_1651_p1();
    void thread_tmp_59_fu_1676_p1();
    void thread_tmp_60_fu_1701_p1();
    void thread_tmp_7_fu_865_p2();
    void thread_tmp_9_fu_871_p2();
    void thread_tmp_fu_823_p2();
    void thread_tmp_s_fu_859_p2();
    void thread_xNewIdx_V_fu_1017_p2();
    void thread_x_fu_898_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
