{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/AXI_Peripheral|/CLK_AXI|/AD9364|/AD9361_CTRL|/SPI_MOD|/Control_from_SOM_0|/Current_turning_off_0|",
   "PinnedPorts":"AXI_RX_CLK_OUT|AXI_RX_DATA_OUT|AXI_TX_CLK_IN|AXI_TX_DATA_IN|FPGA_REF_40MHZ|ad9361_EN_1|ad9361_EN_2|ad9361_EN_3|ad9361_TXNRX_1|ad9361_TXNRX_2|ad9361_TXNRX_3|ad9364_EN|ad9364_TXNRX|ad9361_RESET_1|ad9361_RESET_2|ad9361_RESET_3|ad9364_RESET|ad9361_SPI_CS_3|ad9361_SPI_CLK_3|ad9361_SPI_DI_3|ad9361_SPI_CLK_1|ad9361_SPI_CS_1|ad9361_SPI_DI_1|ad9361_SPI_CLK_2|ad9361_SPI_CS_2|ad9361_SPI_DI_2|ad9364_SPI_CLK|ad9364_SPI_CS|ad9364_SPI_DI|ad9361_DCLK_1_P|ad9361_DCLK_1_N|ad9361_DCLK_2_N|ad9361_DCLK_2_P|ad9361_DCLK_3_N|ad9364_DCLK_P|ad9364_DCLK_N|ad9361_RX_FRAME1_P|ad9361_RX_FRAME1_N|ad9361_RX_FRAME2_P|ad9361_RX_FRAME2_N|ad9361_RX_FRAME3_P|ad9364_RX_FRAME_P|ad9361_RX_FRAME3_N|ad9364_RX_FRAME_N|ad9361_1_P1_P|ad9361_1_P1_N|ad9361_2_P1_N|ad9361_2_P1_P|ad9361_3_P1_N|ad9361_3_P1_P|ad9364_P1_N|ad9364_P1_P|ad9361_DCLK_3_P|ad9364_SPI_DO|ad9361_SPI_DO_3|ad9361_SPI_DO_1|ad9361_SPI_DO_2|ad9361_FB_CLK_1_P|ad9361_FB_CLK_1_N|ad9361_TX_FRAME1_N|ad9361_TX_FRAME1_P|ad9361_FB_CLK_2_N|ad9361_FB_CLK_2_P|ad9361_FB_CLK_3_N|ad9361_FB_CLK_3_P|ad9364_FB_CLK_N|ad9364_FB_CLK_P|ad9361_TX_FRAME2_N|ad9361_TX_FRAME2_P|ad9361_TX_FRAME3_N|ad9364_TX_FRAME_N|ad9361_TX_FRAME3_P|ad9364_TX_FRAME_P|ad9361_1_P0_N|ad9361_1_P0_P|ad9361_2_P0_N|ad9361_2_P0_P|ad9361_3_P0_N|ad9361_3_P0_P|ad9364_P0_N|ad9364_P0_P|ad9361_EN_AGC_2|ad9361_EN_AGC_3|ad9361_EN_AGC_1|ad9364_EN_AGC|PIN_1|PIN_2|LED3|LED2|LED1|fpga_28v_en_link1|fpga_28v_en_link2|fpga_28v_en_service1|fpga_28v_en_service2|fpga_28v_en_service3|fpga_28v_en_service4|fpga_5v_en_link|spi_cs_n_0|spi_sclk_0|spi_mosi_0|spi_cs_n_1|spi_sclk_1|spi_mosi_1|som_28v_en_link1|som_28v_en_link2|som_28v_en_service1|som_28v_en_service2|som_28v_en_service3|som_28v_en_service4|som_5v_en_link|spi_miso_0|spi_miso_1|PIN_0|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port AXI_RX_CLK_OUT -pg 1 -lvl 8 -x 9930 -y 800 -defaultsOSRD
preplace port AXI_TX_CLK_IN -pg 1 -lvl 0 -x -130 -y 1280 -defaultsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x -130 -y 1790 -defaultsOSRD
preplace port ad9361_EN_3 -pg 1 -lvl 8 -x 9930 -y 880 -defaultsOSRD
preplace port ad9361_TXNRX_3 -pg 1 -lvl 8 -x 9930 -y 860 -defaultsOSRD
preplace port ad9364_EN -pg 1 -lvl 8 -x 9930 -y 1830 -defaultsOSRD
preplace port ad9364_TXNRX -pg 1 -lvl 8 -x 9930 -y 1850 -defaultsOSRD
preplace port ad9361_SPI_CLK_3 -pg 1 -lvl 8 -x 9930 -y 580 -defaultsOSRD
preplace port ad9361_SPI_DI_3 -pg 1 -lvl 8 -x 9930 -y 740 -defaultsOSRD
preplace port ad9361_SPI_CLK_1 -pg 1 -lvl 8 -x 9930 -y 540 -defaultsOSRD
preplace port ad9361_SPI_DI_1 -pg 1 -lvl 8 -x 9930 -y 680 -defaultsOSRD
preplace port ad9361_SPI_CLK_2 -pg 1 -lvl 8 -x 9930 -y 560 -defaultsOSRD
preplace port ad9361_SPI_DI_2 -pg 1 -lvl 8 -x 9930 -y 700 -defaultsOSRD
preplace port ad9364_SPI_CLK -pg 1 -lvl 8 -x 9930 -y 600 -defaultsOSRD
preplace port ad9364_SPI_DI -pg 1 -lvl 8 -x 9930 -y 720 -defaultsOSRD
preplace port ad9361_DCLK_1_P -pg 1 -lvl 0 -x -130 -y 1250 -defaultsOSRD
preplace port ad9361_DCLK_1_N -pg 1 -lvl 0 -x -130 -y 1090 -defaultsOSRD
preplace port ad9361_DCLK_2_N -pg 1 -lvl 0 -x -130 -y 970 -defaultsOSRD
preplace port ad9361_DCLK_2_P -pg 1 -lvl 0 -x -130 -y 930 -defaultsOSRD
preplace port ad9361_DCLK_3_N -pg 1 -lvl 0 -x -130 -y 1150 -defaultsOSRD
preplace port ad9364_DCLK_P -pg 1 -lvl 0 -x -130 -y 1900 -defaultsOSRD
preplace port ad9364_DCLK_N -pg 1 -lvl 0 -x -130 -y 1920 -defaultsOSRD
preplace port ad9361_RX_FRAME1_P -pg 1 -lvl 0 -x -130 -y 1110 -defaultsOSRD
preplace port ad9361_RX_FRAME1_N -pg 1 -lvl 0 -x -130 -y 990 -defaultsOSRD
preplace port ad9361_RX_FRAME2_P -pg 1 -lvl 0 -x -130 -y 950 -defaultsOSRD
preplace port ad9361_RX_FRAME2_N -pg 1 -lvl 0 -x -130 -y 1170 -defaultsOSRD
preplace port ad9361_RX_FRAME3_P -pg 1 -lvl 0 -x -130 -y 1130 -defaultsOSRD
preplace port ad9364_RX_FRAME_P -pg 1 -lvl 0 -x -130 -y 1940 -defaultsOSRD
preplace port ad9361_RX_FRAME3_N -pg 1 -lvl 0 -x -130 -y 1010 -defaultsOSRD
preplace port ad9364_RX_FRAME_N -pg 1 -lvl 0 -x -130 -y 1960 -defaultsOSRD
preplace port ad9361_DCLK_3_P -pg 1 -lvl 0 -x -130 -y 1520 -defaultsOSRD
preplace port ad9364_SPI_DO -pg 1 -lvl 0 -x -130 -y 610 -defaultsOSRD
preplace port ad9361_SPI_DO_3 -pg 1 -lvl 0 -x -130 -y 690 -defaultsOSRD
preplace port ad9361_SPI_DO_1 -pg 1 -lvl 0 -x -130 -y 650 -defaultsOSRD
preplace port ad9361_SPI_DO_2 -pg 1 -lvl 0 -x -130 -y 670 -defaultsOSRD
preplace port ad9361_FB_CLK_1_P -pg 1 -lvl 8 -x 9930 -y 900 -defaultsOSRD
preplace port ad9361_FB_CLK_1_N -pg 1 -lvl 8 -x 9930 -y 920 -defaultsOSRD
preplace port ad9361_TX_FRAME1_N -pg 1 -lvl 8 -x 9930 -y 960 -defaultsOSRD
preplace port ad9361_TX_FRAME1_P -pg 1 -lvl 8 -x 9930 -y 940 -defaultsOSRD
preplace port ad9361_FB_CLK_2_N -pg 1 -lvl 8 -x 9930 -y 1000 -defaultsOSRD
preplace port ad9361_FB_CLK_2_P -pg 1 -lvl 8 -x 9930 -y 980 -defaultsOSRD
preplace port ad9361_FB_CLK_3_N -pg 1 -lvl 8 -x 9930 -y 1080 -defaultsOSRD
preplace port ad9361_FB_CLK_3_P -pg 1 -lvl 8 -x 9930 -y 1060 -defaultsOSRD
preplace port ad9364_FB_CLK_N -pg 1 -lvl 8 -x 9930 -y 1890 -defaultsOSRD
preplace port ad9364_FB_CLK_P -pg 1 -lvl 8 -x 9930 -y 1870 -defaultsOSRD
preplace port ad9361_TX_FRAME2_N -pg 1 -lvl 8 -x 9930 -y 1040 -defaultsOSRD
preplace port ad9361_TX_FRAME2_P -pg 1 -lvl 8 -x 9930 -y 1020 -defaultsOSRD
preplace port ad9361_TX_FRAME3_N -pg 1 -lvl 8 -x 9930 -y 1120 -defaultsOSRD
preplace port ad9364_TX_FRAME_N -pg 1 -lvl 8 -x 9930 -y 1930 -defaultsOSRD
preplace port ad9361_TX_FRAME3_P -pg 1 -lvl 8 -x 9930 -y 1100 -defaultsOSRD
preplace port ad9364_TX_FRAME_P -pg 1 -lvl 8 -x 9930 -y 1910 -defaultsOSRD
preplace port PIN_1 -pg 1 -lvl 8 -x 9930 -y 3050 -defaultsOSRD
preplace port PIN_2 -pg 1 -lvl 8 -x 9930 -y 3110 -defaultsOSRD
preplace port fpga_28v_en_link1 -pg 1 -lvl 8 -x 9930 -y 2130 -defaultsOSRD
preplace port fpga_28v_en_link2 -pg 1 -lvl 8 -x 9930 -y 2150 -defaultsOSRD
preplace port fpga_28v_en_service1 -pg 1 -lvl 8 -x 9930 -y 2170 -defaultsOSRD
preplace port fpga_28v_en_service2 -pg 1 -lvl 8 -x 9930 -y 2190 -defaultsOSRD
preplace port fpga_28v_en_service3 -pg 1 -lvl 8 -x 9930 -y 2210 -defaultsOSRD
preplace port fpga_28v_en_service4 -pg 1 -lvl 8 -x 9930 -y 2230 -defaultsOSRD
preplace port fpga_5v_en_link -pg 1 -lvl 8 -x 9930 -y 2250 -defaultsOSRD
preplace port spi_cs_n_0 -pg 1 -lvl 8 -x 9930 -y 2270 -defaultsOSRD
preplace port spi_sclk_0 -pg 1 -lvl 8 -x 9930 -y 2290 -defaultsOSRD
preplace port spi_mosi_0 -pg 1 -lvl 8 -x 9930 -y 2310 -defaultsOSRD
preplace port spi_cs_n_1 -pg 1 -lvl 8 -x 9930 -y 2330 -defaultsOSRD
preplace port spi_sclk_1 -pg 1 -lvl 8 -x 9930 -y 2350 -defaultsOSRD
preplace port spi_mosi_1 -pg 1 -lvl 8 -x 9930 -y 2370 -defaultsOSRD
preplace port som_28v_en_link1 -pg 1 -lvl 0 -x -130 -y 2160 -defaultsOSRD
preplace port som_28v_en_link2 -pg 1 -lvl 0 -x -130 -y 2180 -defaultsOSRD
preplace port som_28v_en_service1 -pg 1 -lvl 0 -x -130 -y 2200 -defaultsOSRD
preplace port som_28v_en_service2 -pg 1 -lvl 0 -x -130 -y 2220 -defaultsOSRD
preplace port som_28v_en_service3 -pg 1 -lvl 0 -x -130 -y 2240 -defaultsOSRD
preplace port som_28v_en_service4 -pg 1 -lvl 0 -x -130 -y 2260 -defaultsOSRD
preplace port som_5v_en_link -pg 1 -lvl 0 -x -130 -y 2280 -defaultsOSRD
preplace port spi_miso_0 -pg 1 -lvl 0 -x -130 -y 2300 -defaultsOSRD
preplace port spi_miso_1 -pg 1 -lvl 0 -x -130 -y 2320 -defaultsOSRD
preplace port PIN_0 -pg 1 -lvl 8 -x 9930 -y 3090 -defaultsOSRD
preplace portBus AXI_RX_DATA_OUT -pg 1 -lvl 8 -x 9930 -y 1670 -defaultsOSRD
preplace portBus AXI_TX_DATA_IN -pg 1 -lvl 0 -x -130 -y 1300 -defaultsOSRD
preplace portBus ad9361_EN_1 -pg 1 -lvl 8 -x 9930 -y 1260 -defaultsOSRD
preplace portBus ad9361_EN_2 -pg 1 -lvl 8 -x 9930 -y 1280 -defaultsOSRD
preplace portBus ad9361_TXNRX_1 -pg 1 -lvl 8 -x 9930 -y 1300 -defaultsOSRD
preplace portBus ad9361_TXNRX_2 -pg 1 -lvl 8 -x 9930 -y 1320 -defaultsOSRD
preplace portBus ad9361_RESET_1 -pg 1 -lvl 8 -x 9930 -y 200 -defaultsOSRD
preplace portBus ad9361_RESET_2 -pg 1 -lvl 8 -x 9930 -y 220 -defaultsOSRD
preplace portBus ad9361_RESET_3 -pg 1 -lvl 8 -x 9930 -y 240 -defaultsOSRD
preplace portBus ad9364_RESET -pg 1 -lvl 8 -x 9930 -y 260 -defaultsOSRD
preplace portBus ad9361_SPI_CS_3 -pg 1 -lvl 8 -x 9930 -y 620 -defaultsOSRD
preplace portBus ad9361_SPI_CS_1 -pg 1 -lvl 8 -x 9930 -y 640 -defaultsOSRD
preplace portBus ad9361_SPI_CS_2 -pg 1 -lvl 8 -x 9930 -y 660 -defaultsOSRD
preplace portBus ad9364_SPI_CS -pg 1 -lvl 8 -x 9930 -y 520 -defaultsOSRD
preplace portBus ad9361_1_P1_P -pg 1 -lvl 0 -x -130 -y 1230 -defaultsOSRD
preplace portBus ad9361_1_P1_N -pg 1 -lvl 0 -x -130 -y 1070 -defaultsOSRD
preplace portBus ad9361_2_P1_N -pg 1 -lvl 0 -x -130 -y 1210 -defaultsOSRD
preplace portBus ad9361_2_P1_P -pg 1 -lvl 0 -x -130 -y 1190 -defaultsOSRD
preplace portBus ad9361_3_P1_N -pg 1 -lvl 0 -x -130 -y 1030 -defaultsOSRD
preplace portBus ad9361_3_P1_P -pg 1 -lvl 0 -x -130 -y 1050 -defaultsOSRD
preplace portBus ad9364_P1_N -pg 1 -lvl 0 -x -130 -y 2000 -defaultsOSRD
preplace portBus ad9364_P1_P -pg 1 -lvl 0 -x -130 -y 1980 -defaultsOSRD
preplace portBus ad9361_1_P0_N -pg 1 -lvl 8 -x 9930 -y 1160 -defaultsOSRD
preplace portBus ad9361_1_P0_P -pg 1 -lvl 8 -x 9930 -y 1140 -defaultsOSRD
preplace portBus ad9361_2_P0_N -pg 1 -lvl 8 -x 9930 -y 1200 -defaultsOSRD
preplace portBus ad9361_2_P0_P -pg 1 -lvl 8 -x 9930 -y 1180 -defaultsOSRD
preplace portBus ad9361_3_P0_N -pg 1 -lvl 8 -x 9930 -y 1240 -defaultsOSRD
preplace portBus ad9361_3_P0_P -pg 1 -lvl 8 -x 9930 -y 1220 -defaultsOSRD
preplace portBus ad9364_P0_N -pg 1 -lvl 8 -x 9930 -y 1970 -defaultsOSRD
preplace portBus ad9364_P0_P -pg 1 -lvl 8 -x 9930 -y 1950 -defaultsOSRD
preplace portBus ad9361_EN_AGC_2 -pg 1 -lvl 8 -x 9930 -y 300 -defaultsOSRD
preplace portBus ad9361_EN_AGC_3 -pg 1 -lvl 8 -x 9930 -y 320 -defaultsOSRD
preplace portBus ad9361_EN_AGC_1 -pg 1 -lvl 8 -x 9930 -y 280 -defaultsOSRD
preplace portBus ad9364_EN_AGC -pg 1 -lvl 8 -x 9930 -y 340 -defaultsOSRD
preplace portBus LED3 -pg 1 -lvl 8 -x 9930 -y 3130 -defaultsOSRD
preplace portBus LED2 -pg 1 -lvl 8 -x 9930 -y 3030 -defaultsOSRD
preplace portBus LED1 -pg 1 -lvl 8 -x 9930 -y 3070 -defaultsOSRD
preplace inst AXI_Peripheral -pg 1 -lvl 4 -x 2230 -y 320 -defaultsOSRD
preplace inst CLK_AXI -pg 1 -lvl 1 -x 620 -y 1790 -defaultsOSRD
preplace inst AD9364 -pg 1 -lvl 5 -x 5855 -y 4564 -defaultsOSRD
preplace inst AD9361_CTRL -pg 1 -lvl 5 -x 5855 -y 2032 -defaultsOSRD
preplace inst SPI_MOD -pg 1 -lvl 5 -x 5855 -y 1360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 26 32 30 23 28 33 18 25 20 27 31 24 29 21 22 19} -defaultsOSRD
preplace inst Control_from_SOM_0 -pg 1 -lvl 5 -x 5855 -y 970 -defaultsOSRD
preplace inst Current_turning_off_0 -pg 1 -lvl 5 -x 5855 -y 5024 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1370 -y 370 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1370 -y 470 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 7 -x 9053 -y 3420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1370 -y 2550 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 1090 -y 2462 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 2230 -y 3720 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 2230 -y 3614 -defaultsOSRD
preplace inst only_tx_0 -pg 1 -lvl 5 -x 5855 -y 4014 -defaultsOSRD
preplace inst switch_0 -pg 1 -lvl 6 -x 8163 -y 2680 -defaultsOSRD
preplace inst only_rx_0 -pg 1 -lvl 7 -x 9053 -y 3090 -defaultsOSRD
preplace netloc AXI_Peripheral_AXI_RX_CLK_OUT 1 4 4 2930 700 6100J 1030 N 1030 9360
preplace netloc AXI_Peripheral_AXI_RX_DATA_OUT 1 4 4 2900 710 6090J 1040 N 1040 9450
preplace netloc AXI_TX_CLK_IN_1 1 0 4 -110J 620 N 620 1170 300 1460
preplace netloc AXI_TX_DATA_IN_1 1 0 4 -90J 630 N 630 1180 310 1470
preplace netloc clk_wiz_0_axi_periph_clk 1 1 4 850 1350 N 1350 1490 1000 2690
preplace netloc rst_sys_ps7_100M_peripheral_aresetn 1 1 4 870 1360 N 1360 1480 1010 2700
preplace netloc sys_200m_clk 1 1 4 N 1770 N 1770 1510 1770 2630
preplace netloc AD9364_ad9364_EN 1 5 3 6090J 2370 N 2370 9650
preplace netloc AD9364_ad9364_TXNRX 1 5 3 6100J 2380 N 2380 9660
preplace netloc ad9361_spi_clk_4 1 5 3 N 1330 N 1330 9340
preplace netloc ad9361_spi_mosi_1 1 5 3 N 1410 N 1410 9390
preplace netloc ad9364_DCLK_P_1 1 0 5 NJ 1900 N 1900 N 1900 N 1900 2620
preplace netloc ad9364_DCLK_N_1 1 0 5 NJ 1920 N 1920 N 1920 N 1920 2610
preplace netloc ad9364_TX_FRAME_P_1 1 0 5 NJ 1940 N 1940 N 1940 N 1940 2590
preplace netloc ad9364_TX_FRAME_N_1 1 0 5 NJ 1960 N 1960 N 1960 N 1960 2580
preplace netloc ad9364_P1_P_1 1 0 5 NJ 1980 N 1980 N 1980 N 1980 2570
preplace netloc ad9364_P1_N_1 1 0 5 NJ 2000 N 2000 N 2000 N 2000 2560
preplace netloc Decoder_SPI_0_num_cs_0 1 5 3 NJ 1350 N 1350 9370
preplace netloc Decoder_SPI_0_num_cs_1 1 5 3 NJ 1370 N 1370 9380
preplace netloc Decoder_SPI_0_num_cs_2 1 5 3 6090J 1340 N 1340 9350
preplace netloc Decoder_SPI_0_num_cs_3 1 5 3 6070J 1320 N 1320 9330
preplace netloc ad9361_SPI_DO_1_1 1 0 5 NJ 650 N 650 N 650 N 650 2870
preplace netloc ad9361_SPI_DO_2_1 1 0 5 NJ 670 N 670 N 670 N 670 2850
preplace netloc ad9361_SPI_DO_3_1 1 0 5 NJ 690 N 690 N 690 N 690 2840
preplace netloc ad9364_SPI_DO_1 1 0 5 -100J 640 N 640 N 640 N 640 2860
preplace netloc ad9361_DCLK_2_P_1 1 0 5 NJ 930 N 930 N 930 N 930 2830
preplace netloc ad9361_RX_FRAME2_P_1 1 0 5 NJ 950 N 950 N 950 N 950 2820
preplace netloc ad9361_DCLK_2_N_1 1 0 5 NJ 970 N 970 N 970 N 970 2650
preplace netloc ad9361_RX_FRAME1_N_1 1 0 5 NJ 990 N 990 N 990 N 990 2600
preplace netloc ad9361_RX_FRAME3_N_1 1 0 5 NJ 1010 930 1370 N 1370 N 1370 2810
preplace netloc ad9361_3_P1_N_1 1 0 5 NJ 1030 920 1380 N 1380 N 1380 2800
preplace netloc ad9361_3_P1_P_1 1 0 5 NJ 1050 910 1390 N 1390 N 1390 2790
preplace netloc ad9361_DCLK_1_N_1 1 0 5 NJ 1090 890 1410 N 1410 N 1410 2770
preplace netloc ad9361_RX_FRAME1_P_1 1 0 5 NJ 1110 880 1420 N 1420 N 1420 2640
preplace netloc ad9361_RX_FRAME3_P_1 1 0 5 NJ 1130 860 1430 N 1430 N 1430 2760
preplace netloc ad9361_DCLK_3_N_1 1 0 5 NJ 1150 840 1440 N 1440 N 1440 2750
preplace netloc ad9361_RX_FRAME2_N_1 1 0 5 NJ 1170 830 1450 N 1450 N 1450 2740
preplace netloc ad9361_2_P1_P_1 1 0 5 NJ 1190 820 1460 N 1460 N 1460 2730
preplace netloc ad9361_2_P1_N_1 1 0 5 NJ 1210 810 1470 N 1470 N 1470 2710
preplace netloc ad9361_DCLK_1_P_1 1 0 5 NJ 1250 790 1490 N 1490 N 1490 2670
preplace netloc DSP_ad9361_TXNRX_3 1 5 3 NJ 1612 N 1612 9400
preplace netloc DSP_ad9361_EN_3 1 5 3 NJ 1632 N 1632 9410
preplace netloc ad9361_DCLK_3_P_1 1 0 5 NJ 1520 N 1520 N 1520 N 1520 2660
preplace netloc DSP_ad9361_FB_CLK_1_P 1 5 3 NJ 1652 N 1652 9420
preplace netloc DSP_ad9361_FB_CLK_1_N 1 5 3 NJ 1672 N 1672 9430
preplace netloc DSP_ad9361_TX_FRAME1_P 1 5 3 NJ 1692 N 1692 9440
preplace netloc DSP_ad9361_TX_FRAME1_N 1 5 3 NJ 1712 N 1712 9460
preplace netloc DSP_ad9361_FB_CLK_2_P 1 5 3 NJ 1732 N 1732 9470
preplace netloc DSP_ad9361_FB_CLK_2_N 1 5 3 NJ 1752 N 1752 9480
preplace netloc DSP_ad9361_TX_FRAME2_P 1 5 3 NJ 1772 N 1772 9490
preplace netloc DSP_ad9361_TX_FRAME2_N 1 5 3 NJ 1792 N 1792 9500
preplace netloc DSP_ad9361_FB_CLK_3_P 1 5 3 NJ 1812 N 1812 9510
preplace netloc DSP_ad9361_FB_CLK_3_N 1 5 3 NJ 1832 N 1832 9520
preplace netloc DSP_ad9361_TX_FRAME3_P 1 5 3 NJ 1852 N 1852 9530
preplace netloc DSP_ad9361_TX_FRAME3_N 1 5 3 NJ 1872 N 1872 9540
preplace netloc AD9364_ad9361_FB_CLK_P 1 5 3 6110J 2390 N 2390 9670
preplace netloc AD9364_ad9364_FB_CLK_N 1 5 3 6120J 2400 N 2400 9680
preplace netloc AD9364_ad9364_TX_FRAME_P1 1 5 3 6130J 2410 N 2410 9690
preplace netloc AD9364_ad9364_TX_FRAME_N1 1 5 3 6140J 2420 N 2420 9700
preplace netloc DSP_ad9361_1_P0_P 1 5 3 NJ 1892 N 1892 9550
preplace netloc DSP_ad9361_1_P0_N 1 5 3 NJ 1912 N 1912 9560
preplace netloc DSP_ad9361_2_P0_P 1 5 3 NJ 1932 N 1932 9570
preplace netloc DSP_ad9361_2_P0_N 1 5 3 NJ 1952 N 1952 9580
preplace netloc DSP_ad9361_3_P0_P 1 5 3 NJ 1972 N 1972 9590
preplace netloc DSP_ad9361_3_P0_N 1 5 3 NJ 1992 N 1992 9600
preplace netloc AD9364_ad9364_P0_P 1 5 3 6170J 2430 N 2430 9710
preplace netloc AD9364_ad9364_P0_N 1 5 3 6190J 2440 N 2440 9720
preplace netloc SPI_MOD_ip2intc_irpt 1 3 3 1520 1500 N 1500 6080
preplace netloc DSP_ad9361_EN_1 1 5 3 NJ 2012 N 2012 9610
preplace netloc DSP_ad9361_EN_2 1 5 3 NJ 2032 N 2032 9620
preplace netloc DSP_ad9361_TXNRX_1 1 5 3 NJ 2052 N 2052 9630
preplace netloc DSP_ad9361_TXNRX_2 1 5 3 NJ 2072 N 2072 9640
preplace netloc ad9361_1_P1_P_1 1 0 5 NJ 1230 800 1480 N 1480 N 1480 2680
preplace netloc ad9361_1_P1_N_1 1 0 5 NJ 1070 900 1400 N 1400 N 1400 2620
preplace netloc ibuf_0_out_ref 1 1 4 N 1830 N 1830 N 1830 2650
preplace netloc AD9361_ctrl_data_rate 1 3 3 1530 2500 2460 2502 6080
preplace netloc up_txnrx_1 1 4 2 2930 4360 6050
preplace netloc clk_axi_reset_n 1 1 4 N 1810 N 1810 N 1810 2600
preplace netloc reset_1 1 3 3 1540 2512 N 2512 6070
preplace netloc Current_turning_off_0_fpga_en_28v_l1 1 5 3 6200J 2450 N 2450 9730
preplace netloc Current_turning_off_0_fpga_en_28v_l2 1 5 3 6210J 2460 N 2460 9740
preplace netloc Current_turning_off_0_fpga_en_28v_s1 1 5 3 6220J 2470 N 2470 9750
preplace netloc Current_turning_off_0_fpga_en_28v_s2 1 5 3 6230J 2480 N 2480 9760
preplace netloc Current_turning_off_0_fpga_en_28v_s3 1 5 3 6240J 2490 N 2490 9770
preplace netloc Current_turning_off_0_fpga_en_28v_s4 1 5 3 6250J 2500 N 2500 9780
preplace netloc Current_turning_off_0_fpga_en_5v_s 1 5 3 6260J 2510 N 2510 9790
preplace netloc Current_turning_off_0_spi_cs_n_0 1 5 3 6270J 2520 N 2520 9800
preplace netloc Current_turning_off_0_spi_sclk_0 1 5 3 6280J 2530 N 2530 9810
preplace netloc Current_turning_off_0_spi_mosi_0 1 5 3 6290J 2540 N 2540 9820
preplace netloc Current_turning_off_0_spi_cs_n_1 1 5 3 6300J 2550 N 2550 9830
preplace netloc Current_turning_off_0_spi_sclk_1 1 5 3 6310J 2560 N 2560 9840
preplace netloc Current_turning_off_0_spi_mosi_1 1 5 3 6320J 2570 N 2570 9850
preplace netloc som_en_28v_l1_1 1 0 5 NJ 2160 N 2160 N 2160 N 2160 2510
preplace netloc som_en_28v_l2_1 1 0 5 NJ 2180 N 2180 N 2180 N 2180 2500
preplace netloc som_en_28v_s1_1 1 0 5 NJ 2200 N 2200 N 2200 N 2200 2490
preplace netloc som_en_28v_s2_1 1 0 5 NJ 2220 N 2220 N 2220 N 2220 2480
preplace netloc som_en_28v_s3_1 1 0 5 NJ 2240 N 2240 N 2240 N 2240 2470
preplace netloc som_en_28v_s4_1 1 0 5 NJ 2260 N 2260 N 2260 N 2260 2450
preplace netloc som_en_5v_s_1 1 0 5 NJ 2280 N 2280 N 2280 N 2280 2440
preplace netloc spi_miso_0_1 1 0 5 NJ 2300 N 2300 N 2300 N 2300 2430
preplace netloc spi_miso_1_1 1 0 5 NJ 2320 N 2320 N 2320 N 2320 2420
preplace netloc Control_from_SOM_0_ad9361_1_reset 1 5 3 NJ 910 N 910 9250
preplace netloc Control_from_SOM_0_ad9361_2_reset 1 5 3 NJ 930 N 930 9260
preplace netloc Control_from_SOM_0_ad9361_2_en_agc 1 5 3 6050J 1000 8340 990 9300
preplace netloc Control_from_SOM_0_ad9361_1_en_agc 1 5 3 NJ 990 8330 980 9290
preplace netloc Control_from_SOM_0_ad9364_en_agc 1 5 3 6080J 1020 8360 1010 9320
preplace netloc Control_from_SOM_0_ad9361_3_en_agc 1 5 3 6070J 1010 8350 1000 9310
preplace netloc Control_from_SOM_0_ad9364_reset 1 5 3 NJ 970 N 970 9280
preplace netloc Control_from_SOM_0_ad9361_3_reset 1 5 3 NJ 950 N 950 9270
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 1790
preplace netloc xlconstant_0_dout 1 3 1 N 370
preplace netloc xlconstant_1_dout 1 3 1 1500 390n
preplace netloc vio_ss_in 1 4 4 2930 3310 NJ 3310 8370 3310 9250
preplace netloc vio_m_in 1 4 4 2920 3300 NJ 3300 8380 3300 9260
preplace netloc clk_wiz_0_clk_out1 1 3 4 N 2530 2540 3290 N 3290 8360
preplace netloc only_tx_0_osub_i 1 4 2 2900 2640 6080
preplace netloc only_tx_0_osub_q 1 4 2 2930 2660 6070
preplace netloc Net 1 2 3 1170 2470 N 2470 2550
preplace netloc dout_data_4 1 5 1 6180 2192n
preplace netloc dout_data_5 1 5 1 6160 2212n
preplace netloc xlconstant_3_dout 1 4 1 2520 3720n
preplace netloc xlconstant_4_dout 1 4 1 2530 3614n
preplace netloc vio_addr_shift 1 6 2 8390 3570 9270
preplace netloc vio_trh_lvl 1 6 2 8400 3550 9250
preplace netloc AD9361_CTRL_clk_out1 1 2 5 1180 3030 NJ 3030 2900 3030 6060 3030 8350
preplace netloc only_rx_0_N_sop_detect 1 6 2 8420 3530 9280
preplace netloc only_rx_0_N_err 1 6 2 8410 3560 9290
preplace netloc clk_wiz_0_clk_out2 1 3 4 NJ 2550 NJ 2550 6150 2580 8340
preplace netloc vio_rst_rx 1 6 2 8430 3290 9800
preplace netloc only_rx_0_corr_pr_detect 1 7 1 N 3030
preplace netloc only_rx_0_DeFec_err_dtct 1 7 1 9530 3050n
preplace netloc only_rx_0_rx_ocorr_dtct 1 7 1 N 3110
preplace netloc only_rx_0_thr_lvl_auto 1 6 2 8430 3540 9330
preplace netloc switch_0_oredata_rx 1 6 1 8360 2670n
preplace netloc switch_0_oimdata_rx 1 6 1 8330 2690n
preplace netloc vio_switch_tx_ad 1 5 3 6330 3580 NJ 3580 9260
preplace netloc only_rx_0_decrc_oerr 1 7 1 9740 3050n
preplace netloc only_rx_0_decrc_verr 1 7 1 N 3090
preplace netloc AXI_Peripheral_M00_AXI 1 4 1 2890 160n
preplace netloc AXI_Peripheral_M03_AXI 1 4 1 2780 220n
preplace netloc AXI_Peripheral_M14_AXI 1 4 1 2720 280n
preplace netloc AXI_Peripheral_M04_AXI 1 4 1 2940 240n
preplace netloc AXI_Peripheral_M02_AXI 1 4 1 2880 200n
preplace netloc AXI_Peripheral_M06_AXI 1 4 1 2920 260n
preplace netloc AXI_Peripheral_M01_AXI 1 4 1 2910 180n
levelinfo -pg 1 -130 620 1090 1370 2230 5855 8163 9053 9930
pagesize -pg 1 -db -bbox -sgen -340 -4680 10150 10560
"
}
{
   "da_axi4_cnt":"91",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"25"
}
