# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/qcom,sc7280-lpass-lpi-pinctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

<<<<<<< HEAD
title: Qualcomm SC7280 SoC LPASS LPI TLMM
=======
title: Qualcomm Technologies, Inc. Low Power Audio SubSystem (LPASS)
  Low Power Island (LPI) TLMM block
>>>>>>> b7ba80a49124 (Commit)

maintainers:
  - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>

<<<<<<< HEAD
description:
  Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
  (LPASS) Low Power Island (LPI) of Qualcomm SC7280 SoC.
=======
description: |
  This binding describes the Top Level Mode Multiplexer block found in the
  LPASS LPI IP on most Qualcomm SoCs
>>>>>>> b7ba80a49124 (Commit)

properties:
  compatible:
    const: qcom,sc7280-lpass-lpi-pinctrl

  qcom,adsp-bypass-mode:
    description:
      Tells ADSP is in bypass mode.
    type: boolean

  reg:
<<<<<<< HEAD
=======
    minItems: 2
>>>>>>> b7ba80a49124 (Commit)
    maxItems: 2

  gpio-controller: true

<<<<<<< HEAD
  "#gpio-cells":
=======
  '#gpio-cells':
>>>>>>> b7ba80a49124 (Commit)
    description: Specifying the pin number and flags, as defined in
      include/dt-bindings/gpio/gpio.h
    const: 2

  gpio-ranges:
    maxItems: 1

<<<<<<< HEAD
patternProperties:
  "-state$":
    oneOf:
      - $ref: "#/$defs/qcom-sc7280-lpass-state"
      - patternProperties:
          "-pins$":
            $ref: "#/$defs/qcom-sc7280-lpass-state"
        additionalProperties: false

$defs:
  qcom-sc7280-lpass-state:
=======
#PIN CONFIGURATION NODES
patternProperties:
  '-pins$':
>>>>>>> b7ba80a49124 (Commit)
    type: object
    description:
      Pinctrl node's client devices use subnodes for desired pin configuration.
      Client device subnodes use below standard properties.
    $ref: "/schemas/pinctrl/pincfg-node.yaml"

    properties:
      pins:
        description:
          List of gpio pins affected by the properties specified in this
          subnode.
        items:
          oneOf:
<<<<<<< HEAD
            - pattern: "^gpio([0-9]|1[0-4])$"
=======
            - pattern: "^gpio([0-9]|[1-9][0-9])$"
>>>>>>> b7ba80a49124 (Commit)
        minItems: 1
        maxItems: 15

      function:
        enum: [ gpio, swr_tx_clk, qua_mi2s_sclk, swr_tx_data, qua_mi2s_ws,
                qua_mi2s_data, swr_rx_clk, swr_rx_data, dmic1_clk, i2s1_clk,
                dmic1_data, i2s1_ws, dmic2_clk, dmic2_data, i2s1_data,
                i2s2_clk, wsa_swr_clk, i2s2_ws, wsa_swr_data, dmic3_clk,
                dmic3_data, i2s2_data ]
        description:
          Specify the alternative function to be configured for the specified
          pins.

      drive-strength:
        enum: [2, 4, 6, 8, 10, 12, 14, 16]
        default: 2
        description:
          Selects the drive strength for the specified pins, in mA.

      slew-rate:
        enum: [0, 1, 2, 3]
        default: 0
        description: |
            0: No adjustments
            1: Higher Slew rate (faster edges)
            2: Lower Slew rate (slower edges)
            3: Reserved (No adjustments)

      bias-pull-down: true
<<<<<<< HEAD
      bias-pull-up: true
      bias-bus-hold: true
      bias-disable: true
      output-high: true
=======

      bias-pull-up: true

      bias-disable: true

      output-high: true

>>>>>>> b7ba80a49124 (Commit)
      output-low: true

    required:
      - pins
      - function

    additionalProperties: false

required:
  - compatible
  - reg
  - gpio-controller
<<<<<<< HEAD
  - "#gpio-cells"
=======
  - '#gpio-cells'
>>>>>>> b7ba80a49124 (Commit)
  - gpio-ranges

additionalProperties: false

examples:
  - |
    lpass_tlmm: pinctrl@33c0000 {
        compatible = "qcom,sc7280-lpass-lpi-pinctrl";
        reg = <0x33c0000 0x20000>,
              <0x3550000 0x10000>;
        gpio-controller;
        #gpio-cells = <2>;
        gpio-ranges = <&lpass_tlmm 0 0 15>;
<<<<<<< HEAD

        dmic01-state {
            dmic01-clk-pins {
                pins = "gpio6";
                function = "dmic1_clk";
            };

            dmic01-clk-sleep-pins {
                pins = "gpio6";
                function = "dmic1_clk";
            };
        };

        tx-swr-data-sleep-state {
            pins = "gpio1", "gpio2", "gpio14";
            function = "swr_tx_data";
        };
=======
>>>>>>> b7ba80a49124 (Commit)
    };
