
LAB_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039cc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003ad8  08003ad8  00013ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003afc  08003afc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08003afc  08003afc  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003afc  08003afc  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003afc  08003afc  00013afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b00  08003b00  00013b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08003b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  2000007c  08003b80  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08003b80  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a4a1  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e46  00000000  00000000  0002a546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  0002c390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  0002cf10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017470  00000000  00000000  0002d950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc77  00000000  00000000  00044dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082a4c  00000000  00000000  00052a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d5483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bf8  00000000  00000000  000d54d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ac0 	.word	0x08003ac0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08003ac0 	.word	0x08003ac0

0800014c <FSM_automatic_run_0>:
 */

#include "FSM_automatic.h"

//TIMER 1
void FSM_automatic_run_0(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(TL_status){
 8000150:	4b98      	ldr	r3, [pc, #608]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b06      	cmp	r3, #6
 8000158:	f200 811d 	bhi.w	8000396 <FSM_automatic_run_0+0x24a>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <FSM_automatic_run_0+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000181 	.word	0x08000181
 8000168:	080001af 	.word	0x080001af
 800016c:	0800023d 	.word	0x0800023d
 8000170:	080002c9 	.word	0x080002c9
 8000174:	08000355 	.word	0x08000355
 8000178:	0800036b 	.word	0x0800036b
 800017c:	08000381 	.word	0x08000381
	case INIT:
		TL_status = AUTO_RED;
 8000180:	4b8c      	ldr	r3, [pc, #560]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000182:	2202      	movs	r2, #2
 8000184:	601a      	str	r2, [r3, #0]
		temp_red_timer = red_timer;
 8000186:	4b8c      	ldr	r3, [pc, #560]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4a8c      	ldr	r2, [pc, #560]	; (80003bc <FSM_automatic_run_0+0x270>)
 800018c:	6013      	str	r3, [r2, #0]
		setTimer(1, red_timer * 1000);
 800018e:	4b8a      	ldr	r3, [pc, #552]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb02 f303 	mul.w	r3, r2, r3
 800019a:	4619      	mov	r1, r3
 800019c:	2001      	movs	r0, #1
 800019e:	f001 ff23 	bl	8001fe8 <setTimer>
		setTimer(4, 1000);
 80001a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001a6:	2004      	movs	r0, #4
 80001a8:	f001 ff1e 	bl	8001fe8 <setTimer>
		break;
 80001ac:	e100      	b.n	80003b0 <FSM_automatic_run_0+0x264>
	case AUTO_RED:
		setRed_0();
 80001ae:	f002 f80f 	bl	80021d0 <setRed_0>
		led_buffer0[0] = temp_red_timer / 10;
 80001b2:	4b82      	ldr	r3, [pc, #520]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	4a82      	ldr	r2, [pc, #520]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001b8:	fb82 1203 	smull	r1, r2, r2, r3
 80001bc:	1092      	asrs	r2, r2, #2
 80001be:	17db      	asrs	r3, r3, #31
 80001c0:	1ad3      	subs	r3, r2, r3
 80001c2:	4a80      	ldr	r2, [pc, #512]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001c4:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_red_timer % 10;
 80001c6:	4b7d      	ldr	r3, [pc, #500]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001c8:	6819      	ldr	r1, [r3, #0]
 80001ca:	4b7d      	ldr	r3, [pc, #500]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001cc:	fb83 2301 	smull	r2, r3, r3, r1
 80001d0:	109a      	asrs	r2, r3, #2
 80001d2:	17cb      	asrs	r3, r1, #31
 80001d4:	1ad2      	subs	r2, r2, r3
 80001d6:	4613      	mov	r3, r2
 80001d8:	009b      	lsls	r3, r3, #2
 80001da:	4413      	add	r3, r2
 80001dc:	005b      	lsls	r3, r3, #1
 80001de:	1aca      	subs	r2, r1, r3
 80001e0:	4b78      	ldr	r3, [pc, #480]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001e2:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[4] == 1)
 80001e4:	4b78      	ldr	r3, [pc, #480]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 80001e6:	691b      	ldr	r3, [r3, #16]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d110      	bne.n	800020e <FSM_automatic_run_0+0xc2>
		{
			temp_red_timer--;
 80001ec:	4b73      	ldr	r3, [pc, #460]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	3b01      	subs	r3, #1
 80001f2:	4a72      	ldr	r2, [pc, #456]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f4:	6013      	str	r3, [r2, #0]
			if(temp_red_timer < 0)
 80001f6:	4b71      	ldr	r3, [pc, #452]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	da02      	bge.n	8000204 <FSM_automatic_run_0+0xb8>
				temp_red_timer = 0;
 80001fe:	4b6f      	ldr	r3, [pc, #444]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	2004      	movs	r0, #4
 800020a:	f001 feed 	bl	8001fe8 <setTimer>
		}

		//RED->GREEN
		if(timer_flag[1] == 1)
 800020e:	4b6e      	ldr	r3, [pc, #440]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000210:	685b      	ldr	r3, [r3, #4]
 8000212:	2b01      	cmp	r3, #1
 8000214:	f040 80c1 	bne.w	800039a <FSM_automatic_run_0+0x24e>
		{
			TL_status = AUTO_GREEN;
 8000218:	4b66      	ldr	r3, [pc, #408]	; (80003b4 <FSM_automatic_run_0+0x268>)
 800021a:	2203      	movs	r2, #3
 800021c:	601a      	str	r2, [r3, #0]
			temp_green_timer = green_timer;
 800021e:	4b6b      	ldr	r3, [pc, #428]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a6b      	ldr	r2, [pc, #428]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000224:	6013      	str	r3, [r2, #0]
			setTimer(1, green_timer * 1000);
 8000226:	4b69      	ldr	r3, [pc, #420]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800022e:	fb02 f303 	mul.w	r3, r2, r3
 8000232:	4619      	mov	r1, r3
 8000234:	2001      	movs	r0, #1
 8000236:	f001 fed7 	bl	8001fe8 <setTimer>
		}
		break;
 800023a:	e0ae      	b.n	800039a <FSM_automatic_run_0+0x24e>
	case AUTO_GREEN:
		setGreen_0();
 800023c:	f001 fff4 	bl	8002228 <setGreen_0>
		led_buffer0[0] = temp_green_timer / 10;
 8000240:	4b63      	ldr	r3, [pc, #396]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a5e      	ldr	r2, [pc, #376]	; (80003c0 <FSM_automatic_run_0+0x274>)
 8000246:	fb82 1203 	smull	r1, r2, r2, r3
 800024a:	1092      	asrs	r2, r2, #2
 800024c:	17db      	asrs	r3, r3, #31
 800024e:	1ad3      	subs	r3, r2, r3
 8000250:	4a5c      	ldr	r2, [pc, #368]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000252:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_green_timer % 10;
 8000254:	4b5e      	ldr	r3, [pc, #376]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000256:	6819      	ldr	r1, [r3, #0]
 8000258:	4b59      	ldr	r3, [pc, #356]	; (80003c0 <FSM_automatic_run_0+0x274>)
 800025a:	fb83 2301 	smull	r2, r3, r3, r1
 800025e:	109a      	asrs	r2, r3, #2
 8000260:	17cb      	asrs	r3, r1, #31
 8000262:	1ad2      	subs	r2, r2, r3
 8000264:	4613      	mov	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	4413      	add	r3, r2
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	1aca      	subs	r2, r1, r3
 800026e:	4b55      	ldr	r3, [pc, #340]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000270:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 8000272:	4b55      	ldr	r3, [pc, #340]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000274:	691b      	ldr	r3, [r3, #16]
 8000276:	2b01      	cmp	r3, #1
 8000278:	d110      	bne.n	800029c <FSM_automatic_run_0+0x150>
		{
			temp_green_timer--;
 800027a:	4b55      	ldr	r3, [pc, #340]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	3b01      	subs	r3, #1
 8000280:	4a53      	ldr	r2, [pc, #332]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000282:	6013      	str	r3, [r2, #0]
			if(temp_green_timer < 0)
 8000284:	4b52      	ldr	r3, [pc, #328]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	da02      	bge.n	8000292 <FSM_automatic_run_0+0x146>
				temp_green_timer = 0;
 800028c:	4b50      	ldr	r3, [pc, #320]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000292:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000296:	2004      	movs	r0, #4
 8000298:	f001 fea6 	bl	8001fe8 <setTimer>
		}

		if(timer_flag[1] == 1)
 800029c:	4b4a      	ldr	r3, [pc, #296]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d17c      	bne.n	800039e <FSM_automatic_run_0+0x252>
		{
			TL_status = AUTO_YELLOW;
 80002a4:	4b43      	ldr	r3, [pc, #268]	; (80003b4 <FSM_automatic_run_0+0x268>)
 80002a6:	2204      	movs	r2, #4
 80002a8:	601a      	str	r2, [r3, #0]
			temp_yellow_timer = yellow_timer;
 80002aa:	4b4a      	ldr	r3, [pc, #296]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a4a      	ldr	r2, [pc, #296]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002b0:	6013      	str	r3, [r2, #0]
			setTimer(1, yellow_timer * 1000);
 80002b2:	4b48      	ldr	r3, [pc, #288]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002ba:	fb02 f303 	mul.w	r3, r2, r3
 80002be:	4619      	mov	r1, r3
 80002c0:	2001      	movs	r0, #1
 80002c2:	f001 fe91 	bl	8001fe8 <setTimer>
		}

		break;
 80002c6:	e06a      	b.n	800039e <FSM_automatic_run_0+0x252>
	case AUTO_YELLOW:
		setYellow_0();
 80002c8:	f001 ff98 	bl	80021fc <setYellow_0>
		led_buffer0[0] = temp_yellow_timer / 10;
 80002cc:	4b42      	ldr	r3, [pc, #264]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a3b      	ldr	r2, [pc, #236]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002d2:	fb82 1203 	smull	r1, r2, r2, r3
 80002d6:	1092      	asrs	r2, r2, #2
 80002d8:	17db      	asrs	r3, r3, #31
 80002da:	1ad3      	subs	r3, r2, r3
 80002dc:	4a39      	ldr	r2, [pc, #228]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002de:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_yellow_timer % 10;
 80002e0:	4b3d      	ldr	r3, [pc, #244]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002e2:	6819      	ldr	r1, [r3, #0]
 80002e4:	4b36      	ldr	r3, [pc, #216]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002e6:	fb83 2301 	smull	r2, r3, r3, r1
 80002ea:	109a      	asrs	r2, r3, #2
 80002ec:	17cb      	asrs	r3, r1, #31
 80002ee:	1ad2      	subs	r2, r2, r3
 80002f0:	4613      	mov	r3, r2
 80002f2:	009b      	lsls	r3, r3, #2
 80002f4:	4413      	add	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	1aca      	subs	r2, r1, r3
 80002fa:	4b32      	ldr	r3, [pc, #200]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002fc:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 80002fe:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000300:	691b      	ldr	r3, [r3, #16]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d110      	bne.n	8000328 <FSM_automatic_run_0+0x1dc>
		{
			temp_yellow_timer--;
 8000306:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	3b01      	subs	r3, #1
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800030e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer < 0)
 8000310:	4b31      	ldr	r3, [pc, #196]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b00      	cmp	r3, #0
 8000316:	da02      	bge.n	800031e <FSM_automatic_run_0+0x1d2>
				temp_yellow_timer = 0;
 8000318:	4b2f      	ldr	r3, [pc, #188]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 800031e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000322:	2004      	movs	r0, #4
 8000324:	f001 fe60 	bl	8001fe8 <setTimer>
		}

		if(timer_flag[1] == 1)
 8000328:	4b27      	ldr	r3, [pc, #156]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d138      	bne.n	80003a2 <FSM_automatic_run_0+0x256>
		{
			TL_status = AUTO_RED;
 8000330:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000332:	2202      	movs	r2, #2
 8000334:	601a      	str	r2, [r3, #0]
			setTimer(1, red_timer * 1000);
 8000336:	4b20      	ldr	r3, [pc, #128]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800033e:	fb02 f303 	mul.w	r3, r2, r3
 8000342:	4619      	mov	r1, r3
 8000344:	2001      	movs	r0, #1
 8000346:	f001 fe4f 	bl	8001fe8 <setTimer>
			temp_red_timer = red_timer;
 800034a:	4b1b      	ldr	r3, [pc, #108]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a1b      	ldr	r2, [pc, #108]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000350:	6013      	str	r3, [r2, #0]
		}
		break;
 8000352:	e026      	b.n	80003a2 <FSM_automatic_run_0+0x256>
	case MODIFY_RED:
		if(timer_flag[8] == 1)
 8000354:	4b1c      	ldr	r3, [pc, #112]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000356:	6a1b      	ldr	r3, [r3, #32]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d124      	bne.n	80003a6 <FSM_automatic_run_0+0x25a>
		{
			Modify_RedLed_0();
 800035c:	f001 ffc2 	bl	80022e4 <Modify_RedLed_0>
			setTimer(8, 250);
 8000360:	21fa      	movs	r1, #250	; 0xfa
 8000362:	2008      	movs	r0, #8
 8000364:	f001 fe40 	bl	8001fe8 <setTimer>
		}
		break;
 8000368:	e01d      	b.n	80003a6 <FSM_automatic_run_0+0x25a>
	case MODIFY_YELLOW:
		if(timer_flag[8] == 1)
 800036a:	4b17      	ldr	r3, [pc, #92]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800036c:	6a1b      	ldr	r3, [r3, #32]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d11b      	bne.n	80003aa <FSM_automatic_run_0+0x25e>
		{
			Modify_YellowLed_0();
 8000372:	f001 ffcd 	bl	8002310 <Modify_YellowLed_0>
			setTimer(8, 250);
 8000376:	21fa      	movs	r1, #250	; 0xfa
 8000378:	2008      	movs	r0, #8
 800037a:	f001 fe35 	bl	8001fe8 <setTimer>
		}
		break;
 800037e:	e014      	b.n	80003aa <FSM_automatic_run_0+0x25e>
	case MODIFY_GREEN:
		if(timer_flag[8] == 1)
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000382:	6a1b      	ldr	r3, [r3, #32]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d112      	bne.n	80003ae <FSM_automatic_run_0+0x262>
		{
			Modify_GreenLed_0();
 8000388:	f001 ffd8 	bl	800233c <Modify_GreenLed_0>
			setTimer(8, 250);
 800038c:	21fa      	movs	r1, #250	; 0xfa
 800038e:	2008      	movs	r0, #8
 8000390:	f001 fe2a 	bl	8001fe8 <setTimer>
		}
		break;
 8000394:	e00b      	b.n	80003ae <FSM_automatic_run_0+0x262>
	default:
		break;
 8000396:	bf00      	nop
 8000398:	e00a      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039a:	bf00      	nop
 800039c:	e008      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039e:	bf00      	nop
 80003a0:	e006      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a2:	bf00      	nop
 80003a4:	e004      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a6:	bf00      	nop
 80003a8:	e002      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003aa:	bf00      	nop
 80003ac:	e000      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003ae:	bf00      	nop
	}
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000040 	.word	0x20000040
 80003b8:	20000048 	.word	0x20000048
 80003bc:	20000054 	.word	0x20000054
 80003c0:	66666667 	.word	0x66666667
 80003c4:	200000b0 	.word	0x200000b0
 80003c8:	2000015c 	.word	0x2000015c
 80003cc:	20000050 	.word	0x20000050
 80003d0:	2000005c 	.word	0x2000005c
 80003d4:	2000004c 	.word	0x2000004c
 80003d8:	20000058 	.word	0x20000058

080003dc <FSM_automatic_run_1>:
//TIMER 2
void FSM_automatic_run_1(){
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	switch(TL_status_1){
 80003e0:	4b99      	ldr	r3, [pc, #612]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	2b06      	cmp	r3, #6
 80003e8:	f200 811e 	bhi.w	8000628 <FSM_automatic_run_1+0x24c>
 80003ec:	a201      	add	r2, pc, #4	; (adr r2, 80003f4 <FSM_automatic_run_1+0x18>)
 80003ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f2:	bf00      	nop
 80003f4:	08000411 	.word	0x08000411
 80003f8:	0800043f 	.word	0x0800043f
 80003fc:	080004cd 	.word	0x080004cd
 8000400:	08000559 	.word	0x08000559
 8000404:	080005e7 	.word	0x080005e7
 8000408:	080005fd 	.word	0x080005fd
 800040c:	08000613 	.word	0x08000613
	case INIT:

		TL_status_1 = AUTO_GREEN;
 8000410:	4b8d      	ldr	r3, [pc, #564]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000412:	2203      	movs	r2, #3
 8000414:	601a      	str	r2, [r3, #0]
		temp_green_timer_1 =  green_timer;
 8000416:	4b8d      	ldr	r3, [pc, #564]	; (800064c <FSM_automatic_run_1+0x270>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a8d      	ldr	r2, [pc, #564]	; (8000650 <FSM_automatic_run_1+0x274>)
 800041c:	6013      	str	r3, [r2, #0]
		setTimer(2, green_timer * 1000);
 800041e:	4b8b      	ldr	r3, [pc, #556]	; (800064c <FSM_automatic_run_1+0x270>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	4619      	mov	r1, r3
 800042c:	2002      	movs	r0, #2
 800042e:	f001 fddb 	bl	8001fe8 <setTimer>
		setTimer(7, 1000);
 8000432:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000436:	2007      	movs	r0, #7
 8000438:	f001 fdd6 	bl	8001fe8 <setTimer>

		break;
 800043c:	e101      	b.n	8000642 <FSM_automatic_run_1+0x266>
	case AUTO_RED:
		setRed_1();
 800043e:	f001 ff09 	bl	8002254 <setRed_1>
		led_buffer1[0] = temp_red_timer_1 / 10;
 8000442:	4b84      	ldr	r3, [pc, #528]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a84      	ldr	r2, [pc, #528]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000448:	fb82 1203 	smull	r1, r2, r2, r3
 800044c:	1092      	asrs	r2, r2, #2
 800044e:	17db      	asrs	r3, r3, #31
 8000450:	1ad3      	subs	r3, r2, r3
 8000452:	4a82      	ldr	r2, [pc, #520]	; (800065c <FSM_automatic_run_1+0x280>)
 8000454:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_red_timer_1 % 10;
 8000456:	4b7f      	ldr	r3, [pc, #508]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000458:	6819      	ldr	r1, [r3, #0]
 800045a:	4b7f      	ldr	r3, [pc, #508]	; (8000658 <FSM_automatic_run_1+0x27c>)
 800045c:	fb83 2301 	smull	r2, r3, r3, r1
 8000460:	109a      	asrs	r2, r3, #2
 8000462:	17cb      	asrs	r3, r1, #31
 8000464:	1ad2      	subs	r2, r2, r3
 8000466:	4613      	mov	r3, r2
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	4413      	add	r3, r2
 800046c:	005b      	lsls	r3, r3, #1
 800046e:	1aca      	subs	r2, r1, r3
 8000470:	4b7a      	ldr	r3, [pc, #488]	; (800065c <FSM_automatic_run_1+0x280>)
 8000472:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[7] == 1)
 8000474:	4b7a      	ldr	r3, [pc, #488]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	2b01      	cmp	r3, #1
 800047a:	d110      	bne.n	800049e <FSM_automatic_run_1+0xc2>
		{
			temp_red_timer_1--;
 800047c:	4b75      	ldr	r3, [pc, #468]	; (8000654 <FSM_automatic_run_1+0x278>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	3b01      	subs	r3, #1
 8000482:	4a74      	ldr	r2, [pc, #464]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000484:	6013      	str	r3, [r2, #0]
			if(temp_red_timer_1 < 0)
 8000486:	4b73      	ldr	r3, [pc, #460]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2b00      	cmp	r3, #0
 800048c:	da02      	bge.n	8000494 <FSM_automatic_run_1+0xb8>
				temp_red_timer_1 = 0;
 800048e:	4b71      	ldr	r3, [pc, #452]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000494:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000498:	2007      	movs	r0, #7
 800049a:	f001 fda5 	bl	8001fe8 <setTimer>
		}
		if(timer_flag[2] == 1)
 800049e:	4b70      	ldr	r3, [pc, #448]	; (8000660 <FSM_automatic_run_1+0x284>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	f040 80c2 	bne.w	800062c <FSM_automatic_run_1+0x250>
		{
			TL_status_1 = AUTO_GREEN;
 80004a8:	4b67      	ldr	r3, [pc, #412]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80004aa:	2203      	movs	r2, #3
 80004ac:	601a      	str	r2, [r3, #0]
			setTimer(2, green_timer * 1000);
 80004ae:	4b67      	ldr	r3, [pc, #412]	; (800064c <FSM_automatic_run_1+0x270>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004b6:	fb02 f303 	mul.w	r3, r2, r3
 80004ba:	4619      	mov	r1, r3
 80004bc:	2002      	movs	r0, #2
 80004be:	f001 fd93 	bl	8001fe8 <setTimer>
			temp_green_timer_1 = green_timer;
 80004c2:	4b62      	ldr	r3, [pc, #392]	; (800064c <FSM_automatic_run_1+0x270>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a62      	ldr	r2, [pc, #392]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004c8:	6013      	str	r3, [r2, #0]
		}
		break;
 80004ca:	e0af      	b.n	800062c <FSM_automatic_run_1+0x250>
	case AUTO_GREEN:
		setGreen_1();
 80004cc:	f001 fef2 	bl	80022b4 <setGreen_1>
		led_buffer1[0] = temp_green_timer_1 / 10;
 80004d0:	4b5f      	ldr	r3, [pc, #380]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a60      	ldr	r2, [pc, #384]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004d6:	fb82 1203 	smull	r1, r2, r2, r3
 80004da:	1092      	asrs	r2, r2, #2
 80004dc:	17db      	asrs	r3, r3, #31
 80004de:	1ad3      	subs	r3, r2, r3
 80004e0:	4a5e      	ldr	r2, [pc, #376]	; (800065c <FSM_automatic_run_1+0x280>)
 80004e2:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_green_timer_1 % 10;
 80004e4:	4b5a      	ldr	r3, [pc, #360]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004e6:	6819      	ldr	r1, [r3, #0]
 80004e8:	4b5b      	ldr	r3, [pc, #364]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004ea:	fb83 2301 	smull	r2, r3, r3, r1
 80004ee:	109a      	asrs	r2, r3, #2
 80004f0:	17cb      	asrs	r3, r1, #31
 80004f2:	1ad2      	subs	r2, r2, r3
 80004f4:	4613      	mov	r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	4413      	add	r3, r2
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	1aca      	subs	r2, r1, r3
 80004fe:	4b57      	ldr	r3, [pc, #348]	; (800065c <FSM_automatic_run_1+0x280>)
 8000500:	605a      	str	r2, [r3, #4]

		//green timer--
		if(timer_flag[7] == 1)
 8000502:	4b57      	ldr	r3, [pc, #348]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d110      	bne.n	800052c <FSM_automatic_run_1+0x150>
		{
			temp_green_timer_1--;
 800050a:	4b51      	ldr	r3, [pc, #324]	; (8000650 <FSM_automatic_run_1+0x274>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3b01      	subs	r3, #1
 8000510:	4a4f      	ldr	r2, [pc, #316]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000512:	6013      	str	r3, [r2, #0]
			if(temp_green_timer_1 < 0)
 8000514:	4b4e      	ldr	r3, [pc, #312]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	da02      	bge.n	8000522 <FSM_automatic_run_1+0x146>
				temp_green_timer_1 = 0;
 800051c:	4b4c      	ldr	r3, [pc, #304]	; (8000650 <FSM_automatic_run_1+0x274>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000522:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000526:	2007      	movs	r0, #7
 8000528:	f001 fd5e 	bl	8001fe8 <setTimer>
		}
		if(timer_flag[2] == 1)
 800052c:	4b4c      	ldr	r3, [pc, #304]	; (8000660 <FSM_automatic_run_1+0x284>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	2b01      	cmp	r3, #1
 8000532:	d17d      	bne.n	8000630 <FSM_automatic_run_1+0x254>
		{
			TL_status_1 = AUTO_YELLOW;
 8000534:	4b44      	ldr	r3, [pc, #272]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000536:	2204      	movs	r2, #4
 8000538:	601a      	str	r2, [r3, #0]
			setTimer(2, yellow_timer * 1000);
 800053a:	4b4a      	ldr	r3, [pc, #296]	; (8000664 <FSM_automatic_run_1+0x288>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000542:	fb02 f303 	mul.w	r3, r2, r3
 8000546:	4619      	mov	r1, r3
 8000548:	2002      	movs	r0, #2
 800054a:	f001 fd4d 	bl	8001fe8 <setTimer>
			temp_yellow_timer_1 = yellow_timer;
 800054e:	4b45      	ldr	r3, [pc, #276]	; (8000664 <FSM_automatic_run_1+0x288>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a45      	ldr	r2, [pc, #276]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000554:	6013      	str	r3, [r2, #0]
		}
		break;
 8000556:	e06b      	b.n	8000630 <FSM_automatic_run_1+0x254>
	case AUTO_YELLOW:
		setYellow_1();
 8000558:	f001 fe94 	bl	8002284 <setYellow_1>
		led_buffer1[0] = temp_yellow_timer_1 / 10;
 800055c:	4b42      	ldr	r3, [pc, #264]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a3d      	ldr	r2, [pc, #244]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000562:	fb82 1203 	smull	r1, r2, r2, r3
 8000566:	1092      	asrs	r2, r2, #2
 8000568:	17db      	asrs	r3, r3, #31
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	4a3b      	ldr	r2, [pc, #236]	; (800065c <FSM_automatic_run_1+0x280>)
 800056e:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_yellow_timer_1 % 10;
 8000570:	4b3d      	ldr	r3, [pc, #244]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000572:	6819      	ldr	r1, [r3, #0]
 8000574:	4b38      	ldr	r3, [pc, #224]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000576:	fb83 2301 	smull	r2, r3, r3, r1
 800057a:	109a      	asrs	r2, r3, #2
 800057c:	17cb      	asrs	r3, r1, #31
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	1aca      	subs	r2, r1, r3
 800058a:	4b34      	ldr	r3, [pc, #208]	; (800065c <FSM_automatic_run_1+0x280>)
 800058c:	605a      	str	r2, [r3, #4]

		//yellow timer--
		if(timer_flag[7] == 1)
 800058e:	4b34      	ldr	r3, [pc, #208]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d111      	bne.n	80005ba <FSM_automatic_run_1+0x1de>
		{
			temp_yellow_timer_1--;
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	3b01      	subs	r3, #1
 800059c:	4a32      	ldr	r2, [pc, #200]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800059e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer_1 == 0)
 80005a0:	4b31      	ldr	r3, [pc, #196]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d103      	bne.n	80005b0 <FSM_automatic_run_1+0x1d4>
				temp_yellow_timer_1 = yellow_timer;
 80005a8:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <FSM_automatic_run_1+0x288>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2e      	ldr	r2, [pc, #184]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005ae:	6013      	str	r3, [r2, #0]
			setTimer(7, 1000);
 80005b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005b4:	2007      	movs	r0, #7
 80005b6:	f001 fd17 	bl	8001fe8 <setTimer>
		}
		if(timer_flag[2] == 1)
 80005ba:	4b29      	ldr	r3, [pc, #164]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d138      	bne.n	8000634 <FSM_automatic_run_1+0x258>
		{
			TL_status_1 = AUTO_RED;
 80005c2:	4b21      	ldr	r3, [pc, #132]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80005c4:	2202      	movs	r2, #2
 80005c6:	601a      	str	r2, [r3, #0]
			setTimer(2, red_timer * 1000);
 80005c8:	4b28      	ldr	r3, [pc, #160]	; (800066c <FSM_automatic_run_1+0x290>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	2002      	movs	r0, #2
 80005d8:	f001 fd06 	bl	8001fe8 <setTimer>
			temp_red_timer_1 = red_timer;
 80005dc:	4b23      	ldr	r3, [pc, #140]	; (800066c <FSM_automatic_run_1+0x290>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a1c      	ldr	r2, [pc, #112]	; (8000654 <FSM_automatic_run_1+0x278>)
 80005e2:	6013      	str	r3, [r2, #0]
		}
		break;
 80005e4:	e026      	b.n	8000634 <FSM_automatic_run_1+0x258>
	case MODIFY_RED:
		if(timer_flag[9] == 1)
 80005e6:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d124      	bne.n	8000638 <FSM_automatic_run_1+0x25c>
		{
			Modify_RedLed_1();
 80005ee:	f001 febb 	bl	8002368 <Modify_RedLed_1>
			setTimer(9, 250);
 80005f2:	21fa      	movs	r1, #250	; 0xfa
 80005f4:	2009      	movs	r0, #9
 80005f6:	f001 fcf7 	bl	8001fe8 <setTimer>
		}
		break;
 80005fa:	e01d      	b.n	8000638 <FSM_automatic_run_1+0x25c>
	case MODIFY_YELLOW:
		if(timer_flag[9] == 1)
 80005fc:	4b18      	ldr	r3, [pc, #96]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	2b01      	cmp	r3, #1
 8000602:	d11b      	bne.n	800063c <FSM_automatic_run_1+0x260>
		{
			Modify_YellowLed_1();
 8000604:	f001 fec8 	bl	8002398 <Modify_YellowLed_1>
			setTimer(9, 250);
 8000608:	21fa      	movs	r1, #250	; 0xfa
 800060a:	2009      	movs	r0, #9
 800060c:	f001 fcec 	bl	8001fe8 <setTimer>
		}
		break;
 8000610:	e014      	b.n	800063c <FSM_automatic_run_1+0x260>
	case MODIFY_GREEN:
		if(timer_flag[9] == 1)
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000616:	2b01      	cmp	r3, #1
 8000618:	d112      	bne.n	8000640 <FSM_automatic_run_1+0x264>
		{
			Modify_GreenLed_1();
 800061a:	f001 fed5 	bl	80023c8 <Modify_GreenLed_1>
			setTimer(9, 250);
 800061e:	21fa      	movs	r1, #250	; 0xfa
 8000620:	2009      	movs	r0, #9
 8000622:	f001 fce1 	bl	8001fe8 <setTimer>
		}
		break;
 8000626:	e00b      	b.n	8000640 <FSM_automatic_run_1+0x264>
	default:
		break;
 8000628:	bf00      	nop
 800062a:	e00a      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800062c:	bf00      	nop
 800062e:	e008      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000630:	bf00      	nop
 8000632:	e006      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000634:	bf00      	nop
 8000636:	e004      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000638:	bf00      	nop
 800063a:	e002      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800063c:	bf00      	nop
 800063e:	e000      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000640:	bf00      	nop
	}
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000044 	.word	0x20000044
 800064c:	20000050 	.word	0x20000050
 8000650:	20000068 	.word	0x20000068
 8000654:	20000060 	.word	0x20000060
 8000658:	66666667 	.word	0x66666667
 800065c:	200000b8 	.word	0x200000b8
 8000660:	2000015c 	.word	0x2000015c
 8000664:	2000004c 	.word	0x2000004c
 8000668:	20000064 	.word	0x20000064
 800066c:	20000048 	.word	0x20000048

08000670 <FSM_automatic_run>:
void FSM_automatic_run(){
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	FSM_automatic_run_0();
 8000674:	f7ff fd6a 	bl	800014c <FSM_automatic_run_0>
	FSM_automatic_run_1();
 8000678:	f7ff feb0 	bl	80003dc <FSM_automatic_run_1>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <FSM_display7SEG_0>:

int status_7SEG_0 = INIT;
int status_7SEG_1 = INIT;


void FSM_display7SEG_0(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	switch(status_7SEG_0){
 8000684:	4b61      	ldr	r3, [pc, #388]	; (800080c <FSM_display7SEG_0+0x18c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b01      	subs	r3, #1
 800068a:	2b16      	cmp	r3, #22
 800068c:	f200 80b3 	bhi.w	80007f6 <FSM_display7SEG_0+0x176>
 8000690:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <FSM_display7SEG_0+0x18>)
 8000692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000696:	bf00      	nop
 8000698:	080006f5 	.word	0x080006f5
 800069c:	080007f7 	.word	0x080007f7
 80006a0:	080007f7 	.word	0x080007f7
 80006a4:	080007f7 	.word	0x080007f7
 80006a8:	080007f7 	.word	0x080007f7
 80006ac:	080007f7 	.word	0x080007f7
 80006b0:	080007f7 	.word	0x080007f7
 80006b4:	080007f7 	.word	0x080007f7
 80006b8:	080007f7 	.word	0x080007f7
 80006bc:	080007f7 	.word	0x080007f7
 80006c0:	080007f7 	.word	0x080007f7
 80006c4:	080007f7 	.word	0x080007f7
 80006c8:	080007f7 	.word	0x080007f7
 80006cc:	080007f7 	.word	0x080007f7
 80006d0:	080007f7 	.word	0x080007f7
 80006d4:	080007f7 	.word	0x080007f7
 80006d8:	080007f7 	.word	0x080007f7
 80006dc:	080007f7 	.word	0x080007f7
 80006e0:	080007f7 	.word	0x080007f7
 80006e4:	08000703 	.word	0x08000703
 80006e8:	08000737 	.word	0x08000737
 80006ec:	08000777 	.word	0x08000777
 80006f0:	080007b7 	.word	0x080007b7
	case INIT:
		status_7SEG_0 = COUNTDOWN_0;
 80006f4:	4b45      	ldr	r3, [pc, #276]	; (800080c <FSM_display7SEG_0+0x18c>)
 80006f6:	2214      	movs	r2, #20
 80006f8:	601a      	str	r2, [r3, #0]
		setTimer(5, 10);
 80006fa:	210a      	movs	r1, #10
 80006fc:	2005      	movs	r0, #5
 80006fe:	f001 fc73 	bl	8001fe8 <setTimer>
	case COUNTDOWN_0:
		if(timer_flag[5] == 1)
 8000702:	4b43      	ldr	r3, [pc, #268]	; (8000810 <FSM_display7SEG_0+0x190>)
 8000704:	695b      	ldr	r3, [r3, #20]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d177      	bne.n	80007fa <FSM_display7SEG_0+0x17a>
		{
			update7SEG_0(indexLed_0);
 800070a:	4b42      	ldr	r3, [pc, #264]	; (8000814 <FSM_display7SEG_0+0x194>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f000 ff84 	bl	800161c <update7SEG_0>
			indexLed_0++;
 8000714:	4b3f      	ldr	r3, [pc, #252]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a3e      	ldr	r2, [pc, #248]	; (8000814 <FSM_display7SEG_0+0x194>)
 800071c:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 800071e:	4b3d      	ldr	r3, [pc, #244]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b02      	cmp	r3, #2
 8000724:	d102      	bne.n	800072c <FSM_display7SEG_0+0xac>
 8000726:	4b3b      	ldr	r3, [pc, #236]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 800072c:	21fa      	movs	r1, #250	; 0xfa
 800072e:	2005      	movs	r0, #5
 8000730:	f001 fc5a 	bl	8001fe8 <setTimer>
		}
		break;
 8000734:	e061      	b.n	80007fa <FSM_display7SEG_0+0x17a>
	case LEDMODE2_0:
		led_buffer0[0] = 0;
 8000736:	4b38      	ldr	r3, [pc, #224]	; (8000818 <FSM_display7SEG_0+0x198>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 2;
 800073c:	4b36      	ldr	r3, [pc, #216]	; (8000818 <FSM_display7SEG_0+0x198>)
 800073e:	2202      	movs	r2, #2
 8000740:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 8000742:	4b33      	ldr	r3, [pc, #204]	; (8000810 <FSM_display7SEG_0+0x190>)
 8000744:	695b      	ldr	r3, [r3, #20]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d159      	bne.n	80007fe <FSM_display7SEG_0+0x17e>
		{
			update7SEG_0(indexLed_0);
 800074a:	4b32      	ldr	r3, [pc, #200]	; (8000814 <FSM_display7SEG_0+0x194>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4618      	mov	r0, r3
 8000750:	f000 ff64 	bl	800161c <update7SEG_0>
			indexLed_0++;
 8000754:	4b2f      	ldr	r3, [pc, #188]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	3301      	adds	r3, #1
 800075a:	4a2e      	ldr	r2, [pc, #184]	; (8000814 <FSM_display7SEG_0+0x194>)
 800075c:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 800075e:	4b2d      	ldr	r3, [pc, #180]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d102      	bne.n	800076c <FSM_display7SEG_0+0xec>
 8000766:	4b2b      	ldr	r3, [pc, #172]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 800076c:	21fa      	movs	r1, #250	; 0xfa
 800076e:	2005      	movs	r0, #5
 8000770:	f001 fc3a 	bl	8001fe8 <setTimer>
		}

		break;
 8000774:	e043      	b.n	80007fe <FSM_display7SEG_0+0x17e>
	case LEDMODE3_0:
		led_buffer0[0] = 0;
 8000776:	4b28      	ldr	r3, [pc, #160]	; (8000818 <FSM_display7SEG_0+0x198>)
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 3;
 800077c:	4b26      	ldr	r3, [pc, #152]	; (8000818 <FSM_display7SEG_0+0x198>)
 800077e:	2203      	movs	r2, #3
 8000780:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <FSM_display7SEG_0+0x190>)
 8000784:	695b      	ldr	r3, [r3, #20]
 8000786:	2b01      	cmp	r3, #1
 8000788:	d13b      	bne.n	8000802 <FSM_display7SEG_0+0x182>
		{
			update7SEG_0(indexLed_0);
 800078a:	4b22      	ldr	r3, [pc, #136]	; (8000814 <FSM_display7SEG_0+0x194>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4618      	mov	r0, r3
 8000790:	f000 ff44 	bl	800161c <update7SEG_0>
			indexLed_0++;
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <FSM_display7SEG_0+0x194>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3301      	adds	r3, #1
 800079a:	4a1e      	ldr	r2, [pc, #120]	; (8000814 <FSM_display7SEG_0+0x194>)
 800079c:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 800079e:	4b1d      	ldr	r3, [pc, #116]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	d102      	bne.n	80007ac <FSM_display7SEG_0+0x12c>
 80007a6:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 80007ac:	21fa      	movs	r1, #250	; 0xfa
 80007ae:	2005      	movs	r0, #5
 80007b0:	f001 fc1a 	bl	8001fe8 <setTimer>
		}
		break;
 80007b4:	e025      	b.n	8000802 <FSM_display7SEG_0+0x182>
	case LEDMODE4_0:
		led_buffer0[0] = 0;
 80007b6:	4b18      	ldr	r3, [pc, #96]	; (8000818 <FSM_display7SEG_0+0x198>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 4;
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <FSM_display7SEG_0+0x198>)
 80007be:	2204      	movs	r2, #4
 80007c0:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 80007c2:	4b13      	ldr	r3, [pc, #76]	; (8000810 <FSM_display7SEG_0+0x190>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d11d      	bne.n	8000806 <FSM_display7SEG_0+0x186>
		{
			update7SEG_0(indexLed_0);
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 ff24 	bl	800161c <update7SEG_0>
			indexLed_0++;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	3301      	adds	r3, #1
 80007da:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007dc:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 80007de:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	d102      	bne.n	80007ec <FSM_display7SEG_0+0x16c>
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <FSM_display7SEG_0+0x194>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 80007ec:	21fa      	movs	r1, #250	; 0xfa
 80007ee:	2005      	movs	r0, #5
 80007f0:	f001 fbfa 	bl	8001fe8 <setTimer>
		}
		break;
 80007f4:	e007      	b.n	8000806 <FSM_display7SEG_0+0x186>
	default:
		break;
 80007f6:	bf00      	nop
 80007f8:	e006      	b.n	8000808 <FSM_display7SEG_0+0x188>
		break;
 80007fa:	bf00      	nop
 80007fc:	e004      	b.n	8000808 <FSM_display7SEG_0+0x188>
		break;
 80007fe:	bf00      	nop
 8000800:	e002      	b.n	8000808 <FSM_display7SEG_0+0x188>
		break;
 8000802:	bf00      	nop
 8000804:	e000      	b.n	8000808 <FSM_display7SEG_0+0x188>
		break;
 8000806:	bf00      	nop
	}
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000000 	.word	0x20000000
 8000810:	2000015c 	.word	0x2000015c
 8000814:	200000c0 	.word	0x200000c0
 8000818:	200000b0 	.word	0x200000b0

0800081c <FSM_display7SEG_1>:

void FSM_display7SEG_1(){
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
	switch(status_7SEG_1){
 8000820:	4b7d      	ldr	r3, [pc, #500]	; (8000a18 <FSM_display7SEG_1+0x1fc>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	3b01      	subs	r3, #1
 8000826:	2b16      	cmp	r3, #22
 8000828:	f200 80f4 	bhi.w	8000a14 <FSM_display7SEG_1+0x1f8>
 800082c:	a201      	add	r2, pc, #4	; (adr r2, 8000834 <FSM_display7SEG_1+0x18>)
 800082e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000832:	bf00      	nop
 8000834:	08000891 	.word	0x08000891
 8000838:	08000a15 	.word	0x08000a15
 800083c:	08000a15 	.word	0x08000a15
 8000840:	08000a15 	.word	0x08000a15
 8000844:	08000a15 	.word	0x08000a15
 8000848:	08000a15 	.word	0x08000a15
 800084c:	08000a15 	.word	0x08000a15
 8000850:	08000a15 	.word	0x08000a15
 8000854:	08000a15 	.word	0x08000a15
 8000858:	08000a15 	.word	0x08000a15
 800085c:	08000a15 	.word	0x08000a15
 8000860:	08000a15 	.word	0x08000a15
 8000864:	08000a15 	.word	0x08000a15
 8000868:	08000a15 	.word	0x08000a15
 800086c:	08000a15 	.word	0x08000a15
 8000870:	08000a15 	.word	0x08000a15
 8000874:	08000a15 	.word	0x08000a15
 8000878:	08000a15 	.word	0x08000a15
 800087c:	08000a15 	.word	0x08000a15
 8000880:	0800089f 	.word	0x0800089f
 8000884:	080008d5 	.word	0x080008d5
 8000888:	0800093b 	.word	0x0800093b
 800088c:	080009a1 	.word	0x080009a1
	case INIT:
		status_7SEG_1 = COUNTDOWN_0;
 8000890:	4b61      	ldr	r3, [pc, #388]	; (8000a18 <FSM_display7SEG_1+0x1fc>)
 8000892:	2214      	movs	r2, #20
 8000894:	601a      	str	r2, [r3, #0]
		setTimer(6, 10);
 8000896:	210a      	movs	r1, #10
 8000898:	2006      	movs	r0, #6
 800089a:	f001 fba5 	bl	8001fe8 <setTimer>
	case COUNTDOWN_0:
		if(timer_flag[6] == 1)
 800089e:	4b5f      	ldr	r3, [pc, #380]	; (8000a1c <FSM_display7SEG_1+0x200>)
 80008a0:	699b      	ldr	r3, [r3, #24]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	f040 80af 	bne.w	8000a06 <FSM_display7SEG_1+0x1ea>
		{
			update7SEG_1(indexLed_1);
 80008a8:	4b5d      	ldr	r3, [pc, #372]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 feed 	bl	800168c <update7SEG_1>
			indexLed_1++;
 80008b2:	4b5b      	ldr	r3, [pc, #364]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	3301      	adds	r3, #1
 80008b8:	4a59      	ldr	r2, [pc, #356]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80008ba:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 80008bc:	4b58      	ldr	r3, [pc, #352]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d102      	bne.n	80008ca <FSM_display7SEG_1+0xae>
 80008c4:	4b56      	ldr	r3, [pc, #344]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 80008ca:	21fa      	movs	r1, #250	; 0xfa
 80008cc:	2006      	movs	r0, #6
 80008ce:	f001 fb8b 	bl	8001fe8 <setTimer>
		}
		break;
 80008d2:	e098      	b.n	8000a06 <FSM_display7SEG_1+0x1ea>
	case LEDMODE2_0:
		//temp_red_timer = modify_red_timer;
		led_buffer1[0] = modify_red_timer / 10;;
 80008d4:	4b53      	ldr	r3, [pc, #332]	; (8000a24 <FSM_display7SEG_1+0x208>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a53      	ldr	r2, [pc, #332]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 80008da:	fb82 1203 	smull	r1, r2, r2, r3
 80008de:	1092      	asrs	r2, r2, #2
 80008e0:	17db      	asrs	r3, r3, #31
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	4a51      	ldr	r2, [pc, #324]	; (8000a2c <FSM_display7SEG_1+0x210>)
 80008e6:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_red_timer % 10;;
 80008e8:	4b4e      	ldr	r3, [pc, #312]	; (8000a24 <FSM_display7SEG_1+0x208>)
 80008ea:	6819      	ldr	r1, [r3, #0]
 80008ec:	4b4e      	ldr	r3, [pc, #312]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 80008ee:	fb83 2301 	smull	r2, r3, r3, r1
 80008f2:	109a      	asrs	r2, r3, #2
 80008f4:	17cb      	asrs	r3, r1, #31
 80008f6:	1ad2      	subs	r2, r2, r3
 80008f8:	4613      	mov	r3, r2
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	4413      	add	r3, r2
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	1aca      	subs	r2, r1, r3
 8000902:	4b4a      	ldr	r3, [pc, #296]	; (8000a2c <FSM_display7SEG_1+0x210>)
 8000904:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 8000906:	4b45      	ldr	r3, [pc, #276]	; (8000a1c <FSM_display7SEG_1+0x200>)
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d17d      	bne.n	8000a0a <FSM_display7SEG_1+0x1ee>
		{
			update7SEG_1(indexLed_1);
 800090e:	4b44      	ldr	r3, [pc, #272]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 feba 	bl	800168c <update7SEG_1>
			indexLed_1++;
 8000918:	4b41      	ldr	r3, [pc, #260]	; (8000a20 <FSM_display7SEG_1+0x204>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	3301      	adds	r3, #1
 800091e:	4a40      	ldr	r2, [pc, #256]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000920:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 8000922:	4b3f      	ldr	r3, [pc, #252]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d102      	bne.n	8000930 <FSM_display7SEG_1+0x114>
 800092a:	4b3d      	ldr	r3, [pc, #244]	; (8000a20 <FSM_display7SEG_1+0x204>)
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 8000930:	21fa      	movs	r1, #250	; 0xfa
 8000932:	2006      	movs	r0, #6
 8000934:	f001 fb58 	bl	8001fe8 <setTimer>
		}
		break;
 8000938:	e067      	b.n	8000a0a <FSM_display7SEG_1+0x1ee>
	case LEDMODE3_0:
		led_buffer1[0] = modify_yellow_timer / 10;;
 800093a:	4b3d      	ldr	r3, [pc, #244]	; (8000a30 <FSM_display7SEG_1+0x214>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a3a      	ldr	r2, [pc, #232]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 8000940:	fb82 1203 	smull	r1, r2, r2, r3
 8000944:	1092      	asrs	r2, r2, #2
 8000946:	17db      	asrs	r3, r3, #31
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	4a38      	ldr	r2, [pc, #224]	; (8000a2c <FSM_display7SEG_1+0x210>)
 800094c:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_yellow_timer % 10;;
 800094e:	4b38      	ldr	r3, [pc, #224]	; (8000a30 <FSM_display7SEG_1+0x214>)
 8000950:	6819      	ldr	r1, [r3, #0]
 8000952:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 8000954:	fb83 2301 	smull	r2, r3, r3, r1
 8000958:	109a      	asrs	r2, r3, #2
 800095a:	17cb      	asrs	r3, r1, #31
 800095c:	1ad2      	subs	r2, r2, r3
 800095e:	4613      	mov	r3, r2
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	4413      	add	r3, r2
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	1aca      	subs	r2, r1, r3
 8000968:	4b30      	ldr	r3, [pc, #192]	; (8000a2c <FSM_display7SEG_1+0x210>)
 800096a:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <FSM_display7SEG_1+0x200>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d14c      	bne.n	8000a0e <FSM_display7SEG_1+0x1f2>
		{
			update7SEG_1(indexLed_1);
 8000974:	4b2a      	ldr	r3, [pc, #168]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f000 fe87 	bl	800168c <update7SEG_1>
			indexLed_1++;
 800097e:	4b28      	ldr	r3, [pc, #160]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3301      	adds	r3, #1
 8000984:	4a26      	ldr	r2, [pc, #152]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000986:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 8000988:	4b25      	ldr	r3, [pc, #148]	; (8000a20 <FSM_display7SEG_1+0x204>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d102      	bne.n	8000996 <FSM_display7SEG_1+0x17a>
 8000990:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <FSM_display7SEG_1+0x204>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 8000996:	21fa      	movs	r1, #250	; 0xfa
 8000998:	2006      	movs	r0, #6
 800099a:	f001 fb25 	bl	8001fe8 <setTimer>
		}
		break;
 800099e:	e036      	b.n	8000a0e <FSM_display7SEG_1+0x1f2>
	case LEDMODE4_0:
		led_buffer1[0] = modify_green_timer / 10;;
 80009a0:	4b24      	ldr	r3, [pc, #144]	; (8000a34 <FSM_display7SEG_1+0x218>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a20      	ldr	r2, [pc, #128]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 80009a6:	fb82 1203 	smull	r1, r2, r2, r3
 80009aa:	1092      	asrs	r2, r2, #2
 80009ac:	17db      	asrs	r3, r3, #31
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	4a1e      	ldr	r2, [pc, #120]	; (8000a2c <FSM_display7SEG_1+0x210>)
 80009b2:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_green_timer % 10;;
 80009b4:	4b1f      	ldr	r3, [pc, #124]	; (8000a34 <FSM_display7SEG_1+0x218>)
 80009b6:	6819      	ldr	r1, [r3, #0]
 80009b8:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <FSM_display7SEG_1+0x20c>)
 80009ba:	fb83 2301 	smull	r2, r3, r3, r1
 80009be:	109a      	asrs	r2, r3, #2
 80009c0:	17cb      	asrs	r3, r1, #31
 80009c2:	1ad2      	subs	r2, r2, r3
 80009c4:	4613      	mov	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	4413      	add	r3, r2
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	1aca      	subs	r2, r1, r3
 80009ce:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <FSM_display7SEG_1+0x210>)
 80009d0:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 80009d2:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <FSM_display7SEG_1+0x200>)
 80009d4:	699b      	ldr	r3, [r3, #24]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d11b      	bne.n	8000a12 <FSM_display7SEG_1+0x1f6>
		{
			update7SEG_1(indexLed_1);
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 fe54 	bl	800168c <update7SEG_1>
			indexLed_1++;
 80009e4:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	3301      	adds	r3, #1
 80009ea:	4a0d      	ldr	r2, [pc, #52]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80009ec:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d102      	bne.n	80009fc <FSM_display7SEG_1+0x1e0>
 80009f6:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <FSM_display7SEG_1+0x204>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
			setTimer(6 , 250);
 80009fc:	21fa      	movs	r1, #250	; 0xfa
 80009fe:	2006      	movs	r0, #6
 8000a00:	f001 faf2 	bl	8001fe8 <setTimer>
		}
		break;
 8000a04:	e005      	b.n	8000a12 <FSM_display7SEG_1+0x1f6>
		break;
 8000a06:	bf00      	nop
 8000a08:	e004      	b.n	8000a14 <FSM_display7SEG_1+0x1f8>
		break;
 8000a0a:	bf00      	nop
 8000a0c:	e002      	b.n	8000a14 <FSM_display7SEG_1+0x1f8>
		break;
 8000a0e:	bf00      	nop
 8000a10:	e000      	b.n	8000a14 <FSM_display7SEG_1+0x1f8>
		break;
 8000a12:	bf00      	nop
	}
}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000004 	.word	0x20000004
 8000a1c:	2000015c 	.word	0x2000015c
 8000a20:	200000c4 	.word	0x200000c4
 8000a24:	200001f0 	.word	0x200001f0
 8000a28:	66666667 	.word	0x66666667
 8000a2c:	200000b8 	.word	0x200000b8
 8000a30:	200001f4 	.word	0x200001f4
 8000a34:	200001ec 	.word	0x200001ec

08000a38 <FSM_TL_control_run>:

int modify_red_timer;
int modify_green_timer;
int modify_yellow_timer;

void FSM_TL_control_run(){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	switch(mode){
 8000a3c:	4b9e      	ldr	r3, [pc, #632]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	3b01      	subs	r3, #1
 8000a42:	2b0d      	cmp	r3, #13
 8000a44:	f200 812c 	bhi.w	8000ca0 <FSM_TL_control_run+0x268>
 8000a48:	a201      	add	r2, pc, #4	; (adr r2, 8000a50 <FSM_TL_control_run+0x18>)
 8000a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a4e:	bf00      	nop
 8000a50:	08000a89 	.word	0x08000a89
 8000a54:	08000ca1 	.word	0x08000ca1
 8000a58:	08000ca1 	.word	0x08000ca1
 8000a5c:	08000ca1 	.word	0x08000ca1
 8000a60:	08000ca1 	.word	0x08000ca1
 8000a64:	08000ca1 	.word	0x08000ca1
 8000a68:	08000ca1 	.word	0x08000ca1
 8000a6c:	08000ca1 	.word	0x08000ca1
 8000a70:	08000ca1 	.word	0x08000ca1
 8000a74:	08000ca1 	.word	0x08000ca1
 8000a78:	08000a91 	.word	0x08000a91
 8000a7c:	08000ad9 	.word	0x08000ad9
 8000a80:	08000b55 	.word	0x08000b55
 8000a84:	08000bcf 	.word	0x08000bcf
	case INIT:
		mode = MODE_1;
 8000a88:	4b8b      	ldr	r3, [pc, #556]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000a8a:	220b      	movs	r2, #11
 8000a8c:	601a      	str	r2, [r3, #0]
		break;
 8000a8e:	e110      	b.n	8000cb2 <FSM_TL_control_run+0x27a>
	case MODE_1: //NORMAL MODE
		if(isButton0Pressed() == 1)
 8000a90:	f000 f928 	bl	8000ce4 <isButton0Pressed>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	f040 8104 	bne.w	8000ca4 <FSM_TL_control_run+0x26c>
		{
			//switch to mode 2
			mode = MODE_2;
 8000a9c:	4b86      	ldr	r3, [pc, #536]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE2_0;
 8000aa2:	4b86      	ldr	r3, [pc, #536]	; (8000cbc <FSM_TL_control_run+0x284>)
 8000aa4:	2215      	movs	r2, #21
 8000aa6:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE2_0;
 8000aa8:	4b85      	ldr	r3, [pc, #532]	; (8000cc0 <FSM_TL_control_run+0x288>)
 8000aaa:	2215      	movs	r2, #21
 8000aac:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_RED;
 8000aae:	4b85      	ldr	r3, [pc, #532]	; (8000cc4 <FSM_TL_control_run+0x28c>)
 8000ab0:	2205      	movs	r2, #5
 8000ab2:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_RED;
 8000ab4:	4b84      	ldr	r3, [pc, #528]	; (8000cc8 <FSM_TL_control_run+0x290>)
 8000ab6:	2205      	movs	r2, #5
 8000ab8:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000aba:	f001 fc9d 	bl	80023f8 <reset_All_Led>
			setTimer(8, 250);
 8000abe:	21fa      	movs	r1, #250	; 0xfa
 8000ac0:	2008      	movs	r0, #8
 8000ac2:	f001 fa91 	bl	8001fe8 <setTimer>
			setTimer(9, 250);
 8000ac6:	21fa      	movs	r1, #250	; 0xfa
 8000ac8:	2009      	movs	r0, #9
 8000aca:	f001 fa8d 	bl	8001fe8 <setTimer>
			modify_red_timer = red_timer;
 8000ace:	4b7f      	ldr	r3, [pc, #508]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a7f      	ldr	r2, [pc, #508]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000ad4:	6013      	str	r3, [r2, #0]
		}
		break;
 8000ad6:	e0e5      	b.n	8000ca4 <FSM_TL_control_run+0x26c>
	case MODE_2: // MODIFY RED LEDS
		if(isButton0Pressed() == 1)
 8000ad8:	f000 f904 	bl	8000ce4 <isButton0Pressed>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d11c      	bne.n	8000b1c <FSM_TL_control_run+0xe4>
		{
			//switch to mode 3
			mode = MODE_3;
 8000ae2:	4b75      	ldr	r3, [pc, #468]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000ae4:	220d      	movs	r2, #13
 8000ae6:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE3_0;
 8000ae8:	4b74      	ldr	r3, [pc, #464]	; (8000cbc <FSM_TL_control_run+0x284>)
 8000aea:	2216      	movs	r2, #22
 8000aec:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE3_0;
 8000aee:	4b74      	ldr	r3, [pc, #464]	; (8000cc0 <FSM_TL_control_run+0x288>)
 8000af0:	2216      	movs	r2, #22
 8000af2:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_YELLOW;
 8000af4:	4b73      	ldr	r3, [pc, #460]	; (8000cc4 <FSM_TL_control_run+0x28c>)
 8000af6:	2206      	movs	r2, #6
 8000af8:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_YELLOW;
 8000afa:	4b73      	ldr	r3, [pc, #460]	; (8000cc8 <FSM_TL_control_run+0x290>)
 8000afc:	2206      	movs	r2, #6
 8000afe:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000b00:	f001 fc7a 	bl	80023f8 <reset_All_Led>
			setTimer(8, 250);
 8000b04:	21fa      	movs	r1, #250	; 0xfa
 8000b06:	2008      	movs	r0, #8
 8000b08:	f001 fa6e 	bl	8001fe8 <setTimer>
			setTimer(9, 250);
 8000b0c:	21fa      	movs	r1, #250	; 0xfa
 8000b0e:	2009      	movs	r0, #9
 8000b10:	f001 fa6a 	bl	8001fe8 <setTimer>
			modify_yellow_timer = yellow_timer;
 8000b14:	4b6f      	ldr	r3, [pc, #444]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a6f      	ldr	r2, [pc, #444]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000b1a:	6013      	str	r3, [r2, #0]
		}
		//Increase modify_red_timer
		if(isButton1Pressed() == 1)
 8000b1c:	f000 f8f4 	bl	8000d08 <isButton1Pressed>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d10b      	bne.n	8000b3e <FSM_TL_control_run+0x106>
		{
			modify_red_timer++;
 8000b26:	4b6a      	ldr	r3, [pc, #424]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	4a68      	ldr	r2, [pc, #416]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000b2e:	6013      	str	r3, [r2, #0]
			if(modify_red_timer > 99) modify_red_timer = 1;
 8000b30:	4b67      	ldr	r3, [pc, #412]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b63      	cmp	r3, #99	; 0x63
 8000b36:	dd02      	ble.n	8000b3e <FSM_TL_control_run+0x106>
 8000b38:	4b65      	ldr	r3, [pc, #404]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]
		}
		//set red_timer
		if(isButton2Pressed() == 1)
 8000b3e:	f000 f8f5 	bl	8000d2c <isButton2Pressed>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	f040 80af 	bne.w	8000ca8 <FSM_TL_control_run+0x270>
			red_timer = modify_red_timer;
 8000b4a:	4b61      	ldr	r3, [pc, #388]	; (8000cd0 <FSM_TL_control_run+0x298>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a5f      	ldr	r2, [pc, #380]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000b50:	6013      	str	r3, [r2, #0]
		break;
 8000b52:	e0a9      	b.n	8000ca8 <FSM_TL_control_run+0x270>
	case MODE_3:// MODIFY YELLOW LEDS
		if(isButton0Pressed() == 1)
 8000b54:	f000 f8c6 	bl	8000ce4 <isButton0Pressed>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d11c      	bne.n	8000b98 <FSM_TL_control_run+0x160>
		{
			//switch to mode 4
			mode = MODE_4;
 8000b5e:	4b56      	ldr	r3, [pc, #344]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000b60:	220e      	movs	r2, #14
 8000b62:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE4_0;
 8000b64:	4b55      	ldr	r3, [pc, #340]	; (8000cbc <FSM_TL_control_run+0x284>)
 8000b66:	2217      	movs	r2, #23
 8000b68:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE4_0;
 8000b6a:	4b55      	ldr	r3, [pc, #340]	; (8000cc0 <FSM_TL_control_run+0x288>)
 8000b6c:	2217      	movs	r2, #23
 8000b6e:	601a      	str	r2, [r3, #0]
			//set modify state for led
			TL_status = MODIFY_GREEN;
 8000b70:	4b54      	ldr	r3, [pc, #336]	; (8000cc4 <FSM_TL_control_run+0x28c>)
 8000b72:	2207      	movs	r2, #7
 8000b74:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_GREEN;
 8000b76:	4b54      	ldr	r3, [pc, #336]	; (8000cc8 <FSM_TL_control_run+0x290>)
 8000b78:	2207      	movs	r2, #7
 8000b7a:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000b7c:	f001 fc3c 	bl	80023f8 <reset_All_Led>
			setTimer(8, 250);
 8000b80:	21fa      	movs	r1, #250	; 0xfa
 8000b82:	2008      	movs	r0, #8
 8000b84:	f001 fa30 	bl	8001fe8 <setTimer>
			setTimer(9, 250);
 8000b88:	21fa      	movs	r1, #250	; 0xfa
 8000b8a:	2009      	movs	r0, #9
 8000b8c:	f001 fa2c 	bl	8001fe8 <setTimer>
			modify_green_timer = green_timer;
 8000b90:	4b52      	ldr	r3, [pc, #328]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a52      	ldr	r2, [pc, #328]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000b96:	6013      	str	r3, [r2, #0]
		}
		//increase modify_yellow_timer
		if(isButton1Pressed() == 1)
 8000b98:	f000 f8b6 	bl	8000d08 <isButton1Pressed>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d10b      	bne.n	8000bba <FSM_TL_control_run+0x182>
		{
			modify_yellow_timer++;
 8000ba2:	4b4d      	ldr	r3, [pc, #308]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	4a4b      	ldr	r2, [pc, #300]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000baa:	6013      	str	r3, [r2, #0]
			if(modify_yellow_timer > 99) modify_yellow_timer = 1;
 8000bac:	4b4a      	ldr	r3, [pc, #296]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b63      	cmp	r3, #99	; 0x63
 8000bb2:	dd02      	ble.n	8000bba <FSM_TL_control_run+0x182>
 8000bb4:	4b48      	ldr	r3, [pc, #288]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	601a      	str	r2, [r3, #0]
		}
		//set yellow_timer
		if(isButton2Pressed() == 1)
 8000bba:	f000 f8b7 	bl	8000d2c <isButton2Pressed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d173      	bne.n	8000cac <FSM_TL_control_run+0x274>
			yellow_timer = modify_yellow_timer;
 8000bc4:	4b44      	ldr	r3, [pc, #272]	; (8000cd8 <FSM_TL_control_run+0x2a0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a42      	ldr	r2, [pc, #264]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000bca:	6013      	str	r3, [r2, #0]
		break;
 8000bcc:	e06e      	b.n	8000cac <FSM_TL_control_run+0x274>
	case MODE_4:// MODIFY GREEN LEDS
		if(isButton0Pressed() == 1)
 8000bce:	f000 f889 	bl	8000ce4 <isButton0Pressed>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d148      	bne.n	8000c6a <FSM_TL_control_run+0x232>
		{
			status_7SEG_0 = COUNTDOWN_0;
 8000bd8:	4b38      	ldr	r3, [pc, #224]	; (8000cbc <FSM_TL_control_run+0x284>)
 8000bda:	2214      	movs	r2, #20
 8000bdc:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000bde:	4b38      	ldr	r3, [pc, #224]	; (8000cc0 <FSM_TL_control_run+0x288>)
 8000be0:	2214      	movs	r2, #20
 8000be2:	601a      	str	r2, [r3, #0]
			mode = MODE_1;//here
 8000be4:	4b34      	ldr	r3, [pc, #208]	; (8000cb8 <FSM_TL_control_run+0x280>)
 8000be6:	220b      	movs	r2, #11
 8000be8:	601a      	str	r2, [r3, #0]
			TL_status = INIT;
 8000bea:	4b36      	ldr	r3, [pc, #216]	; (8000cc4 <FSM_TL_control_run+0x28c>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	601a      	str	r2, [r3, #0]
			TL_status_1 = INIT;
 8000bf0:	4b35      	ldr	r3, [pc, #212]	; (8000cc8 <FSM_TL_control_run+0x290>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = COUNTDOWN_0;
 8000bf6:	4b31      	ldr	r3, [pc, #196]	; (8000cbc <FSM_TL_control_run+0x284>)
 8000bf8:	2214      	movs	r2, #20
 8000bfa:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000bfc:	4b30      	ldr	r3, [pc, #192]	; (8000cc0 <FSM_TL_control_run+0x288>)
 8000bfe:	2214      	movs	r2, #20
 8000c00:	601a      	str	r2, [r3, #0]
			// check valid timer
			if(red_timer < green_timer + yellow_timer)
 8000c02:	4b36      	ldr	r3, [pc, #216]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	4b33      	ldr	r3, [pc, #204]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	441a      	add	r2, r3
 8000c0c:	4b2f      	ldr	r3, [pc, #188]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dd07      	ble.n	8000c24 <FSM_TL_control_run+0x1ec>
			{
				red_timer = green_timer + yellow_timer;
 8000c14:	4b31      	ldr	r3, [pc, #196]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b2e      	ldr	r3, [pc, #184]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	4a2b      	ldr	r2, [pc, #172]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c20:	6013      	str	r3, [r2, #0]
 8000c22:	e00f      	b.n	8000c44 <FSM_TL_control_run+0x20c>
			}
			else if(red_timer > green_timer + yellow_timer)
 8000c24:	4b2d      	ldr	r3, [pc, #180]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	441a      	add	r2, r3
 8000c2e:	4b27      	ldr	r3, [pc, #156]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	da06      	bge.n	8000c44 <FSM_TL_control_run+0x20c>
			{
				green_timer = red_timer - yellow_timer;
 8000c36:	4b25      	ldr	r3, [pc, #148]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	4a26      	ldr	r2, [pc, #152]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c42:	6013      	str	r3, [r2, #0]
			}

			if(red_timer > 99 || yellow_timer > green_timer) {
 8000c44:	4b21      	ldr	r3, [pc, #132]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b63      	cmp	r3, #99	; 0x63
 8000c4a:	dc05      	bgt.n	8000c58 <FSM_TL_control_run+0x220>
 8000c4c:	4b21      	ldr	r3, [pc, #132]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b22      	ldr	r3, [pc, #136]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	dd08      	ble.n	8000c6a <FSM_TL_control_run+0x232>
				red_timer = 5;
 8000c58:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <FSM_TL_control_run+0x294>)
 8000c5a:	2205      	movs	r2, #5
 8000c5c:	601a      	str	r2, [r3, #0]
				yellow_timer = 2;
 8000c5e:	4b1d      	ldr	r3, [pc, #116]	; (8000cd4 <FSM_TL_control_run+0x29c>)
 8000c60:	2202      	movs	r2, #2
 8000c62:	601a      	str	r2, [r3, #0]
				green_timer = 3;
 8000c64:	4b1d      	ldr	r3, [pc, #116]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c66:	2203      	movs	r2, #3
 8000c68:	601a      	str	r2, [r3, #0]
			}
		}
		//increase modify_green_timer
		if(isButton1Pressed() == 1)
 8000c6a:	f000 f84d 	bl	8000d08 <isButton1Pressed>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d10b      	bne.n	8000c8c <FSM_TL_control_run+0x254>
		{
			modify_green_timer++;
 8000c74:	4b1a      	ldr	r3, [pc, #104]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	4a19      	ldr	r2, [pc, #100]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000c7c:	6013      	str	r3, [r2, #0]
			if(modify_green_timer > 99) modify_green_timer = 1;
 8000c7e:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2b63      	cmp	r3, #99	; 0x63
 8000c84:	dd02      	ble.n	8000c8c <FSM_TL_control_run+0x254>
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	601a      	str	r2, [r3, #0]
		}
		//set green_timer
		if(isButton2Pressed() == 1)
 8000c8c:	f000 f84e 	bl	8000d2c <isButton2Pressed>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d10c      	bne.n	8000cb0 <FSM_TL_control_run+0x278>
			green_timer = modify_green_timer;
 8000c96:	4b12      	ldr	r3, [pc, #72]	; (8000ce0 <FSM_TL_control_run+0x2a8>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <FSM_TL_control_run+0x2a4>)
 8000c9c:	6013      	str	r3, [r2, #0]
		break;
 8000c9e:	e007      	b.n	8000cb0 <FSM_TL_control_run+0x278>
	default:
		break;
 8000ca0:	bf00      	nop
 8000ca2:	e006      	b.n	8000cb2 <FSM_TL_control_run+0x27a>
		break;
 8000ca4:	bf00      	nop
 8000ca6:	e004      	b.n	8000cb2 <FSM_TL_control_run+0x27a>
		break;
 8000ca8:	bf00      	nop
 8000caa:	e002      	b.n	8000cb2 <FSM_TL_control_run+0x27a>
		break;
 8000cac:	bf00      	nop
 8000cae:	e000      	b.n	8000cb2 <FSM_TL_control_run+0x27a>
		break;
 8000cb0:	bf00      	nop
	}
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	2000003c 	.word	0x2000003c
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	20000004 	.word	0x20000004
 8000cc4:	20000040 	.word	0x20000040
 8000cc8:	20000044 	.word	0x20000044
 8000ccc:	20000048 	.word	0x20000048
 8000cd0:	200001f0 	.word	0x200001f0
 8000cd4:	2000004c 	.word	0x2000004c
 8000cd8:	200001f4 	.word	0x200001f4
 8000cdc:	20000050 	.word	0x20000050
 8000ce0:	200001ec 	.word	0x200001ec

08000ce4 <isButton0Pressed>:
int KeyReg3[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};//previous stable state

int timerForKeyPress = 200;//press and hold 2second

//pressed
	int isButton0Pressed(){
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
		if(button0_flag == 1){
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <isButton0Pressed+0x20>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d104      	bne.n	8000cfa <isButton0Pressed+0x16>
			button0_flag = 0;
 8000cf0:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <isButton0Pressed+0x20>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
			return 1;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e000      	b.n	8000cfc <isButton0Pressed+0x18>
		}
		return 0;
 8000cfa:	2300      	movs	r3, #0
	}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr
 8000d04:	20000098 	.word	0x20000098

08000d08 <isButton1Pressed>:
int isButton1Pressed(){
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <isButton1Pressed+0x20>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d104      	bne.n	8000d1e <isButton1Pressed+0x16>
		button1_flag = 0;
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <isButton1Pressed+0x20>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
		return 1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e000      	b.n	8000d20 <isButton1Pressed+0x18>
	}
	return 0;
 8000d1e:	2300      	movs	r3, #0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr
 8000d28:	2000009c 	.word	0x2000009c

08000d2c <isButton2Pressed>:
int isButton2Pressed(){
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <isButton2Pressed+0x20>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d104      	bne.n	8000d42 <isButton2Pressed+0x16>
		button2_flag = 0;
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <isButton2Pressed+0x20>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
		return 1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e000      	b.n	8000d44 <isButton2Pressed+0x18>
	}
	return 0;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr
 8000d4c:	200000a0 	.word	0x200000a0

08000d50 <getKeyInput0>:
		return 1;
	}
	return 0;
}

void getKeyInput0(){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 8000d54:	4b25      	ldr	r3, [pc, #148]	; (8000dec <getKeyInput0+0x9c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a25      	ldr	r2, [pc, #148]	; (8000df0 <getKeyInput0+0xa0>)
 8000d5a:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <getKeyInput0+0xa4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a22      	ldr	r2, [pc, #136]	; (8000dec <getKeyInput0+0x9c>)
 8000d62:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 8000d64:	2102      	movs	r1, #2
 8000d66:	4824      	ldr	r0, [pc, #144]	; (8000df8 <getKeyInput0+0xa8>)
 8000d68:	f001 fe7e 	bl	8002a68 <HAL_GPIO_ReadPin>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	461a      	mov	r2, r3
 8000d70:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <getKeyInput0+0xa4>)
 8000d72:	601a      	str	r2, [r3, #0]

	if((KeyReg0[0] == KeyReg1[0]) && (KeyReg1[0] == KeyReg2[0]))
 8000d74:	4b1e      	ldr	r3, [pc, #120]	; (8000df0 <getKeyInput0+0xa0>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b1c      	ldr	r3, [pc, #112]	; (8000dec <getKeyInput0+0x9c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d132      	bne.n	8000de6 <getKeyInput0+0x96>
 8000d80:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <getKeyInput0+0x9c>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <getKeyInput0+0xa4>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d12c      	bne.n	8000de6 <getKeyInput0+0x96>
	{
		//press
		if(KeyReg3[0] != KeyReg2[0])
 8000d8c:	4b1b      	ldr	r3, [pc, #108]	; (8000dfc <getKeyInput0+0xac>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <getKeyInput0+0xa4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d012      	beq.n	8000dbe <getKeyInput0+0x6e>
		{
			KeyReg3[0] = KeyReg2[0];
 8000d98:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <getKeyInput0+0xa4>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a17      	ldr	r2, [pc, #92]	; (8000dfc <getKeyInput0+0xac>)
 8000d9e:	6013      	str	r3, [r2, #0]
			if(KeyReg2[0] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000da0:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <getKeyInput0+0xa4>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d106      	bne.n	8000db6 <getKeyInput0+0x66>
			{
				button0_flag = 1;
 8000da8:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <getKeyInput0+0xb0>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <getKeyInput0+0xb4>)
 8000db0:	22c8      	movs	r2, #200	; 0xc8
 8000db2:	601a      	str	r2, [r3, #0]
					}
				}
			}
		}
	}
}
 8000db4:	e017      	b.n	8000de6 <getKeyInput0+0x96>
			else button0_flag = 0;
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <getKeyInput0+0xb0>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
}
 8000dbc:	e013      	b.n	8000de6 <getKeyInput0+0x96>
			if (KeyReg2[0] == PRESSED_STATE) {
 8000dbe:	4b0d      	ldr	r3, [pc, #52]	; (8000df4 <getKeyInput0+0xa4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10f      	bne.n	8000de6 <getKeyInput0+0x96>
				if (timerForKeyPress > 0) {
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <getKeyInput0+0xb4>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	dd0b      	ble.n	8000de6 <getKeyInput0+0x96>
					timerForKeyPress--;
 8000dce:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <getKeyInput0+0xb4>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	4a0b      	ldr	r2, [pc, #44]	; (8000e04 <getKeyInput0+0xb4>)
 8000dd6:	6013      	str	r3, [r2, #0]
					if (timerForKeyPress == 0) {
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <getKeyInput0+0xb4>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d102      	bne.n	8000de6 <getKeyInput0+0x96>
						button0_flag_hold = 1;
 8000de0:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <getKeyInput0+0xb8>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	601a      	str	r2, [r3, #0]
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000014 	.word	0x20000014
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000020 	.word	0x20000020
 8000df8:	40010800 	.word	0x40010800
 8000dfc:	2000002c 	.word	0x2000002c
 8000e00:	20000098 	.word	0x20000098
 8000e04:	20000038 	.word	0x20000038
 8000e08:	200000a4 	.word	0x200000a4

08000e0c <getKeyInput1>:
void getKeyInput1(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	KeyReg0[1] = KeyReg1[1];
 8000e10:	4b22      	ldr	r3, [pc, #136]	; (8000e9c <getKeyInput1+0x90>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	4a22      	ldr	r2, [pc, #136]	; (8000ea0 <getKeyInput1+0x94>)
 8000e16:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <getKeyInput1+0x98>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	4a1f      	ldr	r2, [pc, #124]	; (8000e9c <getKeyInput1+0x90>)
 8000e1e:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000e20:	2104      	movs	r1, #4
 8000e22:	4821      	ldr	r0, [pc, #132]	; (8000ea8 <getKeyInput1+0x9c>)
 8000e24:	f001 fe20 	bl	8002a68 <HAL_GPIO_ReadPin>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	; (8000ea4 <getKeyInput1+0x98>)
 8000e2e:	605a      	str	r2, [r3, #4]

	if((KeyReg0[1] == KeyReg1[1]) && (KeyReg1[1] == KeyReg2[1]))
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <getKeyInput1+0x94>)
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <getKeyInput1+0x90>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d12d      	bne.n	8000e98 <getKeyInput1+0x8c>
 8000e3c:	4b17      	ldr	r3, [pc, #92]	; (8000e9c <getKeyInput1+0x90>)
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <getKeyInput1+0x98>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d127      	bne.n	8000e98 <getKeyInput1+0x8c>
	{
		//press
		if(KeyReg3[1] != KeyReg2[1])
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <getKeyInput1+0xa0>)
 8000e4a:	685a      	ldr	r2, [r3, #4]
 8000e4c:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <getKeyInput1+0x98>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d012      	beq.n	8000e7a <getKeyInput1+0x6e>
		{
			KeyReg3[1] = KeyReg2[1];
 8000e54:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <getKeyInput1+0x98>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	4a14      	ldr	r2, [pc, #80]	; (8000eac <getKeyInput1+0xa0>)
 8000e5a:	6053      	str	r3, [r2, #4]
			if(KeyReg2[1] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000e5c:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <getKeyInput1+0x98>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d106      	bne.n	8000e72 <getKeyInput1+0x66>
			{
				button1_flag = 1;
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <getKeyInput1+0xa4>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000e6a:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <getKeyInput1+0xa8>)
 8000e6c:	22c8      	movs	r2, #200	; 0xc8
 8000e6e:	601a      	str	r2, [r3, #0]
				button1_flag_hold = 1;
				KeyReg3[1] = NORMAL_STATE;
			}
		}
	}
}
 8000e70:	e012      	b.n	8000e98 <getKeyInput1+0x8c>
			else button1_flag = 0;
 8000e72:	4b0f      	ldr	r3, [pc, #60]	; (8000eb0 <getKeyInput1+0xa4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
}
 8000e78:	e00e      	b.n	8000e98 <getKeyInput1+0x8c>
			timerForKeyPress--;
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <getKeyInput1+0xa8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a0c      	ldr	r2, [pc, #48]	; (8000eb4 <getKeyInput1+0xa8>)
 8000e82:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <getKeyInput1+0xa8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	dc05      	bgt.n	8000e98 <getKeyInput1+0x8c>
				button1_flag_hold = 1;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <getKeyInput1+0xac>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	601a      	str	r2, [r3, #0]
				KeyReg3[1] = NORMAL_STATE;
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <getKeyInput1+0xa0>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000014 	.word	0x20000014
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000020 	.word	0x20000020
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	2000002c 	.word	0x2000002c
 8000eb0:	2000009c 	.word	0x2000009c
 8000eb4:	20000038 	.word	0x20000038
 8000eb8:	200000a8 	.word	0x200000a8

08000ebc <getKeyInput2>:
void getKeyInput2(){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	KeyReg0[2] = KeyReg1[2];
 8000ec0:	4b22      	ldr	r3, [pc, #136]	; (8000f4c <getKeyInput2+0x90>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	4a22      	ldr	r2, [pc, #136]	; (8000f50 <getKeyInput2+0x94>)
 8000ec6:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 8000ec8:	4b22      	ldr	r3, [pc, #136]	; (8000f54 <getKeyInput2+0x98>)
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	4a1f      	ldr	r2, [pc, #124]	; (8000f4c <getKeyInput2+0x90>)
 8000ece:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	4821      	ldr	r0, [pc, #132]	; (8000f58 <getKeyInput2+0x9c>)
 8000ed4:	f001 fdc8 	bl	8002a68 <HAL_GPIO_ReadPin>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	461a      	mov	r2, r3
 8000edc:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <getKeyInput2+0x98>)
 8000ede:	609a      	str	r2, [r3, #8]

	if((KeyReg0[2] == KeyReg1[2]) && (KeyReg1[2] == KeyReg2[2]))
 8000ee0:	4b1b      	ldr	r3, [pc, #108]	; (8000f50 <getKeyInput2+0x94>)
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	4b19      	ldr	r3, [pc, #100]	; (8000f4c <getKeyInput2+0x90>)
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d12d      	bne.n	8000f48 <getKeyInput2+0x8c>
 8000eec:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <getKeyInput2+0x90>)
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <getKeyInput2+0x98>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d127      	bne.n	8000f48 <getKeyInput2+0x8c>
	{
		//press
		if(KeyReg3[2] != KeyReg2[2])
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <getKeyInput2+0xa0>)
 8000efa:	689a      	ldr	r2, [r3, #8]
 8000efc:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <getKeyInput2+0x98>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d012      	beq.n	8000f2a <getKeyInput2+0x6e>
		{
			KeyReg3[2] = KeyReg2[2];
 8000f04:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <getKeyInput2+0x98>)
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <getKeyInput2+0xa0>)
 8000f0a:	6093      	str	r3, [r2, #8]
			if(KeyReg2[2] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000f0c:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <getKeyInput2+0x98>)
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d106      	bne.n	8000f22 <getKeyInput2+0x66>
			{
				button2_flag = 1;
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <getKeyInput2+0xa4>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <getKeyInput2+0xa8>)
 8000f1c:	22c8      	movs	r2, #200	; 0xc8
 8000f1e:	601a      	str	r2, [r3, #0]
				button2_flag_hold = 1;
				KeyReg3[2] = NORMAL_STATE;
			}
		}
	}
}
 8000f20:	e012      	b.n	8000f48 <getKeyInput2+0x8c>
			else button2_flag = 0;
 8000f22:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <getKeyInput2+0xa4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
}
 8000f28:	e00e      	b.n	8000f48 <getKeyInput2+0x8c>
			timerForKeyPress--;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <getKeyInput2+0xa8>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	4a0c      	ldr	r2, [pc, #48]	; (8000f64 <getKeyInput2+0xa8>)
 8000f32:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <getKeyInput2+0xa8>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	dc05      	bgt.n	8000f48 <getKeyInput2+0x8c>
				button2_flag_hold = 1;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <getKeyInput2+0xac>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	601a      	str	r2, [r3, #0]
				KeyReg3[2] = NORMAL_STATE;
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <getKeyInput2+0xa0>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	609a      	str	r2, [r3, #8]
}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000014 	.word	0x20000014
 8000f50:	20000008 	.word	0x20000008
 8000f54:	20000020 	.word	0x20000020
 8000f58:	40010800 	.word	0x40010800
 8000f5c:	2000002c 	.word	0x2000002c
 8000f60:	200000a0 	.word	0x200000a0
 8000f64:	20000038 	.word	0x20000038
 8000f68:	200000ac 	.word	0x200000ac

08000f6c <display7SEG_0>:
 *      Author: tntam
 */

#include "display7SEG.h"

void display7SEG_0(int num){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b09      	cmp	r3, #9
 8000f78:	f200 8180 	bhi.w	800127c <display7SEG_0+0x310>
 8000f7c:	a201      	add	r2, pc, #4	; (adr r2, 8000f84 <display7SEG_0+0x18>)
 8000f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f82:	bf00      	nop
 8000f84:	08000fad 	.word	0x08000fad
 8000f88:	08000ff5 	.word	0x08000ff5
 8000f8c:	0800103d 	.word	0x0800103d
 8000f90:	08001085 	.word	0x08001085
 8000f94:	080010cd 	.word	0x080010cd
 8000f98:	08001115 	.word	0x08001115
 8000f9c:	0800115d 	.word	0x0800115d
 8000fa0:	080011a5 	.word	0x080011a5
 8000fa4:	080011ed 	.word	0x080011ed
 8000fa8:	08001235 	.word	0x08001235
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2101      	movs	r1, #1
 8000fb0:	48b4      	ldr	r0, [pc, #720]	; (8001284 <display7SEG_0+0x318>)
 8000fb2:	f001 fd70 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2102      	movs	r1, #2
 8000fba:	48b2      	ldr	r0, [pc, #712]	; (8001284 <display7SEG_0+0x318>)
 8000fbc:	f001 fd6b 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	48af      	ldr	r0, [pc, #700]	; (8001284 <display7SEG_0+0x318>)
 8000fc6:	f001 fd66 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2108      	movs	r1, #8
 8000fce:	48ad      	ldr	r0, [pc, #692]	; (8001284 <display7SEG_0+0x318>)
 8000fd0:	f001 fd61 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	48aa      	ldr	r0, [pc, #680]	; (8001284 <display7SEG_0+0x318>)
 8000fda:	f001 fd5c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	48a8      	ldr	r0, [pc, #672]	; (8001284 <display7SEG_0+0x318>)
 8000fe4:	f001 fd57 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2140      	movs	r1, #64	; 0x40
 8000fec:	48a5      	ldr	r0, [pc, #660]	; (8001284 <display7SEG_0+0x318>)
 8000fee:	f001 fd52 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8000ff2:	e143      	b.n	800127c <display7SEG_0+0x310>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	48a2      	ldr	r0, [pc, #648]	; (8001284 <display7SEG_0+0x318>)
 8000ffa:	f001 fd4c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2102      	movs	r1, #2
 8001002:	48a0      	ldr	r0, [pc, #640]	; (8001284 <display7SEG_0+0x318>)
 8001004:	f001 fd47 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2104      	movs	r1, #4
 800100c:	489d      	ldr	r0, [pc, #628]	; (8001284 <display7SEG_0+0x318>)
 800100e:	f001 fd42 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2108      	movs	r1, #8
 8001016:	489b      	ldr	r0, [pc, #620]	; (8001284 <display7SEG_0+0x318>)
 8001018:	f001 fd3d 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	4898      	ldr	r0, [pc, #608]	; (8001284 <display7SEG_0+0x318>)
 8001022:	f001 fd38 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001026:	2201      	movs	r2, #1
 8001028:	2120      	movs	r1, #32
 800102a:	4896      	ldr	r0, [pc, #600]	; (8001284 <display7SEG_0+0x318>)
 800102c:	f001 fd33 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2140      	movs	r1, #64	; 0x40
 8001034:	4893      	ldr	r0, [pc, #588]	; (8001284 <display7SEG_0+0x318>)
 8001036:	f001 fd2e 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800103a:	e11f      	b.n	800127c <display7SEG_0+0x310>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2101      	movs	r1, #1
 8001040:	4890      	ldr	r0, [pc, #576]	; (8001284 <display7SEG_0+0x318>)
 8001042:	f001 fd28 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	2102      	movs	r1, #2
 800104a:	488e      	ldr	r0, [pc, #568]	; (8001284 <display7SEG_0+0x318>)
 800104c:	f001 fd23 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	488b      	ldr	r0, [pc, #556]	; (8001284 <display7SEG_0+0x318>)
 8001056:	f001 fd1e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2108      	movs	r1, #8
 800105e:	4889      	ldr	r0, [pc, #548]	; (8001284 <display7SEG_0+0x318>)
 8001060:	f001 fd19 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2110      	movs	r1, #16
 8001068:	4886      	ldr	r0, [pc, #536]	; (8001284 <display7SEG_0+0x318>)
 800106a:	f001 fd14 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2120      	movs	r1, #32
 8001072:	4884      	ldr	r0, [pc, #528]	; (8001284 <display7SEG_0+0x318>)
 8001074:	f001 fd0f 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2140      	movs	r1, #64	; 0x40
 800107c:	4881      	ldr	r0, [pc, #516]	; (8001284 <display7SEG_0+0x318>)
 800107e:	f001 fd0a 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001082:	e0fb      	b.n	800127c <display7SEG_0+0x310>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	2101      	movs	r1, #1
 8001088:	487e      	ldr	r0, [pc, #504]	; (8001284 <display7SEG_0+0x318>)
 800108a:	f001 fd04 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2102      	movs	r1, #2
 8001092:	487c      	ldr	r0, [pc, #496]	; (8001284 <display7SEG_0+0x318>)
 8001094:	f001 fcff 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2104      	movs	r1, #4
 800109c:	4879      	ldr	r0, [pc, #484]	; (8001284 <display7SEG_0+0x318>)
 800109e:	f001 fcfa 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	4877      	ldr	r0, [pc, #476]	; (8001284 <display7SEG_0+0x318>)
 80010a8:	f001 fcf5 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2110      	movs	r1, #16
 80010b0:	4874      	ldr	r0, [pc, #464]	; (8001284 <display7SEG_0+0x318>)
 80010b2:	f001 fcf0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2120      	movs	r1, #32
 80010ba:	4872      	ldr	r0, [pc, #456]	; (8001284 <display7SEG_0+0x318>)
 80010bc:	f001 fceb 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2140      	movs	r1, #64	; 0x40
 80010c4:	486f      	ldr	r0, [pc, #444]	; (8001284 <display7SEG_0+0x318>)
 80010c6:	f001 fce6 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80010ca:	e0d7      	b.n	800127c <display7SEG_0+0x310>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2101      	movs	r1, #1
 80010d0:	486c      	ldr	r0, [pc, #432]	; (8001284 <display7SEG_0+0x318>)
 80010d2:	f001 fce0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2102      	movs	r1, #2
 80010da:	486a      	ldr	r0, [pc, #424]	; (8001284 <display7SEG_0+0x318>)
 80010dc:	f001 fcdb 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2104      	movs	r1, #4
 80010e4:	4867      	ldr	r0, [pc, #412]	; (8001284 <display7SEG_0+0x318>)
 80010e6:	f001 fcd6 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80010ea:	2201      	movs	r2, #1
 80010ec:	2108      	movs	r1, #8
 80010ee:	4865      	ldr	r0, [pc, #404]	; (8001284 <display7SEG_0+0x318>)
 80010f0:	f001 fcd1 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2110      	movs	r1, #16
 80010f8:	4862      	ldr	r0, [pc, #392]	; (8001284 <display7SEG_0+0x318>)
 80010fa:	f001 fccc 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2120      	movs	r1, #32
 8001102:	4860      	ldr	r0, [pc, #384]	; (8001284 <display7SEG_0+0x318>)
 8001104:	f001 fcc7 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2140      	movs	r1, #64	; 0x40
 800110c:	485d      	ldr	r0, [pc, #372]	; (8001284 <display7SEG_0+0x318>)
 800110e:	f001 fcc2 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001112:	e0b3      	b.n	800127c <display7SEG_0+0x310>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	2101      	movs	r1, #1
 8001118:	485a      	ldr	r0, [pc, #360]	; (8001284 <display7SEG_0+0x318>)
 800111a:	f001 fcbc 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2102      	movs	r1, #2
 8001122:	4858      	ldr	r0, [pc, #352]	; (8001284 <display7SEG_0+0x318>)
 8001124:	f001 fcb7 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2104      	movs	r1, #4
 800112c:	4855      	ldr	r0, [pc, #340]	; (8001284 <display7SEG_0+0x318>)
 800112e:	f001 fcb2 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2108      	movs	r1, #8
 8001136:	4853      	ldr	r0, [pc, #332]	; (8001284 <display7SEG_0+0x318>)
 8001138:	f001 fcad 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2110      	movs	r1, #16
 8001140:	4850      	ldr	r0, [pc, #320]	; (8001284 <display7SEG_0+0x318>)
 8001142:	f001 fca8 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2120      	movs	r1, #32
 800114a:	484e      	ldr	r0, [pc, #312]	; (8001284 <display7SEG_0+0x318>)
 800114c:	f001 fca3 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2140      	movs	r1, #64	; 0x40
 8001154:	484b      	ldr	r0, [pc, #300]	; (8001284 <display7SEG_0+0x318>)
 8001156:	f001 fc9e 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800115a:	e08f      	b.n	800127c <display7SEG_0+0x310>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800115c:	2200      	movs	r2, #0
 800115e:	2101      	movs	r1, #1
 8001160:	4848      	ldr	r0, [pc, #288]	; (8001284 <display7SEG_0+0x318>)
 8001162:	f001 fc98 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8001166:	2201      	movs	r2, #1
 8001168:	2102      	movs	r1, #2
 800116a:	4846      	ldr	r0, [pc, #280]	; (8001284 <display7SEG_0+0x318>)
 800116c:	f001 fc93 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2104      	movs	r1, #4
 8001174:	4843      	ldr	r0, [pc, #268]	; (8001284 <display7SEG_0+0x318>)
 8001176:	f001 fc8e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2108      	movs	r1, #8
 800117e:	4841      	ldr	r0, [pc, #260]	; (8001284 <display7SEG_0+0x318>)
 8001180:	f001 fc89 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	2110      	movs	r1, #16
 8001188:	483e      	ldr	r0, [pc, #248]	; (8001284 <display7SEG_0+0x318>)
 800118a:	f001 fc84 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2120      	movs	r1, #32
 8001192:	483c      	ldr	r0, [pc, #240]	; (8001284 <display7SEG_0+0x318>)
 8001194:	f001 fc7f 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	4839      	ldr	r0, [pc, #228]	; (8001284 <display7SEG_0+0x318>)
 800119e:	f001 fc7a 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80011a2:	e06b      	b.n	800127c <display7SEG_0+0x310>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2101      	movs	r1, #1
 80011a8:	4836      	ldr	r0, [pc, #216]	; (8001284 <display7SEG_0+0x318>)
 80011aa:	f001 fc74 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2102      	movs	r1, #2
 80011b2:	4834      	ldr	r0, [pc, #208]	; (8001284 <display7SEG_0+0x318>)
 80011b4:	f001 fc6f 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2104      	movs	r1, #4
 80011bc:	4831      	ldr	r0, [pc, #196]	; (8001284 <display7SEG_0+0x318>)
 80011be:	f001 fc6a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80011c2:	2201      	movs	r2, #1
 80011c4:	2108      	movs	r1, #8
 80011c6:	482f      	ldr	r0, [pc, #188]	; (8001284 <display7SEG_0+0x318>)
 80011c8:	f001 fc65 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80011cc:	2201      	movs	r2, #1
 80011ce:	2110      	movs	r1, #16
 80011d0:	482c      	ldr	r0, [pc, #176]	; (8001284 <display7SEG_0+0x318>)
 80011d2:	f001 fc60 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2120      	movs	r1, #32
 80011da:	482a      	ldr	r0, [pc, #168]	; (8001284 <display7SEG_0+0x318>)
 80011dc:	f001 fc5b 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2140      	movs	r1, #64	; 0x40
 80011e4:	4827      	ldr	r0, [pc, #156]	; (8001284 <display7SEG_0+0x318>)
 80011e6:	f001 fc56 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80011ea:	e047      	b.n	800127c <display7SEG_0+0x310>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2101      	movs	r1, #1
 80011f0:	4824      	ldr	r0, [pc, #144]	; (8001284 <display7SEG_0+0x318>)
 80011f2:	f001 fc50 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2102      	movs	r1, #2
 80011fa:	4822      	ldr	r0, [pc, #136]	; (8001284 <display7SEG_0+0x318>)
 80011fc:	f001 fc4b 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	2104      	movs	r1, #4
 8001204:	481f      	ldr	r0, [pc, #124]	; (8001284 <display7SEG_0+0x318>)
 8001206:	f001 fc46 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800120a:	2200      	movs	r2, #0
 800120c:	2108      	movs	r1, #8
 800120e:	481d      	ldr	r0, [pc, #116]	; (8001284 <display7SEG_0+0x318>)
 8001210:	f001 fc41 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	2110      	movs	r1, #16
 8001218:	481a      	ldr	r0, [pc, #104]	; (8001284 <display7SEG_0+0x318>)
 800121a:	f001 fc3c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2120      	movs	r1, #32
 8001222:	4818      	ldr	r0, [pc, #96]	; (8001284 <display7SEG_0+0x318>)
 8001224:	f001 fc37 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2140      	movs	r1, #64	; 0x40
 800122c:	4815      	ldr	r0, [pc, #84]	; (8001284 <display7SEG_0+0x318>)
 800122e:	f001 fc32 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001232:	e023      	b.n	800127c <display7SEG_0+0x310>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2101      	movs	r1, #1
 8001238:	4812      	ldr	r0, [pc, #72]	; (8001284 <display7SEG_0+0x318>)
 800123a:	f001 fc2c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	2102      	movs	r1, #2
 8001242:	4810      	ldr	r0, [pc, #64]	; (8001284 <display7SEG_0+0x318>)
 8001244:	f001 fc27 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	2104      	movs	r1, #4
 800124c:	480d      	ldr	r0, [pc, #52]	; (8001284 <display7SEG_0+0x318>)
 800124e:	f001 fc22 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	2108      	movs	r1, #8
 8001256:	480b      	ldr	r0, [pc, #44]	; (8001284 <display7SEG_0+0x318>)
 8001258:	f001 fc1d 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800125c:	2201      	movs	r2, #1
 800125e:	2110      	movs	r1, #16
 8001260:	4808      	ldr	r0, [pc, #32]	; (8001284 <display7SEG_0+0x318>)
 8001262:	f001 fc18 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2120      	movs	r1, #32
 800126a:	4806      	ldr	r0, [pc, #24]	; (8001284 <display7SEG_0+0x318>)
 800126c:	f001 fc13 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	2140      	movs	r1, #64	; 0x40
 8001274:	4803      	ldr	r0, [pc, #12]	; (8001284 <display7SEG_0+0x318>)
 8001276:	f001 fc0e 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800127a:	bf00      	nop
	}
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40010c00 	.word	0x40010c00

08001288 <display7SEG_1>:
void display7SEG_1(int num){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b09      	cmp	r3, #9
 8001294:	f200 81bc 	bhi.w	8001610 <display7SEG_1+0x388>
 8001298:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <display7SEG_1+0x18>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012c9 	.word	0x080012c9
 80012a4:	0800131d 	.word	0x0800131d
 80012a8:	08001371 	.word	0x08001371
 80012ac:	080013c5 	.word	0x080013c5
 80012b0:	08001419 	.word	0x08001419
 80012b4:	0800146d 	.word	0x0800146d
 80012b8:	080014c1 	.word	0x080014c1
 80012bc:	08001515 	.word	0x08001515
 80012c0:	08001569 	.word	0x08001569
 80012c4:	080015bd 	.word	0x080015bd
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2180      	movs	r1, #128	; 0x80
 80012cc:	48d2      	ldr	r0, [pc, #840]	; (8001618 <display7SEG_1+0x390>)
 80012ce:	f001 fbe2 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012d8:	48cf      	ldr	r0, [pc, #828]	; (8001618 <display7SEG_1+0x390>)
 80012da:	f001 fbdc 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012e4:	48cc      	ldr	r0, [pc, #816]	; (8001618 <display7SEG_1+0x390>)
 80012e6:	f001 fbd6 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012f0:	48c9      	ldr	r0, [pc, #804]	; (8001618 <display7SEG_1+0x390>)
 80012f2:	f001 fbd0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012fc:	48c6      	ldr	r0, [pc, #792]	; (8001618 <display7SEG_1+0x390>)
 80012fe:	f001 fbca 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001308:	48c3      	ldr	r0, [pc, #780]	; (8001618 <display7SEG_1+0x390>)
 800130a:	f001 fbc4 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 800130e:	2201      	movs	r2, #1
 8001310:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001314:	48c0      	ldr	r0, [pc, #768]	; (8001618 <display7SEG_1+0x390>)
 8001316:	f001 fbbe 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800131a:	e179      	b.n	8001610 <display7SEG_1+0x388>
	case 1:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 800131c:	2201      	movs	r2, #1
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	48bd      	ldr	r0, [pc, #756]	; (8001618 <display7SEG_1+0x390>)
 8001322:	f001 fbb8 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800132c:	48ba      	ldr	r0, [pc, #744]	; (8001618 <display7SEG_1+0x390>)
 800132e:	f001 fbb2 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001338:	48b7      	ldr	r0, [pc, #732]	; (8001618 <display7SEG_1+0x390>)
 800133a:	f001 fbac 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 800133e:	2201      	movs	r2, #1
 8001340:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001344:	48b4      	ldr	r0, [pc, #720]	; (8001618 <display7SEG_1+0x390>)
 8001346:	f001 fba6 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001350:	48b1      	ldr	r0, [pc, #708]	; (8001618 <display7SEG_1+0x390>)
 8001352:	f001 fba0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 8001356:	2201      	movs	r2, #1
 8001358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135c:	48ae      	ldr	r0, [pc, #696]	; (8001618 <display7SEG_1+0x390>)
 800135e:	f001 fb9a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001362:	2201      	movs	r2, #1
 8001364:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001368:	48ab      	ldr	r0, [pc, #684]	; (8001618 <display7SEG_1+0x390>)
 800136a:	f001 fb94 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800136e:	e14f      	b.n	8001610 <display7SEG_1+0x388>
	case 2:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	2180      	movs	r1, #128	; 0x80
 8001374:	48a8      	ldr	r0, [pc, #672]	; (8001618 <display7SEG_1+0x390>)
 8001376:	f001 fb8e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001380:	48a5      	ldr	r0, [pc, #660]	; (8001618 <display7SEG_1+0x390>)
 8001382:	f001 fb88 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 8001386:	2201      	movs	r2, #1
 8001388:	f44f 7100 	mov.w	r1, #512	; 0x200
 800138c:	48a2      	ldr	r0, [pc, #648]	; (8001618 <display7SEG_1+0x390>)
 800138e:	f001 fb82 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001398:	489f      	ldr	r0, [pc, #636]	; (8001618 <display7SEG_1+0x390>)
 800139a:	f001 fb7c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013a4:	489c      	ldr	r0, [pc, #624]	; (8001618 <display7SEG_1+0x390>)
 80013a6:	f001 fb76 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80013aa:	2201      	movs	r2, #1
 80013ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013b0:	4899      	ldr	r0, [pc, #612]	; (8001618 <display7SEG_1+0x390>)
 80013b2:	f001 fb70 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013bc:	4896      	ldr	r0, [pc, #600]	; (8001618 <display7SEG_1+0x390>)
 80013be:	f001 fb6a 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80013c2:	e125      	b.n	8001610 <display7SEG_1+0x388>
	case 3:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2180      	movs	r1, #128	; 0x80
 80013c8:	4893      	ldr	r0, [pc, #588]	; (8001618 <display7SEG_1+0x390>)
 80013ca:	f001 fb64 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d4:	4890      	ldr	r0, [pc, #576]	; (8001618 <display7SEG_1+0x390>)
 80013d6:	f001 fb5e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013e0:	488d      	ldr	r0, [pc, #564]	; (8001618 <display7SEG_1+0x390>)
 80013e2:	f001 fb58 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ec:	488a      	ldr	r0, [pc, #552]	; (8001618 <display7SEG_1+0x390>)
 80013ee:	f001 fb52 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f8:	4887      	ldr	r0, [pc, #540]	; (8001618 <display7SEG_1+0x390>)
 80013fa:	f001 fb4c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80013fe:	2201      	movs	r2, #1
 8001400:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001404:	4884      	ldr	r0, [pc, #528]	; (8001618 <display7SEG_1+0x390>)
 8001406:	f001 fb46 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001410:	4881      	ldr	r0, [pc, #516]	; (8001618 <display7SEG_1+0x390>)
 8001412:	f001 fb40 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001416:	e0fb      	b.n	8001610 <display7SEG_1+0x388>
	case 4:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 8001418:	2201      	movs	r2, #1
 800141a:	2180      	movs	r1, #128	; 0x80
 800141c:	487e      	ldr	r0, [pc, #504]	; (8001618 <display7SEG_1+0x390>)
 800141e:	f001 fb3a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001428:	487b      	ldr	r0, [pc, #492]	; (8001618 <display7SEG_1+0x390>)
 800142a:	f001 fb34 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001434:	4878      	ldr	r0, [pc, #480]	; (8001618 <display7SEG_1+0x390>)
 8001436:	f001 fb2e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 800143a:	2201      	movs	r2, #1
 800143c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001440:	4875      	ldr	r0, [pc, #468]	; (8001618 <display7SEG_1+0x390>)
 8001442:	f001 fb28 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001446:	2201      	movs	r2, #1
 8001448:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800144c:	4872      	ldr	r0, [pc, #456]	; (8001618 <display7SEG_1+0x390>)
 800144e:	f001 fb22 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001458:	486f      	ldr	r0, [pc, #444]	; (8001618 <display7SEG_1+0x390>)
 800145a:	f001 fb1c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001464:	486c      	ldr	r0, [pc, #432]	; (8001618 <display7SEG_1+0x390>)
 8001466:	f001 fb16 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800146a:	e0d1      	b.n	8001610 <display7SEG_1+0x388>
	case 5:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	4869      	ldr	r0, [pc, #420]	; (8001618 <display7SEG_1+0x390>)
 8001472:	f001 fb10 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 8001476:	2201      	movs	r2, #1
 8001478:	f44f 7180 	mov.w	r1, #256	; 0x100
 800147c:	4866      	ldr	r0, [pc, #408]	; (8001618 <display7SEG_1+0x390>)
 800147e:	f001 fb0a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001488:	4863      	ldr	r0, [pc, #396]	; (8001618 <display7SEG_1+0x390>)
 800148a:	f001 fb04 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001494:	4860      	ldr	r0, [pc, #384]	; (8001618 <display7SEG_1+0x390>)
 8001496:	f001 fafe 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800149a:	2201      	movs	r2, #1
 800149c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a0:	485d      	ldr	r0, [pc, #372]	; (8001618 <display7SEG_1+0x390>)
 80014a2:	f001 faf8 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ac:	485a      	ldr	r0, [pc, #360]	; (8001618 <display7SEG_1+0x390>)
 80014ae:	f001 faf2 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b8:	4857      	ldr	r0, [pc, #348]	; (8001618 <display7SEG_1+0x390>)
 80014ba:	f001 faec 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80014be:	e0a7      	b.n	8001610 <display7SEG_1+0x388>
	case 6:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	4854      	ldr	r0, [pc, #336]	; (8001618 <display7SEG_1+0x390>)
 80014c6:	f001 fae6 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 80014ca:	2201      	movs	r2, #1
 80014cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d0:	4851      	ldr	r0, [pc, #324]	; (8001618 <display7SEG_1+0x390>)
 80014d2:	f001 fae0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80014d6:	2200      	movs	r2, #0
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	484e      	ldr	r0, [pc, #312]	; (8001618 <display7SEG_1+0x390>)
 80014de:	f001 fada 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e8:	484b      	ldr	r0, [pc, #300]	; (8001618 <display7SEG_1+0x390>)
 80014ea:	f001 fad4 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014f4:	4848      	ldr	r0, [pc, #288]	; (8001618 <display7SEG_1+0x390>)
 80014f6:	f001 face 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001500:	4845      	ldr	r0, [pc, #276]	; (8001618 <display7SEG_1+0x390>)
 8001502:	f001 fac8 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800150c:	4842      	ldr	r0, [pc, #264]	; (8001618 <display7SEG_1+0x390>)
 800150e:	f001 fac2 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001512:	e07d      	b.n	8001610 <display7SEG_1+0x388>
	case 7:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	2180      	movs	r1, #128	; 0x80
 8001518:	483f      	ldr	r0, [pc, #252]	; (8001618 <display7SEG_1+0x390>)
 800151a:	f001 fabc 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001524:	483c      	ldr	r0, [pc, #240]	; (8001618 <display7SEG_1+0x390>)
 8001526:	f001 fab6 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001530:	4839      	ldr	r0, [pc, #228]	; (8001618 <display7SEG_1+0x390>)
 8001532:	f001 fab0 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153c:	4836      	ldr	r0, [pc, #216]	; (8001618 <display7SEG_1+0x390>)
 800153e:	f001 faaa 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001542:	2201      	movs	r2, #1
 8001544:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001548:	4833      	ldr	r0, [pc, #204]	; (8001618 <display7SEG_1+0x390>)
 800154a:	f001 faa4 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800154e:	2201      	movs	r2, #1
 8001550:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001554:	4830      	ldr	r0, [pc, #192]	; (8001618 <display7SEG_1+0x390>)
 8001556:	f001 fa9e 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 800155a:	2201      	movs	r2, #1
 800155c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001560:	482d      	ldr	r0, [pc, #180]	; (8001618 <display7SEG_1+0x390>)
 8001562:	f001 fa98 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 8001566:	e053      	b.n	8001610 <display7SEG_1+0x388>
	case 8:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	2180      	movs	r1, #128	; 0x80
 800156c:	482a      	ldr	r0, [pc, #168]	; (8001618 <display7SEG_1+0x390>)
 800156e:	f001 fa92 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001578:	4827      	ldr	r0, [pc, #156]	; (8001618 <display7SEG_1+0x390>)
 800157a:	f001 fa8c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001584:	4824      	ldr	r0, [pc, #144]	; (8001618 <display7SEG_1+0x390>)
 8001586:	f001 fa86 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001590:	4821      	ldr	r0, [pc, #132]	; (8001618 <display7SEG_1+0x390>)
 8001592:	f001 fa80 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001596:	2200      	movs	r2, #0
 8001598:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800159c:	481e      	ldr	r0, [pc, #120]	; (8001618 <display7SEG_1+0x390>)
 800159e:	f001 fa7a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015a8:	481b      	ldr	r0, [pc, #108]	; (8001618 <display7SEG_1+0x390>)
 80015aa:	f001 fa74 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b4:	4818      	ldr	r0, [pc, #96]	; (8001618 <display7SEG_1+0x390>)
 80015b6:	f001 fa6e 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 80015ba:	e029      	b.n	8001610 <display7SEG_1+0x388>
	case 9:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2180      	movs	r1, #128	; 0x80
 80015c0:	4815      	ldr	r0, [pc, #84]	; (8001618 <display7SEG_1+0x390>)
 80015c2:	f001 fa68 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015cc:	4812      	ldr	r0, [pc, #72]	; (8001618 <display7SEG_1+0x390>)
 80015ce:	f001 fa62 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015d8:	480f      	ldr	r0, [pc, #60]	; (8001618 <display7SEG_1+0x390>)
 80015da:	f001 fa5c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e4:	480c      	ldr	r0, [pc, #48]	; (8001618 <display7SEG_1+0x390>)
 80015e6:	f001 fa56 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015f0:	4809      	ldr	r0, [pc, #36]	; (8001618 <display7SEG_1+0x390>)
 80015f2:	f001 fa50 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015fc:	4806      	ldr	r0, [pc, #24]	; (8001618 <display7SEG_1+0x390>)
 80015fe:	f001 fa4a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001608:	4803      	ldr	r0, [pc, #12]	; (8001618 <display7SEG_1+0x390>)
 800160a:	f001 fa44 	bl	8002a96 <HAL_GPIO_WritePin>
		break;
 800160e:	bf00      	nop
	}
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40010c00 	.word	0x40010c00

0800161c <update7SEG_0>:

void update7SEG_0(int index){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	switch(index){
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <update7SEG_0+0x16>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d012      	beq.n	8001656 <update7SEG_0+0x3a>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
		display7SEG_0(led_buffer0[1]);
		break;
	default:
		break;
 8001630:	e023      	b.n	800167a <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001638:	4812      	ldr	r0, [pc, #72]	; (8001684 <update7SEG_0+0x68>)
 800163a:	f001 fa2c 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001644:	480f      	ldr	r0, [pc, #60]	; (8001684 <update7SEG_0+0x68>)
 8001646:	f001 fa26 	bl	8002a96 <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[0]);
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <update7SEG_0+0x6c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fc8c 	bl	8000f6c <display7SEG_0>
		break;
 8001654:	e011      	b.n	800167a <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165c:	4809      	ldr	r0, [pc, #36]	; (8001684 <update7SEG_0+0x68>)
 800165e:	f001 fa1a 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001668:	4806      	ldr	r0, [pc, #24]	; (8001684 <update7SEG_0+0x68>)
 800166a:	f001 fa14 	bl	8002a96 <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[1]);
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <update7SEG_0+0x6c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fc7a 	bl	8000f6c <display7SEG_0>
		break;
 8001678:	bf00      	nop
	}
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40010800 	.word	0x40010800
 8001688:	200000b0 	.word	0x200000b0

0800168c <update7SEG_1>:
void update7SEG_1(int index){
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	switch(index){
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <update7SEG_1+0x16>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d012      	beq.n	80016c6 <update7SEG_1+0x3a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
		display7SEG_1(led_buffer1[1]);
		break;
	default:
		break;
 80016a0:	e023      	b.n	80016ea <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80016a2:	2200      	movs	r2, #0
 80016a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016a8:	4812      	ldr	r0, [pc, #72]	; (80016f4 <update7SEG_1+0x68>)
 80016aa:	f001 f9f4 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80016ae:	2201      	movs	r2, #1
 80016b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b4:	480f      	ldr	r0, [pc, #60]	; (80016f4 <update7SEG_1+0x68>)
 80016b6:	f001 f9ee 	bl	8002a96 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[0]);
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <update7SEG_1+0x6c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fde2 	bl	8001288 <display7SEG_1>
		break;
 80016c4:	e011      	b.n	80016ea <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80016c6:	2201      	movs	r2, #1
 80016c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016cc:	4809      	ldr	r0, [pc, #36]	; (80016f4 <update7SEG_1+0x68>)
 80016ce:	f001 f9e2 	bl	8002a96 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <update7SEG_1+0x68>)
 80016da:	f001 f9dc 	bl	8002a96 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[1]);
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <update7SEG_1+0x6c>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fdd0 	bl	8001288 <display7SEG_1>
		break;
 80016e8:	bf00      	nop
	}
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40010800 	.word	0x40010800
 80016f8:	200000b8 	.word	0x200000b8

080016fc <Task_getKeyInput>:
}
//void Task_display7SEG(){
//	FSM_display7SEG_0();
//	FSM_display7SEG_1();
//}
void Task_getKeyInput(){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	getKeyInput0();
 8001700:	f7ff fb26 	bl	8000d50 <getKeyInput0>
	getKeyInput1();
 8001704:	f7ff fb82 	bl	8000e0c <getKeyInput1>
	getKeyInput2();
 8001708:	f7ff fbd8 	bl	8000ebc <getKeyInput2>
}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}

08001710 <Task_TrafficLight_controller>:
void Task_TrafficLight_controller(){
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	FSM_TL_control_run();
 8001714:	f7ff f990 	bl	8000a38 <FSM_TL_control_run>
	FSM_automatic_run();
 8001718:	f7fe ffaa 	bl	8000670 <FSM_automatic_run>
	FSM_display7SEG_0();
 800171c:	f7fe ffb0 	bl	8000680 <FSM_display7SEG_0>
	FSM_display7SEG_1();
 8001720:	f7ff f87c 	bl	800081c <FSM_display7SEG_1>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172c:	f000 feb2 	bl	8002494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001730:	f000 f84c 	bl	80017cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001734:	f000 f8d2 	bl	80018dc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001738:	f000 f884 	bl	8001844 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_Init();
 800173c:	f000 f958 	bl	80019f0 <SCH_Init>

  mode = INIT;
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <main+0x80>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
  TL_status = INIT;
 8001746:	4b19      	ldr	r3, [pc, #100]	; (80017ac <main+0x84>)
 8001748:	2201      	movs	r2, #1
 800174a:	601a      	str	r2, [r3, #0]
  TL_status_1 = INIT;
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <main+0x88>)
 800174e:	2201      	movs	r2, #1
 8001750:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2120      	movs	r1, #32
 8001756:	4817      	ldr	r0, [pc, #92]	; (80017b4 <main+0x8c>)
 8001758:	f001 f99d 	bl	8002a96 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_PINK_GPIO_Port, LED_PINK_Pin, SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2110      	movs	r1, #16
 8001760:	4814      	ldr	r0, [pc, #80]	; (80017b4 <main+0x8c>)
 8001762:	f001 f998 	bl	8002a96 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, SET);
 8001766:	2201      	movs	r2, #1
 8001768:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800176c:	4812      	ldr	r0, [pc, #72]	; (80017b8 <main+0x90>)
 800176e:	f001 f992 	bl	8002a96 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, SET);
 8001772:	2201      	movs	r2, #1
 8001774:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001778:	480f      	ldr	r0, [pc, #60]	; (80017b8 <main+0x90>)
 800177a:	f001 f98c 	bl	8002a96 <HAL_GPIO_WritePin>



  //TASK LAB_3
  //software_timer 10ms(1,1)
  SCH_Add_Task(timerRun, 1, 1);
 800177e:	2201      	movs	r2, #1
 8001780:	2101      	movs	r1, #1
 8001782:	480e      	ldr	r0, [pc, #56]	; (80017bc <main+0x94>)
 8001784:	f000 f99a 	bl	8001abc <SCH_Add_Task>
  //Read button task(2,2)
  SCH_Add_Task(Task_getKeyInput, 2, 1);
 8001788:	2201      	movs	r2, #1
 800178a:	2102      	movs	r1, #2
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <main+0x98>)
 800178e:	f000 f995 	bl	8001abc <SCH_Add_Task>

  SCH_Add_Task(Task_TrafficLight_controller, 2, 2);
 8001792:	2202      	movs	r2, #2
 8001794:	2102      	movs	r1, #2
 8001796:	480b      	ldr	r0, [pc, #44]	; (80017c4 <main+0x9c>)
 8001798:	f000 f990 	bl	8001abc <SCH_Add_Task>
//  SCH_Add_Task(ledBlueBlinky, 1000 / TICK, 1000 / TICK);
//  SCH_Add_Task(ledPinkBlinky, 1000 / TICK, 2000 / TICK);
//  SCH_Add_Task(ledOrangeBlinky, 1000 / TICK, 3000 / TICK);


  HAL_TIM_Base_Start_IT(&htim2);
 800179c:	480a      	ldr	r0, [pc, #40]	; (80017c8 <main+0xa0>)
 800179e:	f001 fdd7 	bl	8003350 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 80017a2:	f000 fb0b 	bl	8001dbc <SCH_Dispatch_Tasks>
 80017a6:	e7fc      	b.n	80017a2 <main+0x7a>
 80017a8:	2000003c 	.word	0x2000003c
 80017ac:	20000040 	.word	0x20000040
 80017b0:	20000044 	.word	0x20000044
 80017b4:	40010800 	.word	0x40010800
 80017b8:	40010c00 	.word	0x40010c00
 80017bc:	08002075 	.word	0x08002075
 80017c0:	080016fd 	.word	0x080016fd
 80017c4:	08001711 	.word	0x08001711
 80017c8:	200001f8 	.word	0x200001f8

080017cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b090      	sub	sp, #64	; 0x40
 80017d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017d2:	f107 0318 	add.w	r3, r7, #24
 80017d6:	2228      	movs	r2, #40	; 0x28
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 f968 	bl	8003ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ee:	2302      	movs	r3, #2
 80017f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017f2:	2301      	movs	r3, #1
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017f6:	2310      	movs	r3, #16
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017fe:	f107 0318 	add.w	r3, r7, #24
 8001802:	4618      	mov	r0, r3
 8001804:	f001 f978 	bl	8002af8 <HAL_RCC_OscConfig>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800180e:	f000 f8d1 	bl	80019b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001812:	230f      	movs	r3, #15
 8001814:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f001 fbe4 	bl	8002ff8 <HAL_RCC_ClockConfig>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001836:	f000 f8bd 	bl	80019b4 <Error_Handler>
  }
}
 800183a:	bf00      	nop
 800183c:	3740      	adds	r7, #64	; 0x40
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	463b      	mov	r3, r7
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001860:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <MX_TIM2_Init+0x94>)
 8001862:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001866:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001868:	4b1b      	ldr	r3, [pc, #108]	; (80018d8 <MX_TIM2_Init+0x94>)
 800186a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800186e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001870:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <MX_TIM2_Init+0x94>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001876:	4b18      	ldr	r3, [pc, #96]	; (80018d8 <MX_TIM2_Init+0x94>)
 8001878:	2209      	movs	r2, #9
 800187a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187c:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <MX_TIM2_Init+0x94>)
 800187e:	2200      	movs	r2, #0
 8001880:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001882:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <MX_TIM2_Init+0x94>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001888:	4813      	ldr	r0, [pc, #76]	; (80018d8 <MX_TIM2_Init+0x94>)
 800188a:	f001 fd11 	bl	80032b0 <HAL_TIM_Base_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001894:	f000 f88e 	bl	80019b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	4619      	mov	r1, r3
 80018a4:	480c      	ldr	r0, [pc, #48]	; (80018d8 <MX_TIM2_Init+0x94>)
 80018a6:	f001 fe8f 	bl	80035c8 <HAL_TIM_ConfigClockSource>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018b0:	f000 f880 	bl	80019b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b4:	2300      	movs	r3, #0
 80018b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018bc:	463b      	mov	r3, r7
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	; (80018d8 <MX_TIM2_Init+0x94>)
 80018c2:	f002 f867 	bl	8003994 <HAL_TIMEx_MasterConfigSynchronization>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018cc:	f000 f872 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018d0:	bf00      	nop
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200001f8 	.word	0x200001f8

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0308 	add.w	r3, r7, #8
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f0:	4b28      	ldr	r3, [pc, #160]	; (8001994 <MX_GPIO_Init+0xb8>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a27      	ldr	r2, [pc, #156]	; (8001994 <MX_GPIO_Init+0xb8>)
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b25      	ldr	r3, [pc, #148]	; (8001994 <MX_GPIO_Init+0xb8>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001908:	4b22      	ldr	r3, [pc, #136]	; (8001994 <MX_GPIO_Init+0xb8>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a21      	ldr	r2, [pc, #132]	; (8001994 <MX_GPIO_Init+0xb8>)
 800190e:	f043 0308 	orr.w	r3, r3, #8
 8001912:	6193      	str	r3, [r2, #24]
 8001914:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <MX_GPIO_Init+0xb8>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001920:	2200      	movs	r2, #0
 8001922:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8001926:	481c      	ldr	r0, [pc, #112]	; (8001998 <MX_GPIO_Init+0xbc>)
 8001928:	f001 f8b5 	bl	8002a96 <HAL_GPIO_WritePin>
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 800192c:	2200      	movs	r2, #0
 800192e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001932:	481a      	ldr	r0, [pc, #104]	; (800199c <MX_GPIO_Init+0xc0>)
 8001934:	f001 f8af 	bl	8002a96 <HAL_GPIO_WritePin>
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|LED_BLUE_Pin
                          |LED_ORANGE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 8001938:	230e      	movs	r3, #14
 800193a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001944:	f107 0308 	add.w	r3, r7, #8
 8001948:	4619      	mov	r1, r3
 800194a:	4813      	ldr	r0, [pc, #76]	; (8001998 <MX_GPIO_Init+0xbc>)
 800194c:	f000 ff12 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_PINK_Pin LED_RED_Pin RED1_Pin YELLOW1_Pin
                           GREEN1_Pin RED2_Pin YELLOW2_Pin GREEN2_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001950:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001954:	60bb      	str	r3, [r7, #8]
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001956:	2301      	movs	r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195e:	2302      	movs	r3, #2
 8001960:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	4619      	mov	r1, r3
 8001968:	480b      	ldr	r0, [pc, #44]	; (8001998 <MX_GPIO_Init+0xbc>)
 800196a:	f000 ff03 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG1_3_Pin
                           SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin LED_BLUE_Pin
                           LED_ORANGE_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin SEG1_0_Pin SEG1_1_Pin SEG1_2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 800196e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001972:	60bb      	str	r3, [r7, #8]
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|LED_BLUE_Pin
                          |LED_ORANGE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001974:	2301      	movs	r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197c:	2302      	movs	r3, #2
 800197e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 0308 	add.w	r3, r7, #8
 8001984:	4619      	mov	r1, r3
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <MX_GPIO_Init+0xc0>)
 8001988:	f000 fef4 	bl	8002774 <HAL_GPIO_Init>

}
 800198c:	bf00      	nop
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000
 8001998:	40010800 	.word	0x40010800
 800199c:	40010c00 	.word	0x40010c00

080019a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80019a8:	f000 f868 	bl	8001a7c <SCH_Update>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b8:	b672      	cpsid	i
}
 80019ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019bc:	e7fe      	b.n	80019bc <Error_Handler+0x8>
	...

080019c0 <getNewTaskID>:
static uint32_t newTaskID = 0;

static uint32_t getNewTaskID(void);

// tao taskID
static uint32_t getNewTaskID(void){
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
	newTaskID++;
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <getNewTaskID+0x2c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	3301      	adds	r3, #1
 80019ca:	4a08      	ldr	r2, [pc, #32]	; (80019ec <getNewTaskID+0x2c>)
 80019cc:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 80019ce:	4b07      	ldr	r3, [pc, #28]	; (80019ec <getNewTaskID+0x2c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d104      	bne.n	80019e0 <getNewTaskID+0x20>
		newTaskID++;
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <getNewTaskID+0x2c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	3301      	adds	r3, #1
 80019dc:	4a03      	ldr	r2, [pc, #12]	; (80019ec <getNewTaskID+0x2c>)
 80019de:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 80019e0:	4b02      	ldr	r3, [pc, #8]	; (80019ec <getNewTaskID+0x2c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr
 80019ec:	200000c8 	.word	0x200000c8

080019f0 <SCH_Init>:

//Ham khoi tao
void SCH_Init(void){
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
	uint32_t i;
	for(i = 0; i < SCH_MAX_TASKS; i++){
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e033      	b.n	8001a64 <SCH_Init+0x74>
		SCH_task_G[i].pTask = NULL;
 80019fc:	491e      	ldr	r1, [pc, #120]	; (8001a78 <SCH_Init+0x88>)
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
		SCH_task_G[i].Delay = 0;
 8001a0e:	491a      	ldr	r1, [pc, #104]	; (8001a78 <SCH_Init+0x88>)
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4413      	add	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
		SCH_task_G[i].Period = 0;
 8001a22:	4915      	ldr	r1, [pc, #84]	; (8001a78 <SCH_Init+0x88>)
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	440b      	add	r3, r1
 8001a30:	3308      	adds	r3, #8
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
		SCH_task_G[i].RunMe = 0;
 8001a36:	4910      	ldr	r1, [pc, #64]	; (8001a78 <SCH_Init+0x88>)
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4413      	add	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	440b      	add	r3, r1
 8001a44:	330c      	adds	r3, #12
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
		SCH_task_G[i].Task_ID = NO_TASK_ID;
 8001a4a:	490b      	ldr	r1, [pc, #44]	; (8001a78 <SCH_Init+0x88>)
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	440b      	add	r3, r1
 8001a58:	3310      	adds	r3, #16
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
	for(i = 0; i < SCH_MAX_TASKS; i++){
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3301      	adds	r3, #1
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b09      	cmp	r3, #9
 8001a68:	d9c8      	bls.n	80019fc <SCH_Init+0xc>
	}
}
 8001a6a:	bf00      	nop
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000240 	.word	0x20000240

08001a7c <SCH_Update>:

//Update task function ----- MUST O(1)
void SCH_Update(void){
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
	// pTask != Null, RUNME wait
	if(SCH_task_G[0].pTask && SCH_task_G[0].RunMe == 0){
 8001a80:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <SCH_Update+0x3c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d013      	beq.n	8001ab0 <SCH_Update+0x34>
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <SCH_Update+0x3c>)
 8001a8a:	7b1b      	ldrb	r3, [r3, #12]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d10f      	bne.n	8001ab0 <SCH_Update+0x34>
		if(SCH_task_G[0].Delay > 0){
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <SCH_Update+0x3c>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d004      	beq.n	8001aa2 <SCH_Update+0x26>
			SCH_task_G[0].Delay--;
 8001a98:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <SCH_Update+0x3c>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	4a06      	ldr	r2, [pc, #24]	; (8001ab8 <SCH_Update+0x3c>)
 8001aa0:	6053      	str	r3, [r2, #4]
		}
		//set RUMME flag
		if(SCH_task_G[0].Delay == 0){
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <SCH_Update+0x3c>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <SCH_Update+0x34>
			SCH_task_G[0].RunMe = 1;
 8001aaa:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <SCH_Update+0x3c>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	731a      	strb	r2, [r3, #12]
		}
	}
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr
 8001ab8:	20000240 	.word	0x20000240

08001abc <SCH_Add_Task>:

//Add task function ----- O(n^2)
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t delay, uint32_t period){
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0; //new position task
 8001ac8:	2300      	movs	r3, #0
 8001aca:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0; //[0 -> added position]
 8001acc:	2300      	movs	r3, #0
 8001ace:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0; //delay time for new task
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]

	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++){
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	77fb      	strb	r3, [r7, #31]
 8001ad8:	e165      	b.n	8001da6 <SCH_Add_Task+0x2ea>
		//check exist task
		if(SCH_task_G[newTaskIndex].pTask){
 8001ada:	7ffa      	ldrb	r2, [r7, #31]
 8001adc:	49b6      	ldr	r1, [pc, #728]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d00b      	beq.n	8001b06 <SCH_Add_Task+0x4a>
			sumDelay += SCH_task_G[newTaskIndex].Delay;
 8001aee:	7ffa      	ldrb	r2, [r7, #31]
 8001af0:	49b1      	ldr	r1, [pc, #708]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001af2:	4613      	mov	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	3304      	adds	r3, #4
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4413      	add	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
		}

		if(sumDelay > delay){
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	f240 80df 	bls.w	8001cce <SCH_Add_Task+0x212>
			//delay for new task
			newDelay = delay - (sumDelay - SCH_task_G[newTaskIndex].Delay);
 8001b10:	7ffa      	ldrb	r2, [r7, #31]
 8001b12:	49a9      	ldr	r1, [pc, #676]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	3304      	adds	r3, #4
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	4413      	add	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
			//new delay for current task
			SCH_task_G[newTaskIndex].Delay = sumDelay - delay;
 8001b2c:	7ffa      	ldrb	r2, [r7, #31]
 8001b2e:	69b9      	ldr	r1, [r7, #24]
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	1ac9      	subs	r1, r1, r3
 8001b34:	48a0      	ldr	r0, [pc, #640]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4403      	add	r3, r0
 8001b40:	3304      	adds	r3, #4
 8001b42:	6019      	str	r1, [r3, #0]

			//shift right
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--){
 8001b44:	2309      	movs	r3, #9
 8001b46:	75fb      	strb	r3, [r7, #23]
 8001b48:	e060      	b.n	8001c0c <SCH_Add_Task+0x150>
				SCH_task_G[i].pTask = SCH_task_G[i-1].pTask;
 8001b4a:	7dfb      	ldrb	r3, [r7, #23]
 8001b4c:	1e59      	subs	r1, r3, #1
 8001b4e:	7dfa      	ldrb	r2, [r7, #23]
 8001b50:	4899      	ldr	r0, [pc, #612]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b52:	460b      	mov	r3, r1
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	440b      	add	r3, r1
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4403      	add	r3, r0
 8001b5c:	6819      	ldr	r1, [r3, #0]
 8001b5e:	4896      	ldr	r0, [pc, #600]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4403      	add	r3, r0
 8001b6a:	6019      	str	r1, [r3, #0]
				SCH_task_G[i].Delay = SCH_task_G[i-1].Delay;
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
 8001b6e:	1e59      	subs	r1, r3, #1
 8001b70:	7dfa      	ldrb	r2, [r7, #23]
 8001b72:	4891      	ldr	r0, [pc, #580]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b74:	460b      	mov	r3, r1
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	440b      	add	r3, r1
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4403      	add	r3, r0
 8001b7e:	3304      	adds	r3, #4
 8001b80:	6819      	ldr	r1, [r3, #0]
 8001b82:	488d      	ldr	r0, [pc, #564]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4403      	add	r3, r0
 8001b8e:	3304      	adds	r3, #4
 8001b90:	6019      	str	r1, [r3, #0]
				SCH_task_G[i].Period = SCH_task_G[i-1].Period;
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	1e59      	subs	r1, r3, #1
 8001b96:	7dfa      	ldrb	r2, [r7, #23]
 8001b98:	4887      	ldr	r0, [pc, #540]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4403      	add	r3, r0
 8001ba4:	3308      	adds	r3, #8
 8001ba6:	6819      	ldr	r1, [r3, #0]
 8001ba8:	4883      	ldr	r0, [pc, #524]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4403      	add	r3, r0
 8001bb4:	3308      	adds	r3, #8
 8001bb6:	6019      	str	r1, [r3, #0]
				SCH_task_G[i].Task_ID = SCH_task_G[i-1].Task_ID;
 8001bb8:	7dfb      	ldrb	r3, [r7, #23]
 8001bba:	1e59      	subs	r1, r3, #1
 8001bbc:	7dfa      	ldrb	r2, [r7, #23]
 8001bbe:	487e      	ldr	r0, [pc, #504]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4403      	add	r3, r0
 8001bca:	3310      	adds	r3, #16
 8001bcc:	6819      	ldr	r1, [r3, #0]
 8001bce:	487a      	ldr	r0, [pc, #488]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4403      	add	r3, r0
 8001bda:	3310      	adds	r3, #16
 8001bdc:	6019      	str	r1, [r3, #0]
				SCH_task_G[i].RunMe = SCH_task_G[i-1].RunMe;
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
 8001be0:	1e59      	subs	r1, r3, #1
 8001be2:	7dfa      	ldrb	r2, [r7, #23]
 8001be4:	4874      	ldr	r0, [pc, #464]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001be6:	460b      	mov	r3, r1
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	440b      	add	r3, r1
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4403      	add	r3, r0
 8001bf0:	330c      	adds	r3, #12
 8001bf2:	7818      	ldrb	r0, [r3, #0]
 8001bf4:	4970      	ldr	r1, [pc, #448]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	440b      	add	r3, r1
 8001c00:	330c      	adds	r3, #12
 8001c02:	4602      	mov	r2, r0
 8001c04:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--){
 8001c06:	7dfb      	ldrb	r3, [r7, #23]
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	75fb      	strb	r3, [r7, #23]
 8001c0c:	7dfa      	ldrb	r2, [r7, #23]
 8001c0e:	7ffb      	ldrb	r3, [r7, #31]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d89a      	bhi.n	8001b4a <SCH_Add_Task+0x8e>
			}
			//add new task into current position
			SCH_task_G[newTaskIndex].pTask = pFunction;
 8001c14:	7ffa      	ldrb	r2, [r7, #31]
 8001c16:	4968      	ldr	r1, [pc, #416]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].Delay = newDelay;
 8001c26:	7ffa      	ldrb	r2, [r7, #31]
 8001c28:	4963      	ldr	r1, [pc, #396]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	440b      	add	r3, r1
 8001c34:	3304      	adds	r3, #4
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].Period = period;
 8001c3a:	7ffa      	ldrb	r2, [r7, #31]
 8001c3c:	495e      	ldr	r1, [pc, #376]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c3e:	4613      	mov	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	440b      	add	r3, r1
 8001c48:	3308      	adds	r3, #8
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].Task_ID = getNewTaskID();
 8001c4e:	7ffc      	ldrb	r4, [r7, #31]
 8001c50:	f7ff feb6 	bl	80019c0 <getNewTaskID>
 8001c54:	4602      	mov	r2, r0
 8001c56:	4958      	ldr	r1, [pc, #352]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c58:	4623      	mov	r3, r4
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4423      	add	r3, r4
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3310      	adds	r3, #16
 8001c64:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].RunMe = 0;
 8001c66:	7ffa      	ldrb	r2, [r7, #31]
 8001c68:	4953      	ldr	r1, [pc, #332]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	440b      	add	r3, r1
 8001c74:	330c      	adds	r3, #12
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]

			//set RUMME flag
			if(SCH_task_G[newTaskIndex].Delay == 0){
 8001c7a:	7ffa      	ldrb	r2, [r7, #31]
 8001c7c:	494e      	ldr	r1, [pc, #312]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	3304      	adds	r3, #4
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10a      	bne.n	8001ca6 <SCH_Add_Task+0x1ea>
				SCH_task_G[newTaskIndex].RunMe = 1;
 8001c90:	7ffa      	ldrb	r2, [r7, #31]
 8001c92:	4949      	ldr	r1, [pc, #292]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001c94:	4613      	mov	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	4413      	add	r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	330c      	adds	r3, #12
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
 8001ca4:	e009      	b.n	8001cba <SCH_Add_Task+0x1fe>
			}
			else{
				SCH_task_G[newTaskIndex].RunMe = 0;
 8001ca6:	7ffa      	ldrb	r2, [r7, #31]
 8001ca8:	4943      	ldr	r1, [pc, #268]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	330c      	adds	r3, #12
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
			}
			return SCH_task_G[newTaskIndex].Task_ID;
 8001cba:	7ffa      	ldrb	r2, [r7, #31]
 8001cbc:	493e      	ldr	r1, [pc, #248]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	3310      	adds	r3, #16
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	e070      	b.n	8001db0 <SCH_Add_Task+0x2f4>
		}
		//sumdelay <= delay, chen cuoi mang
		else if(SCH_task_G[newTaskIndex].pTask == NULL){
 8001cce:	7ffa      	ldrb	r2, [r7, #31]
 8001cd0:	4939      	ldr	r1, [pc, #228]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d15e      	bne.n	8001da0 <SCH_Add_Task+0x2e4>
			SCH_task_G[newTaskIndex].pTask = pFunction;
 8001ce2:	7ffa      	ldrb	r2, [r7, #31]
 8001ce4:	4934      	ldr	r1, [pc, #208]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	440b      	add	r3, r1
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].Delay = delay - sumDelay;
 8001cf4:	7ffa      	ldrb	r2, [r7, #31]
 8001cf6:	68b9      	ldr	r1, [r7, #8]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	1ac9      	subs	r1, r1, r3
 8001cfc:	482e      	ldr	r0, [pc, #184]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4403      	add	r3, r0
 8001d08:	3304      	adds	r3, #4
 8001d0a:	6019      	str	r1, [r3, #0]
			SCH_task_G[newTaskIndex].Period = period;
 8001d0c:	7ffa      	ldrb	r2, [r7, #31]
 8001d0e:	492a      	ldr	r1, [pc, #168]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].Task_ID = getNewTaskID();
 8001d20:	7ffc      	ldrb	r4, [r7, #31]
 8001d22:	f7ff fe4d 	bl	80019c0 <getNewTaskID>
 8001d26:	4602      	mov	r2, r0
 8001d28:	4923      	ldr	r1, [pc, #140]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d2a:	4623      	mov	r3, r4
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4423      	add	r3, r4
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	440b      	add	r3, r1
 8001d34:	3310      	adds	r3, #16
 8001d36:	601a      	str	r2, [r3, #0]
			SCH_task_G[newTaskIndex].RunMe = 0;
 8001d38:	7ffa      	ldrb	r2, [r7, #31]
 8001d3a:	491f      	ldr	r1, [pc, #124]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	330c      	adds	r3, #12
 8001d48:	2200      	movs	r2, #0
 8001d4a:	701a      	strb	r2, [r3, #0]

			//set RUNME flag
			if(SCH_task_G[newTaskIndex].Delay == 0){
 8001d4c:	7ffa      	ldrb	r2, [r7, #31]
 8001d4e:	491a      	ldr	r1, [pc, #104]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d50:	4613      	mov	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d10a      	bne.n	8001d78 <SCH_Add_Task+0x2bc>
				SCH_task_G[newTaskIndex].RunMe = 1;
 8001d62:	7ffa      	ldrb	r2, [r7, #31]
 8001d64:	4914      	ldr	r1, [pc, #80]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	330c      	adds	r3, #12
 8001d72:	2201      	movs	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
 8001d76:	e009      	b.n	8001d8c <SCH_Add_Task+0x2d0>
			}
			else{
				SCH_task_G[newTaskIndex].RunMe = 0;
 8001d78:	7ffa      	ldrb	r2, [r7, #31]
 8001d7a:	490f      	ldr	r1, [pc, #60]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4413      	add	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	330c      	adds	r3, #12
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
			}
			return SCH_task_G[newTaskIndex].Task_ID;
 8001d8c:	7ffa      	ldrb	r2, [r7, #31]
 8001d8e:	490a      	ldr	r1, [pc, #40]	; (8001db8 <SCH_Add_Task+0x2fc>)
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	440b      	add	r3, r1
 8001d9a:	3310      	adds	r3, #16
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	e007      	b.n	8001db0 <SCH_Add_Task+0x2f4>
	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++){
 8001da0:	7ffb      	ldrb	r3, [r7, #31]
 8001da2:	3301      	adds	r3, #1
 8001da4:	77fb      	strb	r3, [r7, #31]
 8001da6:	7ffb      	ldrb	r3, [r7, #31]
 8001da8:	2b09      	cmp	r3, #9
 8001daa:	f67f ae96 	bls.w	8001ada <SCH_Add_Task+0x1e>
		}
	}
	// full array
	return NO_TASK_ID;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3724      	adds	r7, #36	; 0x24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd90      	pop	{r4, r7, pc}
 8001db8:	20000240 	.word	0x20000240

08001dbc <SCH_Dispatch_Tasks>:

//Dispatch task function ----- O(1)
void SCH_Dispatch_Tasks(void){
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
	if(SCH_task_G[0].RunMe > 0){
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <SCH_Dispatch_Tasks+0x4c>)
 8001dc4:	7b1b      	ldrb	r3, [r3, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d019      	beq.n	8001dfe <SCH_Dispatch_Tasks+0x42>
		(*SCH_task_G[0].pTask)();
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <SCH_Dispatch_Tasks+0x4c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4798      	blx	r3
		SCH_task_G[0].RunMe = 0;
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <SCH_Dispatch_Tasks+0x4c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	731a      	strb	r2, [r3, #12]

		sTask currentTask = SCH_task_G[0];
 8001dd6:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <SCH_Dispatch_Tasks+0x4c>)
 8001dd8:	1d3c      	adds	r4, r7, #4
 8001dda:	461d      	mov	r5, r3
 8001ddc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001de0:	682b      	ldr	r3, [r5, #0]
 8001de2:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(currentTask.Task_ID);
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 f810 	bl	8001e0c <SCH_Delete_Task>

		//add period task back to array
		if(currentTask.Period != 0){
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(currentTask.pTask, currentTask.Period, currentTask.Period);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68f9      	ldr	r1, [r7, #12]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fe5f 	bl	8001abc <SCH_Add_Task>
		}
	}
}
 8001dfe:	bf00      	nop
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bdb0      	pop	{r4, r5, r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000240 	.word	0x20000240

08001e0c <SCH_Delete_Task>:
//Delete task function ----- O(n^2)
uint32_t SCH_Delete_Task(uint32_t task_ID){
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	uint8_t task_Index;
	uint8_t temp_Index;
	//check valid taskID
	if(task_ID == NO_TASK_ID) return NO_TASK_ID;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <SCH_Delete_Task+0x12>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e0dd      	b.n	8001fda <SCH_Delete_Task+0x1ce>

	for(task_Index = 0; task_Index < SCH_MAX_TASKS; task_Index++){
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	e0d5      	b.n	8001fd0 <SCH_Delete_Task+0x1c4>
		if(SCH_task_G[task_Index].Task_ID == task_ID){
 8001e24:	7bfa      	ldrb	r2, [r7, #15]
 8001e26:	496f      	ldr	r1, [pc, #444]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	440b      	add	r3, r1
 8001e32:	3310      	adds	r3, #16
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	f040 80c6 	bne.w	8001fca <SCH_Delete_Task+0x1be>
			//sum delay of deleted tasks
			if(task_Index < SCH_MAX_TASKS - 1){
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d828      	bhi.n	8001e96 <SCH_Delete_Task+0x8a>
				if(SCH_task_G[task_Index + 1].pTask != NULL){
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	4966      	ldr	r1, [pc, #408]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	440b      	add	r3, r1
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d01d      	beq.n	8001e96 <SCH_Delete_Task+0x8a>
					SCH_task_G[task_Index + 1].Delay += SCH_task_G[task_Index].Delay;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	4961      	ldr	r1, [pc, #388]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	3304      	adds	r3, #4
 8001e6c:	6819      	ldr	r1, [r3, #0]
 8001e6e:	7bfa      	ldrb	r2, [r7, #15]
 8001e70:	485c      	ldr	r0, [pc, #368]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4403      	add	r3, r0
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	7bfa      	ldrb	r2, [r7, #15]
 8001e82:	3201      	adds	r2, #1
 8001e84:	4419      	add	r1, r3
 8001e86:	4857      	ldr	r0, [pc, #348]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001e88:	4613      	mov	r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4403      	add	r3, r0
 8001e92:	3304      	adds	r3, #4
 8001e94:	6019      	str	r1, [r3, #0]
				}
			}
			//shift task
			for(temp_Index = task_Index; temp_Index < SCH_MAX_TASKS - 1; temp_Index++){
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	73bb      	strb	r3, [r7, #14]
 8001e9a:	e060      	b.n	8001f5e <SCH_Delete_Task+0x152>
				SCH_task_G[temp_Index].Delay = SCH_task_G[temp_Index + 1].Delay;
 8001e9c:	7bbb      	ldrb	r3, [r7, #14]
 8001e9e:	1c59      	adds	r1, r3, #1
 8001ea0:	7bba      	ldrb	r2, [r7, #14]
 8001ea2:	4850      	ldr	r0, [pc, #320]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4403      	add	r3, r0
 8001eae:	3304      	adds	r3, #4
 8001eb0:	6819      	ldr	r1, [r3, #0]
 8001eb2:	484c      	ldr	r0, [pc, #304]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4403      	add	r3, r0
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	6019      	str	r1, [r3, #0]
				SCH_task_G[temp_Index].Period = SCH_task_G[temp_Index + 1].Period;
 8001ec2:	7bbb      	ldrb	r3, [r7, #14]
 8001ec4:	1c59      	adds	r1, r3, #1
 8001ec6:	7bba      	ldrb	r2, [r7, #14]
 8001ec8:	4846      	ldr	r0, [pc, #280]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001eca:	460b      	mov	r3, r1
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	440b      	add	r3, r1
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4403      	add	r3, r0
 8001ed4:	3308      	adds	r3, #8
 8001ed6:	6819      	ldr	r1, [r3, #0]
 8001ed8:	4842      	ldr	r0, [pc, #264]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001eda:	4613      	mov	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4403      	add	r3, r0
 8001ee4:	3308      	adds	r3, #8
 8001ee6:	6019      	str	r1, [r3, #0]
				SCH_task_G[temp_Index].RunMe = SCH_task_G[temp_Index + 1].RunMe;
 8001ee8:	7bbb      	ldrb	r3, [r7, #14]
 8001eea:	1c59      	adds	r1, r3, #1
 8001eec:	7bba      	ldrb	r2, [r7, #14]
 8001eee:	483d      	ldr	r0, [pc, #244]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4403      	add	r3, r0
 8001efa:	330c      	adds	r3, #12
 8001efc:	7818      	ldrb	r0, [r3, #0]
 8001efe:	4939      	ldr	r1, [pc, #228]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	440b      	add	r3, r1
 8001f0a:	330c      	adds	r3, #12
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	701a      	strb	r2, [r3, #0]
				SCH_task_G[temp_Index].pTask = SCH_task_G[temp_Index + 1].pTask;
 8001f10:	7bbb      	ldrb	r3, [r7, #14]
 8001f12:	1c59      	adds	r1, r3, #1
 8001f14:	7bba      	ldrb	r2, [r7, #14]
 8001f16:	4833      	ldr	r0, [pc, #204]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f18:	460b      	mov	r3, r1
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4403      	add	r3, r0
 8001f22:	6819      	ldr	r1, [r3, #0]
 8001f24:	482f      	ldr	r0, [pc, #188]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4403      	add	r3, r0
 8001f30:	6019      	str	r1, [r3, #0]
				SCH_task_G[temp_Index].Task_ID = SCH_task_G[temp_Index + 1].Task_ID;
 8001f32:	7bbb      	ldrb	r3, [r7, #14]
 8001f34:	1c59      	adds	r1, r3, #1
 8001f36:	7bba      	ldrb	r2, [r7, #14]
 8001f38:	482a      	ldr	r0, [pc, #168]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4403      	add	r3, r0
 8001f44:	3310      	adds	r3, #16
 8001f46:	6819      	ldr	r1, [r3, #0]
 8001f48:	4826      	ldr	r0, [pc, #152]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4403      	add	r3, r0
 8001f54:	3310      	adds	r3, #16
 8001f56:	6019      	str	r1, [r3, #0]
			for(temp_Index = task_Index; temp_Index < SCH_MAX_TASKS - 1; temp_Index++){
 8001f58:	7bbb      	ldrb	r3, [r7, #14]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	73bb      	strb	r3, [r7, #14]
 8001f5e:	7bbb      	ldrb	r3, [r7, #14]
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d99b      	bls.n	8001e9c <SCH_Delete_Task+0x90>
			}

			//set init task
			SCH_task_G[temp_Index].pTask = NULL;
 8001f64:	7bba      	ldrb	r2, [r7, #14]
 8001f66:	491f      	ldr	r1, [pc, #124]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f68:	4613      	mov	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
			SCH_task_G[temp_Index].Delay = 0;
 8001f76:	7bba      	ldrb	r2, [r7, #14]
 8001f78:	491a      	ldr	r1, [pc, #104]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	3304      	adds	r3, #4
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
			SCH_task_G[temp_Index].Period = 0;
 8001f8a:	7bba      	ldrb	r2, [r7, #14]
 8001f8c:	4915      	ldr	r1, [pc, #84]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	3308      	adds	r3, #8
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
			SCH_task_G[temp_Index].RunMe = 0;
 8001f9e:	7bba      	ldrb	r2, [r7, #14]
 8001fa0:	4910      	ldr	r1, [pc, #64]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	330c      	adds	r3, #12
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
			SCH_task_G[temp_Index].Task_ID = NO_TASK_ID;
 8001fb2:	7bba      	ldrb	r2, [r7, #14]
 8001fb4:	490b      	ldr	r1, [pc, #44]	; (8001fe4 <SCH_Delete_Task+0x1d8>)
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	3310      	adds	r3, #16
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]

			return task_ID;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	e007      	b.n	8001fda <SCH_Delete_Task+0x1ce>
	for(task_Index = 0; task_Index < SCH_MAX_TASKS; task_Index++){
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	73fb      	strb	r3, [r7, #15]
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	2b09      	cmp	r3, #9
 8001fd4:	f67f af26 	bls.w	8001e24 <SCH_Delete_Task+0x18>
		}
	}
	return NO_TASK_ID;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	20000240 	.word	0x20000240

08001fe8 <setTimer>:

int timer_counter[NumOfTimer] = {0};
int timer_flag[NumOfTimer] = {0};
int TICK = 10;

void setTimer(int index, int duration){
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TICK;
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <setTimer+0x30>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001ffc:	4907      	ldr	r1, [pc, #28]	; (800201c <setTimer+0x34>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8002004:	4a06      	ldr	r2, [pc, #24]	; (8002020 <setTimer+0x38>)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2100      	movs	r1, #0
 800200a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	2000006c 	.word	0x2000006c
 800201c:	200000cc 	.word	0x200000cc
 8002020:	2000015c 	.word	0x2000015c

08002024 <subTimerRun>:

void subTimerRun(int index){
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 800202c:	4a0f      	ldr	r2, [pc, #60]	; (800206c <subTimerRun+0x48>)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002034:	2b00      	cmp	r3, #0
 8002036:	dd13      	ble.n	8002060 <subTimerRun+0x3c>
		timer_counter[index]--;
 8002038:	4a0c      	ldr	r2, [pc, #48]	; (800206c <subTimerRun+0x48>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002040:	1e5a      	subs	r2, r3, #1
 8002042:	490a      	ldr	r1, [pc, #40]	; (800206c <subTimerRun+0x48>)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 800204a:	4a08      	ldr	r2, [pc, #32]	; (800206c <subTimerRun+0x48>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002052:	2b00      	cmp	r3, #0
 8002054:	dc04      	bgt.n	8002060 <subTimerRun+0x3c>
			timer_flag[index] = 1;
 8002056:	4a06      	ldr	r2, [pc, #24]	; (8002070 <subTimerRun+0x4c>)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2101      	movs	r1, #1
 800205c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	200000cc 	.word	0x200000cc
 8002070:	2000015c 	.word	0x2000015c

08002074 <timerRun>:
void timerRun(){
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
	subTimerRun(0);//led blinky
 8002078:	2000      	movs	r0, #0
 800207a:	f7ff ffd3 	bl	8002024 <subTimerRun>
	subTimerRun(1);//FSM_automatic_run_0 led
 800207e:	2001      	movs	r0, #1
 8002080:	f7ff ffd0 	bl	8002024 <subTimerRun>
	subTimerRun(2);//FSM_automatic_run_1 led
 8002084:	2002      	movs	r0, #2
 8002086:	f7ff ffcd 	bl	8002024 <subTimerRun>
	subTimerRun(4);//counter led_timer_0
 800208a:	2004      	movs	r0, #4
 800208c:	f7ff ffca 	bl	8002024 <subTimerRun>
	subTimerRun(5);//display 7SEG_0
 8002090:	2005      	movs	r0, #5
 8002092:	f7ff ffc7 	bl	8002024 <subTimerRun>
	subTimerRun(6);//display 7SEG_1
 8002096:	2006      	movs	r0, #6
 8002098:	f7ff ffc4 	bl	8002024 <subTimerRun>
	subTimerRun(7);//counter led_timer_1
 800209c:	2007      	movs	r0, #7
 800209e:	f7ff ffc1 	bl	8002024 <subTimerRun>
	subTimerRun(8);//modify red led_0
 80020a2:	2008      	movs	r0, #8
 80020a4:	f7ff ffbe 	bl	8002024 <subTimerRun>
	subTimerRun(9);//modify red led_1
 80020a8:	2009      	movs	r0, #9
 80020aa:	f7ff ffbb 	bl	8002024 <subTimerRun>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020ba:	4b15      	ldr	r3, [pc, #84]	; (8002110 <HAL_MspInit+0x5c>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	4a14      	ldr	r2, [pc, #80]	; (8002110 <HAL_MspInit+0x5c>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6193      	str	r3, [r2, #24]
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_MspInit+0x5c>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <HAL_MspInit+0x5c>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	4a0e      	ldr	r2, [pc, #56]	; (8002110 <HAL_MspInit+0x5c>)
 80020d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020dc:	61d3      	str	r3, [r2, #28]
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <HAL_MspInit+0x5c>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_MspInit+0x60>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <HAL_MspInit+0x60>)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002106:	bf00      	nop
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	40021000 	.word	0x40021000
 8002114:	40010000 	.word	0x40010000

08002118 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002128:	d113      	bne.n	8002152 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800212a:	4b0c      	ldr	r3, [pc, #48]	; (800215c <HAL_TIM_Base_MspInit+0x44>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	4a0b      	ldr	r2, [pc, #44]	; (800215c <HAL_TIM_Base_MspInit+0x44>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	61d3      	str	r3, [r2, #28]
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_TIM_Base_MspInit+0x44>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	2100      	movs	r1, #0
 8002146:	201c      	movs	r0, #28
 8002148:	f000 fadd 	bl	8002706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800214c:	201c      	movs	r0, #28
 800214e:	f000 faf6 	bl	800273e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40021000 	.word	0x40021000

08002160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002164:	e7fe      	b.n	8002164 <NMI_Handler+0x4>

08002166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800216a:	e7fe      	b.n	800216a <HardFault_Handler+0x4>

0800216c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002170:	e7fe      	b.n	8002170 <MemManage_Handler+0x4>

08002172 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <BusFault_Handler+0x4>

08002178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <UsageFault_Handler+0x4>

0800217e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr

0800218a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	bc80      	pop	{r7}
 8002194:	4770      	bx	lr

08002196 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr

080021a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021a6:	f000 f9bb 	bl	8002520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021b4:	4802      	ldr	r0, [pc, #8]	; (80021c0 <TIM2_IRQHandler+0x10>)
 80021b6:	f001 f917 	bl	80033e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	200001f8 	.word	0x200001f8

080021c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <setRed_0>:
 *      Author: tntam
 */

#include "traffic_light.h"

void setRed_0(){
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2140      	movs	r1, #64	; 0x40
 80021d8:	4807      	ldr	r0, [pc, #28]	; (80021f8 <setRed_0+0x28>)
 80021da:	f000 fc5c 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 80021de:	2201      	movs	r2, #1
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <setRed_0+0x28>)
 80021e4:	f000 fc57 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 80021e8:	2201      	movs	r2, #1
 80021ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ee:	4802      	ldr	r0, [pc, #8]	; (80021f8 <setRed_0+0x28>)
 80021f0:	f000 fc51 	bl	8002a96 <HAL_GPIO_WritePin>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40010800 	.word	0x40010800

080021fc <setYellow_0>:
void setYellow_0(){
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8002200:	2201      	movs	r2, #1
 8002202:	2140      	movs	r1, #64	; 0x40
 8002204:	4807      	ldr	r0, [pc, #28]	; (8002224 <setYellow_0+0x28>)
 8002206:	f000 fc46 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	2180      	movs	r1, #128	; 0x80
 800220e:	4805      	ldr	r0, [pc, #20]	; (8002224 <setYellow_0+0x28>)
 8002210:	f000 fc41 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8002214:	2201      	movs	r2, #1
 8002216:	f44f 7180 	mov.w	r1, #256	; 0x100
 800221a:	4802      	ldr	r0, [pc, #8]	; (8002224 <setYellow_0+0x28>)
 800221c:	f000 fc3b 	bl	8002a96 <HAL_GPIO_WritePin>
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40010800 	.word	0x40010800

08002228 <setGreen_0>:
void setGreen_0(){
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 800222c:	2201      	movs	r2, #1
 800222e:	2140      	movs	r1, #64	; 0x40
 8002230:	4807      	ldr	r0, [pc, #28]	; (8002250 <setGreen_0+0x28>)
 8002232:	f000 fc30 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8002236:	2201      	movs	r2, #1
 8002238:	2180      	movs	r1, #128	; 0x80
 800223a:	4805      	ldr	r0, [pc, #20]	; (8002250 <setGreen_0+0x28>)
 800223c:	f000 fc2b 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8002240:	2200      	movs	r2, #0
 8002242:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002246:	4802      	ldr	r0, [pc, #8]	; (8002250 <setGreen_0+0x28>)
 8002248:	f000 fc25 	bl	8002a96 <HAL_GPIO_WritePin>
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40010800 	.word	0x40010800

08002254 <setRed_1>:

void setRed_1(){
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800225e:	4808      	ldr	r0, [pc, #32]	; (8002280 <setRed_1+0x2c>)
 8002260:	f000 fc19 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8002264:	2201      	movs	r2, #1
 8002266:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800226a:	4805      	ldr	r0, [pc, #20]	; (8002280 <setRed_1+0x2c>)
 800226c:	f000 fc13 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8002270:	2201      	movs	r2, #1
 8002272:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002276:	4802      	ldr	r0, [pc, #8]	; (8002280 <setRed_1+0x2c>)
 8002278:	f000 fc0d 	bl	8002a96 <HAL_GPIO_WritePin>
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40010800 	.word	0x40010800

08002284 <setYellow_1>:
void setYellow_1(){
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8002288:	2201      	movs	r2, #1
 800228a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800228e:	4808      	ldr	r0, [pc, #32]	; (80022b0 <setYellow_1+0x2c>)
 8002290:	f000 fc01 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800229a:	4805      	ldr	r0, [pc, #20]	; (80022b0 <setYellow_1+0x2c>)
 800229c:	f000 fbfb 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a6:	4802      	ldr	r0, [pc, #8]	; (80022b0 <setYellow_1+0x2c>)
 80022a8:	f000 fbf5 	bl	8002a96 <HAL_GPIO_WritePin>
}
 80022ac:	bf00      	nop
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40010800 	.word	0x40010800

080022b4 <setGreen_1>:
void setGreen_1(){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 80022b8:	2201      	movs	r2, #1
 80022ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022be:	4808      	ldr	r0, [pc, #32]	; (80022e0 <setGreen_1+0x2c>)
 80022c0:	f000 fbe9 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 80022c4:	2201      	movs	r2, #1
 80022c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <setGreen_1+0x2c>)
 80022cc:	f000 fbe3 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 80022d0:	2200      	movs	r2, #0
 80022d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022d6:	4802      	ldr	r0, [pc, #8]	; (80022e0 <setGreen_1+0x2c>)
 80022d8:	f000 fbdd 	bl	8002a96 <HAL_GPIO_WritePin>
}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40010800 	.word	0x40010800

080022e4 <Modify_RedLed_0>:

//TIMER 8
void Modify_RedLed_0(){
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 80022e8:	2140      	movs	r1, #64	; 0x40
 80022ea:	4808      	ldr	r0, [pc, #32]	; (800230c <Modify_RedLed_0+0x28>)
 80022ec:	f000 fbeb 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	4805      	ldr	r0, [pc, #20]	; (800230c <Modify_RedLed_0+0x28>)
 80022f6:	f000 fbce 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 80022fa:	2201      	movs	r2, #1
 80022fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002300:	4802      	ldr	r0, [pc, #8]	; (800230c <Modify_RedLed_0+0x28>)
 8002302:	f000 fbc8 	bl	8002a96 <HAL_GPIO_WritePin>
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40010800 	.word	0x40010800

08002310 <Modify_YellowLed_0>:
void Modify_YellowLed_0(){
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	4808      	ldr	r0, [pc, #32]	; (8002338 <Modify_YellowLed_0+0x28>)
 8002318:	f000 fbd5 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 800231c:	2201      	movs	r2, #1
 800231e:	2140      	movs	r1, #64	; 0x40
 8002320:	4805      	ldr	r0, [pc, #20]	; (8002338 <Modify_YellowLed_0+0x28>)
 8002322:	f000 fbb8 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8002326:	2201      	movs	r2, #1
 8002328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800232c:	4802      	ldr	r0, [pc, #8]	; (8002338 <Modify_YellowLed_0+0x28>)
 800232e:	f000 fbb2 	bl	8002a96 <HAL_GPIO_WritePin>
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40010800 	.word	0x40010800

0800233c <Modify_GreenLed_0>:
void Modify_GreenLed_0(){
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8002340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002344:	4807      	ldr	r0, [pc, #28]	; (8002364 <Modify_GreenLed_0+0x28>)
 8002346:	f000 fbbe 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 800234a:	2201      	movs	r2, #1
 800234c:	2140      	movs	r1, #64	; 0x40
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <Modify_GreenLed_0+0x28>)
 8002350:	f000 fba1 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8002354:	2201      	movs	r2, #1
 8002356:	2180      	movs	r1, #128	; 0x80
 8002358:	4802      	ldr	r0, [pc, #8]	; (8002364 <Modify_GreenLed_0+0x28>)
 800235a:	f000 fb9c 	bl	8002a96 <HAL_GPIO_WritePin>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40010800 	.word	0x40010800

08002368 <Modify_RedLed_1>:

//TIMER 8
void Modify_RedLed_1(){
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 800236c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002370:	4808      	ldr	r0, [pc, #32]	; (8002394 <Modify_RedLed_1+0x2c>)
 8002372:	f000 fba8 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8002376:	2201      	movs	r2, #1
 8002378:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800237c:	4805      	ldr	r0, [pc, #20]	; (8002394 <Modify_RedLed_1+0x2c>)
 800237e:	f000 fb8a 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8002382:	2201      	movs	r2, #1
 8002384:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <Modify_RedLed_1+0x2c>)
 800238a:	f000 fb84 	bl	8002a96 <HAL_GPIO_WritePin>
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40010800 	.word	0x40010800

08002398 <Modify_YellowLed_1>:
void Modify_YellowLed_1(){
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 800239c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023a0:	4808      	ldr	r0, [pc, #32]	; (80023c4 <Modify_YellowLed_1+0x2c>)
 80023a2:	f000 fb90 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 80023a6:	2201      	movs	r2, #1
 80023a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023ac:	4805      	ldr	r0, [pc, #20]	; (80023c4 <Modify_YellowLed_1+0x2c>)
 80023ae:	f000 fb72 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 80023b2:	2201      	movs	r2, #1
 80023b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023b8:	4802      	ldr	r0, [pc, #8]	; (80023c4 <Modify_YellowLed_1+0x2c>)
 80023ba:	f000 fb6c 	bl	8002a96 <HAL_GPIO_WritePin>
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40010800 	.word	0x40010800

080023c8 <Modify_GreenLed_1>:
void Modify_GreenLed_1(){
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 80023cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023d0:	4808      	ldr	r0, [pc, #32]	; (80023f4 <Modify_GreenLed_1+0x2c>)
 80023d2:	f000 fb78 	bl	8002ac6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 80023d6:	2201      	movs	r2, #1
 80023d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023dc:	4805      	ldr	r0, [pc, #20]	; (80023f4 <Modify_GreenLed_1+0x2c>)
 80023de:	f000 fb5a 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 80023e2:	2201      	movs	r2, #1
 80023e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023e8:	4802      	ldr	r0, [pc, #8]	; (80023f4 <Modify_GreenLed_1+0x2c>)
 80023ea:	f000 fb54 	bl	8002a96 <HAL_GPIO_WritePin>
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40010800 	.word	0x40010800

080023f8 <reset_All_Led>:

void reset_All_Led(){
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 80023fc:	2201      	movs	r2, #1
 80023fe:	2140      	movs	r1, #64	; 0x40
 8002400:	4810      	ldr	r0, [pc, #64]	; (8002444 <reset_All_Led+0x4c>)
 8002402:	f000 fb48 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8002406:	2201      	movs	r2, #1
 8002408:	2180      	movs	r1, #128	; 0x80
 800240a:	480e      	ldr	r0, [pc, #56]	; (8002444 <reset_All_Led+0x4c>)
 800240c:	f000 fb43 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8002410:	2201      	movs	r2, #1
 8002412:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002416:	480b      	ldr	r0, [pc, #44]	; (8002444 <reset_All_Led+0x4c>)
 8002418:	f000 fb3d 	bl	8002a96 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 800241c:	2201      	movs	r2, #1
 800241e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002422:	4808      	ldr	r0, [pc, #32]	; (8002444 <reset_All_Led+0x4c>)
 8002424:	f000 fb37 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8002428:	2201      	movs	r2, #1
 800242a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800242e:	4805      	ldr	r0, [pc, #20]	; (8002444 <reset_All_Led+0x4c>)
 8002430:	f000 fb31 	bl	8002a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8002434:	2201      	movs	r2, #1
 8002436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800243a:	4802      	ldr	r0, [pc, #8]	; (8002444 <reset_All_Led+0x4c>)
 800243c:	f000 fb2b 	bl	8002a96 <HAL_GPIO_WritePin>
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40010800 	.word	0x40010800

08002448 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002448:	f7ff febc 	bl	80021c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800244c:	480b      	ldr	r0, [pc, #44]	; (800247c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800244e:	490c      	ldr	r1, [pc, #48]	; (8002480 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002450:	4a0c      	ldr	r2, [pc, #48]	; (8002484 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002454:	e002      	b.n	800245c <LoopCopyDataInit>

08002456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800245a:	3304      	adds	r3, #4

0800245c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800245c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800245e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002460:	d3f9      	bcc.n	8002456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002462:	4a09      	ldr	r2, [pc, #36]	; (8002488 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002464:	4c09      	ldr	r4, [pc, #36]	; (800248c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002468:	e001      	b.n	800246e <LoopFillZerobss>

0800246a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800246a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800246c:	3204      	adds	r2, #4

0800246e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800246e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002470:	d3fb      	bcc.n	800246a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002472:	f001 faf9 	bl	8003a68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002476:	f7ff f957 	bl	8001728 <main>
  bx lr
 800247a:	4770      	bx	lr
  ldr r0, =_sdata
 800247c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002480:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002484:	08003b04 	.word	0x08003b04
  ldr r2, =_sbss
 8002488:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800248c:	2000030c 	.word	0x2000030c

08002490 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002490:	e7fe      	b.n	8002490 <ADC1_2_IRQHandler>
	...

08002494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <HAL_Init+0x28>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_Init+0x28>)
 800249e:	f043 0310 	orr.w	r3, r3, #16
 80024a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a4:	2003      	movs	r0, #3
 80024a6:	f000 f923 	bl	80026f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024aa:	200f      	movs	r0, #15
 80024ac:	f000 f808 	bl	80024c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b0:	f7ff fe00 	bl	80020b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40022000 	.word	0x40022000

080024c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c8:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_InitTick+0x54>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4b12      	ldr	r3, [pc, #72]	; (8002518 <HAL_InitTick+0x58>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	4619      	mov	r1, r3
 80024d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024da:	fbb2 f3f3 	udiv	r3, r2, r3
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 f93b 	bl	800275a <HAL_SYSTICK_Config>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e00e      	b.n	800250c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b0f      	cmp	r3, #15
 80024f2:	d80a      	bhi.n	800250a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f4:	2200      	movs	r2, #0
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295
 80024fc:	f000 f903 	bl	8002706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002500:	4a06      	ldr	r2, [pc, #24]	; (800251c <HAL_InitTick+0x5c>)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	e000      	b.n	800250c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000070 	.word	0x20000070
 8002518:	20000078 	.word	0x20000078
 800251c:	20000074 	.word	0x20000074

08002520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <HAL_IncTick+0x1c>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <HAL_IncTick+0x20>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4413      	add	r3, r2
 8002530:	4a03      	ldr	r2, [pc, #12]	; (8002540 <HAL_IncTick+0x20>)
 8002532:	6013      	str	r3, [r2, #0]
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	20000078 	.word	0x20000078
 8002540:	20000308 	.word	0x20000308

08002544 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return uwTick;
 8002548:	4b02      	ldr	r3, [pc, #8]	; (8002554 <HAL_GetTick+0x10>)
 800254a:	681b      	ldr	r3, [r3, #0]
}
 800254c:	4618      	mov	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr
 8002554:	20000308 	.word	0x20000308

08002558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <__NVIC_SetPriorityGrouping+0x44>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002574:	4013      	ands	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800258a:	4a04      	ldr	r2, [pc, #16]	; (800259c <__NVIC_SetPriorityGrouping+0x44>)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	60d3      	str	r3, [r2, #12]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a4:	4b04      	ldr	r3, [pc, #16]	; (80025b8 <__NVIC_GetPriorityGrouping+0x18>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	0a1b      	lsrs	r3, r3, #8
 80025aa:	f003 0307 	and.w	r3, r3, #7
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	db0b      	blt.n	80025e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	f003 021f 	and.w	r2, r3, #31
 80025d4:	4906      	ldr	r1, [pc, #24]	; (80025f0 <__NVIC_EnableIRQ+0x34>)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	2001      	movs	r0, #1
 80025de:	fa00 f202 	lsl.w	r2, r0, r2
 80025e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	; (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	; (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	; 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026bc:	d301      	bcc.n	80026c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026be:	2301      	movs	r3, #1
 80026c0:	e00f      	b.n	80026e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c2:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <SysTick_Config+0x40>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ca:	210f      	movs	r1, #15
 80026cc:	f04f 30ff 	mov.w	r0, #4294967295
 80026d0:	f7ff ff90 	bl	80025f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <SysTick_Config+0x40>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026da:	4b04      	ldr	r3, [pc, #16]	; (80026ec <SysTick_Config+0x40>)
 80026dc:	2207      	movs	r2, #7
 80026de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	e000e010 	.word	0xe000e010

080026f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f7ff ff2d 	bl	8002558 <__NVIC_SetPriorityGrouping>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002706:	b580      	push	{r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af00      	add	r7, sp, #0
 800270c:	4603      	mov	r3, r0
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002718:	f7ff ff42 	bl	80025a0 <__NVIC_GetPriorityGrouping>
 800271c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	68b9      	ldr	r1, [r7, #8]
 8002722:	6978      	ldr	r0, [r7, #20]
 8002724:	f7ff ff90 	bl	8002648 <NVIC_EncodePriority>
 8002728:	4602      	mov	r2, r0
 800272a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff5f 	bl	80025f4 <__NVIC_SetPriority>
}
 8002736:	bf00      	nop
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	4603      	mov	r3, r0
 8002746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff35 	bl	80025bc <__NVIC_EnableIRQ>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff ffa2 	bl	80026ac <SysTick_Config>
 8002768:	4603      	mov	r3, r0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002774:	b480      	push	{r7}
 8002776:	b08b      	sub	sp, #44	; 0x2c
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800277e:	2300      	movs	r3, #0
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002786:	e148      	b.n	8002a1a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002788:	2201      	movs	r2, #1
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	69fa      	ldr	r2, [r7, #28]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	f040 8137 	bne.w	8002a14 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4aa3      	ldr	r2, [pc, #652]	; (8002a38 <HAL_GPIO_Init+0x2c4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d05e      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027b0:	4aa1      	ldr	r2, [pc, #644]	; (8002a38 <HAL_GPIO_Init+0x2c4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d875      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027b6:	4aa1      	ldr	r2, [pc, #644]	; (8002a3c <HAL_GPIO_Init+0x2c8>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d058      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027bc:	4a9f      	ldr	r2, [pc, #636]	; (8002a3c <HAL_GPIO_Init+0x2c8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d86f      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027c2:	4a9f      	ldr	r2, [pc, #636]	; (8002a40 <HAL_GPIO_Init+0x2cc>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d052      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027c8:	4a9d      	ldr	r2, [pc, #628]	; (8002a40 <HAL_GPIO_Init+0x2cc>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d869      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027ce:	4a9d      	ldr	r2, [pc, #628]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d04c      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027d4:	4a9b      	ldr	r2, [pc, #620]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d863      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027da:	4a9b      	ldr	r2, [pc, #620]	; (8002a48 <HAL_GPIO_Init+0x2d4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d046      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027e0:	4a99      	ldr	r2, [pc, #612]	; (8002a48 <HAL_GPIO_Init+0x2d4>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d85d      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027e6:	2b12      	cmp	r3, #18
 80027e8:	d82a      	bhi.n	8002840 <HAL_GPIO_Init+0xcc>
 80027ea:	2b12      	cmp	r3, #18
 80027ec:	d859      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027ee:	a201      	add	r2, pc, #4	; (adr r2, 80027f4 <HAL_GPIO_Init+0x80>)
 80027f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f4:	0800286f 	.word	0x0800286f
 80027f8:	08002849 	.word	0x08002849
 80027fc:	0800285b 	.word	0x0800285b
 8002800:	0800289d 	.word	0x0800289d
 8002804:	080028a3 	.word	0x080028a3
 8002808:	080028a3 	.word	0x080028a3
 800280c:	080028a3 	.word	0x080028a3
 8002810:	080028a3 	.word	0x080028a3
 8002814:	080028a3 	.word	0x080028a3
 8002818:	080028a3 	.word	0x080028a3
 800281c:	080028a3 	.word	0x080028a3
 8002820:	080028a3 	.word	0x080028a3
 8002824:	080028a3 	.word	0x080028a3
 8002828:	080028a3 	.word	0x080028a3
 800282c:	080028a3 	.word	0x080028a3
 8002830:	080028a3 	.word	0x080028a3
 8002834:	080028a3 	.word	0x080028a3
 8002838:	08002851 	.word	0x08002851
 800283c:	08002865 	.word	0x08002865
 8002840:	4a82      	ldr	r2, [pc, #520]	; (8002a4c <HAL_GPIO_Init+0x2d8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d013      	beq.n	800286e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002846:	e02c      	b.n	80028a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	623b      	str	r3, [r7, #32]
          break;
 800284e:	e029      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	3304      	adds	r3, #4
 8002856:	623b      	str	r3, [r7, #32]
          break;
 8002858:	e024      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	3308      	adds	r3, #8
 8002860:	623b      	str	r3, [r7, #32]
          break;
 8002862:	e01f      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	330c      	adds	r3, #12
 800286a:	623b      	str	r3, [r7, #32]
          break;
 800286c:	e01a      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d102      	bne.n	800287c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002876:	2304      	movs	r3, #4
 8002878:	623b      	str	r3, [r7, #32]
          break;
 800287a:	e013      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d105      	bne.n	8002890 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002884:	2308      	movs	r3, #8
 8002886:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	611a      	str	r2, [r3, #16]
          break;
 800288e:	e009      	b.n	80028a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002890:	2308      	movs	r3, #8
 8002892:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69fa      	ldr	r2, [r7, #28]
 8002898:	615a      	str	r2, [r3, #20]
          break;
 800289a:	e003      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
          break;
 80028a0:	e000      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          break;
 80028a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2bff      	cmp	r3, #255	; 0xff
 80028a8:	d801      	bhi.n	80028ae <HAL_GPIO_Init+0x13a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	e001      	b.n	80028b2 <HAL_GPIO_Init+0x13e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3304      	adds	r3, #4
 80028b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2bff      	cmp	r3, #255	; 0xff
 80028b8:	d802      	bhi.n	80028c0 <HAL_GPIO_Init+0x14c>
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	e002      	b.n	80028c6 <HAL_GPIO_Init+0x152>
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	3b08      	subs	r3, #8
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	210f      	movs	r1, #15
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	401a      	ands	r2, r3
 80028d8:	6a39      	ldr	r1, [r7, #32]
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	fa01 f303 	lsl.w	r3, r1, r3
 80028e0:	431a      	orrs	r2, r3
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 8090 	beq.w	8002a14 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028f4:	4b56      	ldr	r3, [pc, #344]	; (8002a50 <HAL_GPIO_Init+0x2dc>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	4a55      	ldr	r2, [pc, #340]	; (8002a50 <HAL_GPIO_Init+0x2dc>)
 80028fa:	f043 0301 	orr.w	r3, r3, #1
 80028fe:	6193      	str	r3, [r2, #24]
 8002900:	4b53      	ldr	r3, [pc, #332]	; (8002a50 <HAL_GPIO_Init+0x2dc>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800290c:	4a51      	ldr	r2, [pc, #324]	; (8002a54 <HAL_GPIO_Init+0x2e0>)
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	089b      	lsrs	r3, r3, #2
 8002912:	3302      	adds	r3, #2
 8002914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002918:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	220f      	movs	r2, #15
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a49      	ldr	r2, [pc, #292]	; (8002a58 <HAL_GPIO_Init+0x2e4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d00d      	beq.n	8002954 <HAL_GPIO_Init+0x1e0>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a48      	ldr	r2, [pc, #288]	; (8002a5c <HAL_GPIO_Init+0x2e8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d007      	beq.n	8002950 <HAL_GPIO_Init+0x1dc>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a47      	ldr	r2, [pc, #284]	; (8002a60 <HAL_GPIO_Init+0x2ec>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_GPIO_Init+0x1d8>
 8002948:	2302      	movs	r3, #2
 800294a:	e004      	b.n	8002956 <HAL_GPIO_Init+0x1e2>
 800294c:	2303      	movs	r3, #3
 800294e:	e002      	b.n	8002956 <HAL_GPIO_Init+0x1e2>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <HAL_GPIO_Init+0x1e2>
 8002954:	2300      	movs	r3, #0
 8002956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002958:	f002 0203 	and.w	r2, r2, #3
 800295c:	0092      	lsls	r2, r2, #2
 800295e:	4093      	lsls	r3, r2
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	4313      	orrs	r3, r2
 8002964:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002966:	493b      	ldr	r1, [pc, #236]	; (8002a54 <HAL_GPIO_Init+0x2e0>)
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3302      	adds	r3, #2
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002980:	4b38      	ldr	r3, [pc, #224]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	4937      	ldr	r1, [pc, #220]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	608b      	str	r3, [r1, #8]
 800298c:	e006      	b.n	800299c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800298e:	4b35      	ldr	r3, [pc, #212]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	43db      	mvns	r3, r3
 8002996:	4933      	ldr	r1, [pc, #204]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002998:	4013      	ands	r3, r2
 800299a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d006      	beq.n	80029b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029a8:	4b2e      	ldr	r3, [pc, #184]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	492d      	ldr	r1, [pc, #180]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60cb      	str	r3, [r1, #12]
 80029b4:	e006      	b.n	80029c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029b6:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	43db      	mvns	r3, r3
 80029be:	4929      	ldr	r1, [pc, #164]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029d0:	4b24      	ldr	r3, [pc, #144]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	4923      	ldr	r1, [pc, #140]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
 80029dc:	e006      	b.n	80029ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029de:	4b21      	ldr	r3, [pc, #132]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	491f      	ldr	r1, [pc, #124]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d006      	beq.n	8002a06 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029f8:	4b1a      	ldr	r3, [pc, #104]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4919      	ldr	r1, [pc, #100]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e006      	b.n	8002a14 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a06:	4b17      	ldr	r3, [pc, #92]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	4915      	ldr	r1, [pc, #84]	; (8002a64 <HAL_GPIO_Init+0x2f0>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	3301      	adds	r3, #1
 8002a18:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a20:	fa22 f303 	lsr.w	r3, r2, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f47f aeaf 	bne.w	8002788 <HAL_GPIO_Init+0x14>
  }
}
 8002a2a:	bf00      	nop
 8002a2c:	bf00      	nop
 8002a2e:	372c      	adds	r7, #44	; 0x2c
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	10320000 	.word	0x10320000
 8002a3c:	10310000 	.word	0x10310000
 8002a40:	10220000 	.word	0x10220000
 8002a44:	10210000 	.word	0x10210000
 8002a48:	10120000 	.word	0x10120000
 8002a4c:	10110000 	.word	0x10110000
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40010000 	.word	0x40010000
 8002a58:	40010800 	.word	0x40010800
 8002a5c:	40010c00 	.word	0x40010c00
 8002a60:	40011000 	.word	0x40011000
 8002a64:	40010400 	.word	0x40010400

08002a68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	887b      	ldrh	r3, [r7, #2]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a80:	2301      	movs	r3, #1
 8002a82:	73fb      	strb	r3, [r7, #15]
 8002a84:	e001      	b.n	8002a8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a86:	2300      	movs	r3, #0
 8002a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bc80      	pop	{r7}
 8002a94:	4770      	bx	lr

08002a96 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	807b      	strh	r3, [r7, #2]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aa6:	787b      	ldrb	r3, [r7, #1]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d003      	beq.n	8002ab4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aac:	887a      	ldrh	r2, [r7, #2]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ab2:	e003      	b.n	8002abc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ab4:	887b      	ldrh	r3, [r7, #2]
 8002ab6:	041a      	lsls	r2, r3, #16
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	611a      	str	r2, [r3, #16]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bc80      	pop	{r7}
 8002ac4:	4770      	bx	lr

08002ac6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
 8002ace:	460b      	mov	r3, r1
 8002ad0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ad8:	887a      	ldrh	r2, [r7, #2]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	4013      	ands	r3, r2
 8002ade:	041a      	lsls	r2, r3, #16
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	43d9      	mvns	r1, r3
 8002ae4:	887b      	ldrh	r3, [r7, #2]
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	611a      	str	r2, [r3, #16]
}
 8002aee:	bf00      	nop
 8002af0:	3714      	adds	r7, #20
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e26c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 8087 	beq.w	8002c26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b18:	4b92      	ldr	r3, [pc, #584]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 030c 	and.w	r3, r3, #12
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d00c      	beq.n	8002b3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b24:	4b8f      	ldr	r3, [pc, #572]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d112      	bne.n	8002b56 <HAL_RCC_OscConfig+0x5e>
 8002b30:	4b8c      	ldr	r3, [pc, #560]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b3c:	d10b      	bne.n	8002b56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3e:	4b89      	ldr	r3, [pc, #548]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d06c      	beq.n	8002c24 <HAL_RCC_OscConfig+0x12c>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d168      	bne.n	8002c24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e246      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b5e:	d106      	bne.n	8002b6e <HAL_RCC_OscConfig+0x76>
 8002b60:	4b80      	ldr	r3, [pc, #512]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a7f      	ldr	r2, [pc, #508]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	e02e      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10c      	bne.n	8002b90 <HAL_RCC_OscConfig+0x98>
 8002b76:	4b7b      	ldr	r3, [pc, #492]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a7a      	ldr	r2, [pc, #488]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	4b78      	ldr	r3, [pc, #480]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a77      	ldr	r2, [pc, #476]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	e01d      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b98:	d10c      	bne.n	8002bb4 <HAL_RCC_OscConfig+0xbc>
 8002b9a:	4b72      	ldr	r3, [pc, #456]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a71      	ldr	r2, [pc, #452]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	4b6f      	ldr	r3, [pc, #444]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a6e      	ldr	r2, [pc, #440]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	e00b      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002bb4:	4b6b      	ldr	r3, [pc, #428]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a6a      	ldr	r2, [pc, #424]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bbe:	6013      	str	r3, [r2, #0]
 8002bc0:	4b68      	ldr	r3, [pc, #416]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a67      	ldr	r2, [pc, #412]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d013      	beq.n	8002bfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7ff fcb6 	bl	8002544 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bdc:	f7ff fcb2 	bl	8002544 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b64      	cmp	r3, #100	; 0x64
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1fa      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bee:	4b5d      	ldr	r3, [pc, #372]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f0      	beq.n	8002bdc <HAL_RCC_OscConfig+0xe4>
 8002bfa:	e014      	b.n	8002c26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfc:	f7ff fca2 	bl	8002544 <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c04:	f7ff fc9e 	bl	8002544 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b64      	cmp	r3, #100	; 0x64
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e1e6      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c16:	4b53      	ldr	r3, [pc, #332]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f0      	bne.n	8002c04 <HAL_RCC_OscConfig+0x10c>
 8002c22:	e000      	b.n	8002c26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d063      	beq.n	8002cfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c32:	4b4c      	ldr	r3, [pc, #304]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c3e:	4b49      	ldr	r3, [pc, #292]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d11c      	bne.n	8002c84 <HAL_RCC_OscConfig+0x18c>
 8002c4a:	4b46      	ldr	r3, [pc, #280]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d116      	bne.n	8002c84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c56:	4b43      	ldr	r3, [pc, #268]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d005      	beq.n	8002c6e <HAL_RCC_OscConfig+0x176>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d001      	beq.n	8002c6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e1ba      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6e:	4b3d      	ldr	r3, [pc, #244]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	4939      	ldr	r1, [pc, #228]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c82:	e03a      	b.n	8002cfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d020      	beq.n	8002cce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c8c:	4b36      	ldr	r3, [pc, #216]	; (8002d68 <HAL_RCC_OscConfig+0x270>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c92:	f7ff fc57 	bl	8002544 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9a:	f7ff fc53 	bl	8002544 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e19b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cac:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	4927      	ldr	r1, [pc, #156]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	600b      	str	r3, [r1, #0]
 8002ccc:	e015      	b.n	8002cfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cce:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <HAL_RCC_OscConfig+0x270>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd4:	f7ff fc36 	bl	8002544 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cdc:	f7ff fc32 	bl	8002544 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e17a      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cee:	4b1d      	ldr	r3, [pc, #116]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f0      	bne.n	8002cdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d03a      	beq.n	8002d7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d019      	beq.n	8002d42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d0e:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d14:	f7ff fc16 	bl	8002544 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1c:	f7ff fc12 	bl	8002544 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e15a      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2e:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d3a:	2001      	movs	r0, #1
 8002d3c:	f000 fa9a 	bl	8003274 <RCC_Delay>
 8002d40:	e01c      	b.n	8002d7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d48:	f7ff fbfc 	bl	8002544 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d4e:	e00f      	b.n	8002d70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d50:	f7ff fbf8 	bl	8002544 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d908      	bls.n	8002d70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e140      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000
 8002d68:	42420000 	.word	0x42420000
 8002d6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d70:	4b9e      	ldr	r3, [pc, #632]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1e9      	bne.n	8002d50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f000 80a6 	beq.w	8002ed6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d8e:	4b97      	ldr	r3, [pc, #604]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10d      	bne.n	8002db6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d9a:	4b94      	ldr	r3, [pc, #592]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	4a93      	ldr	r2, [pc, #588]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da4:	61d3      	str	r3, [r2, #28]
 8002da6:	4b91      	ldr	r3, [pc, #580]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002db2:	2301      	movs	r3, #1
 8002db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db6:	4b8e      	ldr	r3, [pc, #568]	; (8002ff0 <HAL_RCC_OscConfig+0x4f8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d118      	bne.n	8002df4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc2:	4b8b      	ldr	r3, [pc, #556]	; (8002ff0 <HAL_RCC_OscConfig+0x4f8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a8a      	ldr	r2, [pc, #552]	; (8002ff0 <HAL_RCC_OscConfig+0x4f8>)
 8002dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dce:	f7ff fbb9 	bl	8002544 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd6:	f7ff fbb5 	bl	8002544 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b64      	cmp	r3, #100	; 0x64
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e0fd      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	4b81      	ldr	r3, [pc, #516]	; (8002ff0 <HAL_RCC_OscConfig+0x4f8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x312>
 8002dfc:	4b7b      	ldr	r3, [pc, #492]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	4a7a      	ldr	r2, [pc, #488]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6213      	str	r3, [r2, #32]
 8002e08:	e02d      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x334>
 8002e12:	4b76      	ldr	r3, [pc, #472]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4a75      	ldr	r2, [pc, #468]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6213      	str	r3, [r2, #32]
 8002e1e:	4b73      	ldr	r3, [pc, #460]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a72      	ldr	r2, [pc, #456]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6213      	str	r3, [r2, #32]
 8002e2a:	e01c      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d10c      	bne.n	8002e4e <HAL_RCC_OscConfig+0x356>
 8002e34:	4b6d      	ldr	r3, [pc, #436]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	4a6c      	ldr	r2, [pc, #432]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	6213      	str	r3, [r2, #32]
 8002e40:	4b6a      	ldr	r3, [pc, #424]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	4a69      	ldr	r2, [pc, #420]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6213      	str	r3, [r2, #32]
 8002e4c:	e00b      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e4e:	4b67      	ldr	r3, [pc, #412]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4a66      	ldr	r2, [pc, #408]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6213      	str	r3, [r2, #32]
 8002e5a:	4b64      	ldr	r3, [pc, #400]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	4a63      	ldr	r2, [pc, #396]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	f023 0304 	bic.w	r3, r3, #4
 8002e64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d015      	beq.n	8002e9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6e:	f7ff fb69 	bl	8002544 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e76:	f7ff fb65 	bl	8002544 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e0ab      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e8c:	4b57      	ldr	r3, [pc, #348]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ee      	beq.n	8002e76 <HAL_RCC_OscConfig+0x37e>
 8002e98:	e014      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9a:	f7ff fb53 	bl	8002544 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7ff fb4f 	bl	8002544 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e095      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb8:	4b4c      	ldr	r3, [pc, #304]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1ee      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ec4:	7dfb      	ldrb	r3, [r7, #23]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d105      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eca:	4b48      	ldr	r3, [pc, #288]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	4a47      	ldr	r2, [pc, #284]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ed4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8081 	beq.w	8002fe2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee0:	4b42      	ldr	r3, [pc, #264]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d061      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d146      	bne.n	8002f82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef4:	4b3f      	ldr	r3, [pc, #252]	; (8002ff4 <HAL_RCC_OscConfig+0x4fc>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efa:	f7ff fb23 	bl	8002544 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f02:	f7ff fb1f 	bl	8002544 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e067      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f14:	4b35      	ldr	r3, [pc, #212]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1f0      	bne.n	8002f02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f28:	d108      	bne.n	8002f3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f2a:	4b30      	ldr	r3, [pc, #192]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	492d      	ldr	r1, [pc, #180]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f3c:	4b2b      	ldr	r3, [pc, #172]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a19      	ldr	r1, [r3, #32]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	4927      	ldr	r1, [pc, #156]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f54:	4b27      	ldr	r3, [pc, #156]	; (8002ff4 <HAL_RCC_OscConfig+0x4fc>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7ff faf3 	bl	8002544 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7ff faef 	bl	8002544 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e037      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f74:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0x46a>
 8002f80:	e02f      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f82:	4b1c      	ldr	r3, [pc, #112]	; (8002ff4 <HAL_RCC_OscConfig+0x4fc>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f88:	f7ff fadc 	bl	8002544 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f90:	f7ff fad8 	bl	8002544 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e020      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa2:	4b12      	ldr	r3, [pc, #72]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0x498>
 8002fae:	e018      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d101      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e013      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <HAL_RCC_OscConfig+0x4f4>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d106      	bne.n	8002fde <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d001      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40007000 	.word	0x40007000
 8002ff4:	42420060 	.word	0x42420060

08002ff8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0d0      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800300c:	4b6a      	ldr	r3, [pc, #424]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d910      	bls.n	800303c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301a:	4b67      	ldr	r3, [pc, #412]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 0207 	bic.w	r2, r3, #7
 8003022:	4965      	ldr	r1, [pc, #404]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302a:	4b63      	ldr	r3, [pc, #396]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0b8      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d020      	beq.n	800308a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003054:	4b59      	ldr	r3, [pc, #356]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a58      	ldr	r2, [pc, #352]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800305e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800306c:	4b53      	ldr	r3, [pc, #332]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4a52      	ldr	r2, [pc, #328]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003076:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003078:	4b50      	ldr	r3, [pc, #320]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	494d      	ldr	r1, [pc, #308]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	4313      	orrs	r3, r2
 8003088:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d040      	beq.n	8003118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d107      	bne.n	80030ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309e:	4b47      	ldr	r3, [pc, #284]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d115      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e07f      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d107      	bne.n	80030c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b6:	4b41      	ldr	r3, [pc, #260]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e073      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c6:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e06b      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d6:	4b39      	ldr	r3, [pc, #228]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f023 0203 	bic.w	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4936      	ldr	r1, [pc, #216]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e8:	f7ff fa2c 	bl	8002544 <HAL_GetTick>
 80030ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ee:	e00a      	b.n	8003106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f0:	f7ff fa28 	bl	8002544 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fe:	4293      	cmp	r3, r2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e053      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003106:	4b2d      	ldr	r3, [pc, #180]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 020c 	and.w	r2, r3, #12
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	429a      	cmp	r2, r3
 8003116:	d1eb      	bne.n	80030f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003118:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d210      	bcs.n	8003148 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003126:	4b24      	ldr	r3, [pc, #144]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f023 0207 	bic.w	r2, r3, #7
 800312e:	4922      	ldr	r1, [pc, #136]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	4313      	orrs	r3, r2
 8003134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003136:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e032      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	d008      	beq.n	8003166 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003154:	4b19      	ldr	r3, [pc, #100]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	4916      	ldr	r1, [pc, #88]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003162:	4313      	orrs	r3, r2
 8003164:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d009      	beq.n	8003186 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003172:	4b12      	ldr	r3, [pc, #72]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	490e      	ldr	r1, [pc, #56]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003182:	4313      	orrs	r3, r2
 8003184:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003186:	f000 f821 	bl	80031cc <HAL_RCC_GetSysClockFreq>
 800318a:	4602      	mov	r2, r0
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	490a      	ldr	r1, [pc, #40]	; (80031c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003198:	5ccb      	ldrb	r3, [r1, r3]
 800319a:	fa22 f303 	lsr.w	r3, r2, r3
 800319e:	4a09      	ldr	r2, [pc, #36]	; (80031c4 <HAL_RCC_ClockConfig+0x1cc>)
 80031a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031a2:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <HAL_RCC_ClockConfig+0x1d0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff f98a 	bl	80024c0 <HAL_InitTick>

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40022000 	.word	0x40022000
 80031bc:	40021000 	.word	0x40021000
 80031c0:	08003ad8 	.word	0x08003ad8
 80031c4:	20000070 	.word	0x20000070
 80031c8:	20000074 	.word	0x20000074

080031cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	2300      	movs	r3, #0
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	2300      	movs	r3, #0
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	2300      	movs	r3, #0
 80031e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031e6:	4b1e      	ldr	r3, [pc, #120]	; (8003260 <HAL_RCC_GetSysClockFreq+0x94>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d002      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x30>
 80031f6:	2b08      	cmp	r3, #8
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0x36>
 80031fa:	e027      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 80031fe:	613b      	str	r3, [r7, #16]
      break;
 8003200:	e027      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	0c9b      	lsrs	r3, r3, #18
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	4a17      	ldr	r2, [pc, #92]	; (8003268 <HAL_RCC_GetSysClockFreq+0x9c>)
 800320c:	5cd3      	ldrb	r3, [r2, r3]
 800320e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d010      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800321a:	4b11      	ldr	r3, [pc, #68]	; (8003260 <HAL_RCC_GetSysClockFreq+0x94>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0c5b      	lsrs	r3, r3, #17
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	4a11      	ldr	r2, [pc, #68]	; (800326c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003226:	5cd3      	ldrb	r3, [r2, r3]
 8003228:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a0d      	ldr	r2, [pc, #52]	; (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 800322e:	fb02 f203 	mul.w	r2, r2, r3
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e004      	b.n	8003246 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a0c      	ldr	r2, [pc, #48]	; (8003270 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003240:	fb02 f303 	mul.w	r3, r2, r3
 8003244:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	613b      	str	r3, [r7, #16]
      break;
 800324a:	e002      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 800324e:	613b      	str	r3, [r7, #16]
      break;
 8003250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003252:	693b      	ldr	r3, [r7, #16]
}
 8003254:	4618      	mov	r0, r3
 8003256:	371c      	adds	r7, #28
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40021000 	.word	0x40021000
 8003264:	007a1200 	.word	0x007a1200
 8003268:	08003ae8 	.word	0x08003ae8
 800326c:	08003af8 	.word	0x08003af8
 8003270:	003d0900 	.word	0x003d0900

08003274 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800327c:	4b0a      	ldr	r3, [pc, #40]	; (80032a8 <RCC_Delay+0x34>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a0a      	ldr	r2, [pc, #40]	; (80032ac <RCC_Delay+0x38>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	0a5b      	lsrs	r3, r3, #9
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	fb02 f303 	mul.w	r3, r2, r3
 800328e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003290:	bf00      	nop
  }
  while (Delay --);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1e5a      	subs	r2, r3, #1
 8003296:	60fa      	str	r2, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1f9      	bne.n	8003290 <RCC_Delay+0x1c>
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	20000070 	.word	0x20000070
 80032ac:	10624dd3 	.word	0x10624dd3

080032b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e041      	b.n	8003346 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d106      	bne.n	80032dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fe ff1e 	bl	8002118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3304      	adds	r3, #4
 80032ec:	4619      	mov	r1, r3
 80032ee:	4610      	mov	r0, r2
 80032f0:	f000 fa56 	bl	80037a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d001      	beq.n	8003368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e035      	b.n	80033d4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a16      	ldr	r2, [pc, #88]	; (80033e0 <HAL_TIM_Base_Start_IT+0x90>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d009      	beq.n	800339e <HAL_TIM_Base_Start_IT+0x4e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003392:	d004      	beq.n	800339e <HAL_TIM_Base_Start_IT+0x4e>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a12      	ldr	r2, [pc, #72]	; (80033e4 <HAL_TIM_Base_Start_IT+0x94>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d111      	bne.n	80033c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2b06      	cmp	r3, #6
 80033ae:	d010      	beq.n	80033d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c0:	e007      	b.n	80033d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0201 	orr.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40012c00 	.word	0x40012c00
 80033e4:	40000400 	.word	0x40000400

080033e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d020      	beq.n	800344c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01b      	beq.n	800344c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0202 	mvn.w	r2, #2
 800341c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f998 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 8003438:	e005      	b.n	8003446 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f98b 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f99a 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01b      	beq.n	8003498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0204 	mvn.w	r2, #4
 8003468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2202      	movs	r2, #2
 800346e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f972 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 8003484:	e005      	b.n	8003492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f965 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f974 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0308 	and.w	r3, r3, #8
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d020      	beq.n	80034e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d01b      	beq.n	80034e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0208 	mvn.w	r2, #8
 80034b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2204      	movs	r2, #4
 80034ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f94c 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 80034d0:	e005      	b.n	80034de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f93f 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f94e 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d020      	beq.n	8003530 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f003 0310 	and.w	r3, r3, #16
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01b      	beq.n	8003530 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f06f 0210 	mvn.w	r2, #16
 8003500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2208      	movs	r2, #8
 8003506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f926 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 800351c:	e005      	b.n	800352a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f919 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 f928 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00c      	beq.n	8003554 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d007      	beq.n	8003554 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f06f 0201 	mvn.w	r2, #1
 800354c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7fe fa26 	bl	80019a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00c      	beq.n	8003578 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 fa6f 	bl	8003a56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00c      	beq.n	800359c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f8f8 	bl	800378c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f003 0320 	and.w	r3, r3, #32
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00c      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f06f 0220 	mvn.w	r2, #32
 80035b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fa42 	bl	8003a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_TIM_ConfigClockSource+0x1c>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e0b4      	b.n	800374e <HAL_TIM_ConfigClockSource+0x186>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800360a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800361c:	d03e      	beq.n	800369c <HAL_TIM_ConfigClockSource+0xd4>
 800361e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003622:	f200 8087 	bhi.w	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800362a:	f000 8086 	beq.w	800373a <HAL_TIM_ConfigClockSource+0x172>
 800362e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003632:	d87f      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003634:	2b70      	cmp	r3, #112	; 0x70
 8003636:	d01a      	beq.n	800366e <HAL_TIM_ConfigClockSource+0xa6>
 8003638:	2b70      	cmp	r3, #112	; 0x70
 800363a:	d87b      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800363c:	2b60      	cmp	r3, #96	; 0x60
 800363e:	d050      	beq.n	80036e2 <HAL_TIM_ConfigClockSource+0x11a>
 8003640:	2b60      	cmp	r3, #96	; 0x60
 8003642:	d877      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003644:	2b50      	cmp	r3, #80	; 0x50
 8003646:	d03c      	beq.n	80036c2 <HAL_TIM_ConfigClockSource+0xfa>
 8003648:	2b50      	cmp	r3, #80	; 0x50
 800364a:	d873      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800364c:	2b40      	cmp	r3, #64	; 0x40
 800364e:	d058      	beq.n	8003702 <HAL_TIM_ConfigClockSource+0x13a>
 8003650:	2b40      	cmp	r3, #64	; 0x40
 8003652:	d86f      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003654:	2b30      	cmp	r3, #48	; 0x30
 8003656:	d064      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003658:	2b30      	cmp	r3, #48	; 0x30
 800365a:	d86b      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800365c:	2b20      	cmp	r3, #32
 800365e:	d060      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003660:	2b20      	cmp	r3, #32
 8003662:	d867      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003664:	2b00      	cmp	r3, #0
 8003666:	d05c      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003668:	2b10      	cmp	r3, #16
 800366a:	d05a      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 800366c:	e062      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6899      	ldr	r1, [r3, #8]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	f000 f96a 	bl	8003956 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003690:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	609a      	str	r2, [r3, #8]
      break;
 800369a:	e04f      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6818      	ldr	r0, [r3, #0]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	6899      	ldr	r1, [r3, #8]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f000 f953 	bl	8003956 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036be:	609a      	str	r2, [r3, #8]
      break;
 80036c0:	e03c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	6859      	ldr	r1, [r3, #4]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	461a      	mov	r2, r3
 80036d0:	f000 f8ca 	bl	8003868 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2150      	movs	r1, #80	; 0x50
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 f921 	bl	8003922 <TIM_ITRx_SetConfig>
      break;
 80036e0:	e02c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6818      	ldr	r0, [r3, #0]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	6859      	ldr	r1, [r3, #4]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	461a      	mov	r2, r3
 80036f0:	f000 f8e8 	bl	80038c4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2160      	movs	r1, #96	; 0x60
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 f911 	bl	8003922 <TIM_ITRx_SetConfig>
      break;
 8003700:	e01c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6818      	ldr	r0, [r3, #0]
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	6859      	ldr	r1, [r3, #4]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	461a      	mov	r2, r3
 8003710:	f000 f8aa 	bl	8003868 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2140      	movs	r1, #64	; 0x40
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f901 	bl	8003922 <TIM_ITRx_SetConfig>
      break;
 8003720:	e00c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f000 f8f8 	bl	8003922 <TIM_ITRx_SetConfig>
      break;
 8003732:	e003      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	73fb      	strb	r3, [r7, #15]
      break;
 8003738:	e000      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800373a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800374c:	7bfb      	ldrb	r3, [r7, #15]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr

0800377a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr

0800378c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
	...

080037a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a2b      	ldr	r2, [pc, #172]	; (8003860 <TIM_Base_SetConfig+0xc0>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d007      	beq.n	80037c8 <TIM_Base_SetConfig+0x28>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037be:	d003      	beq.n	80037c8 <TIM_Base_SetConfig+0x28>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a28      	ldr	r2, [pc, #160]	; (8003864 <TIM_Base_SetConfig+0xc4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d108      	bne.n	80037da <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a20      	ldr	r2, [pc, #128]	; (8003860 <TIM_Base_SetConfig+0xc0>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d007      	beq.n	80037f2 <TIM_Base_SetConfig+0x52>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e8:	d003      	beq.n	80037f2 <TIM_Base_SetConfig+0x52>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a1d      	ldr	r2, [pc, #116]	; (8003864 <TIM_Base_SetConfig+0xc4>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d108      	bne.n	8003804 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4313      	orrs	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a0d      	ldr	r2, [pc, #52]	; (8003860 <TIM_Base_SetConfig+0xc0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d103      	bne.n	8003838 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d005      	beq.n	8003856 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f023 0201 	bic.w	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	611a      	str	r2, [r3, #16]
  }
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr
 8003860:	40012c00 	.word	0x40012c00
 8003864:	40000400 	.word	0x40000400

08003868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	f023 0201 	bic.w	r2, r3, #1
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f023 030a 	bic.w	r3, r3, #10
 80038a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	697a      	ldr	r2, [r7, #20]
 80038b8:	621a      	str	r2, [r3, #32]
}
 80038ba:	bf00      	nop
 80038bc:	371c      	adds	r7, #28
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	f023 0210 	bic.w	r2, r3, #16
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	031b      	lsls	r3, r3, #12
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003900:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	4313      	orrs	r3, r2
 800390a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	621a      	str	r2, [r3, #32]
}
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr

08003922 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003922:	b480      	push	{r7}
 8003924:	b085      	sub	sp, #20
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003938:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4313      	orrs	r3, r2
 8003940:	f043 0307 	orr.w	r3, r3, #7
 8003944:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	609a      	str	r2, [r3, #8]
}
 800394c:	bf00      	nop
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr

08003956 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003956:	b480      	push	{r7}
 8003958:	b087      	sub	sp, #28
 800395a:	af00      	add	r7, sp, #0
 800395c:	60f8      	str	r0, [r7, #12]
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
 8003962:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003970:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	021a      	lsls	r2, r3, #8
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	431a      	orrs	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	4313      	orrs	r3, r2
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	4313      	orrs	r3, r2
 8003982:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	609a      	str	r2, [r3, #8]
}
 800398a:	bf00      	nop
 800398c:	371c      	adds	r7, #28
 800398e:	46bd      	mov	sp, r7
 8003990:	bc80      	pop	{r7}
 8003992:	4770      	bx	lr

08003994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e041      	b.n	8003a30 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a14      	ldr	r2, [pc, #80]	; (8003a3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d009      	beq.n	8003a04 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f8:	d004      	beq.n	8003a04 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a10      	ldr	r2, [pc, #64]	; (8003a40 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d10c      	bne.n	8003a1e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40012c00 	.word	0x40012c00
 8003a40:	40000400 	.word	0x40000400

08003a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr

08003a56 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <__libc_init_array>:
 8003a68:	b570      	push	{r4, r5, r6, lr}
 8003a6a:	2600      	movs	r6, #0
 8003a6c:	4d0c      	ldr	r5, [pc, #48]	; (8003aa0 <__libc_init_array+0x38>)
 8003a6e:	4c0d      	ldr	r4, [pc, #52]	; (8003aa4 <__libc_init_array+0x3c>)
 8003a70:	1b64      	subs	r4, r4, r5
 8003a72:	10a4      	asrs	r4, r4, #2
 8003a74:	42a6      	cmp	r6, r4
 8003a76:	d109      	bne.n	8003a8c <__libc_init_array+0x24>
 8003a78:	f000 f822 	bl	8003ac0 <_init>
 8003a7c:	2600      	movs	r6, #0
 8003a7e:	4d0a      	ldr	r5, [pc, #40]	; (8003aa8 <__libc_init_array+0x40>)
 8003a80:	4c0a      	ldr	r4, [pc, #40]	; (8003aac <__libc_init_array+0x44>)
 8003a82:	1b64      	subs	r4, r4, r5
 8003a84:	10a4      	asrs	r4, r4, #2
 8003a86:	42a6      	cmp	r6, r4
 8003a88:	d105      	bne.n	8003a96 <__libc_init_array+0x2e>
 8003a8a:	bd70      	pop	{r4, r5, r6, pc}
 8003a8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a90:	4798      	blx	r3
 8003a92:	3601      	adds	r6, #1
 8003a94:	e7ee      	b.n	8003a74 <__libc_init_array+0xc>
 8003a96:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a9a:	4798      	blx	r3
 8003a9c:	3601      	adds	r6, #1
 8003a9e:	e7f2      	b.n	8003a86 <__libc_init_array+0x1e>
 8003aa0:	08003afc 	.word	0x08003afc
 8003aa4:	08003afc 	.word	0x08003afc
 8003aa8:	08003afc 	.word	0x08003afc
 8003aac:	08003b00 	.word	0x08003b00

08003ab0 <memset>:
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	4402      	add	r2, r0
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d100      	bne.n	8003aba <memset+0xa>
 8003ab8:	4770      	bx	lr
 8003aba:	f803 1b01 	strb.w	r1, [r3], #1
 8003abe:	e7f9      	b.n	8003ab4 <memset+0x4>

08003ac0 <_init>:
 8003ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ac2:	bf00      	nop
 8003ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ac6:	bc08      	pop	{r3}
 8003ac8:	469e      	mov	lr, r3
 8003aca:	4770      	bx	lr

08003acc <_fini>:
 8003acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ace:	bf00      	nop
 8003ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ad2:	bc08      	pop	{r3}
 8003ad4:	469e      	mov	lr, r3
 8003ad6:	4770      	bx	lr
