
*** Running vivado
    with args -log factorial_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source factorial_fpga.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source factorial_fpga.tcl -notrace
Command: synth_design -top factorial_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1707.809 ; gain = 152.684 ; free physical = 1196 ; free virtual = 4895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'factorial_fpga' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_fpga.v:24]
INFO: [Synth 8-6157] synthesizing module 'factorial_top_level' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'factorial_DP' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_DP.v:23]
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comparator_GT' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/comparator.v:23]
	Parameter Data_Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator_GT' (1#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/counter.v:23]
	Parameter Data_Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/multiply.v:23]
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply' (3#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/MUX2.v:23]
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (4#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/register_file.v:23]
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (5#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'factorial_DP' (6#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_DP.v:23]
INFO: [Synth 8-6157] synthesizing module 'factorial_CU' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:23]
	Parameter Idle bound to: 3'b000 
	Parameter load_cnt_and_reg bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter oe_and_done bound to: 3'b011 
	Parameter multiply_and_decrement bound to: 3'b100 
WARNING: [Synth 8-153] case item 2'b0z will never be executed [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:47]
WARNING: [Synth 8-567] referenced signal 'GT_input' should be on the sensitivity list [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:45]
WARNING: [Synth 8-567] referenced signal 'GT_fact' should be on the sensitivity list [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:69]
INFO: [Synth 8-6155] done synthesizing module 'factorial_CU' (7#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'factorial_top_level' (8#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/button_debouncer.v:23]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (9#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/button_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/led_mux.v:24]
INFO: [Synth 8-226] default block is never used [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/led_mux.v:36]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (10#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/led_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (11#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin32_to_8hex' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/bin32_to_8hex.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bin32_to_8hex' (12#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/bin32_to_8hex.v:24]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/hex_to_7seg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (13#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'factorial_fpga' (14#1) [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_fpga.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.559 ; gain = 206.434 ; free physical = 1219 ; free virtual = 4919
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.496 ; gain = 212.371 ; free physical = 1218 ; free virtual = 4918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.496 ; gain = 212.371 ; free physical = 1218 ; free virtual = 4918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/constrs_1/new/fpga_factorial.xdc]
Finished Parsing XDC File [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/constrs_1/new/fpga_factorial.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/constrs_1/new/fpga_factorial.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/factorial_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/factorial_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.215 ; gain = 0.000 ; free physical = 1123 ; free virtual = 4823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.215 ; gain = 0.000 ; free physical = 1123 ; free virtual = 4823
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1196 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1196 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1198 ; free virtual = 4898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'factorial_CU'
WARNING: [Synth 8-327] inferring latch for variable 'load_cnt_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
        load_cnt_and_reg |                              001 |                              001
                    Wait |                              010 |                              010
  multiply_and_decrement |                              011 |                              100
             oe_and_done |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'factorial_CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'done_internal_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1187 ; free virtual = 4887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module multiply 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module factorial_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/multiply.v:30]
DSP Report: Generating DSP top_level/datapath/MUL/result0, operation Mode is: A2*B2.
DSP Report: register top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: register top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: operator top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: operator top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: Generating DSP top_level/datapath/MUL/result0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: register top_level/datapath/REG/out_reg is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: operator top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
DSP Report: operator top_level/datapath/MUL/result0 is absorbed into DSP top_level/datapath/MUL/result0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1172 ; free virtual = 4875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|factorial_fpga | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|factorial_fpga | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1023 ; free virtual = 4726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1021 ; free virtual = 4724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |     8|
|3     |DSP48E1 |     2|
|4     |LUT1    |     2|
|5     |LUT2    |    36|
|6     |LUT3    |    15|
|7     |LUT4    |     8|
|8     |LUT5    |    68|
|9     |LUT6    |    15|
|10    |MUXF7   |    28|
|11    |FDRE    |    92|
|12    |LD      |     7|
|13    |IBUF    |     7|
|14    |OBUF    |    22|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |   312|
|2     |  LEDS             |led_mux             |    14|
|3     |  clock_generation |clk_gen             |    56|
|4     |  debouncer        |button_debouncer    |    20|
|5     |  top_level        |factorial_top_level |   191|
|6     |    control_unit   |factorial_CU        |    21|
|7     |    datapath       |factorial_DP        |   170|
|8     |      COUNTER      |counter             |    12|
|9     |      MUL          |multiply            |    33|
|10    |      REG          |register            |   125|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1020 ; free virtual = 4723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.215 ; gain = 212.371 ; free physical = 1084 ; free virtual = 4787
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.215 ; gain = 376.090 ; free physical = 1084 ; free virtual = 4787
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.168 ; gain = 0.000 ; free physical = 1032 ; free virtual = 4735
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1953.168 ; gain = 551.398 ; free physical = 1131 ; free virtual = 4834
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.168 ; gain = 0.000 ; free physical = 1131 ; free virtual = 4834
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.runs/synth_1/factorial_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file factorial_fpga_utilization_synth.rpt -pb factorial_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 17:59:53 2019...
