# MIPS-Microprocessor-Pipelined
RTL Design of a 5 stage Pipelined MIPS RISC microprocessor without Hazard handling
---
```
Project by:
Yashvardhan Singh - I was majorly responsible for designing and executing the pipelined version and LaTeX documentation.
---
Megh Giri - Non-pipelined version 
Siddharth Penumatsa - Literature review, Sub-module codes, Documentation
```
---
