{
  "Top": "Bert_layer",
  "RtlTop": "Bert_layer",
  "RtlPrefix": "",
  "RtlSubPrefix": "Bert_layer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v202": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v202_address0",
          "name": "v202_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v202_ce0",
          "name": "v202_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v202_q0",
          "name": "v202_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v203": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v203_address0",
          "name": "v203_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v203_ce0",
          "name": "v203_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v203_q0",
          "name": "v203_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v204": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v204_address0",
          "name": "v204_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v204_ce0",
          "name": "v204_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v204_q0",
          "name": "v204_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v205": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v205_address0",
          "name": "v205_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v205_ce0",
          "name": "v205_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v205_q0",
          "name": "v205_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v206": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v206_address0",
          "name": "v206_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v206_ce0",
          "name": "v206_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v206_q0",
          "name": "v206_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v207": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v207_address0",
          "name": "v207_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v207_ce0",
          "name": "v207_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v207_q0",
          "name": "v207_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v208": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v208_address0",
          "name": "v208_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v208_ce0",
          "name": "v208_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v208_q0",
          "name": "v208_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v209": {
      "index": "7",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v209_address0",
          "name": "v209_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v209_ce0",
          "name": "v209_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v209_q0",
          "name": "v209_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v210": {
      "index": "8",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v210_address0",
          "name": "v210_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v210_ce0",
          "name": "v210_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v210_q0",
          "name": "v210_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v211": {
      "index": "9",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v211_address0",
          "name": "v211_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v211_ce0",
          "name": "v211_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v211_q0",
          "name": "v211_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v212": {
      "index": "10",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v212_address0",
          "name": "v212_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v212_ce0",
          "name": "v212_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v212_q0",
          "name": "v212_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v213": {
      "index": "11",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v213_address0",
          "name": "v213_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v213_ce0",
          "name": "v213_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v213_q0",
          "name": "v213_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v214": {
      "index": "12",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v214_address0",
          "name": "v214_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v214_ce0",
          "name": "v214_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v214_q0",
          "name": "v214_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v215": {
      "index": "13",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v215_address0",
          "name": "v215_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v215_ce0",
          "name": "v215_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v215_q0",
          "name": "v215_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v216": {
      "index": "14",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v216_address0",
          "name": "v216_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v216_ce0",
          "name": "v216_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v216_q0",
          "name": "v216_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v217": {
      "index": "15",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v217_address0",
          "name": "v217_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v217_ce0",
          "name": "v217_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v217_q0",
          "name": "v217_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v218": {
      "index": "16",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v218_address0",
          "name": "v218_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v218_ce0",
          "name": "v218_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v218_q0",
          "name": "v218_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v219": {
      "index": "17",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v219_address0",
          "name": "v219_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v219_ce0",
          "name": "v219_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v219_we0",
          "name": "v219_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v219_d0",
          "name": "v219_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top Bert_layer -name Bert_layer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Bert_layer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "426102784",
    "Latency": "426102783"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Bert_layer",
    "Version": "1.0",
    "DisplayName": "Bert_layer",
    "Revision": "2113190591",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Bert_layer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_bias_i16_l_j15.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_exp_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_generic_tanh_float_s.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j12.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_223_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_227_2.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j12.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_223_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_227_2.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_var_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.vhd",
      "impl\/vhdl\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_12s_80ns_90_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_40ns_40ns_80_2_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_71ns_4ns_75_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_73ns_6ns_79_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77ns_6ns_83_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_54ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_55ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_82ns_6ns_88_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_83ns_6ns_89_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_87ns_6ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_92ns_6ns_98_5_1.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_update_i5.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v78_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v80_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v220_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v223_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v227_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v228_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_bias_i16_l_j15.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_exp_generic_double_s.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_generic_tanh_float_s.v",
      "impl\/verilog\/Bert_layer_Layer_norm.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j12.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_223_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_227_2.v",
      "impl\/verilog\/Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j12.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_223_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_227_2.v",
      "impl\/verilog\/Bert_layer_Layer_norm_var_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.v",
      "impl\/verilog\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/Bert_layer_mul_12s_80ns_90_5_1.v",
      "impl\/verilog\/Bert_layer_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/Bert_layer_mul_40ns_40ns_80_2_1.v",
      "impl\/verilog\/Bert_layer_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/Bert_layer_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/Bert_layer_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/Bert_layer_mul_71ns_4ns_75_5_1.v",
      "impl\/verilog\/Bert_layer_mul_73ns_6ns_79_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77ns_6ns_83_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_54ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_55ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_82ns_6ns_88_5_1.v",
      "impl\/verilog\/Bert_layer_mul_83ns_6ns_89_5_1.v",
      "impl\/verilog\/Bert_layer_mul_87ns_6ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_92ns_6ns_98_5_1.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/Bert_layer_Self_attention.v",
      "impl\/verilog\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_update_i5.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v78_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v80_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v220_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v223_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v227_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v228_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/Linear_layer.protoinst",
      ".debug\/Top.protoinst",
      ".debug\/Bert_layer.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v202_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v202_address0": "DATA"},
      "ports": ["v202_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v202"
        }]
    },
    "v202_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v202_q0": "DATA"},
      "ports": ["v202_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v202"
        }]
    },
    "v203_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v203_address0": "DATA"},
      "ports": ["v203_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v203"
        }]
    },
    "v203_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v203_q0": "DATA"},
      "ports": ["v203_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v203"
        }]
    },
    "v204_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v204_address0": "DATA"},
      "ports": ["v204_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v204"
        }]
    },
    "v204_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v204_q0": "DATA"},
      "ports": ["v204_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v204"
        }]
    },
    "v205_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v205_address0": "DATA"},
      "ports": ["v205_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v205"
        }]
    },
    "v205_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v205_q0": "DATA"},
      "ports": ["v205_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v205"
        }]
    },
    "v206_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v206_address0": "DATA"},
      "ports": ["v206_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v206"
        }]
    },
    "v206_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v206_q0": "DATA"},
      "ports": ["v206_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v206"
        }]
    },
    "v207_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v207_address0": "DATA"},
      "ports": ["v207_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v207"
        }]
    },
    "v207_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v207_q0": "DATA"},
      "ports": ["v207_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v207"
        }]
    },
    "v208_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v208_address0": "DATA"},
      "ports": ["v208_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v208"
        }]
    },
    "v208_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v208_q0": "DATA"},
      "ports": ["v208_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v208"
        }]
    },
    "v209_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v209_address0": "DATA"},
      "ports": ["v209_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v209"
        }]
    },
    "v209_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v209_q0": "DATA"},
      "ports": ["v209_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v209"
        }]
    },
    "v210_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v210_address0": "DATA"},
      "ports": ["v210_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v210"
        }]
    },
    "v210_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v210_q0": "DATA"},
      "ports": ["v210_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v210"
        }]
    },
    "v211_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v211_address0": "DATA"},
      "ports": ["v211_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v211"
        }]
    },
    "v211_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v211_q0": "DATA"},
      "ports": ["v211_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v211"
        }]
    },
    "v212_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v212_address0": "DATA"},
      "ports": ["v212_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v212"
        }]
    },
    "v212_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v212_q0": "DATA"},
      "ports": ["v212_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v212"
        }]
    },
    "v213_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v213_address0": "DATA"},
      "ports": ["v213_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v213"
        }]
    },
    "v213_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v213_q0": "DATA"},
      "ports": ["v213_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v213"
        }]
    },
    "v214_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v214_address0": "DATA"},
      "ports": ["v214_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v214"
        }]
    },
    "v214_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v214_q0": "DATA"},
      "ports": ["v214_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v214"
        }]
    },
    "v215_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v215_address0": "DATA"},
      "ports": ["v215_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v215"
        }]
    },
    "v215_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v215_q0": "DATA"},
      "ports": ["v215_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v215"
        }]
    },
    "v216_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v216_address0": "DATA"},
      "ports": ["v216_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v216"
        }]
    },
    "v216_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v216_q0": "DATA"},
      "ports": ["v216_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v216"
        }]
    },
    "v217_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v217_address0": "DATA"},
      "ports": ["v217_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v217"
        }]
    },
    "v217_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v217_q0": "DATA"},
      "ports": ["v217_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v217"
        }]
    },
    "v218_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v218_address0": "DATA"},
      "ports": ["v218_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v218"
        }]
    },
    "v218_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v218_q0": "DATA"},
      "ports": ["v218_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v218"
        }]
    },
    "v219_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v219_address0": "DATA"},
      "ports": ["v219_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v219"
        }]
    },
    "v219_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v219_d0": "DATA"},
      "ports": ["v219_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v219"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "v202_address0": {
      "dir": "out",
      "width": "14"
    },
    "v202_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v202_q0": {
      "dir": "in",
      "width": "32"
    },
    "v203_address0": {
      "dir": "out",
      "width": "20"
    },
    "v203_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v203_q0": {
      "dir": "in",
      "width": "32"
    },
    "v204_address0": {
      "dir": "out",
      "width": "10"
    },
    "v204_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v204_q0": {
      "dir": "in",
      "width": "32"
    },
    "v205_address0": {
      "dir": "out",
      "width": "20"
    },
    "v205_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v205_q0": {
      "dir": "in",
      "width": "32"
    },
    "v206_address0": {
      "dir": "out",
      "width": "10"
    },
    "v206_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v206_q0": {
      "dir": "in",
      "width": "32"
    },
    "v207_address0": {
      "dir": "out",
      "width": "20"
    },
    "v207_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v207_q0": {
      "dir": "in",
      "width": "32"
    },
    "v208_address0": {
      "dir": "out",
      "width": "10"
    },
    "v208_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v208_q0": {
      "dir": "in",
      "width": "32"
    },
    "v209_address0": {
      "dir": "out",
      "width": "20"
    },
    "v209_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v209_q0": {
      "dir": "in",
      "width": "32"
    },
    "v210_address0": {
      "dir": "out",
      "width": "10"
    },
    "v210_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v210_q0": {
      "dir": "in",
      "width": "32"
    },
    "v211_address0": {
      "dir": "out",
      "width": "22"
    },
    "v211_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v211_q0": {
      "dir": "in",
      "width": "32"
    },
    "v212_address0": {
      "dir": "out",
      "width": "12"
    },
    "v212_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v212_q0": {
      "dir": "in",
      "width": "32"
    },
    "v213_address0": {
      "dir": "out",
      "width": "22"
    },
    "v213_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v213_q0": {
      "dir": "in",
      "width": "32"
    },
    "v214_address0": {
      "dir": "out",
      "width": "10"
    },
    "v214_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v214_q0": {
      "dir": "in",
      "width": "32"
    },
    "v215_address0": {
      "dir": "out",
      "width": "10"
    },
    "v215_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v215_q0": {
      "dir": "in",
      "width": "32"
    },
    "v216_address0": {
      "dir": "out",
      "width": "10"
    },
    "v216_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v216_q0": {
      "dir": "in",
      "width": "32"
    },
    "v217_address0": {
      "dir": "out",
      "width": "10"
    },
    "v217_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v217_q0": {
      "dir": "in",
      "width": "32"
    },
    "v218_address0": {
      "dir": "out",
      "width": "10"
    },
    "v218_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v218_q0": {
      "dir": "in",
      "width": "32"
    },
    "v219_address0": {
      "dir": "out",
      "width": "14"
    },
    "v219_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v219_we0": {
      "dir": "out",
      "width": "1"
    },
    "v219_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Bert_layer",
      "Instances": [
        {
          "ModuleName": "Linear_layer_qkv",
          "InstanceName": "grp_Linear_layer_qkv_fu_302",
          "Instances": [
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_S_k_0_k",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318"
        },
        {
          "ModuleName": "Self_attention",
          "InstanceName": "grp_Self_attention_fu_324",
          "Instances": [
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_separate_i7_l_j7",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_85_1",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_gemm_i2_l_j2",
              "InstanceName": "grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_norm_i3_l_j3",
              "InstanceName": "grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_exp_sum_i4",
              "InstanceName": "grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_update_i5",
              "InstanceName": "grp_Self_attention_Pipeline_l_update_i5_fu_173"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_gemm_i6_l_j6",
              "InstanceName": "grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_merge_i8_l_j8",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_bias_i10_l_j10",
          "InstanceName": "grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k3",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356"
        },
        {
          "ModuleName": "Layer_norm",
          "InstanceName": "grp_Layer_norm_fu_364",
          "Instances": [
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_223_1",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_227_2",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_mean_var_i13",
              "InstanceName": "grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j12",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j12_fu_144"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j13",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j13_fu_156"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_bias_i16_l_j15",
          "InstanceName": "grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k4",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398",
          "Instances": [
            {
              "ModuleName": "pow_generic_double_s",
              "InstanceName": "grp_pow_generic_double_s_fu_128"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_157",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_bias_i19_l_j18",
          "InstanceName": "grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k5",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453"
        },
        {
          "ModuleName": "Layer_norm_1",
          "InstanceName": "grp_Layer_norm_1_fu_460",
          "Instances": [
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_223_1",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_227_2",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_mean_var_i13",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j12",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j12_fu_144"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j13",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j13_fu_156"
            }
          ]
        }
      ]
    },
    "Info": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_separate_i7_l_j7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_gemm_i2_l_j2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_norm_i3_l_j3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_85_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_exp_sum_i4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_update_i5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_gemm_i6_l_j6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_merge_i8_l_j8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_bias_i10_l_j10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_223_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_227_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_mean_var_i13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_bias_i16_l_j15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_bias_i19_l_j18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_223_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_227_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_mean_var_i13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1_VITIS_LOOP_23_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "478",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "578",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_bias_i1_l_j1",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv": {
        "Latency": {
          "LatencyBest": "35527694",
          "LatencyAvg": "35527694",
          "LatencyWorst": "35527694",
          "PipelineII": "35527694",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_gemm_i_l_j",
            "TripCount": "9216",
            "Latency": "35509248",
            "PipelineII": "",
            "PipelineDepth": "3853"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1078",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1721",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_separate_i7_l_j7": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_mh_separate_i7_l_j7",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1_VITIS_LOOP_55_2",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_gemm_i2_l_j2": {
        "Latency": {
          "LatencyBest": "900",
          "LatencyAvg": "900",
          "LatencyWorst": "900",
          "PipelineII": "900",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_gemm_i2_l_j2",
            "TripCount": "144",
            "Latency": "898",
            "PipelineII": "4",
            "PipelineDepth": "327"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "13989",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "10352",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_norm_i3_l_j3": {
        "Latency": {
          "LatencyBest": "152",
          "LatencyAvg": "152",
          "LatencyWorst": "152",
          "PipelineII": "152",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.428"
        },
        "Loops": [{
            "Name": "l_norm_i3_l_j3",
            "TripCount": "144",
            "Latency": "150",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "175",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_85_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_exp_sum_i4": {
        "Latency": {
          "LatencyBest": "206",
          "LatencyAvg": "206",
          "LatencyWorst": "206",
          "PipelineII": "206",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [{
            "Name": "l_exp_sum_i4",
            "TripCount": "12",
            "Latency": "204",
            "PipelineII": "12",
            "PipelineDepth": "73"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "2133",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1929",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_update_i5": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "91",
          "LatencyWorst": "91",
          "PipelineII": "91",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.314"
        },
        "Loops": [{
            "Name": "l_update_i5",
            "TripCount": "12",
            "Latency": "89",
            "PipelineII": "6",
            "PipelineDepth": "24"
          }],
        "Area": {
          "FF": "572",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "445",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.940"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_114_1_VITIS_LOOP_115_2",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_gemm_i6_l_j6": {
        "Latency": {
          "LatencyBest": "835",
          "LatencyAvg": "835",
          "LatencyWorst": "835",
          "PipelineII": "835",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_gemm_i6_l_j6",
            "TripCount": "768",
            "Latency": "833",
            "PipelineII": "1",
            "PipelineDepth": "67"
          }],
        "Area": {
          "FF": "2714",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "722",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_merge_i8_l_j8": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_mh_merge_i8_l_j8",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention": {
        "Latency": {
          "LatencyBest": "44881",
          "LatencyAvg": "44881",
          "LatencyWorst": "44881",
          "PipelineII": "44881",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [{
            "Name": "l_S_h_0_h",
            "TripCount": "12",
            "Latency": "44880",
            "PipelineII": "",
            "PipelineDepth": "3740"
          }],
        "Area": {
          "BRAM_18K": "86",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "30",
          "DSP": "77",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "35",
          "FF": "23720",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "24016",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "45",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_174_1_VITIS_LOOP_175_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k3": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k3",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "335",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "257",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_bias_i10_l_j10": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_bias_i10_l_j10",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i11_l_j11",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_223_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_227_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_227_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j12": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j12",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "333",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_mean_var_i13": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_mean_var_i13",
            "TripCount": "12",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j13": {
        "Latency": {
          "LatencyBest": "801",
          "LatencyAvg": "801",
          "LatencyWorst": "801",
          "PipelineII": "801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j13",
            "TripCount": "768",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "175",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm": {
        "Latency": {
          "LatencyBest": "56254",
          "LatencyAvg": "56254",
          "LatencyWorst": "56254",
          "PipelineII": "56254",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "l_sum_i12",
            "TripCount": "12",
            "Latency": "46224",
            "PipelineII": "",
            "PipelineDepth": "3852"
          },
          {
            "Name": "l_norm_i14",
            "TripCount": "12",
            "Latency": "9972",
            "PipelineII": "",
            "PipelineDepth": "831"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1875",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1490",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2": {
        "Latency": {
          "LatencyBest": "36866",
          "LatencyAvg": "36866",
          "LatencyWorst": "36866",
          "PipelineII": "36866",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_281_1_VITIS_LOOP_282_2",
            "TripCount": "36864",
            "Latency": "36864",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k4": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k4",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "337",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "259",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_bias_i16_l_j15": {
        "Latency": {
          "LatencyBest": "36873",
          "LatencyAvg": "36873",
          "LatencyWorst": "36873",
          "PipelineII": "36873",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_bias_i16_l_j15",
            "TripCount": "36864",
            "Latency": "36871",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "241",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "1",
          "PipelineDepth": "86",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "63",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "28",
          "FF": "14035",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "9091",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.080"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "3668",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3506",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "1",
          "PipelineDepth": "73",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "10579",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16": {
        "Latency": {
          "LatencyBest": "37067",
          "LatencyAvg": "37067",
          "LatencyWorst": "37067",
          "PipelineII": "37067",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i17_l_j16",
            "TripCount": "36864",
            "Latency": "37065",
            "PipelineII": "1",
            "PipelineDepth": "203"
          }],
        "Area": {
          "BRAM_18K": "35",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "117",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "53",
          "FF": "26569",
          "AVAIL_FF": "106400",
          "UTIL_FF": "24",
          "LUT": "18214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_334_1_VITIS_LOOP_335_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k5": {
        "Latency": {
          "LatencyBest": "15368",
          "LatencyAvg": "15368",
          "LatencyWorst": "15368",
          "PipelineII": "15368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k5",
            "TripCount": "3072",
            "Latency": "15366",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "339",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "266",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_bias_i19_l_j18": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_bias_i19_l_j18",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i11_l_j11",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_223_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_227_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_227_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j12": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j12",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "333",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_mean_var_i13": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_mean_var_i13",
            "TripCount": "12",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j13": {
        "Latency": {
          "LatencyBest": "801",
          "LatencyAvg": "801",
          "LatencyWorst": "801",
          "PipelineII": "801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j13",
            "TripCount": "768",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "175",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1": {
        "Latency": {
          "LatencyBest": "56254",
          "LatencyAvg": "56254",
          "LatencyWorst": "56254",
          "PipelineII": "56254",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "l_sum_i12",
            "TripCount": "12",
            "Latency": "46224",
            "PipelineII": "",
            "PipelineDepth": "3852"
          },
          {
            "Name": "l_norm_i14",
            "TripCount": "12",
            "Latency": "9972",
            "PipelineII": "",
            "PipelineDepth": "831"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1875",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1490",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Bert_layer": {
        "Latency": {
          "LatencyBest": "426102783",
          "LatencyAvg": "426102783",
          "LatencyWorst": "426102783",
          "PipelineII": "426102784",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [
          {
            "Name": "l_gemm_i9_l_j9",
            "TripCount": "9216",
            "Latency": "35509248",
            "PipelineII": "",
            "PipelineDepth": "3853"
          },
          {
            "Name": "l_gemm_i15_l_j14",
            "TripCount": "36864",
            "Latency": "142036992",
            "PipelineII": "",
            "PipelineDepth": "3853"
          },
          {
            "Name": "l_gemm_i18_l_j17",
            "TripCount": "9216",
            "Latency": "141677568",
            "PipelineII": "",
            "PipelineDepth": "15373"
          }
        ],
        "Area": {
          "BRAM_18K": "665",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "237",
          "DSP": "212",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "96",
          "FF": "59148",
          "AVAIL_FF": "106400",
          "UTIL_FF": "55",
          "LUT": "54254",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "101",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-02 22:11:53 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
