--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top_Muliti_IOBUS.twx Top_Muliti_IOBUS.ncd -o
Top_Muliti_IOBUS.twr Top_Muliti_IOBUS.pcf

Design file:              Top_Muliti_IOBUS.ncd
Physical constraint file: Top_Muliti_IOBUS.pcf
Device,package,speed:     xa3s500e,cpg132,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    3.136(R)|    0.851(R)|clk_50mhz_BUFGP   |   0.000|
BTN<1>      |    3.570(R)|    0.560(R)|clk_50mhz_BUFGP   |   0.000|
BTN<2>      |    4.923(R)|    1.281(R)|clk_50mhz_BUFGP   |   0.000|
BTN<3>      |    4.047(R)|   -0.107(R)|clk_50mhz_BUFGP   |   0.000|
BTN<4>      |    5.670(R)|    0.637(R)|clk_50mhz_BUFGP   |   0.000|
SW<0>       |    5.209(R)|    1.462(R)|clk_50mhz_BUFGP   |   0.000|
SW<1>       |    5.141(R)|    1.479(R)|clk_50mhz_BUFGP   |   0.000|
SW<2>       |    4.321(R)|    1.031(R)|clk_50mhz_BUFGP   |   0.000|
SW<3>       |    5.022(R)|    0.363(R)|clk_50mhz_BUFGP   |   0.000|
SW<4>       |    4.739(R)|    0.574(R)|clk_50mhz_BUFGP   |   0.000|
SW<5>       |    4.523(R)|   -0.122(R)|clk_50mhz_BUFGP   |   0.000|
SW<6>       |    4.656(R)|   -0.069(R)|clk_50mhz_BUFGP   |   0.000|
SW<7>       |    5.349(R)|   -0.279(R)|clk_50mhz_BUFGP   |   0.000|
switch<0>   |    6.075(R)|   -2.390(R)|clk_50mhz_BUFGP   |   0.000|
switch<1>   |    6.528(R)|   -1.983(R)|clk_50mhz_BUFGP   |   0.000|
switch<2>   |    6.028(R)|   -1.509(R)|clk_50mhz_BUFGP   |   0.000|
switch<3>   |    5.952(R)|   -1.131(R)|clk_50mhz_BUFGP   |   0.000|
switch<4>   |    4.571(R)|   -0.317(R)|clk_50mhz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCDDAT<0>   |    8.454(R)|clk_50mhz_BUFGP   |   0.000|
LCDDAT<1>   |    8.974(R)|clk_50mhz_BUFGP   |   0.000|
LCDDAT<2>   |    9.393(R)|clk_50mhz_BUFGP   |   0.000|
LCDDAT<3>   |    8.736(R)|clk_50mhz_BUFGP   |   0.000|
LCDE        |    8.686(R)|clk_50mhz_BUFGP   |   0.000|
LCDRS       |    8.264(R)|clk_50mhz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |    2.211|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |    3.991|         |         |         |
clk_50mhz      |   19.036|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 24 10:43:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



