ISim log file
Running: E:\Verilog_tool\p6plus\pipeline\mips_txt_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Verilog_tool/p6plus/pipeline/mips_txt_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 20ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
                  38@00003000: $ 1 <= ffff0000
                  42@00003004: $ 1 <= fffffffe
                  46@00003008: $ 8 <= fffffffe
                  50@0000300c: $ 9 <= 00000004
                  82@00003014: $16 <= fffffff8
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 20ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10ns
# run 10ns
                  38@00003000: $ 1 <= ffff0000
# run 10ns
                  42@00003004: $ 1 <= fffffffe
                  46@00003008: $ 8 <= fffffffe
                  50@0000300c: $ 9 <= 00000004
# run 10ns
# run 10ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 20ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10ns
# run 10ns
                  38@00003000: $ 1 <= ffff0000
# run 10ns
                  42@00003004: $ 1 <= fffffffe
                  46@00003008: $ 8 <= fffffffe
                  50@0000300c: $ 9 <= 00000004
# run 10ns
# run 10ns
                  62@00003014: $16 <= 00000000
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
