Functional block diagram
------------------------

.. _diagram_clock_block:
.. figure:: ../../../../media/image7.png
	:align: center

	Clock management block diagram

XTAL_XIN is the PLL input clock, fixedly connected to the 25MHz crystal; RTC_XIN is the RTC input clock, fixedly connected to the 32.768KHz crystal.