#
project_name = "p2"
top_level_function_name = "trackertest"
src_dir_name = "src"
tb_dir_name = "tb"
src_files = ["p2.v"]
part_name = "xc7a35tcpg236-1"
clock_period = "10"
language="verilog"

