$date
	Sun Oct 23 02:58:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#749533
b10000 !
1"
#749534
b10000 &
b10000 %
1$
#749535
0"
#749538
b1000 &
b1000 %
#749542
b100 &
b100 %
#749546
b10 &
b10 %
#749550
b1 &
1#
b1 %
#749554
b0 &
b0 %
0#
0$
#1734911
b10001 !
1"
#1734914
b10001 &
b10001 %
1$
#1734915
0"
#1734918
b110100 &
b110100 %
#1734922
b11010 &
b11010 %
#1734926
b1101 &
b1101 %
#1734930
b101000 &
b101000 %
#1734934
b10100 &
b10100 %
#1734938
b1010 &
b1010 %
#1734942
b101 &
b101 %
#1734946
b10000 &
b10000 %
#1734950
b1000 &
b1000 %
#1734954
b100 &
b100 %
#1734958
b10 &
b10 %
#1734962
b1 &
b1 %
1#
#1734966
b0 &
0#
b0 %
0$
#2777776
b10 !
1"
#2777778
b10 &
b10 %
1$
#2777779
0"
#2777782
b1 &
1#
b1 %
#2777786
b0 &
b0 %
0#
0$
#4500012
