sch2hdl,-intstyle,ise,-family,artix7,-verilog,/home/jesudara/Desktop/FPGA_projects/ise/data_selector/data_selector.vf,-w,/home/jesudara/Desktop/FPGA_projects/ise/data_selector/src/data_selector.sch
