<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="SRAM Bit-Cell Recognition" />
<meta name="abstract" content="Calibre nmLVS-H recognizes the common SRAM bit-cell structure. As a result, hierarchical LVS allows you to swap certain hcell pins in memory designs." />
<meta name="description" content="Calibre nmLVS-H recognizes the common SRAM bit-cell structure. As a result, hierarchical LVS allows you to swap certain hcell pins in memory designs." />
<meta name="DC.subject" content="Cells, SRAM bit-cell, SRAM bit-cells" />
<meta name="keywords" content="Cells, SRAM bit-cell, SRAM bit-cells" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide05a2392-7533-4a7f-a988-0c58767d50ae" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>SRAM Bit-Cell Recognition</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="SRAM Bit-Cell Recognition" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="ide05a2392-7533-4a7f-a988-0c58767d50ae">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">SRAM Bit-Cell Recognition</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Calibre nmLVS-H
recognizes the common SRAM bit-cell structure. As a result, hierarchical
LVS allows you to swap certain hcell pins in memory designs.</span>
</div>
<p class="p">In <a class="xref fm:Figure" href="#ide05a2392-7533-4a7f-a988-0c58767d50ae__ide2020c0d-8427-4690-8691-a4ddd16fe208">Figure 1</a>, the names POWER and GROUND were replaced
with SUP1 and SUP2, respectively.</p>
<div class="fig fignone" id="ide05a2392-7533-4a7f-a988-0c58767d50ae__ide2020c0d-8427-4690-8691-a4ddd16fe208"><span class="figcap"><span class="fig--title-label">Figure 1. </span>SRAM Bit-Cell </span><br /><div class="imagecenter"><img class="image imagecenter" height="209" src="../graphics/hier_lvs02a.png" width="468" /></div><br /></div>
<p class="p">The names B, BN, W, SUP1, and SUP2 are for
reference only; LVS does not require text. Pins B and BN must serve
as pins of the cell that contains the structure. They cannot connect
to any other devices in the cell. Net W may be connected to other
devices in the cell and may or may not serve as a pin of the cell.
The internal nets designated 1 and 2 must not be connected to any
other devices in the cell. The nets designated SUP1 and SUP2 must
be the same nets, respectively, in the top and bottom structure.
Other than that, SUP1 and SUP2 may be any nets and do not have to
be designated as power or ground supplies. Nets SUP1 and SUP2 may
be connected to other devices in the cell and may or may not serve
as pins of the cell. Transistors may be of any MOS type (M, MN,
MP, ME, MD, LDD, LDDN, LDDP, LDDE, LDDD, and equivalent types specified
in an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> statement) as long as symmetry is observed.</p>
<p class="p">Note that this processing is performed after
expansion of non-corresponding cells. Thus, the term cell in this
context refers to the design hierarchy as it is seen by the circuit
comparison module <span class="ph FontProperty emphasis">after</span> expansion
of non-corresponding cells.</p>
<p class="p">Calibre nmLVS-H checks component types, subtypes,
properties, and substrate pin connections to ensure that the structure
is symmetric. Specifically, component types, subtypes, properties
and substrate pin connections must be equal, respectively, on the
following: </p>
<ul class="ul"><li class="li" id="ide05a2392-7533-4a7f-a988-0c58767d50ae__id341290fb-19a4-42a8-af8e-461f0bcc319d"><p class="p">transistors designated m1 and m2</p>
</li>
<li class="li" id="ide05a2392-7533-4a7f-a988-0c58767d50ae__idfe6189f0-5a8a-404b-a18d-5e838ed572c5"><p class="p">transistors designated m3 and m5</p>
</li>
<li class="li" id="ide05a2392-7533-4a7f-a988-0c58767d50ae__id595e866b-b325-4668-a937-f9d943f7f91e"><p class="p">transistors designated m4 and m6</p>
</li>
</ul>
<p class="p">If LDD-type devices are
used, then polarity is checked and must observe the symmetry of the
structure. Only properties traced with <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Trace Property', 'svrf_ur'); return false;">Trace Property</a> specification statements
are checked. Property values must be exactly equal and equality
within tolerance values is not sufficient. Note that, usually, only
the source is required to have equal values, as described in the
next paragraph. Substrate pins are any pins other then D, G, or
S.</p>
<p class="p">Given this structure, Calibre nmLVS-H recognizes
that pins B and BN of the cell are swappable. Given a pair of corresponding
hcells, pins B and BN in the pair are considered swappable if they
are swappable in the source, even if the respective layout pins
were not found to be swappable <span class="ph FontProperty emphasis">with this exception</span>:
in the case of many-to-one hcell relation, if the “one” side is
layout, then swappability is determined by the layout side. This
is acceptable in the sense that no errors are missed. For example,
if the pins are found to be swappable in the source, but not in
the layout, then the differences between source and layout are reported
as discrepancies in the cell (except for differences in properties
that are within tolerance values).</p>
<p class="p">This information is used when processing placements
of the cell. A cell may contain several such transistor-level structures,
and respective B/BN pins are swappable pairwise.</p>
<p class="p">In addition, Calibre nmLVS-H carries swappability
information as far as possible up the hierarchy. Specifically, swappability
information is carried up along nets that are connected only to
a respective placement pin and to a external port of the cell, and
are not connected to any other objects in the cell. In <a class="xref fm:Figure" href="#ide05a2392-7533-4a7f-a988-0c58767d50ae__id953a7853-314f-4d66-8e6b-5306c732177f">Figure 2</a>, given that pins B and BN of cell X
are swappable, then in cell Y pin B1 is swappable with BN1, B2 is
swappable with BN2, and B3 is swappable with BN3.</p>
<div class="fig fignone" id="ide05a2392-7533-4a7f-a988-0c58767d50ae__id953a7853-314f-4d66-8e6b-5306c732177f"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Carrying Pin Swappability Up
the Hierarchy</span><br /><div class="imagecenter"><img class="image imagecenter" height="100" src="../graphics/hier_lvs03a.png" width="468" /></div><br /></div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_HierarchicalLvs_idabea22bd.html" title="Calibre nmLVS-H is a hierarchical LVS application. Calibre nmLVS-H maintains design hierarchy and exploits this hierarchy to reduce processing time, memory use, and LVS discrepancy counts.">Hierarchical LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "SRAM Bit-Cell Recognition"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_SramBitCellRecognition_ide05a2392.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>