// Seed: 313551318
module module_0 (
    output supply1 id_0
    , id_3,
    output tri id_1#(
        .id_4(-1 - 1),
        .id_5(1),
        .id_6(1),
        .id_7(!1),
        .id_8(1),
        .id_9(1)
    )
);
  wire id_10;
  assign id_4 = {id_6{id_7}};
endmodule
module module_1 #(
    parameter id_3 = 32'd68,
    parameter id_4 = 32'd77
) (
    input wand id_0,
    input wand id_1,
    input wand id_2[id_3 : -1  ?  -1 : id_4],
    input supply0 _id_3,
    input tri0 _id_4,
    input tri id_5,
    output tri0 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wor id_10,
    input supply0 id_11
);
  wire id_13, id_14;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_15;
  logic id_16;
  wire [id_4 : 1] id_17;
endmodule
