Release 14.7 Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation 

Using Flow File:
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/fpga.flw 
Using Option File(s): 
 /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system.ngc"
...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_proces
sing_system7_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_axi_hw
t_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_axi_me
m_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_clock_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_reset_
0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_memif_memory_controller_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_proc_control_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_osif_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_osif_intc_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_timer_
0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_memif_mmu_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_slot_0
_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_osif_hw2sw_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_osif_sw2hw_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_memif_hwt2mem_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_memif_mem2hwt_0_wrapper.ngc"...
Loading design module
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_recono
s_memif_arbiter_0_wrapper.ngc"...
Applying constraints in
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_proces
sing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_axi_hw
t_wrapper.ncf" to module "axi_hwt"...
Checking Constraint Associations...
Applying constraints in
"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/implementation/system_axi_me
m_wrapper.ncf" to module "axi_mem"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_mem/axi_mem\/si_converter_bank\/gen_conv_slot[0].
   clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi_mem_reset_resync>: No instances of type FFS were found under block
   "axi_mem/axi_mem/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconn
   ect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_hwt/axi_hwt\/si_converter_bank\/gen_conv_slot[0].
   clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi_hwt_reset_resync>: No instances of type FFS were found under block
   "axi_hwt/axi_hwt/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconn
   ect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi_hwt_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi_mem_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_mem_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_hwt_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_0', used in period specification
   'TS_clk_fpga_0', was traced into PLLE2_ADV instance reconos_clock_0/ul/pll0.
   The following new TNM groups and period specifications were generated at the
   PLLE2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_reconos_clock_0_reconos_clock_0_ul_pll0_clk = PERIOD
   "reconos_clock_0_reconos_clock_0_ul_pll0_clk" TS_clk_fpga_0 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -mt 4 -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'27000@license3.uni-paderborn.de' in /home/thombang/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27000@license3.uni-paderborn.de'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:256d5434) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:256d5434) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:256d5434) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:69f3f04e) REAL time: 40 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:69f3f04e) REAL time: 40 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:69f3f04e) REAL time: 40 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:69f3f04e) REAL time: 40 secs 

Phase 8.8  Global Placement
........................................
..............
...............................................................................................
..............................................................................................................
..............................................................................................................
Phase 8.8  Global Placement (Checksum:39604621) REAL time: 2 mins 30 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:39604621) REAL time: 2 mins 30 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:60db3810) REAL time: 2 mins 54 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:60db3810) REAL time: 2 mins 54 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:60db3810) REAL time: 2 mins 54 secs 

Total REAL time to Placer completion: 2 mins 55 secs 
Total CPU  time to Placer completion: 3 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  100
Slice Logic Utilization:
  Number of Slice Registers:                 4,471 out of 106,400    4%
    Number used as Flip Flops:               4,457
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               13
  Number of Slice LUTs:                      5,027 out of  53,200    9%
    Number used as logic:                    4,421 out of  53,200    8%
      Number using O6 output only:           2,923
      Number using O5 output only:             301
      Number using O5 and O6:                1,197
      Number used as ROM:                        0
    Number used as Memory:                     485 out of  17,400    2%
      Number used as Dual Port RAM:            424
        Number using O6 output only:           216
        Number using O5 output only:             2
        Number using O5 and O6:                206
      Number used as Single Port RAM:            0
      Number used as Shift Register:            61
        Number using O6 output only:            61
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    121
      Number with same-slice register load:     95
      Number with same-slice carry load:        25
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,409 out of  13,300   18%
  Number of LUT Flip Flop pairs used:        6,774
    Number with an unused Flip Flop:         2,715 out of   6,774   40%
    Number with an unused LUT:               1,747 out of   6,774   25%
    Number of fully used LUT-FF pairs:       2,312 out of   6,774   34%
    Number of unique control sets:             253
    Number of slice register sites lost
      to control set restrictions:             843 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 33 out of     140   23%
    Number using RAMB36E1 only:                 33
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            6 out of     220    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          1 out of       4   25%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  1502 MB
Total REAL time to MAP completion:  2 mins 59 secs 
Total CPU time to MAP completion (all processors):   3 mins 5 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high -mt 4 system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '27000@license3.uni-paderborn.de' in /home/thombang/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27000@license3.uni-paderborn.de'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of DSP48E1s                        6 out of 220     2%
   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PLLE2_ADVs                      1 out of 4      25%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB36E1s                      33 out of 140    23%
   Number of Slices                       2409 out of 13300  18%
   Number of Slice Registers              4471 out of 106400  4%
      Number used as Flip Flops           4470
      Number used as Latches                 1
      Number used as LatchThrus              0

   Number of Slice LUTS                   5027 out of 53200   9%
   Number of Slice LUT-Flip Flop pairs    6663 out of 53200  12%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Par:493 - Multi-threading ("-mt" option) is not supported for this architecture. PAR will use only one processor.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_mem/axi_mem/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_
   BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_osif_sw2hw_0/reconos_osif_sw2hw_0/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_sw2hw_0/reconos_osif_sw2hw_0/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_sw2hw_0/reconos_osif_sw2hw_0/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_sw2hw_0/reconos_osif_sw2hw_0/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_sw2hw_0/reconos_osif_sw2hw_0/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_mem/axi_mem/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_
   B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram13_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram12_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram9_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram11_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram8_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram18_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram17_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram14_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram15_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram10_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_osif_hw2sw_0/reconos_osif_hw2sw_0/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_hw2sw_0/reconos_osif_hw2sw_0/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram7_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram1_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram5_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram6_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram16_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_osif_hw2sw_0/reconos_osif_hw2sw_0/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_hw2sw_0/reconos_osif_hw2sw_0/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_osif_hw2sw_0/reconos_osif_hw2sw_0/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram2_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram4_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram20_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram19_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_mem2hwt_0/reconos_memif_mem2hwt_0/Mram_ram3_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_samples/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_samples/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_samples/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_samples/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_samples/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram18_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram17_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_samples/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_samples/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_samples/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_samples/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_samples/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_samples/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram20_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram19_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_samples/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_samples/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_samples/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_samples/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_samples/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_samples/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_samples/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_samples/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_samples/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram10_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram9_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_features/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_features/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_features/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram4_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram6_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_features/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_wfl_features/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram3_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram12_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram2_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram8_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram7_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram5_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram16_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram14_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram15_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram11_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram1_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_features/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal reconos_memif_hwt2mem_0/reconos_memif_hwt2mem_0/Mram_ram13_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_features/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_features/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_features/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_features/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_features/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_features/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_ssc_features/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_features/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_mav_features/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_features/Mram_ram4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_features/Mram_ram2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_features/Mram_ram5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_features/Mram_ram3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal slot_0/slot_0/fifo_zc_features/Mram_ram1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36329 unrouted;      REAL time: 16 secs 

Phase  2  : 28471 unrouted;      REAL time: 17 secs 

Phase  3  : 8455 unrouted;      REAL time: 25 secs 

Phase  4  : 8697 unrouted; (Setup:0, Hold:48222, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:40735, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:40735, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:40735, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:40735, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Total REAL time to Router completion: 1 mins 13 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       reconos_clk_0 | BUFGCTRL_X0Y0| No   | 1730 |  0.433     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|reconos_osif_intc_0/ |              |      |      |            |             |
|reconos_osif_intc_0/ |              |      |      |            |             |
|    ipif_Bus2IP_RdCE |         Local|      |    2 |  0.000     |  1.660      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_reconos_clk_0 = PERIOD TIMEGRP "NET_re | SETUP       |     0.012ns|     9.988ns|       0|           0
  conos_clk_0" 100 MHz HIGH 50%             | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  0" 100 MHz HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_reconos_clock_0_reconos_clock_0_ul_pll | MINPERIOD   |     6.116ns|     3.884ns|       0|           0
  0_clk = PERIOD TIMEGRP         "reconos_c |             |            |            |        |            
  lock_0_reconos_clock_0_ul_pll0_clk" TS_cl |             |            |            |        |            
  k_fpga_0 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_mem_reset_resync_path" TIG   | SETUP       |         N/A|     2.657ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_hwt_reset_resync_path" TIG   | SETUP       |         N/A|     2.046ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      3.884ns|            0|            0|            0|            0|
| TS_reconos_clock_0_reconos_clo|     10.000ns|      3.884ns|          N/A|            0|            0|            0|            0|
| ck_0_ul_pll0_clk              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 92 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 1 mins 16 secs 

Peak Memory Usage:  1185 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 95
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1039118 paths, 0 nets, and 30193 connections

Design statistics:
   Minimum period:   9.988ns (Maximum frequency: 100.120MHz)


Analysis completed Thu Jun 30 18:35:38 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


