Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Dec 11 21:49:49 2018
| Host         : DESKTOP-MP0H3M1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_car_v1_0_control_sets_placed.rpt
| Design       : PWM_car_v1_0
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    22 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            1 |
| Yes          | No                    | No                     |              39 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+
|    Clock Signal    |                 Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+
|  Dir_clk_OBUF_BUFG |                                              |                                             |                1 |              2 |
|  Dir_clk_OBUF_BUFG |                                              | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              7 |
| ~Dir_clk_OBUF_BUFG | PWM_inst/enable_i_1_n_0                      |                                             |                2 |              7 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
| ~Dir_clk_OBUF_BUFG |                                              |                                             |                5 |             20 |
|  Dir_clk_OBUF_BUFG | PWM_w_v1_0_S00_AXI_inst/slv_reg_rden         | PWM_w_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               10 |             32 |
| ~Dir_clk_OBUF_BUFG | PWM_inst/buff[31]_i_1_n_0                    |                                             |               11 |             32 |
+--------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+


