
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `./logs/asap7/jpeg/base/4_eqy_output/combine.ys' --

1. Executing RTLIL frontend.
Input filename: ./logs/asap7/jpeg/base/4_eqy_output/gold.il

2. Executing UNIQUIFY pass (creating unique copies of modules).
Created 0 unique modules.

3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `jpeg_encoder'. Setting top module to jpeg_encoder.

3.1. Analyzing design hierarchy..
Top module:  \jpeg_encoder

3.2. Analyzing design hierarchy..
Top module:  \jpeg_encoder
Removed 0 unused modules.

4. Executing RTLIL frontend.
Input filename: ./logs/asap7/jpeg/base/4_eqy_output/gate_recoded.il

5. Executing UNIQUIFY pass (creating unique copies of modules).
Created 0 unique modules.

6. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `jpeg_encoder'. Setting top module to jpeg_encoder.

6.1. Analyzing design hierarchy..
Top module:  \jpeg_encoder

6.2. Analyzing design hierarchy..
Top module:  \jpeg_encoder
Removed 0 unused modules.

7. Executing MITER pass (creating miter circuit).
Creating miter cell "miter" with gold cell "gold.jpeg_encoder" and gate cell "gate.jpeg_encoder".

8. Executing RTLIL backend.
Output filename: ./logs/asap7/jpeg/base/4_eqy_output/combined.il

End of script. Logfile hash: ac55ec25cb, CPU: user 1.29s system 0.09s, MEM: 306.94 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 37% 2x write_rtlil (0 sec), 36% 4x read_rtlil (0 sec), ...
