PACKET0,FUNC_0
amdgpu_ring_write,FUNC_1
lower_32_bits,FUNC_2
mmUVD_GPCOM_VCPU_CMD,VAR_0
mmUVD_GPCOM_VCPU_DATA0,VAR_1
mmUVD_GPCOM_VCPU_DATA1,VAR_2
mmUVD_GP_SCRATCH8,VAR_3
mmUVD_GP_SCRATCH9,VAR_4
upper_32_bits,FUNC_3
uvd_v6_0_ring_emit_pipeline_sync,FUNC_4
ring,VAR_5
seq,VAR_6
addr,VAR_7
