{
  "name": "core_arch::x86::avx512f::_mm256_maskz_cvtph_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::f16c::_mm256_cvtph_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts the 8 x 16-bit half-precision float values in the 128-bit vector\n `a` into 8 x 32-bit float values stored in a 256-bit wide vector.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtph_ps)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm256_maskz_cvtph_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:15537:1: 15542:2",
  "src": "pub fn _mm256_maskz_cvtph_ps(k: __mmask8, a: __m128i) -> __m256 {\n    unsafe {\n        let convert = _mm256_cvtph_ps(a);\n        transmute(simd_select_bitmask(k, convert.as_f32x8(), f32x8::ZERO))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_maskz_cvtph_ps(_1: u8, _2: core_arch::x86::__m128i) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _3: core_arch::x86::__m256;\n    let mut _4: core_arch::simd::f32x8;\n    let mut _5: core_arch::simd::f32x8;\n    debug k => _1;\n    debug a => _2;\n    debug convert => _3;\n    bb0: {\n        _3 = core_arch::x86::f16c::_mm256_cvtph_ps(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256::as_f32x8(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::f32x8>(_1, move _5, core_arch::simd::f32x8::ZERO) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m256;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed single-precision (32-bit) floating-point elements, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_cvtph_ps&expand=1722)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}