// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_2_5_s_HH_
#define _kernel0_PE_2_5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_2_5_s : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_U_tmp_1_out_V_din;
    sc_in< sc_logic > fifo_U_tmp_1_out_V_full_n;
    sc_out< sc_logic > fifo_U_tmp_1_out_V_write;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_2_5_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_2_5_s);

    ~kernel0_PE_2_5_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U633;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U634;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U635;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_U_tmp_1_out_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter13_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_predicate_op150_write_state16;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter10_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter11_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter12_reg;
    sc_signal< sc_lv<32> > local_L_tmp_16_0_0597_reg_146;
    sc_signal< sc_lv<32> > local_L_tmp_15_0_0596_reg_157;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_0595_reg_168;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_0594_reg_179;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_0593_reg_190;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_0592_reg_201;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_0591_reg_212;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_0590_reg_223;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_0589_reg_234;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_0588_reg_245;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_0587_reg_256;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_0586_reg_267;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_0585_reg_278;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_0584_reg_289;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_0583_reg_300;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_0582_reg_311;
    sc_signal< sc_lv<32> > local_L_tmp_16_0_2_reg_377;
    sc_signal< sc_lv<32> > local_L_tmp_15_0_2_reg_438;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_2_reg_499;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_2_reg_560;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_2_reg_621;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_2_reg_682;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_2_reg_743;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_2_reg_804;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_2_reg_865;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_2_reg_926;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_2_reg_987;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_2_reg_1048;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_2_reg_1109;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_2_reg_1170;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_2_reg_1231;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_2_reg_1292;
    sc_signal< sc_lv<1> > icmp_ln315_fu_1365_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1689_pp0_iter12_reg;
    sc_signal< sc_lv<5> > c2_V_fu_1371_p2;
    sc_signal< sc_lv<5> > c2_V_reg_1693;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_875_reg_1698;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_875_reg_1698_pp0_iter18_reg;
    sc_signal< sc_lv<5> > add_ln323_fu_1383_p2;
    sc_signal< sc_lv<5> > add_ln323_reg_1703;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter2_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter3_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter5_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter6_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter7_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter8_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter9_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter10_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter11_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter12_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1703_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_1389_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1723_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_1395_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_1728;
    sc_signal< sc_lv<32> > tmp_877_reg_1733;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_877_reg_1733_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_1403_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_1738;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1411_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1743_pp0_iter12_reg;
    sc_signal< sc_lv<32> > grp_fu_1361_p2;
    sc_signal< sc_lv<32> > tmp_202_reg_1752;
    sc_signal< sc_lv<1> > icmp_ln343_fu_1440_p2;
    sc_signal< sc_lv<1> > icmp_ln343_reg_1757;
    sc_signal< sc_lv<1> > icmp_ln343_1090_fu_1445_p2;
    sc_signal< sc_lv<1> > icmp_ln343_1090_reg_1762;
    sc_signal< sc_lv<1> > icmp_ln343_1091_fu_1450_p2;
    sc_signal< sc_lv<1> > icmp_ln343_1091_reg_1767;
    sc_signal< sc_lv<1> > icmp_ln891_fu_1455_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1772_pp0_iter24_reg;
    sc_signal< sc_lv<32> > select_ln343_1200_fu_1656_p3;
    sc_signal< sc_lv<32> > select_ln343_1200_reg_1776;
    sc_signal< sc_lv<32> > grp_fu_1357_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1781;
    sc_signal< sc_lv<32> > grp_fu_1353_p2;
    sc_signal< sc_lv<32> > tmp_87_reg_1786;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter13_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<5> > ap_phi_mux_p_0410_0_phi_fu_138_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_16_0_0597_phi_fu_150_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_15_0_0596_phi_fu_161_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_172_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_183_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_194_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_205_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_216_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_227_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_238_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_249_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_260_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_271_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_282_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_293_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_304_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_315_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln341_phi_fu_325_p34;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_phi_ln341_reg_322;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_16_0_2_reg_377;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_15_0_2_reg_438;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_499;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_560;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_621;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_682;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_743;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_804;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_865;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_926;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_987;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_1048;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_1109;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_1170;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1231;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1292;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0579_fu_84;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0580_fu_88;
    sc_signal< sc_lv<32> > tmp_fu_92;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_local_L_tmp_0_0_0581_load;
    sc_signal< sc_lv<32> > tmp_874_fu_96;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > select_ln343_fu_1467_p3;
    sc_signal< sc_lv<32> > select_ln343_1185_fu_1474_p3;
    sc_signal< sc_lv<32> > select_ln343_1186_fu_1481_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1092_fu_1495_p2;
    sc_signal< sc_lv<32> > select_ln343_1187_fu_1488_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1093_fu_1508_p2;
    sc_signal< sc_lv<32> > select_ln343_1188_fu_1500_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1094_fu_1521_p2;
    sc_signal< sc_lv<32> > select_ln343_1189_fu_1513_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1095_fu_1534_p2;
    sc_signal< sc_lv<32> > select_ln343_1190_fu_1526_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1096_fu_1547_p2;
    sc_signal< sc_lv<32> > select_ln343_1191_fu_1539_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1097_fu_1560_p2;
    sc_signal< sc_lv<32> > select_ln343_1192_fu_1552_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1098_fu_1573_p2;
    sc_signal< sc_lv<32> > select_ln343_1193_fu_1565_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1099_fu_1586_p2;
    sc_signal< sc_lv<32> > select_ln343_1194_fu_1578_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1100_fu_1599_p2;
    sc_signal< sc_lv<32> > select_ln343_1195_fu_1591_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1101_fu_1612_p2;
    sc_signal< sc_lv<32> > select_ln343_1196_fu_1604_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1102_fu_1625_p2;
    sc_signal< sc_lv<32> > select_ln343_1197_fu_1617_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1103_fu_1638_p2;
    sc_signal< sc_lv<32> > select_ln343_1198_fu_1630_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1104_fu_1651_p2;
    sc_signal< sc_lv<32> > select_ln343_1199_fu_1643_p3;
    sc_signal< sc_logic > grp_fu_1353_ce;
    sc_signal< sc_logic > grp_fu_1357_ce;
    sc_signal< sc_logic > grp_fu_1361_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1380;
    sc_signal< bool > ap_condition_634;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_1383_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_1380();
    void thread_ap_condition_634();
    void thread_ap_condition_pp0_exit_iter13_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_216_p4();
    void thread_ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_205_p4();
    void thread_ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_194_p4();
    void thread_ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_183_p4();
    void thread_ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_172_p4();
    void thread_ap_phi_mux_local_L_tmp_15_0_0596_phi_fu_161_p4();
    void thread_ap_phi_mux_local_L_tmp_16_0_0597_phi_fu_150_p4();
    void thread_ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_315_p4();
    void thread_ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_304_p4();
    void thread_ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_293_p4();
    void thread_ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_282_p4();
    void thread_ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_271_p4();
    void thread_ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_260_p4();
    void thread_ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_249_p4();
    void thread_ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_238_p4();
    void thread_ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_227_p4();
    void thread_ap_phi_mux_p_0410_0_phi_fu_138_p4();
    void thread_ap_phi_mux_phi_ln341_phi_fu_325_p34();
    void thread_ap_phi_reg_pp0_iter0_phi_ln341_reg_322();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_743();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_682();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_621();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_560();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_499();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_15_0_2_reg_438();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_16_0_2_reg_377();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1292();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1231();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_1170();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_1109();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_1048();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_987();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_926();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_865();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_804();
    void thread_ap_predicate_op150_write_state16();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_local_L_tmp_0_0_0581_load();
    void thread_c2_V_fu_1371_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_U_tmp_1_out_V_blk_n();
    void thread_fifo_U_tmp_1_out_V_din();
    void thread_fifo_U_tmp_1_out_V_write();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_1353_ce();
    void thread_grp_fu_1357_ce();
    void thread_grp_fu_1361_ce();
    void thread_icmp_ln315_fu_1365_p2();
    void thread_icmp_ln323_fu_1389_p2();
    void thread_icmp_ln343_1090_fu_1445_p2();
    void thread_icmp_ln343_1091_fu_1450_p2();
    void thread_icmp_ln343_1092_fu_1495_p2();
    void thread_icmp_ln343_1093_fu_1508_p2();
    void thread_icmp_ln343_1094_fu_1521_p2();
    void thread_icmp_ln343_1095_fu_1534_p2();
    void thread_icmp_ln343_1096_fu_1547_p2();
    void thread_icmp_ln343_1097_fu_1560_p2();
    void thread_icmp_ln343_1098_fu_1573_p2();
    void thread_icmp_ln343_1099_fu_1586_p2();
    void thread_icmp_ln343_1100_fu_1599_p2();
    void thread_icmp_ln343_1101_fu_1612_p2();
    void thread_icmp_ln343_1102_fu_1625_p2();
    void thread_icmp_ln343_1103_fu_1638_p2();
    void thread_icmp_ln343_1104_fu_1651_p2();
    void thread_icmp_ln343_fu_1440_p2();
    void thread_icmp_ln879_fu_1411_p2();
    void thread_icmp_ln891_fu_1455_p2();
    void thread_select_ln323_fu_1395_p3();
    void thread_select_ln333_fu_1403_p3();
    void thread_select_ln343_1185_fu_1474_p3();
    void thread_select_ln343_1186_fu_1481_p3();
    void thread_select_ln343_1187_fu_1488_p3();
    void thread_select_ln343_1188_fu_1500_p3();
    void thread_select_ln343_1189_fu_1513_p3();
    void thread_select_ln343_1190_fu_1526_p3();
    void thread_select_ln343_1191_fu_1539_p3();
    void thread_select_ln343_1192_fu_1552_p3();
    void thread_select_ln343_1193_fu_1565_p3();
    void thread_select_ln343_1194_fu_1578_p3();
    void thread_select_ln343_1195_fu_1591_p3();
    void thread_select_ln343_1196_fu_1604_p3();
    void thread_select_ln343_1197_fu_1617_p3();
    void thread_select_ln343_1198_fu_1630_p3();
    void thread_select_ln343_1199_fu_1643_p3();
    void thread_select_ln343_1200_fu_1656_p3();
    void thread_select_ln343_fu_1467_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
