
*** Running vivado
    with args -log top_hex_display_controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_hex_display_controller.tcl -notrace


*** Running vivado
    with args -log top_hex_display_controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_hex_display_controller.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Aug 21 22:57:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_hex_display_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1854.805 ; gain = 113.000 ; free physical = 2598 ; free virtual = 4951
Command: link_design -top top_hex_display_controller -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Aug 21 22:57:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_hex_display_controller.tcl -notrace
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.945 ; gain = 0.039 ; free physical = 2109 ; free virtual = 4464
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.848 ; gain = 1.168 ; free physical = 2005 ; free virtual = 4363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.445 ; gain = 0.000 ; free physical = 2003 ; free virtual = 4362
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.352 ; gain = 478.934 ; free physical = 1981 ; free virtual = 4340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2428.273 ; gain = 93.812 ; free physical = 1923 ; free virtual = 4283

Starting Cache Timing Information Task
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1854.742 ; gain = 82.996 ; free physical = 1888 ; free virtual = 4248
Command: link_design -top top_hex_display_controller -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.961 ; gain = 0.039 ; free physical = 1354 ; free virtual = 3719
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.520 ; gain = 559.246 ; free physical = 871 ; free virtual = 3249
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.859 ; gain = 1.168 ; free physical = 844 ; free virtual = 3223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.453 ; gain = 0.000 ; free physical = 839 ; free virtual = 3218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.355 ; gain = 479.000 ; free physical = 820 ; free virtual = 3199
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2430.262 ; gain = 95.793 ; free physical = 673 ; free virtual = 3053

Starting Cache Timing Information Task

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.922 ; gain = 0.027 ; free physical = 463 ; free virtual = 2839

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.953 ; gain = 0.059 ; free physical = 465 ; free virtual = 2841
Phase 1 Initialization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.953 ; gain = 0.059 ; free physical = 465 ; free virtual = 2841

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3312.410 ; gain = 0.516 ; free physical = 468 ; free virtual = 2844

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3312.492 ; gain = 0.598 ; free physical = 467 ; free virtual = 2843
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3312.492 ; gain = 0.598 ; free physical = 467 ; free virtual = 2843

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3312.848 ; gain = 0.953 ; free physical = 465 ; free virtual = 2842
Retarget | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3312.867 ; gain = 0.973 ; free physical = 466 ; free virtual = 2842
Constant propagation | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3312.965 ; gain = 1.070 ; free physical = 466 ; free virtual = 2842
Sweep | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3341.328 ; gain = 29.434 ; free physical = 468 ; free virtual = 2844
BUFG optimization | Checksum: 1fee573fb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.352 ; gain = 29.457 ; free physical = 468 ; free virtual = 2844
Shift Register Optimization | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.375 ; gain = 29.480 ; free physical = 468 ; free virtual = 2844
Post Processing Netlist | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.383 ; gain = 29.488 ; free physical = 468 ; free virtual = 2844

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.410 ; gain = 0.023 ; free physical = 468 ; free virtual = 2844
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.410 ; gain = 29.516 ; free physical = 468 ; free virtual = 2844
Phase 9 Finalization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.410 ; gain = 29.516 ; free physical = 468 ; free virtual = 2844
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3341.426 ; gain = 29.531 ; free physical = 468 ; free virtual = 2844

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.484 ; gain = 0.047 ; free physical = 466 ; free virtual = 2843

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.488 ; gain = 0.004 ; free physical = 466 ; free virtual = 2843

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.527 ; gain = 0.000 ; free physical = 466 ; free virtual = 2843
Ending Netlist Obfuscation Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.527 ; gain = 0.000 ; free physical = 466 ; free virtual = 2843
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3341.555 ; gain = 1007.188 ; free physical = 466 ; free virtual = 2843
INFO: [Vivado 12-24828] Executing command : report_drc -file top_hex_display_controller_drc_opted.rpt -pb top_hex_display_controller_drc_opted.pb -rpx top_hex_display_controller_drc_opted.rpx
Command: report_drc -file top_hex_display_controller_drc_opted.rpt -pb top_hex_display_controller_drc_opted.pb -rpx top_hex_display_controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 506 ; free virtual = 2884
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 452 ; free virtual = 2832
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d200bae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 452 ; free virtual = 2832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 452 ; free virtual = 2832

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16624b991

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 419 ; free virtual = 2803

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 409 ; free virtual = 2794

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 409 ; free virtual = 2794
Phase 1 Placer Initialization | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 408 ; free virtual = 2793

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 406 ; free virtual = 2792

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 406 ; free virtual = 2792

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 406 ; free virtual = 2792

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 19fef6049

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 414 ; free virtual = 2801
Phase 2 Global Placement | Checksum: 19fef6049

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 414 ; free virtual = 2801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19fef6049

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 414 ; free virtual = 2801

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abea12e6

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 414 ; free virtual = 2801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 250404515

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 413 ; free virtual = 2801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 250404515

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 413 ; free virtual = 2801

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787
Phase 3 Detail Placement | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787
Phase 4.3 Placer Reporting | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787
Ending Placer Task | Checksum: 20c384ea8

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 399 ; free virtual = 2787
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_hex_display_controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 341 ; free virtual = 2729
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_hex_display_controller_utilization_placed.rpt -pb top_hex_display_controller_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_hex_display_controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 365 ; free virtual = 2754
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 366 ; free virtual = 2755
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 366 ; free virtual = 2755
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 366 ; free virtual = 2755
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 369 ; free virtual = 2758
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 369 ; free virtual = 2758
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 369 ; free virtual = 2758
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 369 ; free virtual = 2758
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2748
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2749
Write Physdb Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3346.758 ; gain = 0.000 ; free physical = 359 ; free virtual = 2749
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df1842fa ConstDB: 0 ShapeSum: d2321e39 RouteDB: 5aeded75
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2987.570 ; gain = 557.309 ; free physical = 120 ; free virtual = 2310

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3312.969 ; gain = 0.027 ; free physical = 94 ; free virtual = 2015

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3312.996 ; gain = 0.055 ; free physical = 94 ; free virtual = 2015
Phase 1 Initialization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3312.996 ; gain = 0.055 ; free physical = 94 ; free virtual = 2015

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3313.453 ; gain = 0.512 ; free physical = 94 ; free virtual = 2015

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3313.535 ; gain = 0.594 ; free physical = 94 ; free virtual = 2015
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3313.535 ; gain = 0.594 ; free physical = 94 ; free virtual = 2015

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3313.887 ; gain = 0.945 ; free physical = 93 ; free virtual = 2015
Retarget | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3313.902 ; gain = 0.961 ; free physical = 93 ; free virtual = 2015
Constant propagation | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3314.000 ; gain = 1.059 ; free physical = 92 ; free virtual = 2014
Sweep | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3342.367 ; gain = 29.426 ; free physical = 95 ; free virtual = 2017
BUFG optimization | Checksum: 1fee573fb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.391 ; gain = 29.449 ; free physical = 95 ; free virtual = 2017
Shift Register Optimization | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.414 ; gain = 29.473 ; free physical = 95 ; free virtual = 2017
Post Processing Netlist | Checksum: 1fee573fb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.422 ; gain = 29.480 ; free physical = 95 ; free virtual = 2016

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.445 ; gain = 0.023 ; free physical = 95 ; free virtual = 2016
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.445 ; gain = 29.504 ; free physical = 95 ; free virtual = 2016
Phase 9 Finalization | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.445 ; gain = 29.504 ; free physical = 95 ; free virtual = 2016
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.461 ; gain = 29.520 ; free physical = 95 ; free virtual = 2016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.523 ; gain = 0.047 ; free physical = 94 ; free virtual = 2016

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.523 ; gain = 0.000 ; free physical = 94 ; free virtual = 2016

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.566 ; gain = 0.000 ; free physical = 94 ; free virtual = 2015
Ending Netlist Obfuscation Task | Checksum: 1fee573fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.566 ; gain = 0.000 ; free physical = 94 ; free virtual = 2015
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3342.590 ; gain = 1008.215 ; free physical = 94 ; free virtual = 2015
INFO: [Vivado 12-24828] Executing command : report_drc -file top_hex_display_controller_drc_opted.rpt -pb top_hex_display_controller_drc_opted.pb -rpx top_hex_display_controller_drc_opted.rpx
Command: report_drc -file top_hex_display_controller_drc_opted.rpt -pb top_hex_display_controller_drc_opted.pb -rpx top_hex_display_controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.594 ; gain = 0.000 ; free physical = 128 ; free virtual = 2055
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 137 ; free virtual = 2065
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d200bae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 137 ; free virtual = 2065
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 137 ; free virtual = 2065

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16624b991

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 126 ; free virtual = 2055

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2054

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2054
Phase 1 Placer Initialization | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2053

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2053

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2053

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19c77fce6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 125 ; free virtual = 2053

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 19fef6049

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070
Phase 2 Global Placement | Checksum: 19fef6049

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19fef6049

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abea12e6

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 250404515

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 250404515

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3346.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 2070

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069
Phase 3 Detail Placement | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069
Phase 4.3 Placer Reporting | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 141 ; free virtual = 2069

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a36dc8fe

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069
Ending Placer Task | Checksum: 20c384ea8

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3349.887 ; gain = 2.973 ; free physical = 141 ; free virtual = 2069
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
Post Restoration Checksum: NetGraph: a3688e4d | NumContArr: 77d8e62b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a09369b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3434.836 ; gain = 35.988 ; free physical = 127 ; free virtual = 1998

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_hex_display_controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 121 ; free virtual = 1993
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_hex_display_controller_utilization_placed.rpt -pb top_hex_display_controller_utilization_placed.pb

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a09369b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3464.246 ; gain = 65.398 ; free physical = 106 ; free virtual = 1980

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a09369b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3464.305 ; gain = 65.457 ; free physical = 105 ; free virtual = 1978
 Number of Nodes with overlaps = 0
INFO: [Vivado 12-24828] Executing command : report_io -file top_hex_display_controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 95 ; free virtual = 1969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bbad9846

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.066 ; gain = 89.219 ; free physical = 95 ; free virtual = 1969

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bbad9846

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.102 ; gain = 89.254 ; free physical = 95 ; free virtual = 1969

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 95 ; free virtual = 1969
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 93 ; free virtual = 1967
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 92 ; free virtual = 1967
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 92 ; free virtual = 1967
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 92 ; free virtual = 1967
Phase 4.1 Initial Net Routing Pass | Checksum: 2e0064483

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3488.773 ; gain = 89.926 ; free physical = 91 ; free virtual = 1966
Phase 4 Initial Routing | Checksum: 2e0064483

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3488.801 ; gain = 89.953 ; free physical = 91 ; free virtual = 1966
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 91 ; free virtual = 1966

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 91 ; free virtual = 1966
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3488.984 ; gain = 90.137 ; free physical = 85 ; free virtual = 1960
Phase 5 Rip-up And Reroute | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3488.988 ; gain = 90.141 ; free physical = 85 ; free virtual = 1960

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.000 ; gain = 90.152 ; free physical = 90 ; free virtual = 1965

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.008 ; gain = 90.160 ; free physical = 90 ; free virtual = 1965
Phase 7 Post Hold Fix | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.008 ; gain = 90.160 ; free physical = 90 ; free virtual = 1965

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0217767 %
  Global Horizontal Routing Utilization  = 0.00886249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.055 ; gain = 90.207 ; free physical = 90 ; free virtual = 1964

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.074 ; gain = 90.227 ; free physical = 89 ; free virtual = 1963

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 261d32c12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.676 ; gain = 90.828 ; free physical = 84 ; free virtual = 1959

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 261d32c12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.742 ; gain = 90.895 ; free physical = 84 ; free virtual = 1959
Total Elapsed time in route_design: 6.76 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1f7165c2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.793 ; gain = 90.945 ; free physical = 83 ; free virtual = 1958
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f7165c2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.805 ; gain = 90.957 ; free physical = 83 ; free virtual = 1958

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.949 ; gain = 143.191 ; free physical = 79 ; free virtual = 1954
INFO: [Vivado 12-24828] Executing command : report_drc -file top_hex_display_controller_drc_routed.rpt -pb top_hex_display_controller_drc_routed.pb -rpx top_hex_display_controller_drc_routed.rpx
Command: report_drc -file top_hex_display_controller_drc_routed.rpt -pb top_hex_display_controller_drc_routed.pb -rpx top_hex_display_controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 133 ; free virtual = 1970
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 133 ; free virtual = 1970
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 134 ; free virtual = 1971
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 134 ; free virtual = 1971
Writing XDEF routing.
INFO: [DRC 23-27] Running DRC with 8 threads
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 133 ; free virtual = 1970
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 133 ; free virtual = 1970
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 131 ; free virtual = 1968
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3349.887 ; gain = 0.000 ; free physical = 131 ; free virtual = 1968
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_hex_display_controller_methodology_drc_routed.rpt -pb top_hex_display_controller_methodology_drc_routed.pb -rpx top_hex_display_controller_methodology_drc_routed.rpx
Command: report_methodology -file top_hex_display_controller_methodology_drc_routed.rpt -pb top_hex_display_controller_methodology_drc_routed.pb -rpx top_hex_display_controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df1842fa ConstDB: 0 ShapeSum: d2321e39 RouteDB: 5aeded75
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_hex_display_controller_timing_summary_routed.rpt -pb top_hex_display_controller_timing_summary_routed.pb -rpx top_hex_display_controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_hex_display_controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_hex_display_controller_route_status.rpt -pb top_hex_display_controller_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_hex_display_controller_bus_skew_routed.rpt -pb top_hex_display_controller_bus_skew_routed.pb -rpx top_hex_display_controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_hex_display_controller_power_routed.rpt -pb top_hex_display_controller_power_summary_routed.pb -rpx top_hex_display_controller_power_routed.rpx
Command: report_power -file top_hex_display_controller_power_routed.rpt -pb top_hex_display_controller_power_summary_routed.pb -rpx top_hex_display_controller_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_hex_display_controller_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 98 ; free virtual = 1808
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 98 ; free virtual = 1808
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 98 ; free virtual = 1808
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 98 ; free virtual = 1808
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 98 ; free virtual = 1808
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 97 ; free virtual = 1808
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3600.773 ; gain = 0.000 ; free physical = 97 ; free virtual = 1808
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 22:58:05 2025...
Post Restoration Checksum: NetGraph: a3688e4d | NumContArr: 77d8e62b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a09369b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3433.980 ; gain = 34.004 ; free physical = 109 ; free virtual = 1826

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a09369b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.391 ; gain = 63.414 ; free physical = 68 ; free virtual = 1781

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a09369b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.453 ; gain = 63.477 ; free physical = 71 ; free virtual = 1782
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bbad9846

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3487.223 ; gain = 87.246 ; free physical = 142 ; free virtual = 1842

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bbad9846

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3487.254 ; gain = 87.277 ; free physical = 142 ; free virtual = 1842

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e0064483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3487.949 ; gain = 87.973 ; free physical = 140 ; free virtual = 1840
Phase 4 Initial Routing | Checksum: 2e0064483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3487.973 ; gain = 87.996 ; free physical = 140 ; free virtual = 1840

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.168 ; gain = 88.191 ; free physical = 140 ; free virtual = 1840
Phase 5 Rip-up And Reroute | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.168 ; gain = 88.191 ; free physical = 140 ; free virtual = 1840

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.180 ; gain = 88.203 ; free physical = 140 ; free virtual = 1840

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.191 ; gain = 88.215 ; free physical = 140 ; free virtual = 1840
Phase 7 Post Hold Fix | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.191 ; gain = 88.215 ; free physical = 140 ; free virtual = 1840

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0217767 %
  Global Horizontal Routing Utilization  = 0.00886249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.238 ; gain = 88.262 ; free physical = 140 ; free virtual = 1840

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fb2d3dda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.254 ; gain = 88.277 ; free physical = 140 ; free virtual = 1840

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 261d32c12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.867 ; gain = 88.891 ; free physical = 139 ; free virtual = 1840

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 261d32c12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.934 ; gain = 88.957 ; free physical = 139 ; free virtual = 1840
Total Elapsed time in route_design: 6.42 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1f7165c2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.988 ; gain = 89.012 ; free physical = 139 ; free virtual = 1840
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f7165c2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.996 ; gain = 89.020 ; free physical = 139 ; free virtual = 1840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.145 ; gain = 139.258 ; free physical = 139 ; free virtual = 1840
INFO: [Vivado 12-24828] Executing command : report_drc -file top_hex_display_controller_drc_routed.rpt -pb top_hex_display_controller_drc_routed.pb -rpx top_hex_display_controller_drc_routed.rpx
Command: report_drc -file top_hex_display_controller_drc_routed.rpt -pb top_hex_display_controller_drc_routed.pb -rpx top_hex_display_controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_hex_display_controller_methodology_drc_routed.rpt -pb top_hex_display_controller_methodology_drc_routed.pb -rpx top_hex_display_controller_methodology_drc_routed.rpx
Command: report_methodology -file top_hex_display_controller_methodology_drc_routed.rpt -pb top_hex_display_controller_methodology_drc_routed.pb -rpx top_hex_display_controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_hex_display_controller_timing_summary_routed.rpt -pb top_hex_display_controller_timing_summary_routed.pb -rpx top_hex_display_controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_hex_display_controller_route_status.rpt -pb top_hex_display_controller_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_hex_display_controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_hex_display_controller_bus_skew_routed.rpt -pb top_hex_display_controller_bus_skew_routed.pb -rpx top_hex_display_controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_hex_display_controller_power_routed.rpt -pb top_hex_display_controller_power_summary_routed.pb -rpx top_hex_display_controller_power_routed.rpx
Command: report_power -file top_hex_display_controller_power_routed.rpt -pb top_hex_display_controller_power_summary_routed.pb -rpx top_hex_display_controller_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_hex_display_controller_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3599.543 ; gain = 0.000 ; free physical = 111 ; free virtual = 1747
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/digital_display/digital_display.runs/impl_1/top_hex_display_controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 22:58:13 2025...
