
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 29 23:21:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1822.891 ; gain = 0.000 ; free physical = 3682 ; free virtual = 11931
INFO: [Netlist 29-17] Analyzing 485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.348 ; gain = 0.000 ; free physical = 3104 ; free virtual = 11354
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2617.348 ; gain = 1056.926 ; free physical = 3104 ; free virtual = 11354
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2646.512 ; gain = 29.164 ; free physical = 3044 ; free virtual = 11294

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 31c91cc6f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2669.324 ; gain = 22.812 ; free physical = 3035 ; free virtual = 11286

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ad4012e8f513f5ff.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.035 ; gain = 0.000 ; free physical = 2677 ; free virtual = 10955
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.035 ; gain = 0.000 ; free physical = 2693 ; free virtual = 10971
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 29d984a1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971
Phase 1.1 Core Generation And Design Setup | Checksum: 29d984a1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 29d984a1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971
Phase 1 Initialization | Checksum: 29d984a1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 29d984a1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 29d984a1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971
Phase 2 Timer Update And Timing Data Collection | Checksum: 29d984a1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22f57454b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971
Retarget | Checksum: 22f57454b
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24f08d676

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2693 ; free virtual = 10971
Constant propagation | Checksum: 24f08d676
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.035 ; gain = 0.000 ; free physical = 2700 ; free virtual = 10979
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.035 ; gain = 0.000 ; free physical = 2714 ; free virtual = 10992
Phase 5 Sweep | Checksum: 2124427a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3005.035 ; gain = 20.812 ; free physical = 2714 ; free virtual = 10992
Sweep | Checksum: 2124427a6
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Sweep, 1014 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-194] Inserted BUFG top_i/mmio_subsystem_1/inst/control/E[0]_BUFG_inst to drive 32 load(s) on clock net top_i/mmio_subsystem_1/inst/control/E_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 22cd1ac56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992
BUFG optimization | Checksum: 22cd1ac56
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22cd1ac56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992
Shift Register Optimization | Checksum: 22cd1ac56
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ea4edc36

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992
Post Processing Netlist | Checksum: 1ea4edc36
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2f2c0488e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3037.051 ; gain = 0.000 ; free physical = 2713 ; free virtual = 10992
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2f2c0488e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992
Phase 9 Finalization | Checksum: 2f2c0488e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              96  |                                             67  |
|  Constant propagation         |               2  |              23  |                                             50  |
|  Sweep                        |               1  |              93  |                                           1014  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2f2c0488e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.051 ; gain = 52.828 ; free physical = 2713 ; free virtual = 10992

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 320741b4c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10842
Ending Power Optimization Task | Checksum: 320741b4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.934 ; gain = 258.883 ; free physical = 2560 ; free virtual = 10842

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 320741b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10842

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10842
Ending Netlist Obfuscation Task | Checksum: 2d53fb6b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10842
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3295.934 ; gain = 678.586 ; free physical = 2560 ; free virtual = 10842
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2551 ; free virtual = 10834
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2551 ; free virtual = 10834
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2551 ; free virtual = 10834
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2551 ; free virtual = 10834
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2551 ; free virtual = 10834
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10834
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10834
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2524 ; free virtual = 10811
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 245faa4a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2524 ; free virtual = 10811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2524 ; free virtual = 10811

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c163e12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2517 ; free virtual = 10808

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 195b9b63f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2516 ; free virtual = 10807

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 195b9b63f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2516 ; free virtual = 10807
Phase 1 Placer Initialization | Checksum: 195b9b63f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2516 ; free virtual = 10807

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ca33f8fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2567 ; free virtual = 10859

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 203d9451f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2565 ; free virtual = 10857

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 203d9451f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2565 ; free virtual = 10857

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2801190b3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2554 ; free virtual = 10847

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bfd17d4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2553 ; free virtual = 10845

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 243 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 0 LUT, combined 109 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10845

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            109  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            109  |                   109  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2e20e8085

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10844
Phase 2.5 Global Place Phase2 | Checksum: 2a905adac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10844
Phase 2 Global Placement | Checksum: 2a905adac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2550 ; free virtual = 10844

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b1f71123

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2549 ; free virtual = 10844

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 204b8b424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2549 ; free virtual = 10843

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25abb0c1d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2548 ; free virtual = 10843

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 226d0e90b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2548 ; free virtual = 10843

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 246555a56

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2545 ; free virtual = 10840

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23d44e9ed

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2545 ; free virtual = 10840

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27f83533f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2545 ; free virtual = 10840
Phase 3 Detail Placement | Checksum: 27f83533f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2545 ; free virtual = 10840

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1eba95067

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.659 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a10d1114

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19663ccdd

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
Phase 4.1.1.1 BUFG Insertion | Checksum: 1eba95067

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.659. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17602d684

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10837

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10837
Phase 4.1 Post Commit Optimization | Checksum: 17602d684

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10837

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17602d684

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17602d684

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
Phase 4.3 Placer Reporting | Checksum: 17602d684

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f1b0ac8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
Ending Placer Task | Checksum: 1d036ef10

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10836
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2530 ; free virtual = 10825
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2507 ; free virtual = 10802
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2515 ; free virtual = 10812
Wrote PlaceDB: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10816
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10816
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10816
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10817
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10817
Write Physdb Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2509 ; free virtual = 10817
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2501 ; free virtual = 10800
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.659 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2493 ; free virtual = 10797
Wrote PlaceDB: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10799
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10799
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10799
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10799
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10800
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 2484 ; free virtual = 10800
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 41c66600 ConstDB: 0 ShapeSum: f6559dac RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 2a56f45a | NumContArr: 141020b7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c3b90a4b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3352.898 ; gain = 56.965 ; free physical = 2299 ; free virtual = 10604

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c3b90a4b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3352.898 ; gain = 56.965 ; free physical = 2299 ; free virtual = 10604

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c3b90a4b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3352.898 ; gain = 56.965 ; free physical = 2299 ; free virtual = 10604
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2079bb337

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3420.656 ; gain = 124.723 ; free physical = 2231 ; free virtual = 10536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.963  | TNS=0.000  | WHS=-0.215 | THS=-262.321|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f804686a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3420.656 ; gain = 124.723 ; free physical = 2231 ; free virtual = 10536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.963  | TNS=0.000  | WHS=-0.048 | THS=-0.048 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 284c42150

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3420.656 ; gain = 124.723 ; free physical = 2230 ; free virtual = 10539

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0176334 %
  Global Horizontal Routing Utilization  = 0.0214475 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8567
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8544
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 47

Phase 2 Router Initialization | Checksum: 1f15355f1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2209 ; free virtual = 10518

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f15355f1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2209 ; free virtual = 10518

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 284c59bff

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2209 ; free virtual = 10518
Phase 4 Initial Routing | Checksum: 284c59bff

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2209 ; free virtual = 10518

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 745
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25469cd44

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522
Phase 5 Rip-up And Reroute | Checksum: 25469cd44

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d906866c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.499  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 235b35d32

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 235b35d32

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522
Phase 6 Delay and Skew Optimization | Checksum: 235b35d32

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.499  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d29e59c4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523
Phase 7 Post Hold Fix | Checksum: 2d29e59c4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.563377 %
  Global Horizontal Routing Utilization  = 0.83688 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d29e59c4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d29e59c4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 353075366

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 353075366

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.499  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 353075366

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523
Total Elapsed time in route_design: 36.25 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 28dc6036e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 28dc6036e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2214 ; free virtual = 10523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.438 ; gain = 139.504 ; free physical = 2213 ; free virtual = 10522
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
147 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3522.152 ; gain = 86.715 ; free physical = 2157 ; free virtual = 10476
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2157 ; free virtual = 10478
Wrote PlaceDB: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10487
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10487
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10488
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2155 ; free virtual = 10489
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2154 ; free virtual = 10488
Write Physdb Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3522.152 ; gain = 0.000 ; free physical = 2154 ; free virtual = 10488
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 23:22:42 2025...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 29 23:22:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: open_checkpoint top_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1748.602 ; gain = 0.000 ; free physical = 3647 ; free virtual = 11967
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1856.133 ; gain = 1.000 ; free physical = 3539 ; free virtual = 11860
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2986 ; free virtual = 11311
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2986 ; free virtual = 11311
Read PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2986 ; free virtual = 11311
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2986 ; free virtual = 11311
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2978 ; free virtual = 11302
Read Physdb Files: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2978 ; free virtual = 11302
Restored from archive | CPU: 0.350000 secs | Memory: 12.681786 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2517.164 ; gain = 2.969 ; free physical = 2978 ; free virtual = 11302
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.164 ; gain = 0.000 ; free physical = 2978 ; free virtual = 11302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2521.164 ; gain = 1077.121 ; free physical = 2978 ; free virtual = 11302
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3157.527 ; gain = 636.363 ; free physical = 2378 ; free virtual = 10712
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 23:23:15 2025...
