<stg><name>rx_fifo_Pipeline_rx_macfifo_data</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="28" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %sext_ln100_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %sext_ln97_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln73_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln73

]]></Node>
<StgValue><ssdm name="sext_ln73_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="2">
<![CDATA[
newFuncRoot:4 %sext_ln100_cast = sext i2 %sext_ln100_read

]]></Node>
<StgValue><ssdm name="sext_ln100_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="6">
<![CDATA[
newFuncRoot:5 %sext_ln97_cast = sext i6 %sext_ln97_read

]]></Node>
<StgValue><ssdm name="sext_ln97_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln73_cast = sext i62 %sext_ln73_read

]]></Node>
<StgValue><ssdm name="sext_ln73_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 1028, void @empty_29, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i28 0, i28 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.body90:0 %i_6 = load i28 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body90:1 %fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73_cast

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body90:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body90:3 %icmp_ln100 = icmp_eq  i28 %i_6, i28 %sext_ln97_cast

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body90:4 %add_ln100 = add i28 %i_6, i28 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body90:5 %br_ln100 = br i1 %icmp_ln100, void %for.body90.split, void %for.end98.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="28">
<![CDATA[
for.body90.split:1 %trunc_ln101 = trunc i28 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body90.split:83 %store_ln100 = store i28 %add_ln100, i28 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body90.split:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:4 %fifo_axi_full_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
for.end98.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.body90.split:2 %or_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3, i5 %trunc_ln101, i1 0, i3 %sext_ln100_cast

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:5 %tmp_1_cast = zext i9 %or_ln4

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:6 %data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:7 %store_ln73 = store i32 %fifo_axi_full_addr_read, i9 %data_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:8 %fifo_axi_full_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="59" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:9 %arrayidx94_sum1_1 = add i9 %or_ln4, i9 1

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_1"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:10 %arrayidx94_sum1_1_cast = zext i9 %arrayidx94_sum1_1

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_1_cast"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:11 %data_buf_addr_17 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_1_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_17"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:12 %store_ln73 = store i32 %fifo_axi_full_addr_read_1, i9 %data_buf_addr_17

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:13 %fifo_axi_full_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="64" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:14 %arrayidx94_sum1_2 = add i9 %or_ln4, i9 2

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_2"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:15 %arrayidx94_sum1_2_cast = zext i9 %arrayidx94_sum1_2

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_2_cast"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:16 %data_buf_addr_18 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_2_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_18"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:17 %store_ln73 = store i32 %fifo_axi_full_addr_read_2, i9 %data_buf_addr_18

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:18 %fifo_axi_full_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="69" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:19 %arrayidx94_sum1_3 = add i9 %or_ln4, i9 3

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_3"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:20 %arrayidx94_sum1_3_cast = zext i9 %arrayidx94_sum1_3

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_3_cast"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:21 %data_buf_addr_19 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_3_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_19"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:22 %store_ln73 = store i32 %fifo_axi_full_addr_read_3, i9 %data_buf_addr_19

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:23 %fifo_axi_full_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="74" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:24 %arrayidx94_sum1_4 = add i9 %or_ln4, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_4"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:25 %arrayidx94_sum1_4_cast = zext i9 %arrayidx94_sum1_4

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_4_cast"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:26 %data_buf_addr_20 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_4_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_20"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:27 %store_ln73 = store i32 %fifo_axi_full_addr_read_4, i9 %data_buf_addr_20

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:28 %fifo_axi_full_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="79" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:29 %arrayidx94_sum1_5 = add i9 %or_ln4, i9 5

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_5"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:30 %arrayidx94_sum1_5_cast = zext i9 %arrayidx94_sum1_5

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_5_cast"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:31 %data_buf_addr_21 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_5_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_21"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:32 %store_ln73 = store i32 %fifo_axi_full_addr_read_5, i9 %data_buf_addr_21

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:33 %fifo_axi_full_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="84" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:34 %arrayidx94_sum1_6 = add i9 %or_ln4, i9 6

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_6"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:35 %arrayidx94_sum1_6_cast = zext i9 %arrayidx94_sum1_6

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_6_cast"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:36 %data_buf_addr_22 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_6_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_22"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:37 %store_ln73 = store i32 %fifo_axi_full_addr_read_6, i9 %data_buf_addr_22

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:38 %fifo_axi_full_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="89" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:39 %arrayidx94_sum1_7 = add i9 %or_ln4, i9 7

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_7"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:40 %arrayidx94_sum1_7_cast = zext i9 %arrayidx94_sum1_7

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_7_cast"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:41 %data_buf_addr_23 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_7_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_23"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:42 %store_ln73 = store i32 %fifo_axi_full_addr_read_7, i9 %data_buf_addr_23

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:43 %fifo_axi_full_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="94" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:44 %arrayidx94_sum1_85 = or i9 %or_ln4, i9 8

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_85"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:45 %arrayidx94_sum1_85_cast = zext i9 %arrayidx94_sum1_85

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_85_cast"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:46 %data_buf_addr_24 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_85_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_24"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:47 %store_ln73 = store i32 %fifo_axi_full_addr_read_8, i9 %data_buf_addr_24

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:48 %fifo_axi_full_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="99" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:49 %arrayidx94_sum1_9 = add i9 %or_ln4, i9 9

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_9"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:50 %arrayidx94_sum1_9_cast = zext i9 %arrayidx94_sum1_9

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_9_cast"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:51 %data_buf_addr_25 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_9_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_25"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:52 %store_ln73 = store i32 %fifo_axi_full_addr_read_9, i9 %data_buf_addr_25

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:53 %fifo_axi_full_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="104" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:54 %arrayidx94_sum1_10 = add i9 %or_ln4, i9 10

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_10"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:55 %arrayidx94_sum1_10_cast = zext i9 %arrayidx94_sum1_10

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_10_cast"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:56 %data_buf_addr_26 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_10_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_26"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:57 %store_ln73 = store i32 %fifo_axi_full_addr_read_10, i9 %data_buf_addr_26

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:58 %fifo_axi_full_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="109" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:59 %arrayidx94_sum1_11 = add i9 %or_ln4, i9 11

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_11"/></StgValue>
</operation>

<operation id="110" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:60 %arrayidx94_sum1_11_cast = zext i9 %arrayidx94_sum1_11

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_11_cast"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:61 %data_buf_addr_27 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_11_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_27"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:62 %store_ln73 = store i32 %fifo_axi_full_addr_read_11, i9 %data_buf_addr_27

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:63 %fifo_axi_full_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="114" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:64 %arrayidx94_sum1_12 = add i9 %or_ln4, i9 12

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_12"/></StgValue>
</operation>

<operation id="115" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:65 %arrayidx94_sum1_12_cast = zext i9 %arrayidx94_sum1_12

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_12_cast"/></StgValue>
</operation>

<operation id="116" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:66 %data_buf_addr_28 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_12_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_28"/></StgValue>
</operation>

<operation id="117" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:67 %store_ln73 = store i32 %fifo_axi_full_addr_read_12, i9 %data_buf_addr_28

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="118" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:68 %fifo_axi_full_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="119" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:69 %arrayidx94_sum1_13 = add i9 %or_ln4, i9 13

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_13"/></StgValue>
</operation>

<operation id="120" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:70 %arrayidx94_sum1_13_cast = zext i9 %arrayidx94_sum1_13

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_13_cast"/></StgValue>
</operation>

<operation id="121" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:71 %data_buf_addr_29 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_13_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_29"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:72 %store_ln73 = store i32 %fifo_axi_full_addr_read_13, i9 %data_buf_addr_29

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:73 %fifo_axi_full_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="124" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:74 %arrayidx94_sum1_14 = add i9 %or_ln4, i9 14

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_14"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:75 %arrayidx94_sum1_14_cast = zext i9 %arrayidx94_sum1_14

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_14_cast"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:76 %data_buf_addr_30 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_14_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_30"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:77 %store_ln73 = store i32 %fifo_axi_full_addr_read_14, i9 %data_buf_addr_30

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body90.split:78 %fifo_axi_full_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr_read_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="129" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body90.split:0 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90.split:79 %arrayidx94_sum1_15 = add i9 %or_ln4, i9 15

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_15"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
for.body90.split:80 %arrayidx94_sum1_15_cast = zext i9 %arrayidx94_sum1_15

]]></Node>
<StgValue><ssdm name="arrayidx94_sum1_15_cast"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body90.split:81 %data_buf_addr_31 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_15_cast

]]></Node>
<StgValue><ssdm name="data_buf_addr_31"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body90.split:82 %store_ln73 = store i32 %fifo_axi_full_addr_read_15, i9 %data_buf_addr_31

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.body90.split:84 %br_ln100 = br void %for.body90

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
