Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul  4 16:57:27 2023
| Host         : ZEL678 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |              36 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                   Enable Signal                                                                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[3]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[7]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[4]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[0]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[1]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[5]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[6]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/rx_data_out[2]                                                                                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                  | rst_IBUF         |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | design_1_i/uart_tx/inst/baud_cnt                                                                                                                 |                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | design_1_i/uart_rx/inst/baud_cnt                                                                                                                 |                  |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG |                                                                                                                                                  |                  |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | rst_IBUF         |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rx_done_reg[0]                               | rst_IBUF         |                5 |             20 |         4.00 |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


