-makelib ies_lib/xil_defaultlib \
  "../../../bd/designteste2/ipshared/45d1/CMFteste2/solution1/syn/vhdl/CMFteste2.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/designteste2/ipshared/45d1/CMFteste2/solution1/impl/verilog/CMFteste2.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/designteste2/ip/designteste2_CMFteste2_0_0/sim/designteste2_CMFteste2_0_0.vhd" \
-endlib
-makelib ies_lib/sim_clk_gen_v1_0_2 \
  "../../../../project_1708.srcs/sources_1/bd/designteste2/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/designteste2/ip/designteste2_sim_clk_gen_0_0/sim/designteste2_sim_clk_gen_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_5 \
  "../../../../project_1708.srcs/sources_1/bd/designteste2/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/designteste2/ip/designteste2_xlconstant_0_0/sim/designteste2_xlconstant_0_0.v" \
  "../../../bd/designteste2/sim/designteste2.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

