// Seed: 31932615
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = (1) + 1;
  tri  id_4;
  tri0 id_5 = 1;
  wire id_6;
  assign module_1.id_4 = 0;
  tri0 id_7;
  assign id_4 = 1'd0;
  wire id_8;
  tri1 id_9;
  assign id_7 = 1;
  supply0 id_10 = id_3;
  assign id_3 = id_5;
  wire id_11;
  id_12 :
  assert property (@(posedge (1)) 1'b0)
  else id_10 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    output uwire id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15
    , id_22,
    input wire id_16,
    input wand id_17,
    output tri1 id_18,
    input tri id_19
    , id_23,
    output uwire id_20
);
  wire id_24;
  assign id_20 = id_15;
  initial $display(id_19);
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22
  );
endmodule
