Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  15 Dec 2018 13:07:37 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga007.fm.intel.com (fmsmga007.fm.intel.com [10.253.24.52])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 8EA145805FC;
	Fri, 14 Dec 2018 09:05:05 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by fmsmga007-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 14 Dec 2018 09:05:05 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AC39CYRGeHg1qmwEdYQ8y4p1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ75o86/bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJVyJPHJ6y?=
 =?us-ascii?q?YYUMAeQGP+lYoZL9p0MMoBalGQWgGPnixiNSi3PqwaE31fkqHwHc3AwnGtIDqH?=
 =?us-ascii?q?bUo8/2NKcVSu+51qfJzSjDb/NMxzj98pPFch8kof6WXLJwddDdxlUoFwPAiFib?=
 =?us-ascii?q?tI/rPyuN2+gTr2SW6/BsWf+hhmI5sQ19vzuiyts2hoTIhI8Z0k3I+Th4zYovO9?=
 =?us-ascii?q?G0VEB2bcS6HJdOrS2WKZZ6Tt4kTmp1oig10KcGtoS+fCUSyJQo2Rrfa/uffoiW?=
 =?us-ascii?q?7RLsSvyRLS17hH17YrK/gQi98Uy6xu37TMm0305GritDktbSqnAAzwLf5tSDR/?=
 =?us-ascii?q?dn40us1yiD2xrO5uxHPUw4j6vWJpw5zr41jJUTsEDDHiHsmEXxia+bbkEk+umu?=
 =?us-ascii?q?6+T6bbTqv5ycOJFuigH4LKsuntWzAeM2MwgIQWeb4/+x1KPs/ULnWrVGlP42nb?=
 =?us-ascii?q?fDsJDcO8sborS1AwhP0oYs8xq/FSup0MwEnXkbK1JIYBaHj4nqO17QOvz5Auq/?=
 =?us-ascii?q?jk+okDdqwfDGI7LgDo/MLnjFjLfuY7J951RAxwo0yNBV/4hUBa0ZIPLvRk/xs8?=
 =?us-ascii?q?TVDh8jPAy13+boEtJ92pkeWWKSGKCZNqzSvESM5uIuJemMeYAUtCz8K/gj+/7h?=
 =?us-ascii?q?k3s5lUUBcqmu2JsdcGq4Eeh+I0WFfXrshc8MEWUNvgUgVuDqi1qCUThVZ3a1RK?=
 =?us-ascii?q?884jA7CIS7DYbMXIytgbqB3DulEZ1SfGxJFleMEXLwfYWeR/gMcD6SItNmkjEc?=
 =?us-ascii?q?T7ehUI8h1RattAPg0bpoNOjU9zYctZLi0th1+uLSmQsz9TxyE8SSzWWNQ3tokW?=
 =?us-ascii?q?MPQj88xLp/rlBlylefzah4hORVFd9J6PNPSAs6MZ/cwPZ8C9D9QQ/BetaJSFC7?=
 =?us-ascii?q?QtSpGz0xT9Qxw8MQbEZ5AdmtkhfD3y+yCb8Pi7OLHIA08r7b33XpOsly0WjG27?=
 =?us-ascii?q?c7g1kmWMRPM3amibB59wTUA47JkECZl6KxeKQY3S7N8nqDzGWUsEFZVg5wTbvK?=
 =?us-ascii?q?XXQFakTKqtT541vIT6WyBrQ/LgtB1cmCJ7NXZdLzk1VJWu3vONTEbGK3gGe/Gx?=
 =?us-ascii?q?CIy6iIbIrrfWUdwSrcBFIFkwAV4XaJKww+Cj29rGLZCTxkDUjvbF/08elitHO7?=
 =?us-ascii?q?SVc5zx2Lb01k0Lq15h4VhPyGR/MPxL4Evz0hqzF1HFa70NLbEN6ApwtnfKVBbt?=
 =?us-ascii?q?Ix+lZH1WTFtwNjOpysNbxthlkbcw5vpUPhyw13CplckcgttH4l1g5yJryX0Vxf?=
 =?us-ascii?q?dzKUx4v/OqDKJWbo+hCvaKnW2k/F3daS+6cP7uk4qlr5sAGoEEoi72to091P33?=
 =?us-ascii?q?SA4ZXKCRIYUYjtXUYv6xh6u7babzE95oPJz3FjLbO4sz7C290zAuslxQ2tf9Ne?=
 =?us-ascii?q?MKOCCQ/zHNcWB8moKOw2hVepaggIM/xV9K4xJ8mmbeeJ2La3POZ8mzKrlX5H4I?=
 =?us-ascii?q?Fh3U2W7SpzV+nI04wDw/6GxAuHVi7wg0u7vcDzhI9LeysSHm25ySX/AI5RZ6ty?=
 =?us-ascii?q?fZsECGu0Is23wMl+iIDpW3JC6FGjAFYG0tezeRWOd1z9wRFQ1UMPrH2nmCu01T?=
 =?us-ascii?q?x1nysyrqqC2izD2ODidBsBOm5WS2hul1bsIY6oj98EWEikdRQmlByg5Uzi3ahU?=
 =?us-ascii?q?uLx/L3XPQUdPZyX2LXttUrGztrqBZM5D8ogovj9UUOS/YFCaTKDyox0B3iPnHm?=
 =?us-ascii?q?tewi07dj6wtpX4mRx6lHySLHJpoHXFfsFwwA/V5MbASv5JwjoGWC54hCHXB1em?=
 =?us-ascii?q?ONml59eUl5bFsu2lU2KhV5tTcTTkzI+atSu743FqDgO7n/yphtLnFg062zfh19?=
 =?us-ascii?q?Z2TSXIsAr8Yo7z2qS5K+1nf1NkBF/h68VgHIF+nZA9hJUR2Xgcm5WU8mALkWb1?=
 =?us-ascii?q?MdVHx63+aGABSiIMw97Q+ALlwlFsLmqVx4LlUXWQ2s5hZ9i5YmwMwC484d5FCL?=
 =?us-ascii?q?yI7LNahyt6uUS3rRjeYfVmmjcdyP0u6GMVgu0TuQotyDmdDa4WHUVCISPskBGI?=
 =?us-ascii?q?5cikrKpLfGavbaSw1E1mkNC9C7GCpxtQWXfjdZckAC9w9d5/MFPX3X3364Hkfs?=
 =?us-ascii?q?TQbN0Juh2VlRfAk/ZaKJYrmvUWgipnPHr3vWc5xO4jkRxuwZa6sZCcJGp3+6K5?=
 =?us-ascii?q?BgNYOifxZ8MO4TztiadensCL34GgBJlhGzMLXIf2QvKsCj4dqfPnNwOWGj0mtn?=
 =?us-ascii?q?ibAabfHROY6Ep+rXLACZWrOG+MJHUD0dVuXhqdJFFcgAAJWjU1hIU5GxuuxMzg?=
 =?us-ascii?q?dkd5+z8Q6kT5qhtK1uJnKR3/Xn3Dqwevbzc+UIKfIwZO7gFe+0fVNtST7+J0Hy?=
 =?us-ascii?q?FF552hsRaCKmqBawRTCmEJXEOECkvnPrmv49nA7ueZCvC/L/vIfbWBt+heW+2U?=
 =?us-ascii?q?ypKo14ts5yyMOdmXPnl+E/073VJOXXBnFMTYmDUPSC0XmzjOb86Boxe89TN4rt?=
 =?us-ascii?q?qi8PTwQw/v4YqPC71PMdRg4Ry2gKGDN/KOiyZ9MzpXypQMxXrQwrgFwFESkz1u?=
 =?us-ascii?q?dyWqEbkYryHNUbnfmrVJAB8bcS9zMMpI4rk43glMP87bl9z02qR5jv4zF1dKS1?=
 =?us-ascii?q?jhltu1aswNJmG3LEnHC1qTNLSaOT3LxNn6Yb+9Sb1Vlulbqwe8tiqbE0D9ODSO?=
 =?us-ascii?q?jD3pVxGpMeFRgyCXJh1euIehchlzDWjvVs7pahq+MNVvlz053aU0hm/WNW4bKT?=
 =?us-ascii?q?V9c1lCrruV7SNZhPVwA21A7np/IumClCaU9O3YKpcQsft2DSV4jeNa4HImy7RL?=
 =?us-ascii?q?6CFIXuB6mCzXro0mn1bzm++D23xoSh1VsR5PhYSCp0IkPr/WstFMUGjF8FQH92?=
 =?us-ascii?q?KPDTwOpt1sENqpvLpfmfbVk6emKj5B9NiS4tYcHcXOAM2COXsldxHuHW2HRDAZ?=
 =?us-ascii?q?RCKmYDmMz3dWl+ufozjM9sA3?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BcAAAX4hNch0O0hNFkHQEBBQEHBQGBV?=
 =?us-ascii?q?AUBCwGDayeMdI0mFIl/jzAZAQEYEwGHRyI3Bg0BAwEBAQEBAQIBEwEBAQgNCQg?=
 =?us-ascii?q?pIwyCNiQBgmIDAwECPQEbHQEDAgkBAQUQCjEDIBEBBQEcBxIFgxyBaAEDFAEFm?=
 =?us-ascii?q?kY8jCEFAReCdwWEPAoZJw1dE4EkAgYSh2uBfYEogRyCFo8BAqEYBwKRWgIWiXM?=
 =?us-ascii?q?Mh1OJO49/AgQCBAUCBQ8hAYE6gXhwgQGCO4Ibg22KVD8ygQQBAQGNNwEB?=
X-IPAS-Result: =?us-ascii?q?A0BcAAAX4hNch0O0hNFkHQEBBQEHBQGBVAUBCwGDayeMdI0?=
 =?us-ascii?q?mFIl/jzAZAQEYEwGHRyI3Bg0BAwEBAQEBAQIBEwEBAQgNCQgpIwyCNiQBgmIDA?=
 =?us-ascii?q?wECPQEbHQEDAgkBAQUQCjEDIBEBBQEcBxIFgxyBaAEDFAEFmkY8jCEFAReCdwW?=
 =?us-ascii?q?EPAoZJw1dE4EkAgYSh2uBfYEogRyCFo8BAqEYBwKRWgIWiXMMh1OJO49/AgQCB?=
 =?us-ascii?q?AUCBQ8hAYE6gXhwgQGCO4Ibg22KVD8ygQQBAQGNNwEB?=
X-IronPort-AV: E=Sophos;i="5.56,353,1539673200"; 
   d="scan'208";a="142165074"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 14 Dec 2018 09:05:03 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730198AbeLNRCA (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Fri, 14 Dec 2018 12:02:00 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:45623 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1729409AbeLNRB7 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 14 Dec 2018 12:01:59 -0500
Received: by mail-wr1-f66.google.com with SMTP id t6so5939665wrr.12;
        Fri, 14 Dec 2018 09:01:56 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:in-reply-to:references;
        bh=B4O8JfeatvChFkMk3EJAU/HG6cwjD/q0Myik3lvKlpI=;
        b=Jg4iMty11a6nDq4Wto2EquzEo7uhQjiAi6VqymiKUXBc4rJ/MfYwihaJvSS1siw9g8
         r2a0xFy7h9VjywbBacCv6Tses+E4eR2MUPWoj8vGg3Rdgy7dhB35b2K7VaopmvZSSvyp
         9zR1+yWV6uMhLAwU+2XZWw3Bd3IfIF9gfKkhF+1/Nt+MC4BiMa9amXPCz5c4uhZ8i7pH
         2uYXkPjH/jswElmhZi4wOZ3ck4K1NknoGAEfTdb4CWn7Y7UG6tz5pzEdmIYyz1bxJs/R
         8Ft1oQnk++BOI6kHqkyXJI7SKRAI4QhlD0qyND/bjfoyOCi09scvOPOPLBfBUSC41Kcq
         Metw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
         :references;
        bh=B4O8JfeatvChFkMk3EJAU/HG6cwjD/q0Myik3lvKlpI=;
        b=h0Shg3CSDRA/gXGw5EJW6gJnLBx0aYHhFNOz4kIBxmGtbe7wvFJ0QFrAdneLAhw+SI
         UUyI5hf+rkqhXexO9m+lzn9p0GqVdY0p4oYVSNcq4jx+qG7UTLVo40W122gZ0wK2tjFs
         R17eGsr+tztjEncc+1BnRbYLocqSyNvVqn+TxAtdBH8YHHqpasSgCrCOjP7SmqxQOz5p
         EAlpPjQi4bshOHdYBUxXw7hUOov9IGli1IPXIyGEKSqiymJv4XgAMdMGFFmLfbSPQHVG
         Fv8OubRkU0gGfQgH9hbIBrRTNEZcfFb8CEn7mp4bspTqMvoPhgVD9TnBS3pvH25vw2PV
         rtEQ==
X-Gm-Message-State: AA+aEWazPYqZVsmdE9MAqVyjpcf3JKfPYmlQK+LYFZgPp/nW5jbpLKNv
        1d2dzvUubz8uZ6TQY8RA2xCciUZLpVn9Cy8BBsw=
X-Google-Smtp-Source: AFSGD/W5yvqsfM6loVKCkBHNQHEQXMq2kLJfFVorS7xNJ6Nr7JWBWvUMjygdld8PL8YjlnMcnMTNbg==
X-Received: by 2002:a05:6000:1c8:: with SMTP id t8mr3346074wrx.146.1544806915609;
        Fri, 14 Dec 2018 09:01:55 -0800 (PST)
Received: from centos-2gb-nbg1-1.localdomain (static.211.22.203.116.clients.your-server.de. [116.203.22.211])
        by smtp.gmail.com with ESMTPSA id 60sm7687814wrb.81.2018.12.14.09.01.54
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Fri, 14 Dec 2018 09:01:54 -0800 (PST)
From: jakob.wuhrer@gmail.com
To: andy.gross@linaro.org, david.brown@linaro.org
Cc: Jakob Wuhrer <jakobwuhrer@airmail.cc>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH 2/2] arm64: dts: qcom: Add more msm8996 uarts
Date: Fri, 14 Dec 2018 18:01:31 +0100
Message-Id: <1544806891-12516-2-git-send-email-jakob.wuhrer@gmail.com>
X-Mailer: git-send-email 1.8.3.1
In-Reply-To: <1544806891-12516-1-git-send-email-jakob.wuhrer@gmail.com>
References: <1544806891-12516-1-git-send-email-jakob.wuhrer@gmail.com>
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jakob Wuhrer <jakobwuhrer@airmail.cc>

msm8996 has 12 uarts, but the devicetree only lists 3. Add the
pinmuxing and the main devicetree entries for the others.

Signed-off-by: Jakob Wuhrer <jakobwuhrer@airmail.cc>
---
 arch/arm64/boot/dts/qcom/msm8996-pins.dtsi | 524 +++++++++++++++++++++++++++++
 arch/arm64/boot/dts/qcom/msm8996.dtsi      |  80 +++++
 2 files changed, 604 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi
index 1d1f7f9..99056b6 100644
--- a/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi
@@ -495,4 +495,528 @@
 			bias-disable;
 		};
 	};
+
+	blsp1_uart0_2pins_default: blsp1_uart0_2pins {
+		pinmux {
+			function = "blsp_uart1";
+			pins = "gpio0", "gpio1";
+		};
+		pinconf {
+			pins = "gpio0", "gpio1";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart0_2pins_sleep: blsp1_uart0_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio0", "gpio1";
+		};
+		pinconf {
+			pins = "gpio0", "gpio1";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart0_4pins_default: blsp1_uart0_4pins {
+		pinmux {
+			function = "blsp_uart1";
+			pins = "gpio0", "gpio1", "gpio2", "gpio3";
+		};
+
+		pinconf {
+			pins = "gpio0", "gpio1", "gpio2", "gpio3";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart0_4pins_sleep: blsp1_uart0_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio0", "gpio1", "gpio2", "gpio3";
+		};
+
+		pinconf {
+			pins = "gpio0", "gpio1", "gpio2", "gpio3";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart1_2pins_default: blsp1_uart1_2pins {
+		pinmux {
+			function = "blsp_uart2";
+			pins = "gpio41", "gpio42";
+		};
+		pinconf {
+			pins = "gpio41", "gpio42";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart1_2pins_sleep: blsp1_uart1_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio41", "gpio42";
+		};
+		pinconf {
+			pins = "gpio41", "gpio42";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart1_4pins_default: blsp1_uart1_4pins {
+		pinmux {
+			function = "blsp_uart2";
+			pins = "gpio41", "gpio42", "gpio43", "gpio44";
+		};
+
+		pinconf {
+			pins = "gpio41", "gpio42", "gpio43", "gpio44";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart1_4pins_sleep: blsp1_uart1_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio41", "gpio42", "gpio43", "gpio44";
+		};
+
+		pinconf {
+			pins = "gpio41", "gpio42", "gpio43", "gpio44";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart2_2pins_default: blsp1_uart2_2pins {
+		pinmux {
+			function = "blsp_uart3";
+			pins = "gpio45", "gpio46";
+		};
+		pinconf {
+			pins = "gpio45", "gpio46";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart2_2pins_sleep: blsp1_uart2_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio45", "gpio46";
+		};
+		pinconf {
+			pins = "gpio45", "gpio46";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart2_4pins_default: blsp1_uart2_4pins {
+		pinmux {
+			function = "blsp_uart3";
+			pins = "gpio45", "gpio46", "gpio47", "gpio48";
+		};
+
+		pinconf {
+			pins = "gpio45", "gpio46", "gpio47", "gpio48";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart2_4pins_sleep: blsp1_uart2_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio45", "gpio46", "gpio47", "gpio48";
+		};
+
+		pinconf {
+			pins = "gpio45", "gpio46", "gpio47", "gpio48";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart3_2pins_default: blsp1_uart3_2pins {
+		pinmux {
+			function = "blsp_uart4";
+			pins = "gpio65", "gpio66";
+		};
+		pinconf {
+			pins = "gpio65", "gpio66";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart3_2pins_sleep: blsp1_uart3_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio65", "gpio66";
+		};
+		pinconf {
+			pins = "gpio65", "gpio66";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart3_4pins_default: blsp1_uart3_4pins {
+		pinmux {
+			function = "blsp_uart4";
+			pins = "gpio65", "gpio66", "gpio67", "gpio68";
+		};
+
+		pinconf {
+			pins = "gpio65", "gpio66", "gpio67", "gpio68";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart3_4pins_sleep: blsp1_uart3_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio65", "gpio66", "gpio67", "gpio68";
+		};
+
+		pinconf {
+			pins = "gpio65", "gpio66", "gpio67", "gpio68";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart4_2pins_default: blsp1_uart4_2pins {
+		pinmux {
+			function = "blsp_uart5";
+			pins = "gpio81", "gpio82";
+		};
+		pinconf {
+			pins = "gpio81", "gpio82";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart4_2pins_sleep: blsp1_uart4_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio81", "gpio82";
+		};
+		pinconf {
+			pins = "gpio81", "gpio82";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart4_4pins_default: blsp1_uart4_4pins {
+		pinmux {
+			function = "blsp_uart5";
+			pins = "gpio81", "gpio82", "gpio83", "gpio84";
+		};
+
+		pinconf {
+			pins = "gpio81", "gpio82", "gpio83", "gpio84";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart4_4pins_sleep: blsp1_uart4_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio81", "gpio82", "gpio83", "gpio84";
+		};
+
+		pinconf {
+			pins = "gpio81", "gpio82", "gpio83", "gpio84";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart5_2pins_default: blsp1_uart5_2pins {
+		pinmux {
+			function = "blsp_uart6";
+			pins = "gpio25", "gpio26";
+		};
+		pinconf {
+			pins = "gpio25", "gpio26";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart5_2pins_sleep: blsp1_uart5_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio25", "gpio26";
+		};
+		pinconf {
+			pins = "gpio25", "gpio26";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart5_4pins_default: blsp1_uart5_4pins {
+		pinmux {
+			function = "blsp_uart6";
+			pins = "gpio25", "gpio26", "gpio27", "gpio28";
+		};
+
+		pinconf {
+			pins = "gpio25", "gpio26", "gpio27", "gpio28";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp1_uart5_4pins_sleep: blsp1_uart5_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio25", "gpio26", "gpio27", "gpio28";
+		};
+
+		pinconf {
+			pins = "gpio25", "gpio26", "gpio27", "gpio28";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart0_2pins_default: blsp2_uart0_2pins {
+		pinmux {
+			function = "blsp_uart7";
+			pins = "gpio53", "gpio54";
+		};
+		pinconf {
+			pins = "gpio53", "gpio54";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart0_2pins_sleep: blsp2_uart0_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio53", "gpio54";
+		};
+		pinconf {
+			pins = "gpio53", "gpio54";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart0_4pins_default: blsp2_uart0_4pins {
+		pinmux {
+			function = "blsp_uart7";
+			pins = "gpio53", "gpio54", "gpio55", "gpio56";
+		};
+
+		pinconf {
+			pins = "gpio53", "gpio54", "gpio55", "gpio56";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart0_4pins_sleep: blsp2_uart0_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio53", "gpio54", "gpio55", "gpio56";
+		};
+
+		pinconf {
+			pins = "gpio53", "gpio54", "gpio55", "gpio56";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart3_2pins_default: blsp2_uart3_2pins {
+		pinmux {
+			function = "blsp_uart10";
+			pins = "gpio8", "gpio9";
+		};
+		pinconf {
+			pins = "gpio8", "gpio9";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart3_2pins_sleep: blsp2_uart3_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio8", "gpio9";
+		};
+		pinconf {
+			pins = "gpio8", "gpio9";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart3_4pins_default: blsp2_uart3_4pins {
+		pinmux {
+			function = "blsp_uart10";
+			pins = "gpio8", "gpio9", "gpio10", "gpio11";
+		};
+
+		pinconf {
+			pins = "gpio8", "gpio9", "gpio10", "gpio11";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart3_4pins_sleep: blsp2_uart3_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio8", "gpio9", "gpio10", "gpio11";
+		};
+
+		pinconf {
+			pins = "gpio8", "gpio9", "gpio10", "gpio11";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_2pins_alt_default: blsp2_uart4_2pins_alt {
+		pinmux {
+			function = "blsp_uart11";
+			pins = "gpio100", "gpio101";
+		};
+		pinconf {
+			pins = "gpio100", "gpio101";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_2pins_alt_sleep: blsp2_uart4_2pins_alt_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio100", "gpio101";
+		};
+		pinconf {
+			pins = "gpio100", "gpio101";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_2pins_default: blsp2_uart4_2pins {
+		pinmux {
+			function = "blsp_uart11";
+			pins = "gpio58", "gpio59";
+		};
+		pinconf {
+			pins = "gpio58", "gpio59";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_2pins_sleep: blsp2_uart4_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio58", "gpio59";
+		};
+		pinconf {
+			pins = "gpio58", "gpio59";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_4pins_default: blsp2_uart4_4pins {
+		pinmux {
+			function = "blsp_uart11";
+			pins = "gpio58", "gpio59", "gpio60", "gpio61";
+		};
+
+		pinconf {
+			pins = "gpio58", "gpio59", "gpio60", "gpio61";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart4_4pins_sleep: blsp2_uart4_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio58", "gpio59", "gpio60", "gpio61";
+		};
+
+		pinconf {
+			pins = "gpio58", "gpio59", "gpio60", "gpio61";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart5_2pins_default: blsp2_uart5_2pins {
+		pinmux {
+			function = "blsp_uart12";
+			pins = "gpio85", "gpio86";
+		};
+		pinconf {
+			pins = "gpio85", "gpio86";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart5_2pins_sleep: blsp2_uart5_2pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio85", "gpio86";
+		};
+		pinconf {
+			pins = "gpio85", "gpio86";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart5_4pins_default: blsp2_uart5_4pins {
+		pinmux {
+			function = "blsp_uart12";
+			pins = "gpio85", "gpio86", "gpio87", "gpio88";
+		};
+
+		pinconf {
+			pins = "gpio85", "gpio86", "gpio87", "gpio88";
+			drive-strength = <16>;
+			bias-disable;
+		};
+	};
+
+	blsp2_uart5_4pins_sleep: blsp2_uart5_4pins_sleep {
+		pinmux {
+			function = "gpio";
+			pins = "gpio85", "gpio86", "gpio87", "gpio88";
+		};
+
+		pinconf {
+			pins = "gpio85", "gpio86", "gpio87", "gpio88";
+			drive-strength = <2>;
+			bias-disable;
+		};
+	};
 };
diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi
index 13bb964..c2a5062 100644
--- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
@@ -435,6 +435,16 @@
 			#clock-cells = <1>;
 		};
 
+		blsp1_uart0: serial@756f000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x0756f000 0x1000>;
+			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
 		blsp1_uart1: serial@7570000 {
 			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
 			reg = <0x07570000 0x1000>;
@@ -445,6 +455,76 @@
 			status = "disabled";
 		};
 
+		blsp1_uart2: serial@7571000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x07571000 0x1000>;
+			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart3: serial@7572000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x07572000 0x1000>;
+			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART4_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart4: serial@7573000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x07573000 0x1000>;
+			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART5_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart5: serial@7574000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x07574000 0x1000>;
+			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART6_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp2_uart3: serial@75b2000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x075b2000 0x1000>;
+			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP2_UART4_APPS_CLK>,
+				 <&gcc GCC_BLSP2_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp2_uart4: serial@75b3000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x075b3000 0x1000>;
+			interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP2_UART5_APPS_CLK>,
+				 <&gcc GCC_BLSP2_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp2_uart5: serial@75b4000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x075b4000 0x1000>;
+			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP2_UART6_APPS_CLK>,
+				 <&gcc GCC_BLSP2_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
 		blsp1_spi0: spi@7575000 {
 			compatible = "qcom,spi-qup-v2.2.1";
 			reg = <0x07575000 0x600>;
-- 
1.8.3.1

