# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0" \
"Testing_IP_TB_time_synth.v" \

# Do not sort compile order
nosort
