#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug 29 09:42:16 2024
# Process ID: 2140
# Current directory: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14316 C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr
# Log file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.log
# Journal file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0\vivado.jou
# Running On: LT24G23002, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33974 MB
#-----------------------------------------------------------
start_gui
open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.023 ; gain = 374.512
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK (CLK)' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file 'src/MotorDriver.v' (c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/src/MotorDriver.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file 'src/MotorDriver.v' (c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/src/MotorDriver.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'src/TestBench.v' (c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/src/TestBench.v) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'.
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file src/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_file src/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/TestBench.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK (CLK)' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/Custom_Header_Library.vh -top_module_name MotorDriver
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/Custom_Header_Library.vh -top_module_name MotorDriver
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK (CLK)' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
ipx::open_ipxact_file C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi4stream_vip_v1_1/component.xml
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4321] Packaging IP GUI indent is not supported
WARNING: [IP_Flow 19-4321] Packaging IP GUI indent is not supported
ipx::unload_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi4stream_vip_v1_1/component.xml
ipx::open_ipxact_file C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml
WARNING: [IP_Flow 19-4321] Packaging IP GUI panel is not supported
WARNING: [IP_Flow 19-4321] Packaging IP GUI panel is not supported
ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml
ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_FREQ} -component [ipx::current_core]
ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml
ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::add_port_map CLK [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]]
set_property physical_name aclk_i [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]]]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK (CLK)' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
WARNING: [IP_Flow 19-4321] Packaging IP GUI panel is not supported
WARNING: [IP_Flow 19-4321] Packaging IP GUI panel is not supported
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 15952
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 10:10:08 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 58.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 47.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 58 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 10:10:21 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
add_files -norecurse C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
set_property library work [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property library xil_defaultlib [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh]
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v]
set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh]
ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 10:15:21 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 10:17:28 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh"}
Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh\"
Starting synth_design
Using part: xc7s50csga324-1
Top: MotorDriver
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pid_controller/delta_w, operation Mode is: C'+((D'-A2)*(B:0x19))'.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/i_total_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/p_calc_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/current_error_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/p_calc0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/current_error0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2565.672 ; gain = 96.047
---------------------------------------------------------------------------------
 Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | C'+((D'-A2)*(B:0x19))' | 9      | 6      | 16     | 9      | 16     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2565.672 ; gain = 96.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | (C'+((D'-A')'*B)')' | 8      | 5      | 48     | 7      | 16     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |   104|
|5     |LUT2    |    58|
|6     |LUT3    |    37|
|7     |LUT4    |    28|
|8     |LUT5    |     3|
|9     |LUT6    |     7|
|10    |FDRE    |   181|
|11    |FDSE    |    11|
|12    |IBUF    |     3|
|13    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2575.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 880716c8
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 53 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.570 ; gain = 310.945
design_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: MotorDriver
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.379 ; gain = 394.312
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3338.770 ; gain = 504.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.684 ; gain = 527.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.684 ; gain = 527.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3361.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.363 ; gain = 641.297
13 Infos, 52 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.363 ; gain = 641.297
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Sapphire C:/Code/FPGA-HDL/Projects/Sapphire -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
create_bd_design "design_1"
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MotorDriver:1.0 MotorDriver_0
endgroup
current_project MotorDriver_V1_0
current_project Sapphire
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins MotorDriver_0/aclk_i]
current_project MotorDriver_V1_0
current_project Sapphire
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {ddr_clock ( DDR Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE ddr_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I ddr_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /ddr_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /ddr_clock
INFO: [BoardRule 102-15] connect_bd_net /ddr_clock /clk_wiz/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /ddr_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /reset_inv_0
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /reset_inv_0
INFO: [BoardRule 102-13] connect_bd_net /reset /reset_inv_0/Op1
INFO: [BoardRule 102-14] connect_bd_net /reset_inv_0/Res /clk_wiz/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
current_project MotorDriver_V1_0
current_project Sapphire
startgroup
create_bd_cell -type ip -vlnv Custom:ip:GPIO:2.0 GPIO_0
apply_board_connection -board_interface "led_4bits" -ip_intf "GPIO_0/GPIO" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /GPIO_0]
INFO: [BoardInterface 100-12] set_property CONFIG.GPIO_BOARD_INTERFACE led_4bits [get_bd_cells -quiet /GPIO_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_4bits
INFO: [BoardInterface 100-109] connect_bd_intf_net /led_4bits /GPIO_0/GPIO
endgroup
current_project MotorDriver_V1_0
current_project Sapphire
connect_bd_net [get_bd_pins GPIO_0/mClk_i] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins MotorDriver_0/motor_o] [get_bd_pins GPIO_0/Port_00_i]
startgroup
create_bd_cell -type ip -vlnv Custom:ip:GPIO:2.0 GPIO_1
apply_board_connection -board_interface "push_buttons_4bits" -ip_intf "GPIO_1/GPIO" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /GPIO_1]
INFO: [BoardInterface 100-12] set_property CONFIG.GPIO_BOARD_INTERFACE push_buttons_4bits [get_bd_cells -quiet /GPIO_1]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_4bits
INFO: [BoardInterface 100-109] connect_bd_intf_net /push_buttons_4bits /GPIO_1/GPIO
endgroup
current_project MotorDriver_V1_0
current_project Sapphire
connect_bd_net [get_bd_pins GPIO_1/mClk_i] [get_bd_pins clk_wiz/clk_out1]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/reset_i]
connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/on_off_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/on_off_i]'
connect_bd_net [get_bd_pins GPIO_1/Port_01_o] [get_bd_pins GPIO_0/Port_01_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins GPIO_1/Port_01_o] [get_bd_pins GPIO_0/Port_01_i]'
connect_bd_net [get_bd_pins MotorDriver_0/on_off_i] [get_bd_pins GPIO_1/Port_01_o]
save_bd_design
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project MotorDriver_V1_0
current_project Sapphire
make_wrapper -files [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /MotorDriver_0/aclk_i(10000000) and /clk_wiz/clk_out1(100000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project MotorDriver_V1_0
current_project Sapphire
current_project MotorDriver_V1_0
ipx::unload_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3760.273 ; gain = 88.957
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3858.430 ; gain = 187.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3881.344 ; gain = 210.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3881.344 ; gain = 210.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3916.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3916.980 ; gain = 245.664
ipx::unload_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml
ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
set_property name CLK [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]]
set_property physical_name mClk_i [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
current_project Sapphire
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
report_ip_status -name ip_status
current_project MotorDriver_V1_0
current_project Sapphire
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 11 to revision 12
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'aclk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mClk_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_MotorDriver_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'aclk_i' is not found on the upgraded version of the cell '/MotorDriver_0'. Its connection to the net 'clk_wiz_clk_out1' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_MotorDriver_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins MotorDriver_0/mClk_i] [get_bd_pins MotorDriver_0/motor_o]
set_property location {604 544} [get_bd_intf_ports push_buttons_4bits]
generate_target all [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO_1 .
Exporting to file C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_GPIO_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_0_0
[Thu Aug 29 10:36:19 2024] Launched design_1_GPIO_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/runme.log
wait_on_run design_1_GPIO_0_0_synth_1
[Thu Aug 29 10:36:19 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish...
[Thu Aug 29 10:36:24 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish...
[Thu Aug 29 10:36:29 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish...
[Thu Aug 29 10:36:34 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish...
[Thu Aug 29 10:36:44 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_GPIO_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GPIO_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_GPIO_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_0_0
Command: synth_design -top design_1_GPIO_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 16052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.793 ; gain = 438.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:58]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:63]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:68]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:73]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:78]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:88]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:93]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:98]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:102]
INFO: [Synth 8-6157] synthesizing module 'design_1_GPIO_0_0' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_0_0/synth/design_1_GPIO_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Core' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Core' (0#1) [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GPIO_0_0' (0#1) [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_0_0/synth/design_1_GPIO_0_0.v:53]
WARNING: [Synth 8-3848] Net GPIO_IO_t in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:13]
WARNING: [Synth 8-3848] Net Port_04_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:19]
WARNING: [Synth 8-3848] Net Port_05_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:20]
WARNING: [Synth 8-3848] Net Port_06_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:21]
WARNING: [Synth 8-3848] Net Port_07_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:22]
WARNING: [Synth 8-3848] Net Port_08_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:23]
WARNING: [Synth 8-3848] Net Port_09_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:24]
WARNING: [Synth 8-7129] Port GPIO_IO_t[3] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[2] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[1] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[0] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_i in module GPIO_Core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.266 ; gain = 546.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.266 ; gain = 546.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.266 ; gain = 546.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_0_0/design_1_GPIO_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_0_0/design_1_GPIO_0_0_board.xdc] for cell 'inst'
Parsing XDC File [C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1611.141 ; gain = 0.309
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for inst/GPIO_IO_o[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port GPIO_IO_t[3] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[2] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[1] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[0] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_i in module GPIO_Core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1611.141 ; gain = 546.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.141 ; gain = 611.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 27754896
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.141 ; gain = 1001.547
INFO: [Common 17-1381] The checkpoint 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/design_1_GPIO_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GPIO_0_0, cache-ID = 0320f0c91f7b04de
INFO: [Common 17-1381] The checkpoint 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/design_1_GPIO_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GPIO_0_0_utilization_synth.rpt -pb design_1_GPIO_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 10:36:47 2024...
[Thu Aug 29 10:36:49 2024] design_1_GPIO_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 4193.777 ; gain = 3.059
launch_runs design_1_GPIO_1_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_1_0
[Thu Aug 29 10:36:49 2024] Launched design_1_GPIO_1_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/runme.log
wait_on_run design_1_GPIO_1_0_synth_1
[Thu Aug 29 10:36:49 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish...
[Thu Aug 29 10:36:54 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish...
[Thu Aug 29 10:36:59 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish...
[Thu Aug 29 10:37:04 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish...
[Thu Aug 29 10:37:14 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_GPIO_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GPIO_1_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_GPIO_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_1_0
Command: synth_design -top design_1_GPIO_1_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 11868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.906 ; gain = 438.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:58]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:63]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:68]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:73]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:78]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:88]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:93]
WARNING: [Synth 8-9400] empty statement in sequential block [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:98]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:102]
INFO: [Synth 8-6157] synthesizing module 'design_1_GPIO_1_0' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_1_0/synth/design_1_GPIO_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Core' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Core' (0#1) [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GPIO_1_0' (0#1) [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_1_0/synth/design_1_GPIO_1_0.v:53]
WARNING: [Synth 8-3848] Net GPIO_IO_t in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:13]
WARNING: [Synth 8-3848] Net Port_04_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:19]
WARNING: [Synth 8-3848] Net Port_05_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:20]
WARNING: [Synth 8-3848] Net Port_06_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:21]
WARNING: [Synth 8-3848] Net Port_07_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:22]
WARNING: [Synth 8-3848] Net Port_08_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:23]
WARNING: [Synth 8-3848] Net Port_09_o in module/entity GPIO_Core does not have driver. [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/a694/GPIO_v1_0.srcs/sources_1/new/GPIO_Core.v:24]
WARNING: [Synth 8-7129] Port GPIO_IO_t[3] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[2] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[1] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[0] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_i in module GPIO_Core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_1_0/design_1_GPIO_1_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_GPIO_1_0/design_1_GPIO_1_0_board.xdc] for cell 'inst'
Parsing XDC File [C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1544.238 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for GPIO_IO_i[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port GPIO_IO_t[3] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[2] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[1] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPIO_IO_t[0] in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_o in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_04_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_05_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_06_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_07_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_08_i in module GPIO_Core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Port_09_i in module GPIO_Core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1544.238 ; gain = 546.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.238 ; gain = 546.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: afe333c4
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1547.098 ; gain = 935.730
INFO: [Common 17-1381] The checkpoint 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/design_1_GPIO_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GPIO_1_0, cache-ID = cc406586f1f5bfc2
INFO: [Common 17-1381] The checkpoint 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/design_1_GPIO_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GPIO_1_0_utilization_synth.rpt -pb design_1_GPIO_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 10:37:17 2024...
[Thu Aug 29 10:37:19 2024] design_1_GPIO_1_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 4193.996 ; gain = 0.219
launch_runs design_1_MotorDriver_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
[Thu Aug 29 10:37:19 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
wait_on_run design_1_MotorDriver_0_0_synth_1
[Thu Aug 29 10:37:19 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 10:37:24 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 10:37:29 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 10:37:34 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_MotorDriver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MotorDriver_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_MotorDriver_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
Command: synth_design -top design_1_MotorDriver_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 21276
ERROR: [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.367 ; gain = 438.840
---------------------------------------------------------------------------------
ERROR: [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-10285] module 'MotorDriver' is ignored due to previous errors [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:82]
INFO: [Synth 8-9084] Verilog file 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v' ignored due to errors
ERROR: [Synth 8-439] module 'design_1_MotorDriver_0_0' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.316 ; gain = 545.789
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 10:37:35 2024...
[Thu Aug 29 10:37:39 2024] design_1_MotorDriver_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'design_1_MotorDriver_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4193.996 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.


close_project
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Counters\Counters.srcs\sources_1\new\Counters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Custom_Header_Library.vh:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4194.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.242 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Counters\Counters.srcs\sources_1\new\Counters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Custom_Header_Library.vh:]
ERROR: [Common 17-180] Spawn failed: No error
set_property strategy {IP Synth} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:11:00 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:14:00 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 58.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 47.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 57 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -help
synth_design

Description: 
Synthesize a design using Vivado Synthesis and open that design

Syntax: 
synth_design  [-name <arg>] [-part <arg>] [-constrset <arg>] [-top <arg>]
              [-include_dirs <args>] [-generic <args>] [-define <args>]
              [-verilog_define <args>] [-vhdl_define <args>]
              [-flatten_hierarchy <arg>] [-gated_clock_conversion <arg>]
              [-directive <arg>] [-rtl] [-lint] [-file <arg>] [-bufg <arg>]
              [-no_lc] [-shreg_min_size <arg>] [-mode <arg>]
              [-fsm_extraction <arg>] [-rtl_skip_mlo] [-rtl_skip_ip]
              [-rtl_skip_constraints] [-srl_style <arg>]
              [-keep_equivalent_registers] [-resource_sharing <arg>]
              [-cascade_dsp <arg>] [-control_set_opt_threshold <arg>]
              [-incremental_mode <arg>] [-max_bram <arg>] [-max_uram <arg>]
              [-max_dsp <arg>] [-max_bram_cascade_height <arg>]
              [-max_uram_cascade_height <arg>] [-global_retiming <arg>]
              [-no_srlextract] [-assert] [-no_timing_driven] [-sfcu]
              [-debug_log] [-quiet] [-verbose]

Returns: 
design object

Usage: 
  Name                          Description
  -----------------------------------------
  [-name]                       Design name
  [-part]                       Target part
  [-constrset]                  Constraint fileset to use
  [-top]                        Specify the top module name
  [-include_dirs]               Specify verilog search directories
  [-generic]                    Specify generic parameters. Syntax: -generic 
                                <name>=<value> -generic <name>=<value> ...
  [-define]                     Specify verilog and vhdl defines. Syntax: 
                                -define <macro_name>[=<macro_text>] -define 
                                <macro_name>[=<macro_text>] ...
  [-verilog_define]             Specify verilog defines. Syntax: 
                                -verilog_define <macro_name>[=<macro_text>] 
                                -verilog_define <macro_name>[=<macro_text>] 
                                ...
  [-vhdl_define]                Specify vhdl defines. Syntax: -vhdl_define 
                                <macro_name>[=<macro_text>] -vhdl_define 
                                <macro_name>[=<macro_text>] ...
  [-flatten_hierarchy]          Flatten hierarchy during LUT mapping. Values:
                                full, none, rebuilt
                                Default: rebuilt
  [-gated_clock_conversion]     Convert clock gating logic to flop enable. 
                                Values: off, on, auto
                                Default: off
  [-directive]                  Synthesis directive. Values: default, 
                                RuntimeOptimized, AreaOptimized_high, 
                                AreaOptimized_medium, AlternateRoutability, 
                                AreaMapLargeShiftRegToBRAM, 
                                AreaMultThresholdDSP, FewerCarryChains, 
                                PerformanceOptimized, LogicCompaction, 
                                PowerOptimized_high, PowerOptimized_medium
                                Default: default
  [-rtl]                        Elaborate and open an rtl design
  [-lint]                       Run RTL Linter on source files. Recommended 
                                to run before RTL simulation and synthesis to
                                identify potential issues at early design 
                                cycle.
  [-file]                       Linter Filename to output results to. (send 
                                output to console if -file is not used)
  [-bufg]                       Max number of global clock buffers used by 
                                synthesis
                                Default: 12
  [-no_lc]                      Disable LUT combining. Do not allow combining
                                LUT pairs into single dual output LUTs.
  [-shreg_min_size]             Minimum length for chain of registers to be 
                                mapped onto SRL
                                Default: 3
  [-mode]                       The design mode. Values: default, 
                                out_of_context
                                Default: default
  [-fsm_extraction]             FSM Extraction Encoding. Values: off, 
                                one_hot, sequential, johnson, gray, 
                                user_encoding, auto
                                Default: auto
  [-rtl_skip_mlo]               Skip mandatory logic optimization for RTL 
                                elaboration of the design; requires -rtl 
                                option.
  [-rtl_skip_ip]                Exclude subdesign checkpoints in the RTL 
                                elaboration of the design; requires -rtl 
                                option.
  [-rtl_skip_constraints]       Do not load and validate constraints against 
                                elaborated design; requires -rtl option.
  [-srl_style]                  Static SRL Implementation Style. Values: 
                                register, srl, srl_reg, reg_srl, reg_srl_reg
  [-keep_equivalent_registers]  Prevents registers sourced by the same logic 
                                from being merged. (Note that the merging can
                                otherwise be prevented using the synthesis 
                                KEEP attribute)
  [-resource_sharing]           Sharing arithmetic operators. Value: auto, 
                                on, off
                                Default: auto
  [-cascade_dsp]                Controls how adders summing DSP block outputs
                                will be implemented. Value: auto, tree, force
                                Default: auto
  [-control_set_opt_threshold]  Threshold for synchronous control set 
                                optimization to lower number of control sets.
                                Valid values are 'auto' and non-negative 
                                integers. The higher the number, the more 
                                control set optimization will be performed 
                                and fewer control sets will result. To 
                                disable control set optimization completely, 
                                set to 0.
                                Default: auto
  [-incremental_mode]           Mode of incremental synthesis 
                                (aggressive/default/off/quick)
                                Default: default
  [-max_bram]                   Maximum number of block RAM allowed in 
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_uram]                   Maximum number of Ultra RAM blocks allowed in
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_dsp]                    Maximum number of block DSP allowed in 
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_bram_cascade_height]    Controls the maximum number of BRAM that can 
                                be cascaded by the tool. (Note -1 means that 
                                the tool will choose the max number allowed 
                                for the part in question)
                                Default: -1
  [-max_uram_cascade_height]    Controls the maximum number of URAM that can 
                                be cascaded by the tool. (Note -1 means that 
                                the tool will choose the max number allowed 
                                for the part in question)
                                Default: -1
  [-global_retiming]            Values: auto, on, off. Improves circuit 
                                performance for intra-clock sequential paths 
                                by automatically movingregisters (register 
                                balancing) across combinatorial gates or 
                                LUTs. It maintains the original behavior and 
                                latency of the circuitand does not require 
                                changes to the RTL sources.
                                Default: auto
  [-no_srlextract]              Prevents the extraction of shift registers so
                                that they get implemented as simple registers
  [-assert]                     Enable VHDL assert statements to be 
                                evaluated. A severity level of failure will 
                                stop the synthesis flow and produce an error.
  [-no_timing_driven]           Do not run in timing driven mode
  [-sfcu]                       Run in single-file compilation unit mode
  [-debug_log]                  Print detailed log files for debugging
  [-quiet]                      Ignore command errors
  [-verbose]                    Suspend message limits during command 
                                execution

Categories: 
Tools
Description:

  Directly launches the Vivado synthesis engine to compile and synthesize a
  design in either Project Mode or Non-Project Mode in the Vivado Design
  Suite. Refer to the Vivado Design Suite User Guide: Design Flows Overview
  (UG892) for a complete description of Project Mode and Non-Project Mode.

  Vivado synthesis can be launched directly with the synth_design command in
  the Non-Project Mode of the Vivado Design Suite.

  Tip: The synth_design can be multi-threaded to speed the process. Refer to
  the set_param command for more information on setting the
  general.maxThreads parameter.

  In Project Mode, synthesis should be launched from an existing synthesis
  run created with the create_run command. The run is launched using the
  launch_runs command, and this in turn calls synth_design for Vivado
  synthesis.

  You can also use the synth_design command to elaborate RTL source files,
  and open an elaborated design:

    synth_design -rtl -name rtl_1

  This command returns a transcript of the synthesis process, or returns an
  error if it fails.

Arguments:

  -name <arg> - (Optional) This is the name assigned to the synthesized
  design when it is opened by the Vivado tool after synthesis has completed.
  This name is for reference purposes, and has nothing to do with the
  top-level of the design or any logic contained within.

  -part <arg> - (Optional) The target AMD device to use for the design. If
  the part is not specified the default part assigned to the project will be
  used.

  -constrset <arg> - (Optional) The name of the XDC constraints to use when
  synthesizing the design. Vivado synthesis requires the use of XDC, and does
  not support UCF. The -constrset argument must refer to a constraint fileset
  that exists. It cannot be used to create a new fileset. Use the
  create_fileset command for that purpose.

  -top <arg> - (Optional) The top module of the design hierarchy.

  Important: If you use the find_top command to define the -top option, be
  sure to specify only one top if find_top returns multiple prospects. See
  the examples below.

  -include_dirs <args> - (Optional) The directories to search for Verilog
  `include files. You can specify multiple directories by creating a list to
  contain them:

    -include_dirs {C:/data/include1 C:/data/include2}

  -generic <name>=<value> - (Optional) The value of a VHDL generic entity, or
  of a Verilog parameter. The -generic option can be used to override the
  assigned values of parameters in the RTL design sources. However it can
  only override parameters at the top level of the design. The parameters of
  lower-level modules can only be overridden at the time of instantiation and
  not by the -generic option. The syntax for the -generic argument is
  <name>=<value>, specifying the name of the generic or parameter, and the
  value to be assigned. Repeat the -generic option multiple times in the
  synth_design command for each generic or parameter value to be defined:

    synth_design -generic width=32 -generic depth=512 ...

  Important: When specifying binary values for boolean or std_logic VHDL
  generic types, you must specify the value using the Verilog bit format,
  rather than standard VHDL format:

    0 = 1`b0
    01010000 = 8`b01010000

  -verilog_define <name>=<text> - (Optional) Set values for Verilog `define,
  and `ifdef, statements. The syntax for the -verilog_define argument is
  <name>=<text>, specifying the name of the define directive, and the value
  to be assigned. The argument can be reused multiple times in a single
  synth_design command.

    synth_design -verilog_define <name>=<value> -verilog_define <name>=<value> ...

  -flatten_hierarchy <arg> - (Optional) Flatten the hierarchy of the design
  during LUT mapping. The valid values are:

   *  rebuilt - This will attempt to rebuild the original hierarchy of the
      RTL design after synthesis has completed. This is the default setting.

   *  full - Flatten the hierarchy of the design.

   *  none - Do not flatten the hierarchy of the design. This will preserve
      the hierarchy of the design, but will also limit the design
      optimization that can be performed by the synthesis tool.

  -gated_clock_conversion <arg> - (Optional) Convert clock gating logic to
  use the flop enable pins when available. This optimization can eliminate
  logic and simplify the netlist. Refer to the GATED_CLOCK property in the
  Vivado Design Suite User Guide: Synthesis (UG901) for more information.
  Valid values for this option are:

   *  off - Disables the conversion of clock gating logic during synthesis,
      regardless of the use of the GATED_CLOCK property in the RTL design.

   *  on - Converts clock gating logic based on the use of the GATED_CLOCK
      property in the RTL design.

   *  auto - lets Vivado synthesis perform gated clock conversion if either
      the GATED_CLOCK property is present in the RTL, or if the Vivado tool
      detects a gate with a valid clock constraint.

  -directive <arg> - (Optional) Direct synthesis to achieve specific design
  objectives. Only one directive can be specified for a single synth_design
  command, and values are case-sensitive. Valid values are:

   *  default - Run the default synthesis process.

   *  runtimeoptimized - Perform fewer timing optimizations and eliminate
      some RTL optimizations to reduce synthesis run time.

   *  AreaOptimized_high - Perform general area optimizations including
      AreaMapLargeShiftRegToBRAM, AreaThresholdUseDSP directives.

   *  AreaOptimized_medium - Perform general area optimizations including
      forcing ternary adder implementation, applying new thresholds for use
      of carry chain in comparators, and implementing area optimized
      multiplexers.

   *  AlternateRoutability - Algorithms to improve routability with reduced
      use of MUXFs and CARRYs.

   *  AreaMapLargeShiftRegToBRAM - Detects large shift registers and
      implements them using dedicated blocks of RAM.

   *  AreaMultThresholdDSP - Lower threshold for dedicated DSP block
      inference for packing multipliers.

   *  FewerCarryChains - Higher operand size threshold to use LUTs instead of
      the carry chain.

   *  PerformanceOptimized - Perform general timing optimizations including
      logic level reduction at the expense of area.

   *  LogicCompaction - Configure LUTs and Carry chains for multipliers in a
      way that makes it easier for the placer to pack these structures into
      small areas.

  -rtl - (Optional) Elaborate the HDL source files and open the RTL design.
  In designs that use out-of-context (OOC) modules, such as IP from the
  Xilinx IP catalog, the Vivado Design Suite will import synthesized design
  checkpoints (DCP) for the OOC modules in the design, and import associated
  constraint files (XDC) into the elaborated design. However, you can disable
  the default behavior using the -rtl_skip_ip and -rtl_skip_constraints
  options.

  -lint - Run RTL Linter on source files against various rules. The following
  are the supported rules.

   *  ASSIGN-1(arithmetic overlfow)

   *  ASSIGN-2(mixed operand signedness)

   *  ASSIGN-3(shift overflow)

   *  ASSIGN-4(unused scalar)

   *  ASSIGN-5(bit in array not set)

   *  ASSIGN-6(bit in array not used)

   *  ASSIGN-7(mult-assign/multi-driver)

   *  QOR-1(arithmetic operator not mergeable)

   *  INFER-1(inferred latch)

   *  INFER-2(incomplete case statement)

   *  INFER-3(case equality)

   *  CLOCK-1(module using both clock edges)

   *  RESET-1(mixed asyncreset)

   *  RESET-2(missing async reset logic)

  Create_waiver -type LINT can be used to waive rules or individual linter
  warnings. For example,

    create_waiver -type LINT -id ASSIGN-3 -description {waive all warnings from ASSIGN-3 check}

  -rtl_skip_ip - (Optional) This option requires the use of the -rtl option.
  When elaborating the RTL design, this option causes the Vivado Design Suite
  to skip loading the DCP files for OOC modules in the design, and instead
  load a stub file to treat the OOC modules as black boxes. This can
  significantly speed elaboration of the design.

  Tip: An OOC synthesis run will be needed in either case to generate the DCP
  file that is loaded during elaboration, or to generate the stub file needed
  for the black box.

  -rtl_skip_constraints - (Optional) This option requires the use of the -rtl
  option. When elaborating the RTL design, this option causes the Vivado
  Design Suite to skip loading any design constraints (XDC) into the
  elaborated design. This can significantly speed elaboration of the design.

  -bufg <arg> - (Optional) Specify the maximum number of global clock buffers
  to be used on clock nets during synthesis. Specified as a value >= 1, which
  should not exceed the BUFG count on the target device. The default value is
  12.

  Tip: Vivado synthesis infers up to the number of BUFGs specified, including
  those instantiated in the RTL source. For example, with the default setting
  of -bufg 12, if there are three BUFGs instantiated in the RTL, the tool
  infers up to nine more for a total of 12.

  -no_lc - (Optional) Disable the default LUT combining feature of Vivado
  synthesis.

  -shreg_min_size <arg> - (Optional) Specified as an integer, this is the
  minimum length for a chain of registers to be mapped onto SRL. The default
  is three.

  -mode [ default | out_of_context ] - (Optional) Out of Context mode
  specifies the synthesis of an IP module, or block module, for use in an
  out-of-context design flow. This mode turns off I/O buffer insertion for
  the module, and marks the module as OOC, to facilitate its use in the tool
  flow. The block can also be implemented for analysis purposes. Refer to the
  Vivado Design Suite User Guide: Designing with IP (UG896) or the Vivado
  Design Suite User Guide: Hierarchical Design (UG905) for more information.

  -fsm_extraction <arg> - (Optional) Finite state machine (FSM) encoding is
  automatic (auto) in Vivado synthesis by default. This option enables state
  machine identification and specifies the type of encoding that should be
  applied. Valid values are: off, one_hot, sequential, johnson, gray, auto.
  Automatic encoding (auto) allows the tool to choose the best encoding for
  each state machine identified. In this case, the tool may use different
  encoding styles for different FSMs in the same design.

  Note: Use -fsm_extraction off to disable finite state machine extraction in
  Vivado synthesis. This will override the FSM_ENCODING property when
  specified.

  -keep_equivalent_registers - (Optional) Works like the KEEP property to
  prevent the merging of registers during optimization.

  -resource_sharing <arg> - (Optional) Share arithmetic operators like adders
  or subtractors between different signals, rather than creating new
  operators. This can result in better area usage when it is turned on. Valid
  values are: auto, on, off. The default is auto.

  -cascade_dsp [ auto | tree | force ] - (Optional) Specifies how to
  implement adders that add DSP block outputs. Valid values include auto,
  tree, force. The default setting is auto.

  -control_set_opt_threshold <arg> - (Optional) Threshold for synchronous
  control set optimization to decrease the number of control sets. Specifies
  how large the fanout of a control set should be before it starts using it
  as a control set. For example, if -control_set_opt_threshold is set to 10,
  a synchronous reset that only fans out to 5 registers would be moved to the
  D input logic, rather than using the reset line of a register. However, if
  -control_set_opt_threshold is set to 4, then the reset line is used. This
  option can be specified as "auto", or as an integer from 0 to 16. The
  default setting is "auto", and the actual threshold used under "auto" can
  vary depending on the selected device architecture.

  -incremental - (Optional) Specify a DCP file for the incremental
  compilation flow. In the incremental synthesis flow, the netlist from the
  incremental DCP is applied to the design objects in the current design to
  reuse existing synthesis results when possible.

  -max_bram <arg> - (Optional) Specify the maximum number of Block RAM to add
  to the design during synthesis. Specify a value >= 1, which should not
  exceed the available Block RAM count on the target device. If a value of -1
  is used, the Vivado synthesis tool will not exceed the available Block RAM
  limit of the device. The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer Block RAMs in the
  design, but is not a recommended value.

  -max_uram <arg> - (Optional) Specify the maximum number of Ultra RAM blocks
  (URAM) to add to the design during synthesis. Specify a value >= 1, which
  should not exceed the available URAM count on the target device. If a value
  of -1 is used, the Vivado synthesis tool will not exceed the available URAM
  block limit of the device. The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer URAM in the
  design, but is not a recommended value.

  -max_dsp <arg> - (Optional) Specify the maximum number of DSPs to add to
  the design during synthesis. Specify a value >= 1, which should not exceed
  the available DSP count on the target device. If a value of -1 is used, the
  Vivado synthesis tool will not exceed the available limit of the device.
  The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer DSPs in the
  design, but is not a recommended value.

  -max_bram_cascade_height <arg> - (Optional) Controls the maximum number of
  Block RAM that can be cascaded by the tool. A value of -1 lets Vivado
  synthesis choose up to the maximum number allowed for the target part. The
  default value is -1.

  -max_uram_cascade_height <arg> - (Optional) Controls the maximum number of
  URAM that can be cascaded by the tool. A value of -1 lets Vivado synthesis
  choose up to the maximum number allowed for the target part. The default
  value is -1.

  -retiming - (Optional) For non-Versal devices who do not have retiming
  turned On by default. Seeks to improve circuit performance for intra-clock
  sequential paths by automatically moving registers (register balancing)
  across combinatorial gates or LUTs. It maintains the original behavior and
  latency of the circuit and does not require changes to the RTL sources.

  Note: If both -retiming and -no_retiming are set, retiming will not occur.

  -no_retiming - (Optional). This is for Versal devices where retiming is On
  by default. Turns off the retiming feature.

  Note: If both -retiming and -no_retiming are set, retiming will not occur.

  -no_srlextract - (Optional) Prevents the extraction of shift registers so
  that they get implemented as simple registers.

  -assert - (Optional) Enable VHDL assert statements to be evaluated. A
  severity level of failure stops the synthesis flow and produce an error.

  -no_timing_driven - (Optional) Disables the default timing driven synthesis
  algorithm. This results in a reduced synthesis runtime, but ignores the
  effect of timing on synthesis.

  -debug_log - (Optional) Prints an extended log file that is useful for
  debugging. Will have extra information about logic that was trimmed along
  with sections on the sizes of the RTL partitions and RTL Components. In
  addition, there will be more INFO/WARNING messages that are often ignored.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example uses the set_property command to define the target
  part for the active project, then elaborates the source files and opens an
  RTL design:

    set_property part xc7vx485tffg1158-1 [current_project]
    synth_design -rtl -name rtl_1

  Note: The default source set, constraint set, and part will be used in this
  example.

  The following example uses the find_top command to define the top of the
  current design for synthesis:

    synth_design -top [lindex [find_top] 0]

  Note: Since find_top returns multiple possible candidates, choosing index 0
  chooses the best top candidate for synthesis.

  The following example runs synthesis on the current design, defining the
  top module and the target part, and specifying no flattening of the
  hierarchy. The results of the synthesis run are then opened in a netlist
  design:

    synth_design -top top -part xc7k70tfbg676-2 -flatten_hierarchy none
    open_run synth_1 -name netlist_1

See Also:

   *  create_ip_run
   *  create_run
   *  current_design
   *  current_project
   *  find_top
   *  open_run
   *  opt_design
   *  set_property
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:16:34 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Counters\Counters.srcs\sources_1\new\Counters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Custom_Header_Library.vh:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4194.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.242 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:17:31 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
set_property strategy IP_Synth [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'SingleDecrementCounter' [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'PID' [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SingleDecrementCounter()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 22 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PID()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
Duplicate found at line 25 of file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:19:20 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}
Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh
Starting synth_design
Using part: xc7s50csga324-1
Top: MotorDriver
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
ERROR: [Common 17-180] Spawn failed: No error
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4434.688 ; gain = 14.875
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4434.688 ; gain = 14.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4434.688 ; gain = 14.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4434.688 ; gain = 14.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4434.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4547.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4547.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pid_controller/delta_w, operation Mode is: C'+((D'-A2)*(B:0x19))'.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/i_total_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/p_calc_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/current_error_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/p_calc0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/current_error0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
 Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | C'+((D'-A2)*(B:0x19))' | 9      | 6      | 16     | 9      | 16     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | (C'+((D'-A')'*B)')' | 8      | 5      | 48     | 7      | 16     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |   104|
|5     |LUT2    |    58|
|6     |LUT3    |    37|
|7     |LUT4    |    28|
|8     |LUT5    |     3|
|9     |LUT6    |     7|
|10    |FDRE    |   181|
|11    |FDSE    |    11|
|12    |IBUF    |     3|
|13    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 14.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4547.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4547.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 880170c5
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 53 Warnings, 2 Critical Warnings and 1 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4547.285 ; gain = 128.312
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}
Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh
Starting synth_design
Using part: xc7s50csga324-1
Top: MotorDriver
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Counters\Counters.srcs\sources_1\new\Counters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Custom_Header_Library.vh:]
ERROR: [Common 17-180] Spawn failed: No error
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4547.285 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4547.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4559.445 ; gain = 12.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4559.445 ; gain = 12.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4674.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4674.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pid_controller/delta_w, operation Mode is: C'+((D'-A2)*(B:0x19))'.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/i_total_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/p_calc_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/current_error_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/p_calc0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/current_error0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
 Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | C'+((D'-A2)*(B:0x19))' | 9      | 6      | 16     | 9      | 16     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | (C'+((D'-A')'*B)')' | 8      | 5      | 48     | 7      | 16     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |   104|
|5     |LUT2    |    58|
|6     |LUT3    |    37|
|7     |LUT4    |    28|
|8     |LUT5    |     3|
|9     |LUT6    |     7|
|10    |FDRE    |   181|
|11    |FDSE    |    11|
|12    |IBUF    |     3|
|13    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4674.105 ; gain = 12.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.105 ; gain = 126.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4674.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
