Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 628ef1e7fec04c509bbc3c8bcf99e8ff --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_ppm_image_behav xil_defaultlib.process_ppm_image xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.constant_pad(DATA_WIDTH=27,VALUE...
Compiling module xil_defaultlib.register_buffer(DATA_WIDTH=27)
Compiling module xil_defaultlib.dual_port_ram(DATA_WIDTH=27,ITEM...
Compiling module xil_defaultlib.sliding_window(DATA_WIDTH=27,HEI...
Compiling module xil_defaultlib.register_buffer(DATA_WIDTH=243)
Compiling module xil_defaultlib.convolve_multi_in_multi_out(ACTI...
Compiling module xil_defaultlib.convolve_rgb(HEIGHT=1080,WIDTH=1...
Compiling module xil_defaultlib.ppm_reader(Height=1080,Width=192...
Compiling module xil_defaultlib.ppm_writer(Height=1080,Width=192...
Compiling module xil_defaultlib.process_ppm_image
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_ppm_image_behav
