
MIX_PAIN_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e110  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001080  0800e2f8  0800e2f8  0001e2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f378  0800f378  00020480  2**0
                  CONTENTS
  4 .ARM          00000000  0800f378  0800f378  00020480  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f378  0800f378  00020480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f378  0800f378  0001f378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f37c  0800f37c  0001f37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000480  20000000  0800f380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000113c  20000480  0800f800  00020480  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015bc  0800f800  000215bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020480  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000204a9  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ef6  00000000  00000000  000204ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e5c  00000000  00000000  000383e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001648  00000000  00000000  0003c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001154  00000000  00000000  0003d888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e4ba  00000000  00000000  0003e9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c967  00000000  00000000  0005ce96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3716  00000000  00000000  000797fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000074d4  00000000  00000000  0011cf14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001243e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000480 	.word	0x20000480
 8000204:	00000000 	.word	0x00000000
 8000208:	0800e2e0 	.word	0x0800e2e0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000484 	.word	0x20000484
 8000224:	0800e2e0 	.word	0x0800e2e0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800028a:	2afd      	cmp	r2, #253	; 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	; 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	; 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_f2uiz>:
 8000fc4:	0042      	lsls	r2, r0, #1
 8000fc6:	d20e      	bcs.n	8000fe6 <__aeabi_f2uiz+0x22>
 8000fc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fcc:	d30b      	bcc.n	8000fe6 <__aeabi_f2uiz+0x22>
 8000fce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fd6:	d409      	bmi.n	8000fec <__aeabi_f2uiz+0x28>
 8000fd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fe0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe4:	4770      	bx	lr
 8000fe6:	f04f 0000 	mov.w	r0, #0
 8000fea:	4770      	bx	lr
 8000fec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000ff0:	d101      	bne.n	8000ff6 <__aeabi_f2uiz+0x32>
 8000ff2:	0242      	lsls	r2, r0, #9
 8000ff4:	d102      	bne.n	8000ffc <__aeabi_f2uiz+0x38>
 8000ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <__aeabi_d2lz>:
 8001004:	b538      	push	{r3, r4, r5, lr}
 8001006:	4605      	mov	r5, r0
 8001008:	460c      	mov	r4, r1
 800100a:	2200      	movs	r2, #0
 800100c:	2300      	movs	r3, #0
 800100e:	4628      	mov	r0, r5
 8001010:	4621      	mov	r1, r4
 8001012:	f7ff fdf3 	bl	8000bfc <__aeabi_dcmplt>
 8001016:	b928      	cbnz	r0, 8001024 <__aeabi_d2lz+0x20>
 8001018:	4628      	mov	r0, r5
 800101a:	4621      	mov	r1, r4
 800101c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001020:	f000 b80a 	b.w	8001038 <__aeabi_d2ulz>
 8001024:	4628      	mov	r0, r5
 8001026:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800102a:	f000 f805 	bl	8001038 <__aeabi_d2ulz>
 800102e:	4240      	negs	r0, r0
 8001030:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001034:	bd38      	pop	{r3, r4, r5, pc}
 8001036:	bf00      	nop

08001038 <__aeabi_d2ulz>:
 8001038:	b5d0      	push	{r4, r6, r7, lr}
 800103a:	2200      	movs	r2, #0
 800103c:	4b0b      	ldr	r3, [pc, #44]	; (800106c <__aeabi_d2ulz+0x34>)
 800103e:	4606      	mov	r6, r0
 8001040:	460f      	mov	r7, r1
 8001042:	f7ff fb69 	bl	8000718 <__aeabi_dmul>
 8001046:	f7ff fe3f 	bl	8000cc8 <__aeabi_d2uiz>
 800104a:	4604      	mov	r4, r0
 800104c:	f7ff faea 	bl	8000624 <__aeabi_ui2d>
 8001050:	2200      	movs	r2, #0
 8001052:	4b07      	ldr	r3, [pc, #28]	; (8001070 <__aeabi_d2ulz+0x38>)
 8001054:	f7ff fb60 	bl	8000718 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4630      	mov	r0, r6
 800105e:	4639      	mov	r1, r7
 8001060:	f7ff f9a2 	bl	80003a8 <__aeabi_dsub>
 8001064:	f7ff fe30 	bl	8000cc8 <__aeabi_d2uiz>
 8001068:	4621      	mov	r1, r4
 800106a:	bdd0      	pop	{r4, r6, r7, pc}
 800106c:	3df00000 	.word	0x3df00000
 8001070:	41f00000 	.word	0x41f00000

08001074 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800107a:	4b23      	ldr	r3, [pc, #140]	; (8001108 <_DoInit+0x94>)
 800107c:	603b      	str	r3, [r7, #0]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2203      	movs	r2, #3
 8001082:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	2203      	movs	r2, #3
 8001088:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	4a1f      	ldr	r2, [pc, #124]	; (800110c <_DoInit+0x98>)
 800108e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	4a1f      	ldr	r2, [pc, #124]	; (8001110 <_DoInit+0x9c>)
 8001094:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800109c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	2200      	movs	r2, #0
 80010a2:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	2200      	movs	r2, #0
 80010a8:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	2200      	movs	r2, #0
 80010ae:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	4a16      	ldr	r2, [pc, #88]	; (800110c <_DoInit+0x98>)
 80010b4:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	4a16      	ldr	r2, [pc, #88]	; (8001114 <_DoInit+0xa0>)
 80010ba:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	2210      	movs	r2, #16
 80010c0:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2200      	movs	r2, #0
 80010c6:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	2200      	movs	r2, #0
 80010cc:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	2200      	movs	r2, #0
 80010d2:	675a      	str	r2, [r3, #116]	; 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80010d4:	2300      	movs	r3, #0
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	e00c      	b.n	80010f4 <_DoInit+0x80>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f1c3 030f 	rsb	r3, r3, #15
 80010e0:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <_DoInit+0xa4>)
 80010e2:	5cd1      	ldrb	r1, [r2, r3]
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4413      	add	r3, r2
 80010ea:	460a      	mov	r2, r1
 80010ec:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3301      	adds	r3, #1
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b0f      	cmp	r3, #15
 80010f8:	d9ef      	bls.n	80010da <_DoInit+0x66>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	2000049c 	.word	0x2000049c
 800110c:	0800e2f8 	.word	0x0800e2f8
 8001110:	20000544 	.word	0x20000544
 8001114:	20000944 	.word	0x20000944
 8001118:	0800eee0 	.word	0x0800eee0

0800111c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	; 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8001128:	2300      	movs	r3, #0
 800112a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	691b      	ldr	r3, [r3, #16]
 8001136:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	429a      	cmp	r2, r3
 800113e:	d905      	bls.n	800114c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	3b01      	subs	r3, #1
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
 800114a:	e007      	b.n	800115c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	69b9      	ldr	r1, [r7, #24]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	1acb      	subs	r3, r1, r3
 8001156:	4413      	add	r3, r2
 8001158:	3b01      	subs	r3, #1
 800115a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001166:	4293      	cmp	r3, r2
 8001168:	bf28      	it	cs
 800116a:	4613      	movcs	r3, r2
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800116e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4293      	cmp	r3, r2
 8001174:	bf28      	it	cs
 8001176:	4613      	movcs	r3, r2
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	4413      	add	r3, r2
 8001182:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8001184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001186:	68b9      	ldr	r1, [r7, #8]
 8001188:	6978      	ldr	r0, [r7, #20]
 800118a:	f009 f972 	bl	800a472 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800118e:	6a3a      	ldr	r2, [r7, #32]
 8001190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001192:	4413      	add	r3, r2
 8001194:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119a:	4413      	add	r3, r2
 800119c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80011a6:	69fa      	ldr	r2, [r7, #28]
 80011a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011aa:	4413      	add	r3, r2
 80011ac:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	69fa      	ldr	r2, [r7, #28]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d101      	bne.n	80011bc <_WriteBlocking+0xa0>
      WrOff = 0u;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	69fa      	ldr	r2, [r7, #28]
 80011c0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1b4      	bne.n	8001132 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80011c8:	6a3b      	ldr	r3, [r7, #32]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3728      	adds	r7, #40	; 0x28
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b088      	sub	sp, #32
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	689a      	ldr	r2, [r3, #8]
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d90f      	bls.n	8001216 <_WriteNoCheck+0x44>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	4413      	add	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	68b9      	ldr	r1, [r7, #8]
 8001204:	6938      	ldr	r0, [r7, #16]
 8001206:	f009 f934 	bl	800a472 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 800120a:	69fa      	ldr	r2, [r7, #28]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	441a      	add	r2, r3
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8001214:	e01d      	b.n	8001252 <_WriteNoCheck+0x80>
    NumBytesAtOnce = Rem;
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	4413      	add	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	68b9      	ldr	r1, [r7, #8]
 8001228:	6938      	ldr	r0, [r7, #16]
 800122a:	f009 f922 	bl	800a472 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4413      	add	r3, r2
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	4619      	mov	r1, r3
 8001246:	6938      	ldr	r0, [r7, #16]
 8001248:	f009 f913 	bl	800a472 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	60da      	str	r2, [r3, #12]
}
 8001252:	bf00      	nop
 8001254:	3720      	adds	r7, #32
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800125a:	b480      	push	{r7}
 800125c:	b087      	sub	sp, #28
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	691b      	ldr	r3, [r3, #16]
 8001266:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	429a      	cmp	r2, r3
 8001274:	d808      	bhi.n	8001288 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689a      	ldr	r2, [r3, #8]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	1ad2      	subs	r2, r2, r3
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	4413      	add	r3, r2
 8001282:	3b01      	subs	r3, #1
 8001284:	617b      	str	r3, [r7, #20]
 8001286:	e004      	b.n	8001292 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	3b01      	subs	r3, #1
 8001290:	617b      	str	r3, [r7, #20]
  }
  return r;
 8001292:	697b      	ldr	r3, [r7, #20]
}
 8001294:	4618      	mov	r0, r3
 8001296:	371c      	adds	r7, #28
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
	...

080012a0 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4a1f      	ldr	r2, [pc, #124]	; (800133c <SEGGER_RTT_WriteNoLock+0x9c>)
 80012be:	4413      	add	r3, r2
 80012c0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d029      	beq.n	800131e <SEGGER_RTT_WriteNoLock+0x7e>
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d82e      	bhi.n	800132c <SEGGER_RTT_WriteNoLock+0x8c>
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d002      	beq.n	80012d8 <SEGGER_RTT_WriteNoLock+0x38>
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d013      	beq.n	80012fe <SEGGER_RTT_WriteNoLock+0x5e>
 80012d6:	e029      	b.n	800132c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80012d8:	6978      	ldr	r0, [r7, #20]
 80012da:	f7ff ffbe 	bl	800125a <_GetAvailWriteSpace>
 80012de:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d202      	bcs.n	80012ee <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80012ec:	e021      	b.n	8001332 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	69b9      	ldr	r1, [r7, #24]
 80012f6:	6978      	ldr	r0, [r7, #20]
 80012f8:	f7ff ff6b 	bl	80011d2 <_WriteNoCheck>
    break;
 80012fc:	e019      	b.n	8001332 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80012fe:	6978      	ldr	r0, [r7, #20]
 8001300:	f7ff ffab 	bl	800125a <_GetAvailWriteSpace>
 8001304:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4293      	cmp	r3, r2
 800130c:	bf28      	it	cs
 800130e:	4613      	movcs	r3, r2
 8001310:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8001312:	69fa      	ldr	r2, [r7, #28]
 8001314:	69b9      	ldr	r1, [r7, #24]
 8001316:	6978      	ldr	r0, [r7, #20]
 8001318:	f7ff ff5b 	bl	80011d2 <_WriteNoCheck>
    break;
 800131c:	e009      	b.n	8001332 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	69b9      	ldr	r1, [r7, #24]
 8001322:	6978      	ldr	r0, [r7, #20]
 8001324:	f7ff fefa 	bl	800111c <_WriteBlocking>
 8001328:	61f8      	str	r0, [r7, #28]
    break;
 800132a:	e002      	b.n	8001332 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
    break;
 8001330:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8001332:	69fb      	ldr	r3, [r7, #28]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3720      	adds	r7, #32
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	2000049c 	.word	0x2000049c

08001340 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800134c:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <SEGGER_RTT_Write+0x48>)
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <SEGGER_RTT_Write+0x1e>
 800135a:	f7ff fe8b 	bl	8001074 <_DoInit>
  SEGGER_RTT_LOCK();
 800135e:	f3ef 8311 	mrs	r3, BASEPRI
 8001362:	f04f 0120 	mov.w	r1, #32
 8001366:	f381 8811 	msr	BASEPRI, r1
 800136a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	68b9      	ldr	r1, [r7, #8]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f7ff ff95 	bl	80012a0 <SEGGER_RTT_WriteNoLock>
 8001376:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800137e:	697b      	ldr	r3, [r7, #20]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3720      	adds	r7, #32
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2000049c 	.word	0x2000049c

0800138c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
 8001398:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	2000      	movs	r0, #0
 80013a0:	f7ff ffce 	bl	8001340 <SEGGER_RTT_Write>
  return len;
 80013a4:	683b      	ldr	r3, [r7, #0]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <MX_GPIO_Init>:
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
     PE9   ------> S_TIM1_CH1
*/
void MX_GPIO_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c4:	4b97      	ldr	r3, [pc, #604]	; (8001624 <MX_GPIO_Init+0x274>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a96      	ldr	r2, [pc, #600]	; (8001624 <MX_GPIO_Init+0x274>)
 80013ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b94      	ldr	r3, [pc, #592]	; (8001624 <MX_GPIO_Init+0x274>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013d8:	613b      	str	r3, [r7, #16]
 80013da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013dc:	4b91      	ldr	r3, [pc, #580]	; (8001624 <MX_GPIO_Init+0x274>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a90      	ldr	r2, [pc, #576]	; (8001624 <MX_GPIO_Init+0x274>)
 80013e2:	f043 0310 	orr.w	r3, r3, #16
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b8e      	ldr	r3, [pc, #568]	; (8001624 <MX_GPIO_Init+0x274>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0310 	and.w	r3, r3, #16
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	4b8b      	ldr	r3, [pc, #556]	; (8001624 <MX_GPIO_Init+0x274>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a8a      	ldr	r2, [pc, #552]	; (8001624 <MX_GPIO_Init+0x274>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b88      	ldr	r3, [pc, #544]	; (8001624 <MX_GPIO_Init+0x274>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140c:	4b85      	ldr	r3, [pc, #532]	; (8001624 <MX_GPIO_Init+0x274>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	4a84      	ldr	r2, [pc, #528]	; (8001624 <MX_GPIO_Init+0x274>)
 8001412:	f043 0308 	orr.w	r3, r3, #8
 8001416:	6193      	str	r3, [r2, #24]
 8001418:	4b82      	ldr	r3, [pc, #520]	; (8001624 <MX_GPIO_Init+0x274>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	f003 0308 	and.w	r3, r3, #8
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001424:	4b7f      	ldr	r3, [pc, #508]	; (8001624 <MX_GPIO_Init+0x274>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a7e      	ldr	r2, [pc, #504]	; (8001624 <MX_GPIO_Init+0x274>)
 800142a:	f043 0320 	orr.w	r3, r3, #32
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b7c      	ldr	r3, [pc, #496]	; (8001624 <MX_GPIO_Init+0x274>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0320 	and.w	r3, r3, #32
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PUL11_Pin|EN11_Pin|DIR11_Pin|PUL10_Pin
 800143c:	2200      	movs	r2, #0
 800143e:	f64f 51ff 	movw	r1, #65023	; 0xfdff
 8001442:	4879      	ldr	r0, [pc, #484]	; (8001628 <MX_GPIO_Init+0x278>)
 8001444:	f004 fc47 	bl	8005cd6 <HAL_GPIO_WritePin>
                          |EN10_Pin|DIR6_Pin|PUL5_Pin|EN5_Pin
                          |DIR5_Pin|PUL4_Pin|EN4_Pin|DIR4_Pin
                          |PUL3_Pin|EN12_Pin|DIR12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR10_Pin|PUL9_Pin|EN9_Pin|DIR9_Pin
 8001448:	2200      	movs	r2, #0
 800144a:	f641 71ff 	movw	r1, #8191	; 0x1fff
 800144e:	4877      	ldr	r0, [pc, #476]	; (800162c <MX_GPIO_Init+0x27c>)
 8001450:	f004 fc41 	bl	8005cd6 <HAL_GPIO_WritePin>
                          |PUL7_Pin|EN7_Pin|EN2_Pin|DIR2_Pin
                          |PUL1_Pin|EN1_Pin|PUL_ALL_16_Pin|DIR_ALL_16_Pin
                          |PUL17_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LAZE_Pin|PUL8_Pin|EN8_Pin|DIR8_Pin
 8001454:	2200      	movs	r2, #0
 8001456:	f248 11f0 	movw	r1, #33264	; 0x81f0
 800145a:	4875      	ldr	r0, [pc, #468]	; (8001630 <MX_GPIO_Init+0x280>)
 800145c:	f004 fc3b 	bl	8005cd6 <HAL_GPIO_WritePin>
                          |DIR1_Pin|EN_ALL_16_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR7_Pin|PUL6_Pin|EN6_Pin|ST2_Pin
 8001460:	2200      	movs	r2, #0
 8001462:	f24e 31ff 	movw	r1, #58367	; 0xe3ff
 8001466:	4873      	ldr	r0, [pc, #460]	; (8001634 <MX_GPIO_Init+0x284>)
 8001468:	f004 fc35 	bl	8005cd6 <HAL_GPIO_WritePin>
                          |ST1_Pin|BUZZ_Pin|PUL14_Pin|EN14_Pin
                          |DIR14_Pin|PUL13_Pin|EN13_Pin|DIR13_Pin
                          |PUL12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EN3_Pin|DIR3_Pin|PUL2_Pin|EN17_Pin
 800146c:	2200      	movs	r2, #0
 800146e:	f24e 01ff 	movw	r1, #57599	; 0xe0ff
 8001472:	4871      	ldr	r0, [pc, #452]	; (8001638 <MX_GPIO_Init+0x288>)
 8001474:	f004 fc2f 	bl	8005cd6 <HAL_GPIO_WritePin>
                          |DIR17_Pin|PUL16_Pin|EN16_Pin|DIR16_Pin
                          |PUL15_Pin|EN15_Pin|DIR15_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PUL11_Pin|EN11_Pin|DIR11_Pin|PUL10_Pin
 8001478:	237f      	movs	r3, #127	; 0x7f
 800147a:	617b      	str	r3, [r7, #20]
                          |EN10_Pin|EN12_Pin|DIR12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147c:	2301      	movs	r3, #1
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001480:	2301      	movs	r3, #1
 8001482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001484:	2302      	movs	r3, #2
 8001486:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	4866      	ldr	r0, [pc, #408]	; (8001628 <MX_GPIO_Init+0x278>)
 8001490:	f004 fa76 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001494:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149a:	2303      	movs	r3, #3
 800149c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4861      	ldr	r0, [pc, #388]	; (800162c <MX_GPIO_Init+0x27c>)
 80014a6:	f004 fa6b 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = DIR10_Pin|PUL9_Pin|EN9_Pin|DIR9_Pin
 80014aa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80014ae:	617b      	str	r3, [r7, #20]
                          |PUL7_Pin|EN7_Pin|EN2_Pin|DIR2_Pin
                          |PUL1_Pin|EN1_Pin|PUL_ALL_16_Pin|DIR_ALL_16_Pin
                          |PUL17_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	485a      	ldr	r0, [pc, #360]	; (800162c <MX_GPIO_Init+0x27c>)
 80014c4:	f004 fa5c 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT1_Pin|INPUT2_Pin|INPUT3_Pin|INPUT4_Pin;
 80014c8:	230f      	movs	r3, #15
 80014ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014cc:	4b5b      	ldr	r3, [pc, #364]	; (800163c <MX_GPIO_Init+0x28c>)
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	4855      	ldr	r0, [pc, #340]	; (8001630 <MX_GPIO_Init+0x280>)
 80014dc:	f004 fa50 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = LAZE_Pin|PUL8_Pin|EN8_Pin|DIR8_Pin
 80014e0:	f248 13f0 	movw	r3, #33264	; 0x81f0
 80014e4:	617b      	str	r3, [r7, #20]
                          |DIR1_Pin|EN_ALL_16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2302      	movs	r3, #2
 80014f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	484d      	ldr	r0, [pc, #308]	; (8001630 <MX_GPIO_Init+0x280>)
 80014fa:	f004 fa41 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DIR7_Pin|PUL6_Pin|EN6_Pin|ST2_Pin
 80014fe:	f24e 33ff 	movw	r3, #58367	; 0xe3ff
 8001502:	617b      	str	r3, [r7, #20]
                          |ST1_Pin|BUZZ_Pin|PUL14_Pin|EN14_Pin
                          |DIR14_Pin|PUL13_Pin|EN13_Pin|DIR13_Pin
                          |PUL12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001504:	2301      	movs	r3, #1
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	2302      	movs	r3, #2
 800150e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	4847      	ldr	r0, [pc, #284]	; (8001634 <MX_GPIO_Init+0x284>)
 8001518:	f004 fa32 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIR6_Pin|PUL5_Pin|EN5_Pin|DIR5_Pin
 800151c:	f64f 5380 	movw	r3, #64896	; 0xfd80
 8001520:	617b      	str	r3, [r7, #20]
                          |PUL4_Pin|EN4_Pin|DIR4_Pin|PUL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2302      	movs	r3, #2
 800152c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4619      	mov	r1, r3
 8001534:	483c      	ldr	r0, [pc, #240]	; (8001628 <MX_GPIO_Init+0x278>)
 8001536:	f004 fa23 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800153a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800153e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2302      	movs	r3, #2
 8001546:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4836      	ldr	r0, [pc, #216]	; (8001628 <MX_GPIO_Init+0x278>)
 8001550:	f004 fa16 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155a:	2300      	movs	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4832      	ldr	r0, [pc, #200]	; (8001634 <MX_GPIO_Init+0x284>)
 800156a:	f004 fa09 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800156e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001572:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001574:	2303      	movs	r3, #3
 8001576:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	482e      	ldr	r0, [pc, #184]	; (8001638 <MX_GPIO_Init+0x288>)
 8001580:	f004 f9fe 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = EN3_Pin|DIR3_Pin|PUL2_Pin|EN17_Pin
 8001584:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8001588:	617b      	str	r3, [r7, #20]
                          |DIR17_Pin|PUL16_Pin|EN16_Pin|DIR16_Pin
                          |PUL15_Pin|EN15_Pin|DIR15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158a:	2301      	movs	r3, #1
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001592:	2302      	movs	r3, #2
 8001594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	4826      	ldr	r0, [pc, #152]	; (8001638 <MX_GPIO_Init+0x288>)
 800159e:	f004 f9ef 	bl	8005980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80015a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a8:	2303      	movs	r3, #3
 80015aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	481f      	ldr	r0, [pc, #124]	; (8001630 <MX_GPIO_Init+0x280>)
 80015b4:	f004 f9e4 	bl	8005980 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_TIM1_ENABLE();
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <MX_GPIO_Init+0x290>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
 80015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
 80015ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
 80015d6:	4a1a      	ldr	r2, [pc, #104]	; (8001640 <MX_GPIO_Init+0x290>)
 80015d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015da:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	210f      	movs	r1, #15
 80015e0:	2006      	movs	r0, #6
 80015e2:	f004 f854 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015e6:	2006      	movs	r0, #6
 80015e8:	f004 f86d 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 80015ec:	2200      	movs	r2, #0
 80015ee:	210f      	movs	r1, #15
 80015f0:	2007      	movs	r0, #7
 80015f2:	f004 f84c 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80015f6:	2007      	movs	r0, #7
 80015f8:	f004 f865 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 15, 0);
 80015fc:	2200      	movs	r2, #0
 80015fe:	210f      	movs	r1, #15
 8001600:	2008      	movs	r0, #8
 8001602:	f004 f844 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001606:	2008      	movs	r0, #8
 8001608:	f004 f85d 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 15, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	210f      	movs	r1, #15
 8001610:	2009      	movs	r0, #9
 8001612:	f004 f83c 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001616:	2009      	movs	r0, #9
 8001618:	f004 f855 	bl	80056c6 <HAL_NVIC_EnableIRQ>

}
 800161c:	bf00      	nop
 800161e:	3728      	adds	r7, #40	; 0x28
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40021000 	.word	0x40021000
 8001628:	40011800 	.word	0x40011800
 800162c:	40011000 	.word	0x40011000
 8001630:	40010800 	.word	0x40010800
 8001634:	40010c00 	.word	0x40010c00
 8001638:	40011400 	.word	0x40011400
 800163c:	10310000 	.word	0x10310000
 8001640:	40010000 	.word	0x40010000

08001644 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <MX_I2C2_Init+0x50>)
 800164a:	4a13      	ldr	r2, [pc, #76]	; (8001698 <MX_I2C2_Init+0x54>)
 800164c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_I2C2_Init+0x50>)
 8001650:	4a12      	ldr	r2, [pc, #72]	; (800169c <MX_I2C2_Init+0x58>)
 8001652:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <MX_I2C2_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_I2C2_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <MX_I2C2_Init+0x50>)
 8001662:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001666:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <MX_I2C2_Init+0x50>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <MX_I2C2_Init+0x50>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001674:	4b07      	ldr	r3, [pc, #28]	; (8001694 <MX_I2C2_Init+0x50>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <MX_I2C2_Init+0x50>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	; (8001694 <MX_I2C2_Init+0x50>)
 8001682:	f004 fb71 	bl	8005d68 <HAL_I2C_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800168c:	f000 f94e 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000954 	.word	0x20000954
 8001698:	40005800 	.word	0x40005800
 800169c:	000186a0 	.word	0x000186a0

080016a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a16      	ldr	r2, [pc, #88]	; (8001714 <HAL_I2C_MspInit+0x74>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d124      	bne.n	800170a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c0:	4b15      	ldr	r3, [pc, #84]	; (8001718 <HAL_I2C_MspInit+0x78>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	4a14      	ldr	r2, [pc, #80]	; (8001718 <HAL_I2C_MspInit+0x78>)
 80016c6:	f043 0308 	orr.w	r3, r3, #8
 80016ca:	6193      	str	r3, [r2, #24]
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_I2C_MspInit+0x78>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	f003 0308 	and.w	r3, r3, #8
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016d8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016de:	2312      	movs	r3, #18
 80016e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e6:	f107 0310 	add.w	r3, r7, #16
 80016ea:	4619      	mov	r1, r3
 80016ec:	480b      	ldr	r0, [pc, #44]	; (800171c <HAL_I2C_MspInit+0x7c>)
 80016ee:	f004 f947 	bl	8005980 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016f2:	4b09      	ldr	r3, [pc, #36]	; (8001718 <HAL_I2C_MspInit+0x78>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	4a08      	ldr	r2, [pc, #32]	; (8001718 <HAL_I2C_MspInit+0x78>)
 80016f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016fc:	61d3      	str	r3, [r2, #28]
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_I2C_MspInit+0x78>)
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800170a:	bf00      	nop
 800170c:	3720      	adds	r7, #32
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40005800 	.word	0x40005800
 8001718:	40021000 	.word	0x40021000
 800171c:	40010c00 	.word	0x40010c00

08001720 <HAL_UART_RxCpltCallback>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
    //app PC //
    if(huart->Instance==huart1.Instance)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b07      	ldr	r3, [pc, #28]	; (800174c <HAL_UART_RxCpltCallback+0x2c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d102      	bne.n	800173a <HAL_UART_RxCpltCallback+0x1a>
    {
    	uartAppHandle(&myApp);
 8001734:	4806      	ldr	r0, [pc, #24]	; (8001750 <HAL_UART_RxCpltCallback+0x30>)
 8001736:	f000 fe55 	bl	80023e4 <uartAppHandle>
    }
    HAL_UART_Receive_IT(&huart1, &myApp.charRec,1); //app PC
 800173a:	2201      	movs	r2, #1
 800173c:	4904      	ldr	r1, [pc, #16]	; (8001750 <HAL_UART_RxCpltCallback+0x30>)
 800173e:	4803      	ldr	r0, [pc, #12]	; (800174c <HAL_UART_RxCpltCallback+0x2c>)
 8001740:	f006 ff51 	bl	80085e6 <HAL_UART_Receive_IT>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000b28 	.word	0x20000b28
 8001750:	20000010 	.word	0x20000010

08001754 <RemapPin_Init>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void RemapPin_Init(void) {
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0

	// remap PA15 to free is GPIO //
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN | RCC_APB2ENR_IOPAEN;
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <RemapPin_Init+0x5c>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	4a14      	ldr	r2, [pc, #80]	; (80017b0 <RemapPin_Init+0x5c>)
 8001760:	f043 0305 	orr.w	r3, r3, #5
 8001764:	6193      	str	r3, [r2, #24]
	AFIO->MAPR   |= AFIO_MAPR_SWJ_CFG_1;    // To Free PA15
 8001766:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <RemapPin_Init+0x60>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <RemapPin_Init+0x60>)
 800176c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001770:	6053      	str	r3, [r2, #4]

	// disable jtag //
	__HAL_RCC_AFIO_CLK_ENABLE();
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <RemapPin_Init+0x5c>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <RemapPin_Init+0x5c>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6193      	str	r3, [r2, #24]
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <RemapPin_Init+0x5c>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	603b      	str	r3, [r7, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <RemapPin_Init+0x60>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <RemapPin_Init+0x60>)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6053      	str	r3, [r2, #4]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010000 	.word	0x40010000

080017b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017bc:	f003 fe0a 	bl	80053d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c0:	f000 f84c 	bl	800185c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  RemapPin_Init();
 80017c4:	f7ff ffc6 	bl	8001754 <RemapPin_Init>
  //SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0 , SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c8:	f7ff fdf2 	bl	80013b0 <MX_GPIO_Init>
  MX_I2C2_Init();
 80017cc:	f7ff ff3a 	bl	8001644 <MX_I2C2_Init>
  MX_TIM4_Init();
 80017d0:	f000 fae8 	bl	8001da4 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80017d4:	f000 fca8 	bl	8002128 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80017d8:	f000 fa4a 	bl	8001c70 <MX_TIM2_Init>
  MX_TIM3_Init();
 80017dc:	f000 fa96 	bl	8001d0c <MX_TIM3_Init>
  MX_TIM5_Init();
 80017e0:	f000 fb2e 	bl	8001e40 <MX_TIM5_Init>
  MX_TIM6_Init();
 80017e4:	f000 fb7a 	bl	8001edc <MX_TIM6_Init>
  MX_RTC_Init();
 80017e8:	f000 f8a6 	bl	8001938 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80017ec:	f000 fc72 	bl	80020d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, &myApp.charRec, 1);          //app PC
 80017f0:	2201      	movs	r2, #1
 80017f2:	4914      	ldr	r1, [pc, #80]	; (8001844 <main+0x8c>)
 80017f4:	4814      	ldr	r0, [pc, #80]	; (8001848 <main+0x90>)
 80017f6:	f006 fef6 	bl	80085e6 <HAL_UART_Receive_IT>
  DISABLE_TIMER_ALARM;
 80017fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001804:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001808:	4013      	ands	r3, r2
 800180a:	600b      	str	r3, [r1, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	printf("-----------------------------------------------------\r\n");
 800180c:	480f      	ldr	r0, [pc, #60]	; (800184c <main+0x94>)
 800180e:	f008 fc2b 	bl	800a068 <puts>
	printf("1.Start Application 07/05/2024 by xuantn93@gmail.com \r\n");
 8001812:	480f      	ldr	r0, [pc, #60]	; (8001850 <main+0x98>)
 8001814:	f008 fc28 	bl	800a068 <puts>
	printf("2.CPU_FREQ = %d Hz \r\n",  HAL_RCC_GetSysClockFreq());
 8001818:	f005 fe78 	bl	800750c <HAL_RCC_GetSysClockFreq>
 800181c:	4603      	mov	r3, r0
 800181e:	4619      	mov	r1, r3
 8001820:	480c      	ldr	r0, [pc, #48]	; (8001854 <main+0x9c>)
 8001822:	f008 fbb3 	bl	8009f8c <iprintf>

	HAL_GPIO_WritePin(DIR17_GPIO_Port, DIR17_Pin, 1);
 8001826:	2201      	movs	r2, #1
 8001828:	2102      	movs	r1, #2
 800182a:	480b      	ldr	r0, [pc, #44]	; (8001858 <main+0xa0>)
 800182c:	f004 fa53 	bl	8005cd6 <HAL_GPIO_WritePin>
	speaker_efect();
 8001830:	f002 fdec 	bl	800440c <speaker_efect>
	pump_init();
 8001834:	f002 fbf4 	bl	8004020 <pump_init>
	loadConfigInEeprom();
 8001838:	f003 f9a6 	bl	8004b88 <loadConfigInEeprom>

	while (1)
	{
      handleAppRequets();
 800183c:	f000 fe1a 	bl	8002474 <handleAppRequets>
 8001840:	e7fc      	b.n	800183c <main+0x84>
 8001842:	bf00      	nop
 8001844:	20000010 	.word	0x20000010
 8001848:	20000b28 	.word	0x20000b28
 800184c:	0800e304 	.word	0x0800e304
 8001850:	0800e33c 	.word	0x0800e33c
 8001854:	0800e374 	.word	0x0800e374
 8001858:	40011400 	.word	0x40011400

0800185c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b096      	sub	sp, #88	; 0x58
 8001860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001862:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001866:	2228      	movs	r2, #40	; 0x28
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f008 fd62 	bl	800a334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001870:	f107 031c 	add.w	r3, r7, #28
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	611a      	str	r2, [r3, #16]
 800188e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001890:	2305      	movs	r3, #5
 8001892:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001898:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800189e:	2301      	movs	r3, #1
 80018a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a2:	2301      	movs	r3, #1
 80018a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a6:	2302      	movs	r3, #2
 80018a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018b0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018b4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ba:	4618      	mov	r0, r3
 80018bc:	f005 faba 	bl	8006e34 <HAL_RCC_OscConfig>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80018c6:	f000 f831 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ca:	230f      	movs	r3, #15
 80018cc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ce:	2302      	movs	r3, #2
 80018d0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018dc:	2300      	movs	r3, #0
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018e0:	f107 031c 	add.w	r3, r7, #28
 80018e4:	2102      	movs	r1, #2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f005 fd26 	bl	8007338 <HAL_RCC_ClockConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018f2:	f000 f81b 	bl	800192c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018f6:	2301      	movs	r3, #1
 80018f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018fe:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	4618      	mov	r0, r3
 8001904:	f005 fea6 	bl	8007654 <HAL_RCCEx_PeriphCLKConfig>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800190e:	f000 f80d 	bl	800192c <Error_Handler>
  }
}
 8001912:	bf00      	nop
 8001914:	3758      	adds	r7, #88	; 0x58
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
      }
   if (htim->Instance==TIM6)
      {
      //do something else here
      }
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	e7fe      	b.n	8001934 <Error_Handler+0x8>
	...

08001938 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <MX_RTC_Init+0x30>)
 800193e:	4a0b      	ldr	r2, [pc, #44]	; (800196c <MX_RTC_Init+0x34>)
 8001940:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <MX_RTC_Init+0x30>)
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800194a:	4b07      	ldr	r3, [pc, #28]	; (8001968 <MX_RTC_Init+0x30>)
 800194c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001950:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001952:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_RTC_Init+0x30>)
 8001954:	f006 f80c 	bl	8007970 <HAL_RTC_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800195e:	f7ff ffe5 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200009a8 	.word	0x200009a8
 800196c:	40002800 	.word	0x40002800

08001970 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0b      	ldr	r2, [pc, #44]	; (80019ac <HAL_RTC_MspInit+0x3c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d110      	bne.n	80019a4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001982:	f005 fa4b 	bl	8006e1c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <HAL_RTC_MspInit+0x40>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_RTC_MspInit+0x40>)
 800198c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <HAL_RTC_MspInit+0x40>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_RTC_MspInit+0x44>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40002800 	.word	0x40002800
 80019b0:	40021000 	.word	0x40021000
 80019b4:	4242043c 	.word	0x4242043c

080019b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <HAL_MspInit+0x40>)
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	4a0d      	ldr	r2, [pc, #52]	; (80019f8 <HAL_MspInit+0x40>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6193      	str	r3, [r2, #24]
 80019ca:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_MspInit+0x40>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <HAL_MspInit+0x40>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <HAL_MspInit+0x40>)
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e0:	61d3      	str	r3, [r2, #28]
 80019e2:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <HAL_MspInit+0x40>)
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr
 80019f8:	40021000 	.word	0x40021000

080019fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <NMI_Handler+0x4>

08001a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <MemManage_Handler+0x4>

08001a0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a12:	e7fe      	b.n	8001a12 <BusFault_Handler+0x4>

08001a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <UsageFault_Handler+0x4>

08001a1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a26:	b480      	push	{r7}
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr

08001a32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr

08001a3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a42:	f003 fd0d 	bl	8005460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT1_Pin);
 8001a4e:	2001      	movs	r0, #1
 8001a50:	f004 f972 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT2_Pin);
 8001a5c:	2002      	movs	r0, #2
 8001a5e:	f004 f96b 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT3_Pin);
 8001a6a:	2004      	movs	r0, #4
 8001a6c:	f004 f964 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT4_Pin);
 8001a78:	2008      	movs	r0, #8
 8001a7a:	f004 f95d 	bl	8005d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  //timer2Handle();
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a88:	4802      	ldr	r0, [pc, #8]	; (8001a94 <TIM2_IRQHandler+0x10>)
 8001a8a:	f006 f957 	bl	8007d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200009c0 	.word	0x200009c0

08001a98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  // timer bom mau //
  pump_pwm_handle();
 8001a9c:	f002 fe62 	bl	8004764 <pump_pwm_handle>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001aa0:	4802      	ldr	r0, [pc, #8]	; (8001aac <TIM3_IRQHandler+0x14>)
 8001aa2:	f006 f94b 	bl	8007d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000a08 	.word	0x20000a08

08001ab0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	// timer khuay mau //



  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <TIM4_IRQHandler+0x10>)
 8001ab6:	f006 f941 	bl	8007d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000a50 	.word	0x20000a50

08001ac4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <USART1_IRQHandler+0x10>)
 8001aca:	f006 fdb1 	bl	8008630 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000b28 	.word	0x20000b28

08001ad8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <USART3_IRQHandler+0x10>)
 8001ade:	f006 fda7 	bl	8008630 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000b70 	.word	0x20000b70

08001aec <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
   dongNapHandle();
 8001af0:	f003 fb14 	bl	800511c <dongNapHandle>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <TIM5_IRQHandler+0x14>)
 8001af6:	f006 f921 	bl	8007d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000a98 	.word	0x20000a98

08001b04 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */
	pump_tron_handle();
 8001b08:	f002 fe4c 	bl	80047a4 <pump_tron_handle>
  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <TIM6_IRQHandler+0x14>)
 8001b0e:	f006 f915 	bl	8007d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000ae0 	.word	0x20000ae0

08001b1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr

08001b2a <_kill>:

int _kill(int pid, int sig)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b34:	f008 fc62 	bl	800a3fc <__errno>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2216      	movs	r2, #22
 8001b3c:	601a      	str	r2, [r3, #0]
  return -1;
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_exit>:

void _exit (int status)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b52:	f04f 31ff 	mov.w	r1, #4294967295
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff ffe7 	bl	8001b2a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b5c:	e7fe      	b.n	8001b5c <_exit+0x12>

08001b5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e00a      	b.n	8001b86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b70:	f3af 8000 	nop.w
 8001b74:	4601      	mov	r1, r0
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	60ba      	str	r2, [r7, #8]
 8001b7c:	b2ca      	uxtb	r2, r1
 8001b7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	3301      	adds	r3, #1
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	697a      	ldr	r2, [r7, #20]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	dbf0      	blt.n	8001b70 <_read+0x12>
  }

  return len;
 8001b8e:	687b      	ldr	r3, [r7, #4]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr

08001bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <_isatty>:

int _isatty(int file)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd4:	2301      	movs	r3, #1
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c00:	4a14      	ldr	r2, [pc, #80]	; (8001c54 <_sbrk+0x5c>)
 8001c02:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <_sbrk+0x60>)
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c0c:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <_sbrk+0x64>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d102      	bne.n	8001c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <_sbrk+0x64>)
 8001c16:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <_sbrk+0x68>)
 8001c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <_sbrk+0x64>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d207      	bcs.n	8001c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c28:	f008 fbe8 	bl	800a3fc <__errno>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	220c      	movs	r2, #12
 8001c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295
 8001c36:	e009      	b.n	8001c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c38:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <_sbrk+0x64>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c3e:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <_sbrk+0x64>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	4a05      	ldr	r2, [pc, #20]	; (8001c5c <_sbrk+0x64>)
 8001c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20010000 	.word	0x20010000
 8001c58:	00000400 	.word	0x00000400
 8001c5c:	200009bc 	.word	0x200009bc
 8001c60:	200015c0 	.word	0x200015c0

08001c64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr

08001c70 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0308 	add.w	r3, r7, #8
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	463b      	mov	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001c8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001c94:	4b1c      	ldr	r3, [pc, #112]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001c96:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001c9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001ca4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ca8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cb6:	4814      	ldr	r0, [pc, #80]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001cb8:	f005 ff63 	bl	8007b82 <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001cc2:	f7ff fe33 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001cd4:	f006 f93a 	bl	8007f4c <HAL_TIM_ConfigClockSource>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001cde:	f7ff fe25 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	; (8001d08 <MX_TIM2_Init+0x98>)
 8001cf0:	f006 fb28 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cfa:	f7ff fe17 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200009c0 	.word	0x200009c0

08001d0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  // config timer ~ 10us. -> oldvalue = 49-50us
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d12:	f107 0308 	add.w	r3, r7, #8
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	463b      	mov	r3, r7
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d28:	4b1c      	ldr	r3, [pc, #112]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d2a:	4a1d      	ldr	r2, [pc, #116]	; (8001da0 <MX_TIM3_Init+0x94>)
 8001d2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d30:	2247      	movs	r2, #71	; 0x47
 8001d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001d3a:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d3c:	2209      	movs	r2, #9
 8001d3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d40:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d46:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d48:	2280      	movs	r2, #128	; 0x80
 8001d4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d4c:	4813      	ldr	r0, [pc, #76]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d4e:	f005 ff18 	bl	8007b82 <HAL_TIM_Base_Init>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001d58:	f7ff fde8 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d62:	f107 0308 	add.w	r3, r7, #8
 8001d66:	4619      	mov	r1, r3
 8001d68:	480c      	ldr	r0, [pc, #48]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d6a:	f006 f8ef 	bl	8007f4c <HAL_TIM_ConfigClockSource>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001d74:	f7ff fdda 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d80:	463b      	mov	r3, r7
 8001d82:	4619      	mov	r1, r3
 8001d84:	4805      	ldr	r0, [pc, #20]	; (8001d9c <MX_TIM3_Init+0x90>)
 8001d86:	f006 fadd 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001d90:	f7ff fdcc 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d94:	bf00      	nop
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000a08 	.word	0x20000a08
 8001da0:	40000400 	.word	0x40000400

08001da4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001daa:	f107 0308 	add.w	r3, r7, #8
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db8:	463b      	mov	r3, r7
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001dc2:	4a1e      	ldr	r2, [pc, #120]	; (8001e3c <MX_TIM4_Init+0x98>)
 8001dc4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dcc:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 72*100-1;
 8001dd2:	4b19      	ldr	r3, [pc, #100]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001dd4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001dd8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dda:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de0:	4b15      	ldr	r3, [pc, #84]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001de2:	2280      	movs	r2, #128	; 0x80
 8001de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001de6:	4814      	ldr	r0, [pc, #80]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001de8:	f005 fecb 	bl	8007b82 <HAL_TIM_Base_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001df2:	f7ff fd9b 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001dfc:	f107 0308 	add.w	r3, r7, #8
 8001e00:	4619      	mov	r1, r3
 8001e02:	480d      	ldr	r0, [pc, #52]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001e04:	f006 f8a2 	bl	8007f4c <HAL_TIM_ConfigClockSource>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001e0e:	f7ff fd8d 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4806      	ldr	r0, [pc, #24]	; (8001e38 <MX_TIM4_Init+0x94>)
 8001e20:	f006 fa90 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e2a:	f7ff fd7f 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000a50 	.word	0x20000a50
 8001e3c:	40000800 	.word	0x40000800

08001e40 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
  // period = 3300 us - > 6 vòng / phút
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e54:	463b      	mov	r3, r7
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e5e:	4a1e      	ldr	r2, [pc, #120]	; (8001ed8 <MX_TIM5_Init+0x98>)
 8001e60:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e62:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e68:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 72*400-1;
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e70:	f247 027f 	movw	r2, #28799	; 0x707f
 8001e74:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e82:	4814      	ldr	r0, [pc, #80]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001e84:	f005 fe7d 	bl	8007b82 <HAL_TIM_Base_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001e8e:	f7ff fd4d 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e98:	f107 0308 	add.w	r3, r7, #8
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001ea0:	f006 f854 	bl	8007f4c <HAL_TIM_ConfigClockSource>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001eaa:	f7ff fd3f 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <MX_TIM5_Init+0x94>)
 8001ebc:	f006 fa42 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001ec6:	f7ff fd31 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000a98 	.word	0x20000a98
 8001ed8:	40000c00 	.word	0x40000c00

08001edc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee2:	463b      	mov	r3, r7
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001eea:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001eec:	4a15      	ldr	r2, [pc, #84]	; (8001f44 <MX_TIM6_Init+0x68>)
 8001eee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8001ef0:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001ef2:	2247      	movs	r2, #71	; 0x47
 8001ef4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001efc:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001efe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f02:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f04:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001f06:	2280      	movs	r2, #128	; 0x80
 8001f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001f0c:	f005 fe39 	bl	8007b82 <HAL_TIM_Base_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001f16:	f7ff fd09 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	; (8001f40 <MX_TIM6_Init+0x64>)
 8001f28:	f006 fa0c 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001f32:	f7ff fcfb 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000ae0 	.word	0x20000ae0
 8001f44:	40001000 	.word	0x40001000

08001f48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08e      	sub	sp, #56	; 0x38
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f66:	d114      	bne.n	8001f92 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f68:	4b53      	ldr	r3, [pc, #332]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	4a52      	ldr	r2, [pc, #328]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	61d3      	str	r3, [r2, #28]
 8001f74:	4b50      	ldr	r3, [pc, #320]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	623b      	str	r3, [r7, #32]
 8001f7e:	6a3b      	ldr	r3, [r7, #32]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	201c      	movs	r0, #28
 8001f86:	f003 fb82 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f8a:	201c      	movs	r0, #28
 8001f8c:	f003 fb9b 	bl	80056c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001f90:	e08d      	b.n	80020ae <HAL_TIM_Base_MspInit+0x166>
  else if(tim_baseHandle->Instance==TIM3)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a49      	ldr	r2, [pc, #292]	; (80020bc <HAL_TIM_Base_MspInit+0x174>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d114      	bne.n	8001fc6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f9c:	4b46      	ldr	r3, [pc, #280]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001f9e:	69db      	ldr	r3, [r3, #28]
 8001fa0:	4a45      	ldr	r2, [pc, #276]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	61d3      	str	r3, [r2, #28]
 8001fa8:	4b43      	ldr	r3, [pc, #268]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	2102      	movs	r1, #2
 8001fb8:	201d      	movs	r0, #29
 8001fba:	f003 fb68 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fbe:	201d      	movs	r0, #29
 8001fc0:	f003 fb81 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 8001fc4:	e073      	b.n	80020ae <HAL_TIM_Base_MspInit+0x166>
  else if(tim_baseHandle->Instance==TIM4)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a3d      	ldr	r2, [pc, #244]	; (80020c0 <HAL_TIM_Base_MspInit+0x178>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d13b      	bne.n	8002048 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fd0:	4b39      	ldr	r3, [pc, #228]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	4a38      	ldr	r2, [pc, #224]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fd6:	f043 0304 	orr.w	r3, r3, #4
 8001fda:	61d3      	str	r3, [r2, #28]
 8001fdc:	4b36      	ldr	r3, [pc, #216]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe8:	4b33      	ldr	r3, [pc, #204]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	4a32      	ldr	r2, [pc, #200]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001fee:	f043 0320 	orr.w	r3, r3, #32
 8001ff2:	6193      	str	r3, [r2, #24]
 8001ff4:	4b30      	ldr	r3, [pc, #192]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2302      	movs	r3, #2
 800200c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800200e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002012:	4619      	mov	r1, r3
 8002014:	482b      	ldr	r0, [pc, #172]	; (80020c4 <HAL_TIM_Base_MspInit+0x17c>)
 8002016:	f003 fcb3 	bl	8005980 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 800201a:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <HAL_TIM_Base_MspInit+0x180>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	637b      	str	r3, [r7, #52]	; 0x34
 8002020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002022:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002026:	637b      	str	r3, [r7, #52]	; 0x34
 8002028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800202a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800202e:	637b      	str	r3, [r7, #52]	; 0x34
 8002030:	4a25      	ldr	r2, [pc, #148]	; (80020c8 <HAL_TIM_Base_MspInit+0x180>)
 8002032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002034:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	201e      	movs	r0, #30
 800203c:	f003 fb27 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002040:	201e      	movs	r0, #30
 8002042:	f003 fb40 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 8002046:	e032      	b.n	80020ae <HAL_TIM_Base_MspInit+0x166>
  else if(tim_baseHandle->Instance==TIM5)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a1f      	ldr	r2, [pc, #124]	; (80020cc <HAL_TIM_Base_MspInit+0x184>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d114      	bne.n	800207c <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	4a18      	ldr	r2, [pc, #96]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8002058:	f043 0308 	orr.w	r3, r3, #8
 800205c:	61d3      	str	r3, [r2, #28]
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2032      	movs	r0, #50	; 0x32
 8002070:	f003 fb0d 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002074:	2032      	movs	r0, #50	; 0x32
 8002076:	f003 fb26 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 800207a:	e018      	b.n	80020ae <HAL_TIM_Base_MspInit+0x166>
  else if(tim_baseHandle->Instance==TIM6)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_TIM_Base_MspInit+0x188>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d113      	bne.n	80020ae <HAL_TIM_Base_MspInit+0x166>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002086:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	4a0b      	ldr	r2, [pc, #44]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 800208c:	f043 0310 	orr.w	r3, r3, #16
 8002090:	61d3      	str	r3, [r2, #28]
 8002092:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <HAL_TIM_Base_MspInit+0x170>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	2036      	movs	r0, #54	; 0x36
 80020a4:	f003 faf3 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80020a8:	2036      	movs	r0, #54	; 0x36
 80020aa:	f003 fb0c 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 80020ae:	bf00      	nop
 80020b0:	3738      	adds	r7, #56	; 0x38
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40000400 	.word	0x40000400
 80020c0:	40000800 	.word	0x40000800
 80020c4:	40011400 	.word	0x40011400
 80020c8:	40010000 	.word	0x40010000
 80020cc:	40000c00 	.word	0x40000c00
 80020d0:	40001000 	.word	0x40001000

080020d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <MX_USART1_UART_Init+0x50>)
 80020dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020f8:	4b09      	ldr	r3, [pc, #36]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 80020fa:	220c      	movs	r2, #12
 80020fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <MX_USART1_UART_Init+0x4c>)
 800210c:	f006 f998 	bl	8008440 <HAL_UART_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002116:	f7ff fc09 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000b28 	.word	0x20000b28
 8002124:	40013800 	.word	0x40013800

08002128 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <MX_USART3_UART_Init+0x50>)
 8002130:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 8002134:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002138:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002140:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 8002142:	2200      	movs	r2, #0
 8002144:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002146:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 8002148:	2200      	movs	r2, #0
 800214a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 800214e:	220c      	movs	r2, #12
 8002150:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002152:	4b08      	ldr	r3, [pc, #32]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 8002154:	2200      	movs	r2, #0
 8002156:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 800215a:	2200      	movs	r2, #0
 800215c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <MX_USART3_UART_Init+0x4c>)
 8002160:	f006 f96e 	bl	8008440 <HAL_UART_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800216a:	f7ff fbdf 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000b70 	.word	0x20000b70
 8002178:	40004800 	.word	0x40004800

0800217c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08c      	sub	sp, #48	; 0x30
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002184:	f107 031c 	add.w	r3, r7, #28
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a49      	ldr	r2, [pc, #292]	; (80022bc <HAL_UART_MspInit+0x140>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d13a      	bne.n	8002212 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800219c:	4b48      	ldr	r3, [pc, #288]	; (80022c0 <HAL_UART_MspInit+0x144>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	4a47      	ldr	r2, [pc, #284]	; (80022c0 <HAL_UART_MspInit+0x144>)
 80021a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a6:	6193      	str	r3, [r2, #24]
 80021a8:	4b45      	ldr	r3, [pc, #276]	; (80022c0 <HAL_UART_MspInit+0x144>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b0:	61bb      	str	r3, [r7, #24]
 80021b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b4:	4b42      	ldr	r3, [pc, #264]	; (80022c0 <HAL_UART_MspInit+0x144>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	4a41      	ldr	r2, [pc, #260]	; (80022c0 <HAL_UART_MspInit+0x144>)
 80021ba:	f043 0304 	orr.w	r3, r3, #4
 80021be:	6193      	str	r3, [r2, #24]
 80021c0:	4b3f      	ldr	r3, [pc, #252]	; (80022c0 <HAL_UART_MspInit+0x144>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	2302      	movs	r3, #2
 80021d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	4619      	mov	r1, r3
 80021e0:	4838      	ldr	r0, [pc, #224]	; (80022c4 <HAL_UART_MspInit+0x148>)
 80021e2:	f003 fbcd 	bl	8005980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ec:	2300      	movs	r3, #0
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	4619      	mov	r1, r3
 80021fa:	4832      	ldr	r0, [pc, #200]	; (80022c4 <HAL_UART_MspInit+0x148>)
 80021fc:	f003 fbc0 	bl	8005980 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002200:	2200      	movs	r2, #0
 8002202:	2100      	movs	r1, #0
 8002204:	2025      	movs	r0, #37	; 0x25
 8002206:	f003 fa42 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800220a:	2025      	movs	r0, #37	; 0x25
 800220c:	f003 fa5b 	bl	80056c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002210:	e050      	b.n	80022b4 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a2c      	ldr	r2, [pc, #176]	; (80022c8 <HAL_UART_MspInit+0x14c>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d14b      	bne.n	80022b4 <HAL_UART_MspInit+0x138>
    __HAL_RCC_USART3_CLK_ENABLE();
 800221c:	4b28      	ldr	r3, [pc, #160]	; (80022c0 <HAL_UART_MspInit+0x144>)
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	4a27      	ldr	r2, [pc, #156]	; (80022c0 <HAL_UART_MspInit+0x144>)
 8002222:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002226:	61d3      	str	r3, [r2, #28]
 8002228:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <HAL_UART_MspInit+0x144>)
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002234:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <HAL_UART_MspInit+0x144>)
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	4a21      	ldr	r2, [pc, #132]	; (80022c0 <HAL_UART_MspInit+0x144>)
 800223a:	f043 0320 	orr.w	r3, r3, #32
 800223e:	6193      	str	r3, [r2, #24]
 8002240:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <HAL_UART_MspInit+0x144>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	f003 0320 	and.w	r3, r3, #32
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800224c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	4619      	mov	r1, r3
 8002260:	481a      	ldr	r0, [pc, #104]	; (80022cc <HAL_UART_MspInit+0x150>)
 8002262:	f003 fb8d 	bl	8005980 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002266:	f44f 7300 	mov.w	r3, #512	; 0x200
 800226a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002274:	f107 031c 	add.w	r3, r7, #28
 8002278:	4619      	mov	r1, r3
 800227a:	4814      	ldr	r0, [pc, #80]	; (80022cc <HAL_UART_MspInit+0x150>)
 800227c:	f003 fb80 	bl	8005980 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 8002280:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <HAL_UART_MspInit+0x154>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002288:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800228c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800228e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002290:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002298:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800229c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800229e:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <HAL_UART_MspInit+0x154>)
 80022a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022a2:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80022a4:	2200      	movs	r2, #0
 80022a6:	2100      	movs	r1, #0
 80022a8:	2027      	movs	r0, #39	; 0x27
 80022aa:	f003 f9f0 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80022ae:	2027      	movs	r0, #39	; 0x27
 80022b0:	f003 fa09 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 80022b4:	bf00      	nop
 80022b6:	3730      	adds	r7, #48	; 0x30
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40013800 	.word	0x40013800
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40010800 	.word	0x40010800
 80022c8:	40004800 	.word	0x40004800
 80022cc:	40011400 	.word	0x40011400
 80022d0:	40010000 	.word	0x40010000

080022d4 <Reset_Handler>:
 80022d4:	f7ff fcc6 	bl	8001c64 <SystemInit>
 80022d8:	480b      	ldr	r0, [pc, #44]	; (8002308 <LoopFillZerobss+0xe>)
 80022da:	490c      	ldr	r1, [pc, #48]	; (800230c <LoopFillZerobss+0x12>)
 80022dc:	4a0c      	ldr	r2, [pc, #48]	; (8002310 <LoopFillZerobss+0x16>)
 80022de:	2300      	movs	r3, #0
 80022e0:	e002      	b.n	80022e8 <LoopCopyDataInit>

080022e2 <CopyDataInit>:
 80022e2:	58d4      	ldr	r4, [r2, r3]
 80022e4:	50c4      	str	r4, [r0, r3]
 80022e6:	3304      	adds	r3, #4

080022e8 <LoopCopyDataInit>:
 80022e8:	18c4      	adds	r4, r0, r3
 80022ea:	428c      	cmp	r4, r1
 80022ec:	d3f9      	bcc.n	80022e2 <CopyDataInit>
 80022ee:	4a09      	ldr	r2, [pc, #36]	; (8002314 <LoopFillZerobss+0x1a>)
 80022f0:	4c09      	ldr	r4, [pc, #36]	; (8002318 <LoopFillZerobss+0x1e>)
 80022f2:	2300      	movs	r3, #0
 80022f4:	e001      	b.n	80022fa <LoopFillZerobss>

080022f6 <FillZerobss>:
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	3204      	adds	r2, #4

080022fa <LoopFillZerobss>:
 80022fa:	42a2      	cmp	r2, r4
 80022fc:	d3fb      	bcc.n	80022f6 <FillZerobss>
 80022fe:	f008 f883 	bl	800a408 <__libc_init_array>
 8002302:	f7ff fa59 	bl	80017b8 <main>
 8002306:	4770      	bx	lr
 8002308:	20000000 	.word	0x20000000
 800230c:	20000480 	.word	0x20000480
 8002310:	0800f380 	.word	0x0800f380
 8002314:	20000480 	.word	0x20000480
 8002318:	200015bc 	.word	0x200015bc

0800231c <ADC1_2_IRQHandler>:
 800231c:	e7fe      	b.n	800231c <ADC1_2_IRQHandler>

0800231e <HAL_GPIO_EXTI_Callback>:

/*
 * process Interrupt GPIO sensor input
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0)  // INPUT1  -> do not connect
 8002328:	88fb      	ldrh	r3, [r7, #6]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d102      	bne.n	8002334 <HAL_GPIO_EXTI_Callback+0x16>
	{
		update_sensor1();
 800232e:	f001 fa9b 	bl	8003868 <update_sensor1>
		update_sensor4();
	}
	else
		;

}
 8002332:	e010      	b.n	8002356 <HAL_GPIO_EXTI_Callback+0x38>
	else if (GPIO_Pin == GPIO_PIN_1)  // INPUT 2 // -> OPTIC
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d102      	bne.n	8002340 <HAL_GPIO_EXTI_Callback+0x22>
		update_sensor2();
 800233a:	f001 fab3 	bl	80038a4 <update_sensor2>
}
 800233e:	e00a      	b.n	8002356 <HAL_GPIO_EXTI_Callback+0x38>
	else if (GPIO_Pin == GPIO_PIN_2)  // INPUT 3 // OPEN DOOR
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	2b04      	cmp	r3, #4
 8002344:	d102      	bne.n	800234c <HAL_GPIO_EXTI_Callback+0x2e>
		update_sensor3();
 8002346:	f001 fad3 	bl	80038f0 <update_sensor3>
}
 800234a:	e004      	b.n	8002356 <HAL_GPIO_EXTI_Callback+0x38>
	else if (GPIO_Pin == GPIO_PIN_3)  // INPUT4 -- CLOSE DOOR
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	2b08      	cmp	r3, #8
 8002350:	d101      	bne.n	8002356 <HAL_GPIO_EXTI_Callback+0x38>
		update_sensor4();
 8002352:	f001 faf3 	bl	800393c <update_sensor4>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
	...

08002360 <SendToApp>:



// @+data+#\n\r
void SendToApp(uint8_t selectCom,const char *fmt, ...)
{
 8002360:	b40e      	push	{r1, r2, r3}
 8002362:	b580      	push	{r7, lr}
 8002364:	b087      	sub	sp, #28
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
	static char buffer1[256];
	unsigned int len=0;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
	va_list args;
	va_start(args, fmt);
 8002370:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002374:	613b      	str	r3, [r7, #16]
	vsnprintf(buffer1, sizeof(buffer1), fmt, args);
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800237a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800237e:	4816      	ldr	r0, [pc, #88]	; (80023d8 <SendToApp+0x78>)
 8002380:	f007 ff34 	bl	800a1ec <vsniprintf>
	va_end(args);
	len=strlen(buffer1);
 8002384:	4814      	ldr	r0, [pc, #80]	; (80023d8 <SendToApp+0x78>)
 8002386:	f7fd ff4f 	bl	8000228 <strlen>
 800238a:	6178      	str	r0, [r7, #20]

	char header[1];
	//header + data: @data
	header[0]=APP_FRAME_START;
 800238c:	2340      	movs	r3, #64	; 0x40
 800238e:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&UART_RS232,header,1,100);
 8002390:	f107 010c 	add.w	r1, r7, #12
 8002394:	2364      	movs	r3, #100	; 0x64
 8002396:	2201      	movs	r2, #1
 8002398:	4810      	ldr	r0, [pc, #64]	; (80023dc <SendToApp+0x7c>)
 800239a:	f006 f8a1 	bl	80084e0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&UART_RS232,buffer1,len,100);
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	2364      	movs	r3, #100	; 0x64
 80023a4:	490c      	ldr	r1, [pc, #48]	; (80023d8 <SendToApp+0x78>)
 80023a6:	480d      	ldr	r0, [pc, #52]	; (80023dc <SendToApp+0x7c>)
 80023a8:	f006 f89a 	bl	80084e0 <HAL_UART_Transmit>

    // footer: #\n\r
	header[0]=APP_FRAME_STOP;
 80023ac:	2323      	movs	r3, #35	; 0x23
 80023ae:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&UART_RS232,header,1,100);
 80023b0:	f107 010c 	add.w	r1, r7, #12
 80023b4:	2364      	movs	r3, #100	; 0x64
 80023b6:	2201      	movs	r2, #1
 80023b8:	4808      	ldr	r0, [pc, #32]	; (80023dc <SendToApp+0x7c>)
 80023ba:	f006 f891 	bl	80084e0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&UART_RS232,"\r\n",2,100);
 80023be:	2364      	movs	r3, #100	; 0x64
 80023c0:	2202      	movs	r2, #2
 80023c2:	4907      	ldr	r1, [pc, #28]	; (80023e0 <SendToApp+0x80>)
 80023c4:	4805      	ldr	r0, [pc, #20]	; (80023dc <SendToApp+0x7c>)
 80023c6:	f006 f88b 	bl	80084e0 <HAL_UART_Transmit>
}
 80023ca:	bf00      	nop
 80023cc:	371c      	adds	r7, #28
 80023ce:	46bd      	mov	sp, r7
 80023d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023d4:	b003      	add	sp, #12
 80023d6:	4770      	bx	lr
 80023d8:	20000c00 	.word	0x20000c00
 80023dc:	20000b70 	.word	0x20000b70
 80023e0:	0800e38c 	.word	0x0800e38c

080023e4 <uartAppHandle>:

void uartAppHandle(App *myUart)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	//LOG("rx=%c",myUart->charRec );

	if(myUart->charRec==APP_FRAME_STOP)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b23      	cmp	r3, #35	; 0x23
 80023f2:	d105      	bne.n	8002400 <uartAppHandle+0x1c>
	{
		myUart->enReadFrame=false;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	709a      	strb	r2, [r3, #2]
		myUart->dataDoneFrame=true;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	705a      	strb	r2, [r3, #1]
	}
	if(myUart->enReadFrame)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	789b      	ldrb	r3, [r3, #2]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00d      	beq.n	8002424 <uartAppHandle+0x40>
	{
		myUart->arrData[myUart->countCharRec]=myUart->charRec;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	889b      	ldrh	r3, [r3, #4]
 800240c:	4619      	mov	r1, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	440b      	add	r3, r1
 8002416:	719a      	strb	r2, [r3, #6]
		myUart->countCharRec++;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	889b      	ldrh	r3, [r3, #4]
 800241c:	3301      	adds	r3, #1
 800241e:	b29a      	uxth	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	809a      	strh	r2, [r3, #4]
	}

	if(myUart->charRec==APP_FRAME_START)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b40      	cmp	r3, #64	; 0x40
 800242a:	d102      	bne.n	8002432 <uartAppHandle+0x4e>
		myUart->enReadFrame=true;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	709a      	strb	r2, [r3, #2]
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <uartAppClear>:

void uartAppClear(App *myUart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
	myUart->charRec=0;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	701a      	strb	r2, [r3, #0]
	myUart->dataDoneFrame=false;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	705a      	strb	r2, [r3, #1]
	myUart->enReadFrame=false;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	709a      	strb	r2, [r3, #2]
	memset(myUart->arrData,0,sizeof(myUart->arrData));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3306      	adds	r3, #6
 800245a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800245e:	2100      	movs	r1, #0
 8002460:	4618      	mov	r0, r3
 8002462:	f007 ff67 	bl	800a334 <memset>
	myUart->countCharRec=0;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	809a      	strh	r2, [r3, #4]
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <handleAppRequets>:
bool bomMauStart	 = false;
uint16_t countFinish = 0;
bool huyLenh 		 = false;
//-----------------------------------------------------------
void handleAppRequets()
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	// test xung //
	//test_motor();

	// test_microstep();
	// first time check LAZE and BOX sensor //
	UpdateStatus();
 8002478:	f001 fd5a 	bl	8003f30 <UpdateStatus>
	if (read_sensor3 == 0)
 800247c:	2102      	movs	r1, #2
 800247e:	4819      	ldr	r0, [pc, #100]	; (80024e4 <handleAppRequets+0x70>)
 8002480:	f003 fc12 	bl	8005ca8 <HAL_GPIO_ReadPin>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d105      	bne.n	8002496 <handleAppRequets+0x22>
		HAL_GPIO_WritePin(LAZE_GPIO_Port, LAZE_Pin, 1);
 800248a:	2201      	movs	r2, #1
 800248c:	2110      	movs	r1, #16
 800248e:	4815      	ldr	r0, [pc, #84]	; (80024e4 <handleAppRequets+0x70>)
 8002490:	f003 fc21 	bl	8005cd6 <HAL_GPIO_WritePin>
 8002494:	e004      	b.n	80024a0 <handleAppRequets+0x2c>
	else
		HAL_GPIO_WritePin(LAZE_GPIO_Port, LAZE_Pin, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	2110      	movs	r1, #16
 800249a:	4812      	ldr	r0, [pc, #72]	; (80024e4 <handleAppRequets+0x70>)
 800249c:	f003 fc1b 	bl	8005cd6 <HAL_GPIO_WritePin>

	//test_all();
	while(1)
	{
		sensorTask();
 80024a0:	f000 fc64 	bl	8002d6c <sensorTask>
		ledTask();
 80024a4:	f000 fce6 	bl	8002e74 <ledTask>
		uartTask();
 80024a8:	f000 fd04 	bl	8002eb4 <uartTask>
		doorTask(NULL);
 80024ac:	2000      	movs	r0, #0
 80024ae:	f000 fef1 	bl	8003294 <doorTask>
		controlMotorTask();
 80024b2:	f000 f927 	bl	8002704 <controlMotorTask>
		AlarmTask();
 80024b6:	f002 f981 	bl	80047bc <AlarmTask>
		checkSensor();
 80024ba:	f001 fd33 	bl	8003f24 <checkSensor>

		if(getAlarm_RuaDauPhun())   // sua loi dang bom thi rua dau phun //
 80024be:	f002 fea7 	bl	8005210 <getAlarm_RuaDauPhun>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0eb      	beq.n	80024a0 <handleAppRequets+0x2c>
		{
			setAlarm_RuaDauPhun(0);
 80024c8:	2000      	movs	r0, #0
 80024ca:	f002 fead 	bl	8005228 <setAlarm_RuaDauPhun>
			if(s_pump_machine == PUMP_MACHINE_IDLE)  // neu pump busy, do not action//
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <handleAppRequets+0x74>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d102      	bne.n	80024dc <handleAppRequets+0x68>
				ruaDauPhun();
 80024d6:	f000 fa05 	bl	80028e4 <ruaDauPhun>
 80024da:	e7e1      	b.n	80024a0 <handleAppRequets+0x2c>
			else
			{
				printf(" Pump BUSY --> ko rua dau phun \n\r");
 80024dc:	4803      	ldr	r0, [pc, #12]	; (80024ec <handleAppRequets+0x78>)
 80024de:	f007 fd55 	bl	8009f8c <iprintf>
		sensorTask();
 80024e2:	e7dd      	b.n	80024a0 <handleAppRequets+0x2c>
 80024e4:	40010800 	.word	0x40010800
 80024e8:	20000bf7 	.word	0x20000bf7
 80024ec:	0800e390 	.word	0x0800e390

080024f0 <allPumpIsSleep>:
		bomMau[i].sleep=RUN;
	}
}

void allPumpIsSleep()
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
	for(int i=0;i<16;i++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
 80024fa:	e016      	b.n	800252a <allPumpIsSleep+0x3a>
	{
		bomMau[i].sleep=SLEEP;
 80024fc:	4938      	ldr	r1, [pc, #224]	; (80025e0 <allPumpIsSleep+0xf0>)
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	440b      	add	r3, r1
 800250a:	3301      	adds	r3, #1
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
		bomMau[i].Counter_Ton = 0;
 8002510:	4933      	ldr	r1, [pc, #204]	; (80025e0 <allPumpIsSleep+0xf0>)
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	440b      	add	r3, r1
 800251e:	3330      	adds	r3, #48	; 0x30
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
	for(int i=0;i<16;i++)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3301      	adds	r3, #1
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b0f      	cmp	r3, #15
 800252e:	dde5      	ble.n	80024fc <allPumpIsSleep+0xc>
	}
	HAL_GPIO_WritePin(EN1_GPIO_Port, 	EN1_Pin, 1);
 8002530:	2201      	movs	r2, #1
 8002532:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002536:	482b      	ldr	r0, [pc, #172]	; (80025e4 <allPumpIsSleep+0xf4>)
 8002538:	f003 fbcd 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, 	EN2_Pin, 1);
 800253c:	2201      	movs	r2, #1
 800253e:	2140      	movs	r1, #64	; 0x40
 8002540:	4828      	ldr	r0, [pc, #160]	; (80025e4 <allPumpIsSleep+0xf4>)
 8002542:	f003 fbc8 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, 	EN3_Pin, 1);
 8002546:	2201      	movs	r2, #1
 8002548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800254c:	4826      	ldr	r0, [pc, #152]	; (80025e8 <allPumpIsSleep+0xf8>)
 800254e:	f003 fbc2 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, 	EN4_Pin, 1);
 8002552:	2201      	movs	r2, #1
 8002554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002558:	4824      	ldr	r0, [pc, #144]	; (80025ec <allPumpIsSleep+0xfc>)
 800255a:	f003 fbbc 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN5_GPIO_Port, 	EN5_Pin, 1);
 800255e:	2201      	movs	r2, #1
 8002560:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002564:	4821      	ldr	r0, [pc, #132]	; (80025ec <allPumpIsSleep+0xfc>)
 8002566:	f003 fbb6 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN6_GPIO_Port, 	EN6_Pin, 1);
 800256a:	2201      	movs	r2, #1
 800256c:	2104      	movs	r1, #4
 800256e:	4820      	ldr	r0, [pc, #128]	; (80025f0 <allPumpIsSleep+0x100>)
 8002570:	f003 fbb1 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN7_GPIO_Port, 	EN7_Pin, 1);
 8002574:	2201      	movs	r2, #1
 8002576:	2120      	movs	r1, #32
 8002578:	481a      	ldr	r0, [pc, #104]	; (80025e4 <allPumpIsSleep+0xf4>)
 800257a:	f003 fbac 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN8_GPIO_Port, 	EN8_Pin, 1);
 800257e:	2201      	movs	r2, #1
 8002580:	2140      	movs	r1, #64	; 0x40
 8002582:	481c      	ldr	r0, [pc, #112]	; (80025f4 <allPumpIsSleep+0x104>)
 8002584:	f003 fba7 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN9_GPIO_Port, 	EN9_Pin, 1);
 8002588:	2201      	movs	r2, #1
 800258a:	2104      	movs	r1, #4
 800258c:	4815      	ldr	r0, [pc, #84]	; (80025e4 <allPumpIsSleep+0xf4>)
 800258e:	f003 fba2 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN10_GPIO_Port, 	EN10_Pin, 1);
 8002592:	2201      	movs	r2, #1
 8002594:	2140      	movs	r1, #64	; 0x40
 8002596:	4815      	ldr	r0, [pc, #84]	; (80025ec <allPumpIsSleep+0xfc>)
 8002598:	f003 fb9d 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN11_GPIO_Port, 	EN11_Pin, 1);
 800259c:	2201      	movs	r2, #1
 800259e:	2108      	movs	r1, #8
 80025a0:	4812      	ldr	r0, [pc, #72]	; (80025ec <allPumpIsSleep+0xfc>)
 80025a2:	f003 fb98 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN12_GPIO_Port, 	EN12_Pin, 1);
 80025a6:	2201      	movs	r2, #1
 80025a8:	2101      	movs	r1, #1
 80025aa:	4810      	ldr	r0, [pc, #64]	; (80025ec <allPumpIsSleep+0xfc>)
 80025ac:	f003 fb93 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN13_GPIO_Port, 	EN13_Pin, 1);
 80025b0:	2201      	movs	r2, #1
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	480e      	ldr	r0, [pc, #56]	; (80025f0 <allPumpIsSleep+0x100>)
 80025b6:	f003 fb8e 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN14_GPIO_Port, 	EN14_Pin, 1);
 80025ba:	2201      	movs	r2, #1
 80025bc:	2110      	movs	r1, #16
 80025be:	480c      	ldr	r0, [pc, #48]	; (80025f0 <allPumpIsSleep+0x100>)
 80025c0:	f003 fb89 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN15_GPIO_Port, 	EN15_Pin, 1);
 80025c4:	2201      	movs	r2, #1
 80025c6:	2140      	movs	r1, #64	; 0x40
 80025c8:	4807      	ldr	r0, [pc, #28]	; (80025e8 <allPumpIsSleep+0xf8>)
 80025ca:	f003 fb84 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN16_GPIO_Port, 	EN16_Pin, 1);
 80025ce:	2201      	movs	r2, #1
 80025d0:	2108      	movs	r1, #8
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <allPumpIsSleep+0xf8>)
 80025d4:	f003 fb7f 	bl	8005cd6 <HAL_GPIO_WritePin>
}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000d04 	.word	0x20000d04
 80025e4:	40011000 	.word	0x40011000
 80025e8:	40011400 	.word	0x40011400
 80025ec:	40011800 	.word	0x40011800
 80025f0:	40010c00 	.word	0x40010c00
 80025f4:	40010800 	.word	0x40010800

080025f8 <OpenDoor>:
}


/* Open Door Setting  */
static void OpenDoor(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
	printf(" OpenDoor command \r\n");
 80025fc:	4814      	ldr	r0, [pc, #80]	; (8002650 <OpenDoor+0x58>)
 80025fe:	f007 fd33 	bl	800a068 <puts>
	if (Sensor_Door_Open_State == STATE_SENSOR_ON)
 8002602:	4b14      	ldr	r3, [pc, #80]	; (8002654 <OpenDoor+0x5c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d103      	bne.n	8002612 <OpenDoor+0x1a>
		printf(" cua dang mo -> ko mo duoc \r\n");
 800260a:	4813      	ldr	r0, [pc, #76]	; (8002658 <OpenDoor+0x60>)
 800260c:	f007 fd2c 	bl	800a068 <puts>
		HAL_TIM_Base_Start_IT(&htim5);
		ENABLE_TIMER_DOOR;

		printf(" Bat timer Open Door \r\n");
	}
}
 8002610:	e01b      	b.n	800264a <OpenDoor+0x52>
		s_doorAction = DOOR_OPENING;
 8002612:	4b12      	ldr	r3, [pc, #72]	; (800265c <OpenDoor+0x64>)
 8002614:	2201      	movs	r2, #1
 8002616:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(EN17_GPIO_Port, EN17_Pin, 0);
 8002618:	2200      	movs	r2, #0
 800261a:	2101      	movs	r1, #1
 800261c:	4810      	ldr	r0, [pc, #64]	; (8002660 <OpenDoor+0x68>)
 800261e:	f003 fb5a 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR17_GPIO_Port, DIR17_Pin, DOOR_OPEN_DIR);
 8002622:	2201      	movs	r2, #1
 8002624:	2102      	movs	r1, #2
 8002626:	480e      	ldr	r0, [pc, #56]	; (8002660 <OpenDoor+0x68>)
 8002628:	f003 fb55 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800262c:	2001      	movs	r0, #1
 800262e:	f002 ff33 	bl	8005498 <HAL_Delay>
		HAL_TIM_Base_Start_IT(&htim5);
 8002632:	480c      	ldr	r0, [pc, #48]	; (8002664 <OpenDoor+0x6c>)
 8002634:	f005 faf4 	bl	8007c20 <HAL_TIM_Base_Start_IT>
		ENABLE_TIMER_DOOR;
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <OpenDoor+0x70>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <OpenDoor+0x70>)
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	6013      	str	r3, [r2, #0]
		printf(" Bat timer Open Door \r\n");
 8002644:	4809      	ldr	r0, [pc, #36]	; (800266c <OpenDoor+0x74>)
 8002646:	f007 fd0f 	bl	800a068 <puts>
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	0800e3b4 	.word	0x0800e3b4
 8002654:	20000004 	.word	0x20000004
 8002658:	0800e3c8 	.word	0x0800e3c8
 800265c:	20000bfc 	.word	0x20000bfc
 8002660:	40011400 	.word	0x40011400
 8002664:	20000a98 	.word	0x20000a98
 8002668:	40000c00 	.word	0x40000c00
 800266c:	0800e3e8 	.word	0x0800e3e8

08002670 <CloseDoor>:

/* Close door BarMental  Dong cua test ok
 * Close After delay time */
static void CloseDoor(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	HAL_Delay(s_doorDelay);   // delay close //
 8002674:	4b04      	ldr	r3, [pc, #16]	; (8002688 <CloseDoor+0x18>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	b29b      	uxth	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f002 ff0c 	bl	8005498 <HAL_Delay>
	CloseDoor_Now();
 8002680:	f000 f804 	bl	800268c <CloseDoor_Now>

}
 8002684:	bf00      	nop
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20000bfe 	.word	0x20000bfe

0800268c <CloseDoor_Now>:

/* Close Door right away -> not include delaytime  */
static void CloseDoor_Now(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	printf(" Close Door command \r\n");
 8002690:	4814      	ldr	r0, [pc, #80]	; (80026e4 <CloseDoor_Now+0x58>)
 8002692:	f007 fce9 	bl	800a068 <puts>
	if (Sensor_Door_Close_State == STATE_SENSOR_ON)
 8002696:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <CloseDoor_Now+0x5c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d103      	bne.n	80026a6 <CloseDoor_Now+0x1a>
		printf(" cua dang dong -> ko mo duoc \r\n");
 800269e:	4813      	ldr	r0, [pc, #76]	; (80026ec <CloseDoor_Now+0x60>)
 80026a0:	f007 fce2 	bl	800a068 <puts>
		HAL_TIM_Base_Start_IT(&htim5);
		ENABLE_TIMER_DOOR;

		printf(" Bat timer cua \r\n");
	}
}
 80026a4:	e01b      	b.n	80026de <CloseDoor_Now+0x52>
		s_doorAction = DOOR_CLOSING;
 80026a6:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <CloseDoor_Now+0x64>)
 80026a8:	2202      	movs	r2, #2
 80026aa:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(EN17_GPIO_Port, EN17_Pin, 0);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2101      	movs	r1, #1
 80026b0:	4810      	ldr	r0, [pc, #64]	; (80026f4 <CloseDoor_Now+0x68>)
 80026b2:	f003 fb10 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR17_GPIO_Port, DIR17_Pin, DOOR_CLOSE_DIR);
 80026b6:	2200      	movs	r2, #0
 80026b8:	2102      	movs	r1, #2
 80026ba:	480e      	ldr	r0, [pc, #56]	; (80026f4 <CloseDoor_Now+0x68>)
 80026bc:	f003 fb0b 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 80026c0:	2005      	movs	r0, #5
 80026c2:	f002 fee9 	bl	8005498 <HAL_Delay>
		HAL_TIM_Base_Start_IT(&htim5);
 80026c6:	480c      	ldr	r0, [pc, #48]	; (80026f8 <CloseDoor_Now+0x6c>)
 80026c8:	f005 faaa 	bl	8007c20 <HAL_TIM_Base_Start_IT>
		ENABLE_TIMER_DOOR;
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <CloseDoor_Now+0x70>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a0a      	ldr	r2, [pc, #40]	; (80026fc <CloseDoor_Now+0x70>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6013      	str	r3, [r2, #0]
		printf(" Bat timer cua \r\n");
 80026d8:	4809      	ldr	r0, [pc, #36]	; (8002700 <CloseDoor_Now+0x74>)
 80026da:	f007 fcc5 	bl	800a068 <puts>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	0800e400 	.word	0x0800e400
 80026e8:	20000008 	.word	0x20000008
 80026ec:	0800e418 	.word	0x0800e418
 80026f0:	20000bfc 	.word	0x20000bfc
 80026f4:	40011400 	.word	0x40011400
 80026f8:	20000a98 	.word	0x20000a98
 80026fc:	40000c00 	.word	0x40000c00
 8002700:	0800e438 	.word	0x0800e438

08002704 <controlMotorTask>:

static void controlMotorTask()
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
	switch (s_pump_machine)
 800270a:	4b6a      	ldr	r3, [pc, #424]	; (80028b4 <controlMotorTask+0x1b0>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	3b01      	subs	r3, #1
 8002710:	2b04      	cmp	r3, #4
 8002712:	f200 80c1 	bhi.w	8002898 <controlMotorTask+0x194>
 8002716:	a201      	add	r2, pc, #4	; (adr r2, 800271c <controlMotorTask+0x18>)
 8002718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271c:	08002731 	.word	0x08002731
 8002720:	08002751 	.word	0x08002751
 8002724:	080027d5 	.word	0x080027d5
 8002728:	080027ed 	.word	0x080027ed
 800272c:	08002855 	.word	0x08002855
	{
	case PUMP_MACHINE_OPEN_DOOR:
		if (Sensor_Door_Close_State == STATE_SENSOR_ON && Sensor_Door_Open_State == STATE_SENSOR_OFF)
 8002730:	4b61      	ldr	r3, [pc, #388]	; (80028b8 <controlMotorTask+0x1b4>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	f040 80b1 	bne.w	800289c <controlMotorTask+0x198>
 800273a:	4b60      	ldr	r3, [pc, #384]	; (80028bc <controlMotorTask+0x1b8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b01      	cmp	r3, #1
 8002740:	f040 80ac 	bne.w	800289c <controlMotorTask+0x198>
		{
			OpenDoor();
 8002744:	f7ff ff58 	bl	80025f8 <OpenDoor>
			s_pump_machine = PUMP_MACHINE_SET_EN;
 8002748:	4b5a      	ldr	r3, [pc, #360]	; (80028b4 <controlMotorTask+0x1b0>)
 800274a:	2202      	movs	r2, #2
 800274c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800274e:	e0a5      	b.n	800289c <controlMotorTask+0x198>

	case PUMP_MACHINE_SET_EN:
		if (Sensor_Door_Open_State == STATE_SENSOR_ON && Sensor_Door_Close_State == STATE_SENSOR_OFF)
 8002750:	4b5a      	ldr	r3, [pc, #360]	; (80028bc <controlMotorTask+0x1b8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	f040 80a3 	bne.w	80028a0 <controlMotorTask+0x19c>
 800275a:	4b57      	ldr	r3, [pc, #348]	; (80028b8 <controlMotorTask+0x1b4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2b01      	cmp	r3, #1
 8002760:	f040 809e 	bne.w	80028a0 <controlMotorTask+0x19c>
		{
			for (uint8_t index = 0; index < 16; index++)
 8002764:	2300      	movs	r3, #0
 8002766:	71fb      	strb	r3, [r7, #7]
 8002768:	e02a      	b.n	80027c0 <controlMotorTask+0xbc>
			{
				if (bomMau[index].sleep == RUN)
 800276a:	79fa      	ldrb	r2, [r7, #7]
 800276c:	4954      	ldr	r1, [pc, #336]	; (80028c0 <controlMotorTask+0x1bc>)
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	440b      	add	r3, r1
 8002778:	3301      	adds	r3, #1
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d01b      	beq.n	80027ba <controlMotorTask+0xb6>
				{
					printf(" bat cac chaan EN cua: %d \n\r",index );
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	4619      	mov	r1, r3
 8002786:	484f      	ldr	r0, [pc, #316]	; (80028c4 <controlMotorTask+0x1c0>)
 8002788:	f007 fc00 	bl	8009f8c <iprintf>
					HAL_GPIO_WritePin(bomMau[index].EN_Port, bomMau[index].EN_Pin, 0);
 800278c:	79fa      	ldrb	r2, [r7, #7]
 800278e:	494c      	ldr	r1, [pc, #304]	; (80028c0 <controlMotorTask+0x1bc>)
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	440b      	add	r3, r1
 800279a:	3348      	adds	r3, #72	; 0x48
 800279c:	6818      	ldr	r0, [r3, #0]
 800279e:	79fa      	ldrb	r2, [r7, #7]
 80027a0:	4947      	ldr	r1, [pc, #284]	; (80028c0 <controlMotorTask+0x1bc>)
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	440b      	add	r3, r1
 80027ac:	334c      	adds	r3, #76	; 0x4c
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	2200      	movs	r2, #0
 80027b4:	4619      	mov	r1, r3
 80027b6:	f003 fa8e 	bl	8005cd6 <HAL_GPIO_WritePin>
			for (uint8_t index = 0; index < 16; index++)
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	3301      	adds	r3, #1
 80027be:	71fb      	strb	r3, [r7, #7]
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	2b0f      	cmp	r3, #15
 80027c4:	d9d1      	bls.n	800276a <controlMotorTask+0x66>
				}
			}
			HAL_Delay(5); /* delay for opto driver ready */
 80027c6:	2005      	movs	r0, #5
 80027c8:	f002 fe66 	bl	8005498 <HAL_Delay>
			s_pump_machine = PUMP_MACHINE_BEGIN;
 80027cc:	4b39      	ldr	r3, [pc, #228]	; (80028b4 <controlMotorTask+0x1b0>)
 80027ce:	2203      	movs	r2, #3
 80027d0:	701a      	strb	r2, [r3, #0]

		}
		break;
 80027d2:	e065      	b.n	80028a0 <controlMotorTask+0x19c>

	case PUMP_MACHINE_BEGIN:

		On_Timer_Pha();
 80027d4:	f001 f8e0 	bl	8003998 <On_Timer_Pha>
		printf("gui dang pha mau ??? \n\r");
 80027d8:	483b      	ldr	r0, [pc, #236]	; (80028c8 <controlMotorTask+0x1c4>)
 80027da:	f007 fbd7 	bl	8009f8c <iprintf>
		sendFrame(notify_message_action);
 80027de:	483b      	ldr	r0, [pc, #236]	; (80028cc <controlMotorTask+0x1c8>)
 80027e0:	f001 fe3a 	bl	8004458 <sendFrame>
		s_pump_machine = PUMP_MACHINE_FINISH;
 80027e4:	4b33      	ldr	r3, [pc, #204]	; (80028b4 <controlMotorTask+0x1b0>)
 80027e6:	2204      	movs	r2, #4
 80027e8:	701a      	strb	r2, [r3, #0]
		break;
 80027ea:	e05e      	b.n	80028aa <controlMotorTask+0x1a6>

	case PUMP_MACHINE_FINISH:
		uint8_t  sleep_cnt = 0;
 80027ec:	2300      	movs	r3, #0
 80027ee:	71bb      	strb	r3, [r7, #6]
		for (uint8_t index = 0; index < 16; index++)
 80027f0:	2300      	movs	r3, #0
 80027f2:	717b      	strb	r3, [r7, #5]
 80027f4:	e014      	b.n	8002820 <controlMotorTask+0x11c>
		{
			if (bomMau[index].sleep == SLEEP)
 80027f6:	797a      	ldrb	r2, [r7, #5]
 80027f8:	4931      	ldr	r1, [pc, #196]	; (80028c0 <controlMotorTask+0x1bc>)
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	440b      	add	r3, r1
 8002804:	3301      	adds	r3, #1
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	f083 0301 	eor.w	r3, r3, #1
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <controlMotorTask+0x116>
			{
				sleep_cnt++;
 8002814:	79bb      	ldrb	r3, [r7, #6]
 8002816:	3301      	adds	r3, #1
 8002818:	71bb      	strb	r3, [r7, #6]
		for (uint8_t index = 0; index < 16; index++)
 800281a:	797b      	ldrb	r3, [r7, #5]
 800281c:	3301      	adds	r3, #1
 800281e:	717b      	strb	r3, [r7, #5]
 8002820:	797b      	ldrb	r3, [r7, #5]
 8002822:	2b0f      	cmp	r3, #15
 8002824:	d9e7      	bls.n	80027f6 <controlMotorTask+0xf2>
			}
		}
		if(sleep_cnt == 16)
 8002826:	79bb      	ldrb	r3, [r7, #6]
 8002828:	2b10      	cmp	r3, #16
 800282a:	d13b      	bne.n	80028a4 <controlMotorTask+0x1a0>
		{
			printf("sleep all is OK-> disable timer \n\r");
 800282c:	4828      	ldr	r0, [pc, #160]	; (80028d0 <controlMotorTask+0x1cc>)
 800282e:	f007 fbad 	bl	8009f8c <iprintf>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002832:	4828      	ldr	r0, [pc, #160]	; (80028d4 <controlMotorTask+0x1d0>)
 8002834:	f005 fa54 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			DISABLE_TIMER_PHA_MAU;
 8002838:	4b27      	ldr	r3, [pc, #156]	; (80028d8 <controlMotorTask+0x1d4>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4926      	ldr	r1, [pc, #152]	; (80028d8 <controlMotorTask+0x1d4>)
 800283e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002842:	4013      	ands	r3, r2
 8002844:	600b      	str	r3, [r1, #0]
			sendFrame(notify_message_finish);
 8002846:	4825      	ldr	r0, [pc, #148]	; (80028dc <controlMotorTask+0x1d8>)
 8002848:	f001 fe06 	bl	8004458 <sendFrame>
			s_pump_machine = PUMP_MACHINE_CLOSE_DOOR;
 800284c:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <controlMotorTask+0x1b0>)
 800284e:	2205      	movs	r2, #5
 8002850:	701a      	strb	r2, [r3, #0]
		}
			break;
 8002852:	e027      	b.n	80028a4 <controlMotorTask+0x1a0>

	case PUMP_MACHINE_CLOSE_DOOR:
		if (Sensor_Door_Open_State == STATE_SENSOR_ON)
 8002854:	4b19      	ldr	r3, [pc, #100]	; (80028bc <controlMotorTask+0x1b8>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d125      	bne.n	80028a8 <controlMotorTask+0x1a4>
		{
			HAL_TIM_Base_Stop_IT(&htim3);
 800285c:	481d      	ldr	r0, [pc, #116]	; (80028d4 <controlMotorTask+0x1d0>)
 800285e:	f005 fa3f 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			DISABLE_TIMER_PHA_MAU;
 8002862:	4b1d      	ldr	r3, [pc, #116]	; (80028d8 <controlMotorTask+0x1d4>)
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	491c      	ldr	r1, [pc, #112]	; (80028d8 <controlMotorTask+0x1d4>)
 8002868:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800286c:	4013      	ands	r3, r2
 800286e:	600b      	str	r3, [r1, #0]
			HAL_GPIO_WritePin(EN9_GPIO_Port, EN9_Pin, 1);  // fix pump dont sleep after pump .... //
 8002870:	2201      	movs	r2, #1
 8002872:	2104      	movs	r1, #4
 8002874:	481a      	ldr	r0, [pc, #104]	; (80028e0 <controlMotorTask+0x1dc>)
 8002876:	f003 fa2e 	bl	8005cd6 <HAL_GPIO_WritePin>
			HAL_Delay(3000);
 800287a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800287e:	f002 fe0b 	bl	8005498 <HAL_Delay>
			CloseDoor();
 8002882:	f7ff fef5 	bl	8002670 <CloseDoor>
			s_pump_machine = PUMP_MACHINE_IDLE;
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <controlMotorTask+0x1b0>)
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
			speaker_efect();
 800288c:	f001 fdbe 	bl	800440c <speaker_efect>

			setAlarm_Khuay(ON);
 8002890:	2001      	movs	r0, #1
 8002892:	f002 fcd9 	bl	8005248 <setAlarm_Khuay>
		}
			break;
 8002896:	e007      	b.n	80028a8 <controlMotorTask+0x1a4>
	default:
		break;
 8002898:	bf00      	nop
 800289a:	e006      	b.n	80028aa <controlMotorTask+0x1a6>
		break;
 800289c:	bf00      	nop
 800289e:	e004      	b.n	80028aa <controlMotorTask+0x1a6>
		break;
 80028a0:	bf00      	nop
 80028a2:	e002      	b.n	80028aa <controlMotorTask+0x1a6>
			break;
 80028a4:	bf00      	nop
 80028a6:	e000      	b.n	80028aa <controlMotorTask+0x1a6>
			break;
 80028a8:	bf00      	nop
	}
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000bf7 	.word	0x20000bf7
 80028b8:	20000008 	.word	0x20000008
 80028bc:	20000004 	.word	0x20000004
 80028c0:	20000d04 	.word	0x20000d04
 80028c4:	0800e44c 	.word	0x0800e44c
 80028c8:	0800e46c 	.word	0x0800e46c
 80028cc:	20000bb8 	.word	0x20000bb8
 80028d0:	0800e484 	.word	0x0800e484
 80028d4:	20000a08 	.word	0x20000a08
 80028d8:	40000400 	.word	0x40000400
 80028dc:	20000bd8 	.word	0x20000bd8
 80028e0:	40011000 	.word	0x40011000

080028e4 <ruaDauPhun>:

/*rau dau phun auto 1000 xung */
 void ruaDauPhun(void)
{
 80028e4:	b590      	push	{r4, r7, lr}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
	 uint8_t id;
	 uint16_t _default_fulse;

	 _default_fulse =  khuayMau.luongMauPhunRa.value * 100;
 80028ea:	4b4d      	ldr	r3, [pc, #308]	; (8002a20 <ruaDauPhun+0x13c>)
 80028ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80028f0:	461a      	mov	r2, r3
 80028f2:	0092      	lsls	r2, r2, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	461a      	mov	r2, r3
 80028f8:	0091      	lsls	r1, r2, #2
 80028fa:	461a      	mov	r2, r3
 80028fc:	460b      	mov	r3, r1
 80028fe:	4413      	add	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	80bb      	strh	r3, [r7, #4]

	if (Sensor_Laze_State == STATE_SENSOR_OFF) // thung sơn chua co //
 8002904:	4b47      	ldr	r3, [pc, #284]	; (8002a24 <ruaDauPhun+0x140>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d116      	bne.n	800293a <ruaDauPhun+0x56>
	{
		sendFrame("choThungSonVao");
 800290c:	4846      	ldr	r0, [pc, #280]	; (8002a28 <ruaDauPhun+0x144>)
 800290e:	f001 fda3 	bl	8004458 <sendFrame>
		printf("choThungSonVao\n\r");
 8002912:	4846      	ldr	r0, [pc, #280]	; (8002a2c <ruaDauPhun+0x148>)
 8002914:	f007 fb3a 	bl	8009f8c <iprintf>
		DISABLE_TIMER_PHA_MAU;
 8002918:	4b45      	ldr	r3, [pc, #276]	; (8002a30 <ruaDauPhun+0x14c>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	4944      	ldr	r1, [pc, #272]	; (8002a30 <ruaDauPhun+0x14c>)
 800291e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002922:	4013      	ands	r3, r2
 8002924:	600b      	str	r3, [r1, #0]
		printf("Disable timer 3 \n\r");
 8002926:	4843      	ldr	r0, [pc, #268]	; (8002a34 <ruaDauPhun+0x150>)
 8002928:	f007 fb30 	bl	8009f8c <iprintf>

		while (Sensor_Laze_State == STATE_SENSOR_OFF)
 800292c:	e001      	b.n	8002932 <ruaDauPhun+0x4e>
		{
			speaker_efect();
 800292e:	f001 fd6d 	bl	800440c <speaker_efect>
		while (Sensor_Laze_State == STATE_SENSOR_OFF)
 8002932:	4b3c      	ldr	r3, [pc, #240]	; (8002a24 <ruaDauPhun+0x140>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d0f9      	beq.n	800292e <ruaDauPhun+0x4a>
		}
	}
    /* cho thung son vao OK*/
	HAL_Delay(2000); // delay 3s //
 800293a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800293e:	f002 fdab 	bl	8005498 <HAL_Delay>

	for ( id = 0; id < 16; id++) {
 8002942:	2300      	movs	r3, #0
 8002944:	71fb      	strb	r3, [r7, #7]
 8002946:	e060      	b.n	8002a0a <ruaDauPhun+0x126>
		bomMau[id].mililit = khuayMau.luongMauPhunRa.value;
 8002948:	4b35      	ldr	r3, [pc, #212]	; (8002a20 <ruaDauPhun+0x13c>)
 800294a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800294e:	79fc      	ldrb	r4, [r7, #7]
 8002950:	4618      	mov	r0, r3
 8002952:	f7fe fadf 	bl	8000f14 <__aeabi_ui2f>
 8002956:	4602      	mov	r2, r0
 8002958:	4937      	ldr	r1, [pc, #220]	; (8002a38 <ruaDauPhun+0x154>)
 800295a:	4623      	mov	r3, r4
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4423      	add	r3, r4
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	440b      	add	r3, r1
 8002964:	3314      	adds	r3, #20
 8002966:	601a      	str	r2, [r3, #0]
		bomMau[id].pulse1ml = _default_fulse;
 8002968:	79fa      	ldrb	r2, [r7, #7]
 800296a:	88b9      	ldrh	r1, [r7, #4]
 800296c:	4832      	ldr	r0, [pc, #200]	; (8002a38 <ruaDauPhun+0x154>)
 800296e:	4613      	mov	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	4413      	add	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	4403      	add	r3, r0
 8002978:	331c      	adds	r3, #28
 800297a:	6019      	str	r1, [r3, #0]
		bomMau[id].countHighSpeed = bomMau[id].pulse1ml * bomMau[id].mililit;
 800297c:	79fa      	ldrb	r2, [r7, #7]
 800297e:	492e      	ldr	r1, [pc, #184]	; (8002a38 <ruaDauPhun+0x154>)
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	440b      	add	r3, r1
 800298a:	331c      	adds	r3, #28
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe fac0 	bl	8000f14 <__aeabi_ui2f>
 8002994:	79fa      	ldrb	r2, [r7, #7]
 8002996:	4928      	ldr	r1, [pc, #160]	; (8002a38 <ruaDauPhun+0x154>)
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	440b      	add	r3, r1
 80029a2:	3314      	adds	r3, #20
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4619      	mov	r1, r3
 80029a8:	f7fd fc46 	bl	8000238 <__aeabi_fmul>
 80029ac:	4603      	mov	r3, r0
 80029ae:	79fc      	ldrb	r4, [r7, #7]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe fb07 	bl	8000fc4 <__aeabi_f2uiz>
 80029b6:	4602      	mov	r2, r0
 80029b8:	491f      	ldr	r1, [pc, #124]	; (8002a38 <ruaDauPhun+0x154>)
 80029ba:	4623      	mov	r3, r4
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4423      	add	r3, r4
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	440b      	add	r3, r1
 80029c4:	330c      	adds	r3, #12
 80029c6:	601a      	str	r2, [r3, #0]
		bomMau[id].countLowSpeed = 0;
 80029c8:	79fa      	ldrb	r2, [r7, #7]
 80029ca:	491b      	ldr	r1, [pc, #108]	; (8002a38 <ruaDauPhun+0x154>)
 80029cc:	4613      	mov	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	440b      	add	r3, r1
 80029d6:	3310      	adds	r3, #16
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
		calc_colorPulseOutput(&bomMau[id]);
 80029dc:	79fa      	ldrb	r2, [r7, #7]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	011b      	lsls	r3, r3, #4
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <ruaDauPhun+0x154>)
 80029e8:	4413      	add	r3, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f001 fe32 	bl	8004654 <calc_colorPulseOutput>
		bomMau[id].sleep=RUN;
 80029f0:	79fa      	ldrb	r2, [r7, #7]
 80029f2:	4911      	ldr	r1, [pc, #68]	; (8002a38 <ruaDauPhun+0x154>)
 80029f4:	4613      	mov	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	440b      	add	r3, r1
 80029fe:	3301      	adds	r3, #1
 8002a00:	2201      	movs	r2, #1
 8002a02:	701a      	strb	r2, [r3, #0]
	for ( id = 0; id < 16; id++) {
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	3301      	adds	r3, #1
 8002a08:	71fb      	strb	r3, [r7, #7]
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	2b0f      	cmp	r3, #15
 8002a0e:	d99b      	bls.n	8002948 <ruaDauPhun+0x64>
	}
	s_pump_machine = PUMP_MACHINE_OPEN_DOOR;
 8002a10:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <ruaDauPhun+0x158>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	701a      	strb	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd90      	pop	{r4, r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000023c 	.word	0x2000023c
 8002a24:	2000000c 	.word	0x2000000c
 8002a28:	0800e4a8 	.word	0x0800e4a8
 8002a2c:	0800e4b8 	.word	0x0800e4b8
 8002a30:	40000400 	.word	0x40000400
 8002a34:	0800e4cc 	.word	0x0800e4cc
 8002a38:	20000d04 	.word	0x20000d04
 8002a3c:	20000bf7 	.word	0x20000bf7

08002a40 <ruaDauPhun_Mililit>:
/*
 * rau dau phun theo miilit
 * @Test M1[12408]-M2[4612]-M3[4820]-M4[9800]-M5[10620]-M6[5208]-M7[4808]-M8[5320]-M9[10112]-M10[4904]-M11[5052]-M12[5092]-M13[4956]-M14[4672]-M15[5160]-M16[9800]#
 * */
void ruaDauPhun_Mililit(void) // rua theo mililit //
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b0da      	sub	sp, #360	; 0x168
 8002a44:	af00      	add	r7, sp, #0
	uint8_t MAX_MOTOR = 16;
 8002a46:	2310      	movs	r3, #16
 8002a48:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
	uint32_t fulse;

	/* check cam bien quang thug son */
	if (Sensor_Laze_State == STATE_SENSOR_OFF) // thung sơn chua co //
 8002a4c:	4ba4      	ldr	r3, [pc, #656]	; (8002ce0 <ruaDauPhun_Mililit+0x2a0>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d116      	bne.n	8002a82 <ruaDauPhun_Mililit+0x42>
		{
			sendFrame("choThungSonVao");
 8002a54:	48a3      	ldr	r0, [pc, #652]	; (8002ce4 <ruaDauPhun_Mililit+0x2a4>)
 8002a56:	f001 fcff 	bl	8004458 <sendFrame>
			printf("choThungSonVao\n\r");
 8002a5a:	48a3      	ldr	r0, [pc, #652]	; (8002ce8 <ruaDauPhun_Mililit+0x2a8>)
 8002a5c:	f007 fa96 	bl	8009f8c <iprintf>
			DISABLE_TIMER_PHA_MAU;
 8002a60:	4ba2      	ldr	r3, [pc, #648]	; (8002cec <ruaDauPhun_Mililit+0x2ac>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	49a1      	ldr	r1, [pc, #644]	; (8002cec <ruaDauPhun_Mililit+0x2ac>)
 8002a66:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]
			printf("Disable timer 3 \n\r");
 8002a6e:	48a0      	ldr	r0, [pc, #640]	; (8002cf0 <ruaDauPhun_Mililit+0x2b0>)
 8002a70:	f007 fa8c 	bl	8009f8c <iprintf>

			while (Sensor_Laze_State == STATE_SENSOR_OFF)
 8002a74:	e001      	b.n	8002a7a <ruaDauPhun_Mililit+0x3a>
			{
				speaker_efect();
 8002a76:	f001 fcc9 	bl	800440c <speaker_efect>
			while (Sensor_Laze_State == STATE_SENSOR_OFF)
 8002a7a:	4b99      	ldr	r3, [pc, #612]	; (8002ce0 <ruaDauPhun_Mililit+0x2a0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d0f9      	beq.n	8002a76 <ruaDauPhun_Mililit+0x36>
			}
		}

	/* cho thung son vao OK*/
	HAL_Delay(2000); // delay 2s //
 8002a82:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a86:	f002 fd07 	bl	8005498 <HAL_Delay>
	OpenDoor();
 8002a8a:	f7ff fdb5 	bl	80025f8 <OpenDoor>
	printf("Khac phuc loi-->> RuaDauPhun-Mililit\n\r");
 8002a8e:	4899      	ldr	r0, [pc, #612]	; (8002cf4 <ruaDauPhun_Mililit+0x2b4>)
 8002a90:	f007 fa7c 	bl	8009f8c <iprintf>
	/*    phan tich du lieu   */
	/*
	 @Test M1[12408]-M2[4612]-M3[4820]-M4[9800]-M5[10620]-M6[5208]-M7[4808]-M8[5320]-M9[10112]-M10[4904]-M11[5052]-M12[5092]-M13[4956]-M14[4672]-M15[5160]-M16[9800]#
	 */
	char txt[17][20];
	for (int i = 0; i < 16; i++)
 8002a94:	2300      	movs	r3, #0
 8002a96:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8002a9a:	e011      	b.n	8002ac0 <ruaDauPhun_Mililit+0x80>
		memset(txt[i], 0, 20);
 8002a9c:	1d39      	adds	r1, r7, #4
 8002a9e:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	2214      	movs	r2, #20
 8002aae:	2100      	movs	r1, #0
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f007 fc3f 	bl	800a334 <memset>
	for (int i = 0; i < 16; i++)
 8002ab6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002aba:	3301      	adds	r3, #1
 8002abc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8002ac0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002ac4:	2b0f      	cmp	r3, #15
 8002ac6:	dde9      	ble.n	8002a9c <ruaDauPhun_Mililit+0x5c>

	printf("data: %s \n\r", myApp.arrData);
 8002ac8:	498b      	ldr	r1, [pc, #556]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002aca:	488c      	ldr	r0, [pc, #560]	; (8002cfc <ruaDauPhun_Mililit+0x2bc>)
 8002acc:	f007 fa5e 	bl	8009f8c <iprintf>

	trim(myApp.arrData, txt[0],  "M1",  "-");
 8002ad0:	1d39      	adds	r1, r7, #4
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002ad4:	4a8b      	ldr	r2, [pc, #556]	; (8002d04 <ruaDauPhun_Mililit+0x2c4>)
 8002ad6:	4888      	ldr	r0, [pc, #544]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002ad8:	f002 fc1e 	bl	8005318 <trim>
	trim(myApp.arrData, txt[1],  "M2",  "-");
 8002adc:	1d3b      	adds	r3, r7, #4
 8002ade:	f103 0114 	add.w	r1, r3, #20
 8002ae2:	4b87      	ldr	r3, [pc, #540]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002ae4:	4a88      	ldr	r2, [pc, #544]	; (8002d08 <ruaDauPhun_Mililit+0x2c8>)
 8002ae6:	4884      	ldr	r0, [pc, #528]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002ae8:	f002 fc16 	bl	8005318 <trim>
	trim(myApp.arrData, txt[2],  "M3",  "-");
 8002aec:	1d3b      	adds	r3, r7, #4
 8002aee:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002af2:	4b83      	ldr	r3, [pc, #524]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002af4:	4a85      	ldr	r2, [pc, #532]	; (8002d0c <ruaDauPhun_Mililit+0x2cc>)
 8002af6:	4880      	ldr	r0, [pc, #512]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002af8:	f002 fc0e 	bl	8005318 <trim>
	trim(myApp.arrData, txt[3],  "M4",  "-");
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8002b02:	4b7f      	ldr	r3, [pc, #508]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b04:	4a82      	ldr	r2, [pc, #520]	; (8002d10 <ruaDauPhun_Mililit+0x2d0>)
 8002b06:	487c      	ldr	r0, [pc, #496]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b08:	f002 fc06 	bl	8005318 <trim>
	trim(myApp.arrData, txt[4],  "M5",  "-");
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8002b12:	4b7b      	ldr	r3, [pc, #492]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b14:	4a7f      	ldr	r2, [pc, #508]	; (8002d14 <ruaDauPhun_Mililit+0x2d4>)
 8002b16:	4878      	ldr	r0, [pc, #480]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b18:	f002 fbfe 	bl	8005318 <trim>
	trim(myApp.arrData, txt[5],  "M6",  "-");
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8002b22:	4b77      	ldr	r3, [pc, #476]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b24:	4a7c      	ldr	r2, [pc, #496]	; (8002d18 <ruaDauPhun_Mililit+0x2d8>)
 8002b26:	4874      	ldr	r0, [pc, #464]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b28:	f002 fbf6 	bl	8005318 <trim>
	trim(myApp.arrData, txt[6],  "M7",  "-");
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8002b32:	4b73      	ldr	r3, [pc, #460]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b34:	4a79      	ldr	r2, [pc, #484]	; (8002d1c <ruaDauPhun_Mililit+0x2dc>)
 8002b36:	4870      	ldr	r0, [pc, #448]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b38:	f002 fbee 	bl	8005318 <trim>
	trim(myApp.arrData, txt[7],  "M8",  "-");
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	f103 018c 	add.w	r1, r3, #140	; 0x8c
 8002b42:	4b6f      	ldr	r3, [pc, #444]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b44:	4a76      	ldr	r2, [pc, #472]	; (8002d20 <ruaDauPhun_Mililit+0x2e0>)
 8002b46:	486c      	ldr	r0, [pc, #432]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b48:	f002 fbe6 	bl	8005318 <trim>
	trim(myApp.arrData, txt[8],  "M9",  "-");
 8002b4c:	1d3b      	adds	r3, r7, #4
 8002b4e:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 8002b52:	4b6b      	ldr	r3, [pc, #428]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b54:	4a73      	ldr	r2, [pc, #460]	; (8002d24 <ruaDauPhun_Mililit+0x2e4>)
 8002b56:	4868      	ldr	r0, [pc, #416]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b58:	f002 fbde 	bl	8005318 <trim>
	trim(myApp.arrData, txt[9],  "M10", "-");
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	f103 01b4 	add.w	r1, r3, #180	; 0xb4
 8002b62:	4b67      	ldr	r3, [pc, #412]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b64:	4a70      	ldr	r2, [pc, #448]	; (8002d28 <ruaDauPhun_Mililit+0x2e8>)
 8002b66:	4864      	ldr	r0, [pc, #400]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b68:	f002 fbd6 	bl	8005318 <trim>
	trim(myApp.arrData, txt[10], "M11", "-");
 8002b6c:	1d3b      	adds	r3, r7, #4
 8002b6e:	f103 01c8 	add.w	r1, r3, #200	; 0xc8
 8002b72:	4b63      	ldr	r3, [pc, #396]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b74:	4a6d      	ldr	r2, [pc, #436]	; (8002d2c <ruaDauPhun_Mililit+0x2ec>)
 8002b76:	4860      	ldr	r0, [pc, #384]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b78:	f002 fbce 	bl	8005318 <trim>
	trim(myApp.arrData, txt[11], "M12", "-");
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	f103 01dc 	add.w	r1, r3, #220	; 0xdc
 8002b82:	4b5f      	ldr	r3, [pc, #380]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b84:	4a6a      	ldr	r2, [pc, #424]	; (8002d30 <ruaDauPhun_Mililit+0x2f0>)
 8002b86:	485c      	ldr	r0, [pc, #368]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b88:	f002 fbc6 	bl	8005318 <trim>
	trim(myApp.arrData, txt[12], "M13", "-");
 8002b8c:	1d3b      	adds	r3, r7, #4
 8002b8e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8002b92:	4b5b      	ldr	r3, [pc, #364]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002b94:	4a67      	ldr	r2, [pc, #412]	; (8002d34 <ruaDauPhun_Mililit+0x2f4>)
 8002b96:	4858      	ldr	r0, [pc, #352]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002b98:	f002 fbbe 	bl	8005318 <trim>
	trim(myApp.arrData, txt[13], "M14", "-");
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	f503 7182 	add.w	r1, r3, #260	; 0x104
 8002ba2:	4b57      	ldr	r3, [pc, #348]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002ba4:	4a64      	ldr	r2, [pc, #400]	; (8002d38 <ruaDauPhun_Mililit+0x2f8>)
 8002ba6:	4854      	ldr	r0, [pc, #336]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002ba8:	f002 fbb6 	bl	8005318 <trim>
	trim(myApp.arrData, txt[14], "M15", "-");
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	f503 718c 	add.w	r1, r3, #280	; 0x118
 8002bb2:	4b53      	ldr	r3, [pc, #332]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002bb4:	4a61      	ldr	r2, [pc, #388]	; (8002d3c <ruaDauPhun_Mililit+0x2fc>)
 8002bb6:	4850      	ldr	r0, [pc, #320]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002bb8:	f002 fbae 	bl	8005318 <trim>
	trim(myApp.arrData, txt[15], "M16", "-");
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	f503 7196 	add.w	r1, r3, #300	; 0x12c
 8002bc2:	4b4f      	ldr	r3, [pc, #316]	; (8002d00 <ruaDauPhun_Mililit+0x2c0>)
 8002bc4:	4a5e      	ldr	r2, [pc, #376]	; (8002d40 <ruaDauPhun_Mililit+0x300>)
 8002bc6:	484c      	ldr	r0, [pc, #304]	; (8002cf8 <ruaDauPhun_Mililit+0x2b8>)
 8002bc8:	f002 fba6 	bl	8005318 <trim>

	for (int i = 0; i < 16; i++) {
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8002bd2:	e06f      	b.n	8002cb4 <ruaDauPhun_Mililit+0x274>
		fulse = 0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
		printf(" MOTOR[%d] = %s \r\n", i, (const char*) txt[i]);
 8002bda:	1d39      	adds	r1, r7, #4
 8002bdc:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	461a      	mov	r2, r3
 8002bec:	f8d7 1160 	ldr.w	r1, [r7, #352]	; 0x160
 8002bf0:	4854      	ldr	r0, [pc, #336]	; (8002d44 <ruaDauPhun_Mililit+0x304>)
 8002bf2:	f007 f9cb 	bl	8009f8c <iprintf>
		sscanf(txt[i], "[%d]", &fulse);
 8002bf6:	1d39      	adds	r1, r7, #4
 8002bf8:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8002c0a:	494f      	ldr	r1, [pc, #316]	; (8002d48 <ruaDauPhun_Mililit+0x308>)
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f007 fa53 	bl	800a0b8 <siscanf>
		printf("num value pulse = %d \n\r", fulse);
 8002c12:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002c16:	4619      	mov	r1, r3
 8002c18:	484c      	ldr	r0, [pc, #304]	; (8002d4c <ruaDauPhun_Mililit+0x30c>)
 8002c1a:	f007 f9b7 	bl	8009f8c <iprintf>
		bomMau[i].mililit = 1;
 8002c1e:	494c      	ldr	r1, [pc, #304]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c20:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3314      	adds	r3, #20
 8002c30:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002c34:	601a      	str	r2, [r3, #0]
		bomMau[i].countHighSpeed = fulse;
 8002c36:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8002c3a:	4845      	ldr	r0, [pc, #276]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c3c:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c40:	4613      	mov	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4413      	add	r3, r2
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	4403      	add	r3, r0
 8002c4a:	330c      	adds	r3, #12
 8002c4c:	6019      	str	r1, [r3, #0]
		bomMau[i].countLowSpeed = 0;
 8002c4e:	4940      	ldr	r1, [pc, #256]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c50:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	440b      	add	r3, r1
 8002c5e:	3310      	adds	r3, #16
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
		bomMau[i].pulseSetHighSpeed = fulse*2;
 8002c64:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002c68:	0059      	lsls	r1, r3, #1
 8002c6a:	4839      	ldr	r0, [pc, #228]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c6c:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c70:	4613      	mov	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	4403      	add	r3, r0
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	6019      	str	r1, [r3, #0]
		bomMau[i].pulseSetLowSpeed = 0;
 8002c7e:	4934      	ldr	r1, [pc, #208]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c80:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c84:	4613      	mov	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	440b      	add	r3, r1
 8002c8e:	3308      	adds	r3, #8
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
		bomMau[i].sleep = RUN;
 8002c94:	492e      	ldr	r1, [pc, #184]	; (8002d50 <ruaDauPhun_Mililit+0x310>)
 8002c96:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	440b      	add	r3, r1
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++) {
 8002caa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002cae:	3301      	adds	r3, #1
 8002cb0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8002cb4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002cb8:	2b0f      	cmp	r3, #15
 8002cba:	dd8b      	ble.n	8002bd4 <ruaDauPhun_Mililit+0x194>
	}
	s_pump_machine = PUMP_MACHINE_OPEN_DOOR;
 8002cbc:	4b25      	ldr	r3, [pc, #148]	; (8002d54 <ruaDauPhun_Mililit+0x314>)
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	701a      	strb	r2, [r3, #0]
	sprintf(notify_message_action, "%s", "dangRuaDauPhun" );
 8002cc2:	4a25      	ldr	r2, [pc, #148]	; (8002d58 <ruaDauPhun_Mililit+0x318>)
 8002cc4:	4925      	ldr	r1, [pc, #148]	; (8002d5c <ruaDauPhun_Mililit+0x31c>)
 8002cc6:	4826      	ldr	r0, [pc, #152]	; (8002d60 <ruaDauPhun_Mililit+0x320>)
 8002cc8:	f007 f9d6 	bl	800a078 <siprintf>
	sprintf(notify_message_finish, "%s", "RuaDauPhunXong" );
 8002ccc:	4a25      	ldr	r2, [pc, #148]	; (8002d64 <ruaDauPhun_Mililit+0x324>)
 8002cce:	4923      	ldr	r1, [pc, #140]	; (8002d5c <ruaDauPhun_Mililit+0x31c>)
 8002cd0:	4825      	ldr	r0, [pc, #148]	; (8002d68 <ruaDauPhun_Mililit+0x328>)
 8002cd2:	f007 f9d1 	bl	800a078 <siprintf>

	/*
	 @Test M1[12408]-M2[4612]-M3[4820]-M4[9800]-M5[10620]-M6[5208]-M7[4808]-M8[5320]-M9[10112]-M10[4904]-M11[5052]-M12[5092]-M13[4956]-M14[4672]-M15[5160]-M16[9800]#
	 */
}
 8002cd6:	bf00      	nop
 8002cd8:	f507 77b4 	add.w	r7, r7, #360	; 0x168
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	2000000c 	.word	0x2000000c
 8002ce4:	0800e4a8 	.word	0x0800e4a8
 8002ce8:	0800e4b8 	.word	0x0800e4b8
 8002cec:	40000400 	.word	0x40000400
 8002cf0:	0800e4cc 	.word	0x0800e4cc
 8002cf4:	0800e4e0 	.word	0x0800e4e0
 8002cf8:	20000016 	.word	0x20000016
 8002cfc:	0800e508 	.word	0x0800e508
 8002d00:	0800e514 	.word	0x0800e514
 8002d04:	0800e518 	.word	0x0800e518
 8002d08:	0800e51c 	.word	0x0800e51c
 8002d0c:	0800e520 	.word	0x0800e520
 8002d10:	0800e524 	.word	0x0800e524
 8002d14:	0800e528 	.word	0x0800e528
 8002d18:	0800e52c 	.word	0x0800e52c
 8002d1c:	0800e530 	.word	0x0800e530
 8002d20:	0800e534 	.word	0x0800e534
 8002d24:	0800e538 	.word	0x0800e538
 8002d28:	0800e53c 	.word	0x0800e53c
 8002d2c:	0800e540 	.word	0x0800e540
 8002d30:	0800e544 	.word	0x0800e544
 8002d34:	0800e548 	.word	0x0800e548
 8002d38:	0800e54c 	.word	0x0800e54c
 8002d3c:	0800e550 	.word	0x0800e550
 8002d40:	0800e554 	.word	0x0800e554
 8002d44:	0800e558 	.word	0x0800e558
 8002d48:	0800e56c 	.word	0x0800e56c
 8002d4c:	0800e574 	.word	0x0800e574
 8002d50:	20000d04 	.word	0x20000d04
 8002d54:	20000bf7 	.word	0x20000bf7
 8002d58:	0800e58c 	.word	0x0800e58c
 8002d5c:	0800e59c 	.word	0x0800e59c
 8002d60:	20000bb8 	.word	0x20000bb8
 8002d64:	0800e5a0 	.word	0x0800e5a0
 8002d68:	20000bd8 	.word	0x20000bd8

08002d6c <sensorTask>:

/*
 * sensor task
 * */
static void sensorTask(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
	if (update_Sensor[0] == 1)
 8002d70:	4b2f      	ldr	r3, [pc, #188]	; (8002e30 <sensorTask+0xc4>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d102      	bne.n	8002d80 <sensorTask+0x14>
	{
		update_Sensor[0] = 0;
 8002d7a:	4b2d      	ldr	r3, [pc, #180]	; (8002e30 <sensorTask+0xc4>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
		//todo:
	}

	if (update_Sensor[1] == 1)
 8002d80:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <sensorTask+0xc4>)
 8002d82:	785b      	ldrb	r3, [r3, #1]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d11d      	bne.n	8002dc6 <sensorTask+0x5a>
	{
		update_Sensor[1] = 0;
 8002d8a:	4b29      	ldr	r3, [pc, #164]	; (8002e30 <sensorTask+0xc4>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	705a      	strb	r2, [r3, #1]

		if (Sensor_Laze_State == STATE_SENSOR_ON)  // // sensor 2
 8002d90:	4b28      	ldr	r3, [pc, #160]	; (8002e34 <sensorTask+0xc8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10b      	bne.n	8002db0 <sensorTask+0x44>
		{
			printf("Sensor_Laze_State == STATE_SENSOR_ON \n\r");
 8002d98:	4827      	ldr	r0, [pc, #156]	; (8002e38 <sensorTask+0xcc>)
 8002d9a:	f007 f8f7 	bl	8009f8c <iprintf>
			sendFrame("sensor3 on\n\r");
 8002d9e:	4827      	ldr	r0, [pc, #156]	; (8002e3c <sensorTask+0xd0>)
 8002da0:	f001 fb5a 	bl	8004458 <sendFrame>
			HAL_GPIO_WritePin(LAZE_GPIO_Port, LAZE_Pin, 1);
 8002da4:	2201      	movs	r2, #1
 8002da6:	2110      	movs	r1, #16
 8002da8:	4825      	ldr	r0, [pc, #148]	; (8002e40 <sensorTask+0xd4>)
 8002daa:	f002 ff94 	bl	8005cd6 <HAL_GPIO_WritePin>
 8002dae:	e00a      	b.n	8002dc6 <sensorTask+0x5a>
		}
		else
		{
			printf("Sensor_Laze_State == STATE_SENSOR_OFF \n\r");
 8002db0:	4824      	ldr	r0, [pc, #144]	; (8002e44 <sensorTask+0xd8>)
 8002db2:	f007 f8eb 	bl	8009f8c <iprintf>
			sendFrame("sensor3 off\n\r");
 8002db6:	4824      	ldr	r0, [pc, #144]	; (8002e48 <sensorTask+0xdc>)
 8002db8:	f001 fb4e 	bl	8004458 <sendFrame>
			HAL_GPIO_WritePin(LAZE_GPIO_Port, LAZE_Pin, 0);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2110      	movs	r1, #16
 8002dc0:	481f      	ldr	r0, [pc, #124]	; (8002e40 <sensorTask+0xd4>)
 8002dc2:	f002 ff88 	bl	8005cd6 <HAL_GPIO_WritePin>
		}
	}

	if (update_Sensor[2] == 1)  // sensor 3
 8002dc6:	4b1a      	ldr	r3, [pc, #104]	; (8002e30 <sensorTask+0xc4>)
 8002dc8:	789b      	ldrb	r3, [r3, #2]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d113      	bne.n	8002df8 <sensorTask+0x8c>
	{
		update_Sensor[2] = 0;
 8002dd0:	4b17      	ldr	r3, [pc, #92]	; (8002e30 <sensorTask+0xc4>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	709a      	strb	r2, [r3, #2]

		if (Sensor_Door_Open_State == STATE_SENSOR_ON)
 8002dd6:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <sensorTask+0xe0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <sensorTask+0x80>
		{
			printf("Sensor_Door_Open_State == STATE_SENSOR_ON \n\r");
 8002dde:	481c      	ldr	r0, [pc, #112]	; (8002e50 <sensorTask+0xe4>)
 8002de0:	f007 f8d4 	bl	8009f8c <iprintf>
			sendFrame("sensor2 on\n\r");
 8002de4:	481b      	ldr	r0, [pc, #108]	; (8002e54 <sensorTask+0xe8>)
 8002de6:	f001 fb37 	bl	8004458 <sendFrame>
 8002dea:	e005      	b.n	8002df8 <sensorTask+0x8c>

		}
		else
		{
			printf("Sensor_Door_Open_State == STATE_SENSOR_OFF \n\r");
 8002dec:	481a      	ldr	r0, [pc, #104]	; (8002e58 <sensorTask+0xec>)
 8002dee:	f007 f8cd 	bl	8009f8c <iprintf>
			sendFrame("sensor2 off\n\r");
 8002df2:	481a      	ldr	r0, [pc, #104]	; (8002e5c <sensorTask+0xf0>)
 8002df4:	f001 fb30 	bl	8004458 <sendFrame>

		}
	}

	if (update_Sensor[3] == 1)  // sensor 4
 8002df8:	4b0d      	ldr	r3, [pc, #52]	; (8002e30 <sensorTask+0xc4>)
 8002dfa:	78db      	ldrb	r3, [r3, #3]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d113      	bne.n	8002e2a <sensorTask+0xbe>
	{
		update_Sensor[3] = 0;
 8002e02:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <sensorTask+0xc4>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	70da      	strb	r2, [r3, #3]
		if (Sensor_Door_Close_State == STATE_SENSOR_ON)
 8002e08:	4b15      	ldr	r3, [pc, #84]	; (8002e60 <sensorTask+0xf4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d106      	bne.n	8002e1e <sensorTask+0xb2>
		{
			printf("Sensor_Door_Close_State == STATE_SENSOR_ON \n\r");
 8002e10:	4814      	ldr	r0, [pc, #80]	; (8002e64 <sensorTask+0xf8>)
 8002e12:	f007 f8bb 	bl	8009f8c <iprintf>
			sendFrame("sensor1 on\n\r");
 8002e16:	4814      	ldr	r0, [pc, #80]	; (8002e68 <sensorTask+0xfc>)
 8002e18:	f001 fb1e 	bl	8004458 <sendFrame>
		{
			printf("Sensor_Door_Close_State == STATE_SENSOR_OFF \n\r");
			sendFrame("sensor1 off\n\r");
		}
	}
}
 8002e1c:	e005      	b.n	8002e2a <sensorTask+0xbe>
			printf("Sensor_Door_Close_State == STATE_SENSOR_OFF \n\r");
 8002e1e:	4813      	ldr	r0, [pc, #76]	; (8002e6c <sensorTask+0x100>)
 8002e20:	f007 f8b4 	bl	8009f8c <iprintf>
			sendFrame("sensor1 off\n\r");
 8002e24:	4812      	ldr	r0, [pc, #72]	; (8002e70 <sensorTask+0x104>)
 8002e26:	f001 fb17 	bl	8004458 <sendFrame>
}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20000bf8 	.word	0x20000bf8
 8002e34:	2000000c 	.word	0x2000000c
 8002e38:	0800e5b0 	.word	0x0800e5b0
 8002e3c:	0800e5d8 	.word	0x0800e5d8
 8002e40:	40010800 	.word	0x40010800
 8002e44:	0800e5e8 	.word	0x0800e5e8
 8002e48:	0800e614 	.word	0x0800e614
 8002e4c:	20000004 	.word	0x20000004
 8002e50:	0800e624 	.word	0x0800e624
 8002e54:	0800e654 	.word	0x0800e654
 8002e58:	0800e664 	.word	0x0800e664
 8002e5c:	0800e694 	.word	0x0800e694
 8002e60:	20000008 	.word	0x20000008
 8002e64:	0800e6a4 	.word	0x0800e6a4
 8002e68:	0800e6d4 	.word	0x0800e6d4
 8002e6c:	0800e6e4 	.word	0x0800e6e4
 8002e70:	0800e714 	.word	0x0800e714

08002e74 <ledTask>:

static void ledTask(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
	static uint32_t led_tick = 0;
	if (HAL_GetTick() - led_tick > 1000)
 8002e78:	f002 fb04 	bl	8005484 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <ledTask+0x38>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e88:	d90e      	bls.n	8002ea8 <ledTask+0x34>
	{
		led_tick = HAL_GetTick();
 8002e8a:	f002 fafb 	bl	8005484 <HAL_GetTick>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	4a06      	ldr	r2, [pc, #24]	; (8002eac <ledTask+0x38>)
 8002e92:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(ST1_GPIO_Port, ST1_Pin);
 8002e94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e98:	4805      	ldr	r0, [pc, #20]	; (8002eb0 <ledTask+0x3c>)
 8002e9a:	f002 ff34 	bl	8005d06 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(ST2_GPIO_Port, ST2_Pin);
 8002e9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ea2:	4803      	ldr	r0, [pc, #12]	; (8002eb0 <ledTask+0x3c>)
 8002ea4:	f002 ff2f 	bl	8005d06 <HAL_GPIO_TogglePin>
	}
}
 8002ea8:	bf00      	nop
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000d00 	.word	0x20000d00
 8002eb0:	40010c00 	.word	0x40010c00

08002eb4 <uartTask>:

static void uartTask(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	; 0x28
 8002eb8:	af02      	add	r7, sp, #8
	if(myApp.dataDoneFrame)
 8002eba:	4bad      	ldr	r3, [pc, #692]	; (8003170 <uartTask+0x2bc>)
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 81d4 	beq.w	800326c <uartTask+0x3b8>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 8002ec4:	48ab      	ldr	r0, [pc, #684]	; (8003174 <uartTask+0x2c0>)
 8002ec6:	f004 ff0b 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim3);
 8002eca:	48ab      	ldr	r0, [pc, #684]	; (8003178 <uartTask+0x2c4>)
 8002ecc:	f004 ff08 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim4);
 8002ed0:	48aa      	ldr	r0, [pc, #680]	; (800317c <uartTask+0x2c8>)
 8002ed2:	f004 ff05 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
		speaker_efect();
 8002ed6:	f001 fa99 	bl	800440c <speaker_efect>

		printf("rev>> %s \n\r",myApp.arrData );
 8002eda:	49a9      	ldr	r1, [pc, #676]	; (8003180 <uartTask+0x2cc>)
 8002edc:	48a9      	ldr	r0, [pc, #676]	; (8003184 <uartTask+0x2d0>)
 8002ede:	f007 f855 	bl	8009f8c <iprintf>
		// process command //

		if(strstr(myApp.arrData, "timeNow")) // connect and update time
 8002ee2:	49a9      	ldr	r1, [pc, #676]	; (8003188 <uartTask+0x2d4>)
 8002ee4:	48a6      	ldr	r0, [pc, #664]	; (8003180 <uartTask+0x2cc>)
 8002ee6:	f007 fa3a 	bl	800a35e <strstr>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d043      	beq.n	8002f78 <uartTask+0xc4>
		{
			char txtTime[20] = "";
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	f107 0310 	add.w	r3, r7, #16
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
			trim(myApp.arrData, txtTime, "[", "]");
 8002f02:	f107 010c 	add.w	r1, r7, #12
 8002f06:	4ba1      	ldr	r3, [pc, #644]	; (800318c <uartTask+0x2d8>)
 8002f08:	4aa1      	ldr	r2, [pc, #644]	; (8003190 <uartTask+0x2dc>)
 8002f0a:	489d      	ldr	r0, [pc, #628]	; (8003180 <uartTask+0x2cc>)
 8002f0c:	f002 fa04 	bl	8005318 <trim>
			sscanf(txtTime, "%d:%d:%d", &timeNow.gio, &timeNow.phut, &timeNow.giay);
 8002f10:	f107 000c 	add.w	r0, r7, #12
 8002f14:	4b9f      	ldr	r3, [pc, #636]	; (8003194 <uartTask+0x2e0>)
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	4b9f      	ldr	r3, [pc, #636]	; (8003198 <uartTask+0x2e4>)
 8002f1a:	4aa0      	ldr	r2, [pc, #640]	; (800319c <uartTask+0x2e8>)
 8002f1c:	49a0      	ldr	r1, [pc, #640]	; (80031a0 <uartTask+0x2ec>)
 8002f1e:	f007 f8cb 	bl	800a0b8 <siscanf>

			timeNow.time_in_sec = timeNow.gio * 3600 + timeNow.phut * 60 + timeNow.giay;
 8002f22:	4b9e      	ldr	r3, [pc, #632]	; (800319c <uartTask+0x2e8>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002f2c:	fb03 f202 	mul.w	r2, r3, r2
 8002f30:	4b9a      	ldr	r3, [pc, #616]	; (800319c <uartTask+0x2e8>)
 8002f32:	785b      	ldrb	r3, [r3, #1]
 8002f34:	4619      	mov	r1, r3
 8002f36:	460b      	mov	r3, r1
 8002f38:	011b      	lsls	r3, r3, #4
 8002f3a:	1a5b      	subs	r3, r3, r1
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	4a96      	ldr	r2, [pc, #600]	; (800319c <uartTask+0x2e8>)
 8002f42:	7892      	ldrb	r2, [r2, #2]
 8002f44:	4413      	add	r3, r2
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b94      	ldr	r3, [pc, #592]	; (800319c <uartTask+0x2e8>)
 8002f4a:	60da      	str	r2, [r3, #12]
			printf("\r\n Sync-> time now: %d:%d:%d --> time_in_sec = %d \n\r",timeNow.gio,timeNow.phut,timeNow.giay, timeNow.time_in_sec);
 8002f4c:	4b93      	ldr	r3, [pc, #588]	; (800319c <uartTask+0x2e8>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	4619      	mov	r1, r3
 8002f52:	4b92      	ldr	r3, [pc, #584]	; (800319c <uartTask+0x2e8>)
 8002f54:	785b      	ldrb	r3, [r3, #1]
 8002f56:	461a      	mov	r2, r3
 8002f58:	4b90      	ldr	r3, [pc, #576]	; (800319c <uartTask+0x2e8>)
 8002f5a:	789b      	ldrb	r3, [r3, #2]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	4b8f      	ldr	r3, [pc, #572]	; (800319c <uartTask+0x2e8>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	4603      	mov	r3, r0
 8002f66:	488f      	ldr	r0, [pc, #572]	; (80031a4 <uartTask+0x2f0>)
 8002f68:	f007 f810 	bl	8009f8c <iprintf>

			UpdateStatus();
 8002f6c:	f000 ffe0 	bl	8003f30 <UpdateStatus>
			sendFrame("boardConfirm");
 8002f70:	488d      	ldr	r0, [pc, #564]	; (80031a8 <uartTask+0x2f4>)
 8002f72:	f001 fa71 	bl	8004458 <sendFrame>
 8002f76:	e176      	b.n	8003266 <uartTask+0x3b2>
		}
		else if (strstr(myApp.arrData, ">OpenDoor"))   // open door  //
 8002f78:	498c      	ldr	r1, [pc, #560]	; (80031ac <uartTask+0x2f8>)
 8002f7a:	4881      	ldr	r0, [pc, #516]	; (8003180 <uartTask+0x2cc>)
 8002f7c:	f007 f9ef 	bl	800a35e <strstr>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <uartTask+0xd8>
		{
			OpenDoor();
 8002f86:	f7ff fb37 	bl	80025f8 <OpenDoor>
 8002f8a:	e16c      	b.n	8003266 <uartTask+0x3b2>
		}
		else if (strstr(myApp.arrData, ">CloseDoor"))  // close door //
 8002f8c:	4988      	ldr	r1, [pc, #544]	; (80031b0 <uartTask+0x2fc>)
 8002f8e:	487c      	ldr	r0, [pc, #496]	; (8003180 <uartTask+0x2cc>)
 8002f90:	f007 f9e5 	bl	800a35e <strstr>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d002      	beq.n	8002fa0 <uartTask+0xec>
		{
			CloseDoor_Now();
 8002f9a:	f7ff fb77 	bl	800268c <CloseDoor_Now>
 8002f9e:	e162      	b.n	8003266 <uartTask+0x3b2>
		}
		else if(strstr(myApp.arrData,"dataColorPump")) // pump color //
 8002fa0:	4984      	ldr	r1, [pc, #528]	; (80031b4 <uartTask+0x300>)
 8002fa2:	4877      	ldr	r0, [pc, #476]	; (8003180 <uartTask+0x2cc>)
 8002fa4:	f007 f9db 	bl	800a35e <strstr>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d01f      	beq.n	8002fee <uartTask+0x13a>
		{
			sendFrame("boardConfirm");
 8002fae:	487e      	ldr	r0, [pc, #504]	; (80031a8 <uartTask+0x2f4>)
 8002fb0:	f001 fa52 	bl	8004458 <sendFrame>

			motorSetting(myApp.arrData);
 8002fb4:	4872      	ldr	r0, [pc, #456]	; (8003180 <uartTask+0x2cc>)
 8002fb6:	f000 f9a3 	bl	8003300 <motorSetting>

			DISABLE_TIMER_TRON;
 8002fba:	4b7f      	ldr	r3, [pc, #508]	; (80031b8 <uartTask+0x304>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	497e      	ldr	r1, [pc, #504]	; (80031b8 <uartTask+0x304>)
 8002fc0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	600b      	str	r3, [r1, #0]
 8002fc8:	487c      	ldr	r0, [pc, #496]	; (80031bc <uartTask+0x308>)
 8002fca:	f004 fe89 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 1);
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fd4:	487a      	ldr	r0, [pc, #488]	; (80031c0 <uartTask+0x30c>)
 8002fd6:	f002 fe7e 	bl	8005cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002fe0:	4878      	ldr	r0, [pc, #480]	; (80031c4 <uartTask+0x310>)
 8002fe2:	f002 fe78 	bl	8005cd6 <HAL_GPIO_WritePin>
			//disable alarm //
			setAlarm_Khuay(OFF);
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f002 f92e 	bl	8005248 <setAlarm_Khuay>
 8002fec:	e13b      	b.n	8003266 <uartTask+0x3b2>
			//AlarmOff();
		}

		/* dung pha mau */
		else if(strstr(myApp.arrData,"<stopPhaMau>"))
 8002fee:	4976      	ldr	r1, [pc, #472]	; (80031c8 <uartTask+0x314>)
 8002ff0:	4863      	ldr	r0, [pc, #396]	; (8003180 <uartTask+0x2cc>)
 8002ff2:	f007 f9b4 	bl	800a35e <strstr>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d008      	beq.n	800300e <uartTask+0x15a>
		{
			printf("stopPhaMau--> Huy_Lenh\n\r");
 8002ffc:	4873      	ldr	r0, [pc, #460]	; (80031cc <uartTask+0x318>)
 8002ffe:	f006 ffc5 	bl	8009f8c <iprintf>
			s_action_pump = PUMP_MACHINE_CLOSE_DOOR;
 8003002:	4b73      	ldr	r3, [pc, #460]	; (80031d0 <uartTask+0x31c>)
 8003004:	2205      	movs	r2, #5
 8003006:	701a      	strb	r2, [r3, #0]
			stopPump();
 8003008:	f000 fcd8 	bl	80039bc <stopPump>
 800300c:	e12b      	b.n	8003266 <uartTask+0x3b2>
		}

		else if(strstr(myApp.arrData,"RuaDauPhun"))
 800300e:	4971      	ldr	r1, [pc, #452]	; (80031d4 <uartTask+0x320>)
 8003010:	485b      	ldr	r0, [pc, #364]	; (8003180 <uartTask+0x2cc>)
 8003012:	f007 f9a4 	bl	800a35e <strstr>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <uartTask+0x174>
		{
			printf(" command rua dau phun \n\r");
 800301c:	486e      	ldr	r0, [pc, #440]	; (80031d8 <uartTask+0x324>)
 800301e:	f006 ffb5 	bl	8009f8c <iprintf>
			//ruaDauPhun();
			ruaDauPhun_Mililit();
 8003022:	f7ff fd0d 	bl	8002a40 <ruaDauPhun_Mililit>
 8003026:	e11e      	b.n	8003266 <uartTask+0x3b2>
		}

		else if (strstr(myApp.arrData, "luongMauPhunRa"))  /// luong mau phu ra khi ve sinh //
 8003028:	496c      	ldr	r1, [pc, #432]	; (80031dc <uartTask+0x328>)
 800302a:	4855      	ldr	r0, [pc, #340]	; (8003180 <uartTask+0x2cc>)
 800302c:	f007 f997 	bl	800a35e <strstr>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d020      	beq.n	8003078 <uartTask+0x1c4>
		{
			printf("luongMauPhunRa\n\r");
 8003036:	486a      	ldr	r0, [pc, #424]	; (80031e0 <uartTask+0x32c>)
 8003038:	f006 ffa8 	bl	8009f8c <iprintf>
			int value;
			sscanf(myApp.arrData, "luongMauPhunRa[%d]", &value);
 800303c:	f107 0308 	add.w	r3, r7, #8
 8003040:	461a      	mov	r2, r3
 8003042:	4968      	ldr	r1, [pc, #416]	; (80031e4 <uartTask+0x330>)
 8003044:	484e      	ldr	r0, [pc, #312]	; (8003180 <uartTask+0x2cc>)
 8003046:	f007 f837 	bl	800a0b8 <siscanf>
			khuayMau.luongMauPhunRa.value = value;
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	b29a      	uxth	r2, r3
 800304e:	4b66      	ldr	r3, [pc, #408]	; (80031e8 <uartTask+0x334>)
 8003050:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			eep_write_word(khuayMau.luongMauPhunRa.address, khuayMau.luongMauPhunRa.value);
 8003054:	4b64      	ldr	r3, [pc, #400]	; (80031e8 <uartTask+0x334>)
 8003056:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800305a:	4a63      	ldr	r2, [pc, #396]	; (80031e8 <uartTask+0x334>)
 800305c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8003060:	4611      	mov	r1, r2
 8003062:	4618      	mov	r0, r3
 8003064:	f002 f900 	bl	8005268 <eep_write_word>
			printf("\nkhuayMau.luongMauPhunRa.value=%d \r\n", khuayMau.luongMauPhunRa.value);
 8003068:	4b5f      	ldr	r3, [pc, #380]	; (80031e8 <uartTask+0x334>)
 800306a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800306e:	4619      	mov	r1, r3
 8003070:	485e      	ldr	r0, [pc, #376]	; (80031ec <uartTask+0x338>)
 8003072:	f006 ff8b 	bl	8009f8c <iprintf>
 8003076:	e0f6      	b.n	8003266 <uartTask+0x3b2>
		}

		/*  cai dat thoi chu ki xung bom son */
		else if (strstr(myApp.arrData, "Ton_Bommau"))  ////// OK ////
 8003078:	495d      	ldr	r1, [pc, #372]	; (80031f0 <uartTask+0x33c>)
 800307a:	4841      	ldr	r0, [pc, #260]	; (8003180 <uartTask+0x2cc>)
 800307c:	f007 f96f 	bl	800a35e <strstr>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d018      	beq.n	80030b8 <uartTask+0x204>
		{
			int Ton;
			sscanf(myApp.arrData, "Ton_Bommau[%d]", &Ton);
 8003086:	1d3b      	adds	r3, r7, #4
 8003088:	461a      	mov	r2, r3
 800308a:	495a      	ldr	r1, [pc, #360]	; (80031f4 <uartTask+0x340>)
 800308c:	483c      	ldr	r0, [pc, #240]	; (8003180 <uartTask+0x2cc>)
 800308e:	f007 f813 	bl	800a0b8 <siscanf>
			printf("Setting Ton_Bommau: %d \r\n", Ton);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4619      	mov	r1, r3
 8003096:	4858      	ldr	r0, [pc, #352]	; (80031f8 <uartTask+0x344>)
 8003098:	f006 ff78 	bl	8009f8c <iprintf>
			eep_write_word(doRongXungBomMau_addr, Ton);
 800309c:	4b57      	ldr	r3, [pc, #348]	; (80031fc <uartTask+0x348>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	b292      	uxth	r2, r2
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f002 f8de 	bl	8005268 <eep_write_word>
			TimerBomMau_SetFulseUs((uint16_t)Ton);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	4618      	mov	r0, r3
 80030b2:	f002 f83f 	bl	8005134 <TimerBomMau_SetFulseUs>
 80030b6:	e0d6      	b.n	8003266 <uartTask+0x3b2>
		}
		/*  cai dat thoi chu kin xung tron son */
		else if (strstr(myApp.arrData, "Ton_TronSon"))
 80030b8:	4951      	ldr	r1, [pc, #324]	; (8003200 <uartTask+0x34c>)
 80030ba:	4831      	ldr	r0, [pc, #196]	; (8003180 <uartTask+0x2cc>)
 80030bc:	f007 f94f 	bl	800a35e <strstr>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d027      	beq.n	8003116 <uartTask+0x262>
		{
			HAL_TIM_Base_Stop_IT(&htim4);
 80030c6:	482d      	ldr	r0, [pc, #180]	; (800317c <uartTask+0x2c8>)
 80030c8:	f004 fe0a 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			int Ton;
			sscanf(myApp.arrData, "Ton_TronSon[%d]", &Ton);
 80030cc:	463b      	mov	r3, r7
 80030ce:	461a      	mov	r2, r3
 80030d0:	494c      	ldr	r1, [pc, #304]	; (8003204 <uartTask+0x350>)
 80030d2:	482b      	ldr	r0, [pc, #172]	; (8003180 <uartTask+0x2cc>)
 80030d4:	f006 fff0 	bl	800a0b8 <siscanf>
			printf("Setting Ton_TronSon: %d \n\r", Ton);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4619      	mov	r1, r3
 80030dc:	484a      	ldr	r0, [pc, #296]	; (8003208 <uartTask+0x354>)
 80030de:	f006 ff55 	bl	8009f8c <iprintf>
			khuayMau.doRongXung.value = Ton;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	4b40      	ldr	r3, [pc, #256]	; (80031e8 <uartTask+0x334>)
 80030e8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
			eep_write_word(khuayMau.doRongXung.address, khuayMau.doRongXung.value);
 80030ec:	4b3e      	ldr	r3, [pc, #248]	; (80031e8 <uartTask+0x334>)
 80030ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80030f2:	4a3d      	ldr	r2, [pc, #244]	; (80031e8 <uartTask+0x334>)
 80030f4:	f8b2 205a 	ldrh.w	r2, [r2, #90]	; 0x5a
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f002 f8b4 	bl	8005268 <eep_write_word>
			printf("Khuay mau Ton=%d\n\r", Ton);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	4619      	mov	r1, r3
 8003104:	4841      	ldr	r0, [pc, #260]	; (800320c <uartTask+0x358>)
 8003106:	f006 ff41 	bl	8009f8c <iprintf>
			TimerKhuayMau_SetFulseUs((uint16_t) Ton);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	b29b      	uxth	r3, r3
 800310e:	4618      	mov	r0, r3
 8003110:	f002 f844 	bl	800519c <TimerKhuayMau_SetFulseUs>
 8003114:	e0a7      	b.n	8003266 <uartTask+0x3b2>
		}

		else if(strstr(myApp.arrData,"Alarm"))
 8003116:	493e      	ldr	r1, [pc, #248]	; (8003210 <uartTask+0x35c>)
 8003118:	4819      	ldr	r0, [pc, #100]	; (8003180 <uartTask+0x2cc>)
 800311a:	f007 f920 	bl	800a35e <strstr>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d002      	beq.n	800312a <uartTask+0x276>
		{
			AlarmSetting();
 8003124:	f000 fcae 	bl	8003a84 <AlarmSetting>
 8003128:	e09d      	b.n	8003266 <uartTask+0x3b2>
		}

		else if (strstr(myApp.arrData, "KhuayMau"))
 800312a:	493a      	ldr	r1, [pc, #232]	; (8003214 <uartTask+0x360>)
 800312c:	4814      	ldr	r0, [pc, #80]	; (8003180 <uartTask+0x2cc>)
 800312e:	f007 f916 	bl	800a35e <strstr>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d071      	beq.n	800321c <uartTask+0x368>
		{
			printf("Khac phuc loi-->>KhuayMau\n\r");
 8003138:	4837      	ldr	r0, [pc, #220]	; (8003218 <uartTask+0x364>)
 800313a:	f006 ff27 	bl	8009f8c <iprintf>
			//điều khiển khuấy màu trực tiếp
			setAlarm_Khuay(OFF);
 800313e:	2000      	movs	r0, #0
 8003140:	f002 f882 	bl	8005248 <setAlarm_Khuay>
			HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 0);
 8003144:	2200      	movs	r2, #0
 8003146:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800314a:	481d      	ldr	r0, [pc, #116]	; (80031c0 <uartTask+0x30c>)
 800314c:	f002 fdc3 	bl	8005cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 8003150:	2200      	movs	r2, #0
 8003152:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003156:	481b      	ldr	r0, [pc, #108]	; (80031c4 <uartTask+0x310>)
 8003158:	f002 fdbd 	bl	8005cd6 <HAL_GPIO_WritePin>
			ENABLE_TIMER_TRON;
 800315c:	4b16      	ldr	r3, [pc, #88]	; (80031b8 <uartTask+0x304>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a15      	ldr	r2, [pc, #84]	; (80031b8 <uartTask+0x304>)
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6013      	str	r3, [r2, #0]
 8003168:	4814      	ldr	r0, [pc, #80]	; (80031bc <uartTask+0x308>)
 800316a:	f004 fd59 	bl	8007c20 <HAL_TIM_Base_Start_IT>
 800316e:	e07a      	b.n	8003266 <uartTask+0x3b2>
 8003170:	20000010 	.word	0x20000010
 8003174:	200009c0 	.word	0x200009c0
 8003178:	20000a08 	.word	0x20000a08
 800317c:	20000a50 	.word	0x20000a50
 8003180:	20000016 	.word	0x20000016
 8003184:	0800e724 	.word	0x0800e724
 8003188:	0800e730 	.word	0x0800e730
 800318c:	0800e738 	.word	0x0800e738
 8003190:	0800e73c 	.word	0x0800e73c
 8003194:	2000121a 	.word	0x2000121a
 8003198:	20001219 	.word	0x20001219
 800319c:	20001218 	.word	0x20001218
 80031a0:	0800e740 	.word	0x0800e740
 80031a4:	0800e74c 	.word	0x0800e74c
 80031a8:	0800e784 	.word	0x0800e784
 80031ac:	0800e794 	.word	0x0800e794
 80031b0:	0800e7a0 	.word	0x0800e7a0
 80031b4:	0800e7ac 	.word	0x0800e7ac
 80031b8:	40001000 	.word	0x40001000
 80031bc:	20000ae0 	.word	0x20000ae0
 80031c0:	40010800 	.word	0x40010800
 80031c4:	40011000 	.word	0x40011000
 80031c8:	0800e7bc 	.word	0x0800e7bc
 80031cc:	0800e7cc 	.word	0x0800e7cc
 80031d0:	20000bf6 	.word	0x20000bf6
 80031d4:	0800e7e8 	.word	0x0800e7e8
 80031d8:	0800e7f4 	.word	0x0800e7f4
 80031dc:	0800e810 	.word	0x0800e810
 80031e0:	0800e820 	.word	0x0800e820
 80031e4:	0800e834 	.word	0x0800e834
 80031e8:	2000023c 	.word	0x2000023c
 80031ec:	0800e848 	.word	0x0800e848
 80031f0:	0800e870 	.word	0x0800e870
 80031f4:	0800e87c 	.word	0x0800e87c
 80031f8:	0800e88c 	.word	0x0800e88c
 80031fc:	200002ac 	.word	0x200002ac
 8003200:	0800e8a8 	.word	0x0800e8a8
 8003204:	0800e8b4 	.word	0x0800e8b4
 8003208:	0800e8c4 	.word	0x0800e8c4
 800320c:	0800e8e0 	.word	0x0800e8e0
 8003210:	0800e8f4 	.word	0x0800e8f4
 8003214:	0800e8fc 	.word	0x0800e8fc
 8003218:	0800e908 	.word	0x0800e908
		}
		else if (strstr(myApp.arrData, "DungKhuay"))
 800321c:	4915      	ldr	r1, [pc, #84]	; (8003274 <uartTask+0x3c0>)
 800321e:	4816      	ldr	r0, [pc, #88]	; (8003278 <uartTask+0x3c4>)
 8003220:	f007 f89d 	bl	800a35e <strstr>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01d      	beq.n	8003266 <uartTask+0x3b2>
		{
			printf("Khac phuc loi-->> DungKhuay\n\r");
 800322a:	4814      	ldr	r0, [pc, #80]	; (800327c <uartTask+0x3c8>)
 800322c:	f006 feae 	bl	8009f8c <iprintf>
			setAlarm_Khuay(ON);
 8003230:	2001      	movs	r0, #1
 8003232:	f002 f809 	bl	8005248 <setAlarm_Khuay>
			DISABLE_TIMER_TRON;
 8003236:	4b12      	ldr	r3, [pc, #72]	; (8003280 <uartTask+0x3cc>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	4911      	ldr	r1, [pc, #68]	; (8003280 <uartTask+0x3cc>)
 800323c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003240:	4013      	ands	r3, r2
 8003242:	600b      	str	r3, [r1, #0]
 8003244:	480f      	ldr	r0, [pc, #60]	; (8003284 <uartTask+0x3d0>)
 8003246:	f004 fd4b 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 1);
 800324a:	2201      	movs	r2, #1
 800324c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003250:	480d      	ldr	r0, [pc, #52]	; (8003288 <uartTask+0x3d4>)
 8003252:	f002 fd40 	bl	8005cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 8003256:	2200      	movs	r2, #0
 8003258:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800325c:	480b      	ldr	r0, [pc, #44]	; (800328c <uartTask+0x3d8>)
 800325e:	f002 fd3a 	bl	8005cd6 <HAL_GPIO_WritePin>
			//disable alarm //
			AlarmOff();
 8003262:	f001 fb15 	bl	8004890 <AlarmOff>
		}
		else;

		uartAppClear(&myApp);
 8003266:	480a      	ldr	r0, [pc, #40]	; (8003290 <uartTask+0x3dc>)
 8003268:	f7ff f8e8 	bl	800243c <uartAppClear>
//		HAL_TIM_Base_Start_IT(&htim2);

//		HAL_TIM_Base_Start_IT(&htim4);
	}
}
 800326c:	bf00      	nop
 800326e:	3720      	adds	r7, #32
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	0800e924 	.word	0x0800e924
 8003278:	20000016 	.word	0x20000016
 800327c:	0800e930 	.word	0x0800e930
 8003280:	40001000 	.word	0x40001000
 8003284:	20000ae0 	.word	0x20000ae0
 8003288:	40010800 	.word	0x40010800
 800328c:	40011000 	.word	0x40011000
 8003290:	20000010 	.word	0x20000010

08003294 <doorTask>:

static void doorTask(uint8_t doorState)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	71fb      	strb	r3, [r7, #7]
	if(s_doorAction == DOOR_OPENING)
 800329e:	4b13      	ldr	r3, [pc, #76]	; (80032ec <doorTask+0x58>)
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d108      	bne.n	80032ba <doorTask+0x26>
	{
		if(Sensor_Door_Open_State == STATE_SENSOR_ON)
 80032a8:	4b11      	ldr	r3, [pc, #68]	; (80032f0 <doorTask+0x5c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d104      	bne.n	80032ba <doorTask+0x26>
		{
			HAL_TIM_Base_Stop_IT(&htim5);
 80032b0:	4810      	ldr	r0, [pc, #64]	; (80032f4 <doorTask+0x60>)
 80032b2:	f004 fd15 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			doorState = DOOR_OPEN_OK;
 80032b6:	2303      	movs	r3, #3
 80032b8:	71fb      	strb	r3, [r7, #7]
		}
	}

	if(s_doorAction == DOOR_CLOSING)
 80032ba:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <doorTask+0x58>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d10e      	bne.n	80032e2 <doorTask+0x4e>
	{
		if(Sensor_Door_Close_State == STATE_SENSOR_ON)
 80032c4:	4b0c      	ldr	r3, [pc, #48]	; (80032f8 <doorTask+0x64>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10a      	bne.n	80032e2 <doorTask+0x4e>
		{
			HAL_Delay(s_doorDelay);
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <doorTask+0x68>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	4618      	mov	r0, r3
 80032d4:	f002 f8e0 	bl	8005498 <HAL_Delay>
			HAL_TIM_Base_Stop_IT(&htim5);
 80032d8:	4806      	ldr	r0, [pc, #24]	; (80032f4 <doorTask+0x60>)
 80032da:	f004 fd01 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
			doorState = DOOR_CLOSE_OK;
 80032de:	2304      	movs	r3, #4
 80032e0:	71fb      	strb	r3, [r7, #7]
		}
	}
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000bfc 	.word	0x20000bfc
 80032f0:	20000004 	.word	0x20000004
 80032f4:	20000a98 	.word	0x20000a98
 80032f8:	20000008 	.word	0x20000008
 80032fc:	20000bfe 	.word	0x20000bfe

08003300 <motorSetting>:
 -3  xung 1ml
 -4  xung 0.1ml
 -5  xung 0.01ml
 * */
static void motorSetting(char *str)
{
 8003300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003302:	b0b5      	sub	sp, #212	; 0xd4
 8003304:	af04      	add	r7, sp, #16
 8003306:	6078      	str	r0, [r7, #4]

	printf(" goto motor setting: %s \n\r", str);
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	48be      	ldr	r0, [pc, #760]	; (8003604 <motorSetting+0x304>)
 800330c:	f006 fe3e 	bl	8009f8c <iprintf>

	uint8_t MAX_PUMP = 7;
 8003310:	2307      	movs	r3, #7
 8003312:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
	char txt[7][20];

	uint8_t i;

    /* check sensor thung son and notify */
    if(Sensor_Laze_State != STATE_SENSOR_ON)
 8003316:	4bbc      	ldr	r3, [pc, #752]	; (8003608 <motorSetting+0x308>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00a      	beq.n	8003334 <motorSetting+0x34>
    {
    	speaker_efect();
 800331e:	f001 f875 	bl	800440c <speaker_efect>
    	speaker_efect();
 8003322:	f001 f873 	bl	800440c <speaker_efect>
    	sendFrame("choThungSonVao");
 8003326:	48b9      	ldr	r0, [pc, #740]	; (800360c <motorSetting+0x30c>)
 8003328:	f001 f896 	bl	8004458 <sendFrame>
    	printf("choThungSonVao\n\r");
 800332c:	48b8      	ldr	r0, [pc, #736]	; (8003610 <motorSetting+0x310>)
 800332e:	f006 fe2d 	bl	8009f8c <iprintf>
 8003332:	e276      	b.n	8003822 <motorSetting+0x522>
    	return;
    }

	/* reset setting of motor */
	for (motorIndex = 0; motorIndex < 16; motorIndex++)
 8003334:	2300      	movs	r3, #0
 8003336:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 800333a:	e055      	b.n	80033e8 <motorSetting+0xe8>
	{
		bomMau[i].mililit = 0;
 800333c:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003340:	49b4      	ldr	r1, [pc, #720]	; (8003614 <motorSetting+0x314>)
 8003342:	4613      	mov	r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	4413      	add	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	440b      	add	r3, r1
 800334c:	3314      	adds	r3, #20
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	601a      	str	r2, [r3, #0]
		bomMau[i].countHighSpeed = 0;
 8003354:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003358:	49ae      	ldr	r1, [pc, #696]	; (8003614 <motorSetting+0x314>)
 800335a:	4613      	mov	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	440b      	add	r3, r1
 8003364:	330c      	adds	r3, #12
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
		bomMau[i].countLowSpeed = 0;
 800336a:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 800336e:	49a9      	ldr	r1, [pc, #676]	; (8003614 <motorSetting+0x314>)
 8003370:	4613      	mov	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	440b      	add	r3, r1
 800337a:	3310      	adds	r3, #16
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
		bomMau[i].Counter_Ton = 0;
 8003380:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003384:	49a3      	ldr	r1, [pc, #652]	; (8003614 <motorSetting+0x314>)
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	440b      	add	r3, r1
 8003390:	3330      	adds	r3, #48	; 0x30
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]
		bomMau[i].sleep = SLEEP;
 8003396:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 800339a:	499e      	ldr	r1, [pc, #632]	; (8003614 <motorSetting+0x314>)
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	440b      	add	r3, r1
 80033a6:	3301      	adds	r3, #1
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(bomMau[i].EN_Port, bomMau[i].EN_Pin, 1);
 80033ac:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 80033b0:	4998      	ldr	r1, [pc, #608]	; (8003614 <motorSetting+0x314>)
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	440b      	add	r3, r1
 80033bc:	3348      	adds	r3, #72	; 0x48
 80033be:	6818      	ldr	r0, [r3, #0]
 80033c0:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 80033c4:	4993      	ldr	r1, [pc, #588]	; (8003614 <motorSetting+0x314>)
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	440b      	add	r3, r1
 80033d0:	334c      	adds	r3, #76	; 0x4c
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2201      	movs	r2, #1
 80033d8:	4619      	mov	r1, r3
 80033da:	f002 fc7c 	bl	8005cd6 <HAL_GPIO_WritePin>
	for (motorIndex = 0; motorIndex < 16; motorIndex++)
 80033de:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 80033e2:	3301      	adds	r3, #1
 80033e4:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 80033e8:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 80033ec:	2b0f      	cmp	r3, #15
 80033ee:	d9a5      	bls.n	800333c <motorSetting+0x3c>
	}

	/* memset memory control */
	for (i = 0; i < MAX_PUMP; i++)
 80033f0:	2300      	movs	r3, #0
 80033f2:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 80033f6:	e012      	b.n	800341e <motorSetting+0x11e>
		memset(txt[i], 0, 20);
 80033f8:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 80033fc:	f107 010c 	add.w	r1, r7, #12
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	2214      	movs	r2, #20
 800340c:	2100      	movs	r1, #0
 800340e:	4618      	mov	r0, r3
 8003410:	f006 ff90 	bl	800a334 <memset>
	for (i = 0; i < MAX_PUMP; i++)
 8003414:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 8003418:	3301      	adds	r3, #1
 800341a:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 800341e:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003422:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 8003426:	429a      	cmp	r2, r3
 8003428:	d3e6      	bcc.n	80033f8 <motorSetting+0xf8>

	/* parse data control message */
	char* time0 = str + 17;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3311      	adds	r3, #17
 800342e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	char* time1 = FIND_AND_NUL(time0+3, time1, ']');   /*  printf("time 1 = %s \n\r", time0);    */    sprintf(txt[0], "%s",(const char*) time0);
 8003432:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003436:	3303      	adds	r3, #3
 8003438:	215d      	movs	r1, #93	; 0x5d
 800343a:	4618      	mov	r0, r3
 800343c:	f006 ff82 	bl	800a344 <strchr>
 8003440:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
 8003444:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
 800344c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003450:	3301      	adds	r3, #1
 8003452:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800345e:	496e      	ldr	r1, [pc, #440]	; (8003618 <motorSetting+0x318>)
 8003460:	4618      	mov	r0, r3
 8003462:	f006 fe09 	bl	800a078 <siprintf>
	char* time2 = FIND_AND_NUL(time1+3, time2, ']');   /*  printf("time 2 = %s \n\r", time1+4);  */    sprintf(txt[1], "%s",(const char*) time1+4);
 8003466:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800346a:	3303      	adds	r3, #3
 800346c:	215d      	movs	r1, #93	; 0x5d
 800346e:	4618      	mov	r0, r3
 8003470:	f006 ff68 	bl	800a344 <strchr>
 8003474:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 8003478:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]
 8003480:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003484:	3301      	adds	r3, #1
 8003486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800348a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800348e:	1d1a      	adds	r2, r3, #4
 8003490:	f107 030c 	add.w	r3, r7, #12
 8003494:	3314      	adds	r3, #20
 8003496:	4960      	ldr	r1, [pc, #384]	; (8003618 <motorSetting+0x318>)
 8003498:	4618      	mov	r0, r3
 800349a:	f006 fded 	bl	800a078 <siprintf>
	char* time3 = FIND_AND_NUL(time2+3, time3, ']');   /*  printf("time 3 = %s \n\r", time2+4);  */    sprintf(txt[2], "%s",(const char*) time2+4);
 800349e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034a2:	3303      	adds	r3, #3
 80034a4:	215d      	movs	r1, #93	; 0x5d
 80034a6:	4618      	mov	r0, r3
 80034a8:	f006 ff4c 	bl	800a344 <strchr>
 80034ac:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
 80034b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034bc:	3301      	adds	r3, #1
 80034be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034c6:	1d1a      	adds	r2, r3, #4
 80034c8:	f107 030c 	add.w	r3, r7, #12
 80034cc:	3328      	adds	r3, #40	; 0x28
 80034ce:	4952      	ldr	r1, [pc, #328]	; (8003618 <motorSetting+0x318>)
 80034d0:	4618      	mov	r0, r3
 80034d2:	f006 fdd1 	bl	800a078 <siprintf>
	char* time4 = FIND_AND_NUL(time3+3, time4, ']');   /*  printf("time 3 = %s \n\r", time3+4);  */    sprintf(txt[3], "%s",(const char*) time3+4);
 80034d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034da:	3303      	adds	r3, #3
 80034dc:	215d      	movs	r1, #93	; 0x5d
 80034de:	4618      	mov	r0, r3
 80034e0:	f006 ff30 	bl	800a344 <strchr>
 80034e4:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 80034e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034ec:	2200      	movs	r2, #0
 80034ee:	701a      	strb	r2, [r3, #0]
 80034f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034f4:	3301      	adds	r3, #1
 80034f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80034fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034fe:	1d1a      	adds	r2, r3, #4
 8003500:	f107 030c 	add.w	r3, r7, #12
 8003504:	333c      	adds	r3, #60	; 0x3c
 8003506:	4944      	ldr	r1, [pc, #272]	; (8003618 <motorSetting+0x318>)
 8003508:	4618      	mov	r0, r3
 800350a:	f006 fdb5 	bl	800a078 <siprintf>
	char* time5 = FIND_AND_NUL(time4+3, time5, ']');   /*  printf("time 3 = %s \n\r", time4+4);  */    sprintf(txt[4], "%s",(const char*) time4+4);
 800350e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003512:	3303      	adds	r3, #3
 8003514:	215d      	movs	r1, #93	; 0x5d
 8003516:	4618      	mov	r0, r3
 8003518:	f006 ff14 	bl	800a344 <strchr>
 800351c:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
 8003520:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003524:	2200      	movs	r2, #0
 8003526:	701a      	strb	r2, [r3, #0]
 8003528:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800352c:	3301      	adds	r3, #1
 800352e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003532:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003536:	1d1a      	adds	r2, r3, #4
 8003538:	f107 030c 	add.w	r3, r7, #12
 800353c:	3350      	adds	r3, #80	; 0x50
 800353e:	4936      	ldr	r1, [pc, #216]	; (8003618 <motorSetting+0x318>)
 8003540:	4618      	mov	r0, r3
 8003542:	f006 fd99 	bl	800a078 <siprintf>
	char* time6 = FIND_AND_NUL(time5+3, time6, ']');   /*  printf("time 3 = %s \n\r", time5+4);  */    sprintf(txt[5], "%s",(const char*) time5+4);
 8003546:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800354a:	3303      	adds	r3, #3
 800354c:	215d      	movs	r1, #93	; 0x5d
 800354e:	4618      	mov	r0, r3
 8003550:	f006 fef8 	bl	800a344 <strchr>
 8003554:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 8003558:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]
 8003560:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003564:	3301      	adds	r3, #1
 8003566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800356a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800356e:	1d1a      	adds	r2, r3, #4
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	3364      	adds	r3, #100	; 0x64
 8003576:	4928      	ldr	r1, [pc, #160]	; (8003618 <motorSetting+0x318>)
 8003578:	4618      	mov	r0, r3
 800357a:	f006 fd7d 	bl	800a078 <siprintf>
	char* time7 = FIND_AND_NUL(time6+3, time7, ']');   /*  printf("time 3 = %s \n\r", time6+4);  */    sprintf(txt[6], "%s",(const char*) time6+4);
 800357e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003582:	3303      	adds	r3, #3
 8003584:	215d      	movs	r1, #93	; 0x5d
 8003586:	4618      	mov	r0, r3
 8003588:	f006 fedc 	bl	800a344 <strchr>
 800358c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
 8003590:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003594:	2200      	movs	r2, #0
 8003596:	701a      	strb	r2, [r3, #0]
 8003598:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800359c:	3301      	adds	r3, #1
 800359e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80035a6:	1d1a      	adds	r2, r3, #4
 80035a8:	f107 030c 	add.w	r3, r7, #12
 80035ac:	3378      	adds	r3, #120	; 0x78
 80035ae:	491a      	ldr	r1, [pc, #104]	; (8003618 <motorSetting+0x318>)
 80035b0:	4618      	mov	r0, r3
 80035b2:	f006 fd61 	bl	800a078 <siprintf>

	for (i = 0; i < MAX_PUMP; i++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 80035bc:	e014      	b.n	80035e8 <motorSetting+0x2e8>
	{
		printf("txt[%d] = %s \n\r", i, (const char*) txt[i]);
 80035be:	f897 00be 	ldrb.w	r0, [r7, #190]	; 0xbe
 80035c2:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 80035c6:	f107 010c 	add.w	r1, r7, #12
 80035ca:	4613      	mov	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	440b      	add	r3, r1
 80035d4:	461a      	mov	r2, r3
 80035d6:	4601      	mov	r1, r0
 80035d8:	4810      	ldr	r0, [pc, #64]	; (800361c <motorSetting+0x31c>)
 80035da:	f006 fcd7 	bl	8009f8c <iprintf>
	for (i = 0; i < MAX_PUMP; i++)
 80035de:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 80035e2:	3301      	adds	r3, #1
 80035e4:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 80035e8:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 80035ec:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d3e4      	bcc.n	80035be <motorSetting+0x2be>
	}
	printf("  \n\r");
 80035f4:	480a      	ldr	r0, [pc, #40]	; (8003620 <motorSetting+0x320>)
 80035f6:	f006 fcc9 	bl	8009f8c <iprintf>
	/* scanf value char to int */
    for (i = 0; i < MAX_PUMP; i++)
 80035fa:	2300      	movs	r3, #0
 80035fc:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 8003600:	e108      	b.n	8003814 <motorSetting+0x514>
 8003602:	bf00      	nop
 8003604:	0800e950 	.word	0x0800e950
 8003608:	2000000c 	.word	0x2000000c
 800360c:	0800e4a8 	.word	0x0800e4a8
 8003610:	0800e4b8 	.word	0x0800e4b8
 8003614:	20000d04 	.word	0x20000d04
 8003618:	0800e59c 	.word	0x0800e59c
 800361c:	0800e96c 	.word	0x0800e96c
 8003620:	0800e97c 	.word	0x0800e97c
	{
	    sscanf(txt[i], "%f,%d,%d,%d,%d", &num1, &num2, &num3, &num4, &num5);
 8003624:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003628:	f107 010c 	add.w	r1, r7, #12
 800362c:	4613      	mov	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	18c8      	adds	r0, r1, r3
 8003636:	4b7c      	ldr	r3, [pc, #496]	; (8003828 <motorSetting+0x528>)
 8003638:	9302      	str	r3, [sp, #8]
 800363a:	4b7c      	ldr	r3, [pc, #496]	; (800382c <motorSetting+0x52c>)
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	4b7c      	ldr	r3, [pc, #496]	; (8003830 <motorSetting+0x530>)
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	4b7c      	ldr	r3, [pc, #496]	; (8003834 <motorSetting+0x534>)
 8003644:	4a7c      	ldr	r2, [pc, #496]	; (8003838 <motorSetting+0x538>)
 8003646:	497d      	ldr	r1, [pc, #500]	; (800383c <motorSetting+0x53c>)
 8003648:	f006 fd36 	bl	800a0b8 <siscanf>
	    if (num2 > 0 && num2 < 20)
 800364c:	4b79      	ldr	r3, [pc, #484]	; (8003834 <motorSetting+0x534>)
 800364e:	881b      	ldrh	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80da 	beq.w	800380a <motorSetting+0x50a>
 8003656:	4b77      	ldr	r3, [pc, #476]	; (8003834 <motorSetting+0x534>)
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	2b13      	cmp	r3, #19
 800365c:	f200 80d5 	bhi.w	800380a <motorSetting+0x50a>
	    {
	    	printf("\r\n Ong mau: %d ", num2);
 8003660:	4b74      	ldr	r3, [pc, #464]	; (8003834 <motorSetting+0x534>)
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	4619      	mov	r1, r3
 8003666:	4876      	ldr	r0, [pc, #472]	; (8003840 <motorSetting+0x540>)
 8003668:	f006 fc90 	bl	8009f8c <iprintf>
	    	uint8_t id = num2 - 1;
 800366c:	4b71      	ldr	r3, [pc, #452]	; (8003834 <motorSetting+0x534>)
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	b2db      	uxtb	r3, r3
 8003672:	3b01      	subs	r3, #1
 8003674:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	    	bomMau[id].mililit		=	0;
 8003678:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 800367c:	4971      	ldr	r1, [pc, #452]	; (8003844 <motorSetting+0x544>)
 800367e:	4613      	mov	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	440b      	add	r3, r1
 8003688:	3314      	adds	r3, #20
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
	    	bomMau[id].pulse1ml		=	0;
 8003690:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 8003694:	496b      	ldr	r1, [pc, #428]	; (8003844 <motorSetting+0x544>)
 8003696:	4613      	mov	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4413      	add	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	440b      	add	r3, r1
 80036a0:	331c      	adds	r3, #28
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
	    	bomMau[id].pulse01ml	=	0;
 80036a6:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80036aa:	4966      	ldr	r1, [pc, #408]	; (8003844 <motorSetting+0x544>)
 80036ac:	4613      	mov	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	4413      	add	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	440b      	add	r3, r1
 80036b6:	3320      	adds	r3, #32
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
	    	bomMau[id].pulse001ml	=	0;
 80036bc:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80036c0:	4960      	ldr	r1, [pc, #384]	; (8003844 <motorSetting+0x544>)
 80036c2:	4613      	mov	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	440b      	add	r3, r1
 80036cc:	3324      	adds	r3, #36	; 0x24
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]

	    	bomMau[id].mililit		=	num1;
 80036d2:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80036d6:	4b58      	ldr	r3, [pc, #352]	; (8003838 <motorSetting+0x538>)
 80036d8:	6819      	ldr	r1, [r3, #0]
 80036da:	485a      	ldr	r0, [pc, #360]	; (8003844 <motorSetting+0x544>)
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	4403      	add	r3, r0
 80036e6:	3314      	adds	r3, #20
 80036e8:	6019      	str	r1, [r3, #0]
	    	bomMau[id].pulse1ml		=	num3;
 80036ea:	4b51      	ldr	r3, [pc, #324]	; (8003830 <motorSetting+0x530>)
 80036ec:	881b      	ldrh	r3, [r3, #0]
 80036ee:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80036f2:	4618      	mov	r0, r3
 80036f4:	4953      	ldr	r1, [pc, #332]	; (8003844 <motorSetting+0x544>)
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	440b      	add	r3, r1
 8003700:	331c      	adds	r3, #28
 8003702:	6018      	str	r0, [r3, #0]
	    	bomMau[id].pulse01ml	=	num4;
 8003704:	4b49      	ldr	r3, [pc, #292]	; (800382c <motorSetting+0x52c>)
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 800370c:	4618      	mov	r0, r3
 800370e:	494d      	ldr	r1, [pc, #308]	; (8003844 <motorSetting+0x544>)
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	440b      	add	r3, r1
 800371a:	3320      	adds	r3, #32
 800371c:	6018      	str	r0, [r3, #0]
	    	bomMau[id].pulse001ml	=	num5;
 800371e:	4b42      	ldr	r3, [pc, #264]	; (8003828 <motorSetting+0x528>)
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 8003726:	4618      	mov	r0, r3
 8003728:	4946      	ldr	r1, [pc, #280]	; (8003844 <motorSetting+0x544>)
 800372a:	4613      	mov	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	440b      	add	r3, r1
 8003734:	3324      	adds	r3, #36	; 0x24
 8003736:	6018      	str	r0, [r3, #0]

			bomMau[id].sleep=RUN;
 8003738:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 800373c:	4941      	ldr	r1, [pc, #260]	; (8003844 <motorSetting+0x544>)
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	440b      	add	r3, r1
 8003748:	3301      	adds	r3, #1
 800374a:	2201      	movs	r2, #1
 800374c:	701a      	strb	r2, [r3, #0]
            // enable EN pin //

			s_action_pump = PUMP_ACTION_PUMP;
 800374e:	4b3e      	ldr	r3, [pc, #248]	; (8003848 <motorSetting+0x548>)
 8003750:	2201      	movs	r2, #1
 8003752:	701a      	strb	r2, [r3, #0]
			s_pump_machine = PUMP_MACHINE_OPEN_DOOR;
 8003754:	4b3d      	ldr	r3, [pc, #244]	; (800384c <motorSetting+0x54c>)
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]

			sprintf(notify_message_action, "%s", "dangPhaMau" );
 800375a:	4a3d      	ldr	r2, [pc, #244]	; (8003850 <motorSetting+0x550>)
 800375c:	493d      	ldr	r1, [pc, #244]	; (8003854 <motorSetting+0x554>)
 800375e:	483e      	ldr	r0, [pc, #248]	; (8003858 <motorSetting+0x558>)
 8003760:	f006 fc8a 	bl	800a078 <siprintf>
			sprintf(notify_message_finish, "%s", "phaMauXong" );
 8003764:	4a3d      	ldr	r2, [pc, #244]	; (800385c <motorSetting+0x55c>)
 8003766:	493b      	ldr	r1, [pc, #236]	; (8003854 <motorSetting+0x554>)
 8003768:	483d      	ldr	r0, [pc, #244]	; (8003860 <motorSetting+0x560>)
 800376a:	f006 fc85 	bl	800a078 <siprintf>

			calc_colorPulseOutput(&bomMau[id]);
 800376e:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	4a32      	ldr	r2, [pc, #200]	; (8003844 <motorSetting+0x544>)
 800377c:	4413      	add	r3, r2
 800377e:	4618      	mov	r0, r3
 8003780:	f000 ff68 	bl	8004654 <calc_colorPulseOutput>
			//bomMauStart=true;
	    	printf("app_Handler: ml=%f,pulse1ml=%d,pulse01ml=%d,pulse001ml=%d \r\n", bomMau[id].mililit, bomMau[id].pulse1ml, bomMau[id].pulse01ml, bomMau[id].pulse001ml);
 8003784:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 8003788:	492e      	ldr	r1, [pc, #184]	; (8003844 <motorSetting+0x544>)
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	440b      	add	r3, r1
 8003794:	3314      	adds	r3, #20
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fc ff65 	bl	8000668 <__aeabi_f2d>
 800379e:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80037a2:	4c28      	ldr	r4, [pc, #160]	; (8003844 <motorSetting+0x544>)
 80037a4:	4613      	mov	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4413      	add	r3, r2
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	4423      	add	r3, r4
 80037ae:	331c      	adds	r3, #28
 80037b0:	681c      	ldr	r4, [r3, #0]
 80037b2:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80037b6:	4d23      	ldr	r5, [pc, #140]	; (8003844 <motorSetting+0x544>)
 80037b8:	4613      	mov	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	442b      	add	r3, r5
 80037c2:	3320      	adds	r3, #32
 80037c4:	681d      	ldr	r5, [r3, #0]
 80037c6:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80037ca:	4e1e      	ldr	r6, [pc, #120]	; (8003844 <motorSetting+0x544>)
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	4433      	add	r3, r6
 80037d6:	3324      	adds	r3, #36	; 0x24
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	9302      	str	r3, [sp, #8]
 80037dc:	9501      	str	r5, [sp, #4]
 80037de:	9400      	str	r4, [sp, #0]
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	481f      	ldr	r0, [pc, #124]	; (8003864 <motorSetting+0x564>)
 80037e6:	f006 fbd1 	bl	8009f8c <iprintf>

			num1=0; num2=0; num3=0; num4=0; num5=0;
 80037ea:	4b13      	ldr	r3, [pc, #76]	; (8003838 <motorSetting+0x538>)
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	4b10      	ldr	r3, [pc, #64]	; (8003834 <motorSetting+0x534>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	801a      	strh	r2, [r3, #0]
 80037f8:	4b0d      	ldr	r3, [pc, #52]	; (8003830 <motorSetting+0x530>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	801a      	strh	r2, [r3, #0]
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <motorSetting+0x52c>)
 8003800:	2200      	movs	r2, #0
 8003802:	801a      	strh	r2, [r3, #0]
 8003804:	4b08      	ldr	r3, [pc, #32]	; (8003828 <motorSetting+0x528>)
 8003806:	2200      	movs	r2, #0
 8003808:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < MAX_PUMP; i++)
 800380a:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 800380e:	3301      	adds	r3, #1
 8003810:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 8003814:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 8003818:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 800381c:	429a      	cmp	r2, r3
 800381e:	f4ff af01 	bcc.w	8003624 <motorSetting+0x324>
	    }
	}
}
 8003822:	37c4      	adds	r7, #196	; 0xc4
 8003824:	46bd      	mov	sp, r7
 8003826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003828:	20001216 	.word	0x20001216
 800382c:	20001214 	.word	0x20001214
 8003830:	20001212 	.word	0x20001212
 8003834:	20001210 	.word	0x20001210
 8003838:	2000120c 	.word	0x2000120c
 800383c:	0800e984 	.word	0x0800e984
 8003840:	0800e994 	.word	0x0800e994
 8003844:	20000d04 	.word	0x20000d04
 8003848:	20000bf6 	.word	0x20000bf6
 800384c:	20000bf7 	.word	0x20000bf7
 8003850:	0800e9a4 	.word	0x0800e9a4
 8003854:	0800e59c 	.word	0x0800e59c
 8003858:	20000bb8 	.word	0x20000bb8
 800385c:	0800e9b0 	.word	0x0800e9b0
 8003860:	20000bd8 	.word	0x20000bd8
 8003864:	0800e9bc 	.word	0x0800e9bc

08003868 <update_sensor1>:
/**************************************************************************
 * Sensor donot connect
 **************************************************************************/
static void update_sensor1(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
	update_Sensor[0] = 1;
 800386c:	4b09      	ldr	r3, [pc, #36]	; (8003894 <update_sensor1+0x2c>)
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
	if (HAL_GPIO_ReadPin(INPUT1_GPIO_Port, INPUT1_Pin) == GPIO_PIN_SET)
 8003872:	2101      	movs	r1, #1
 8003874:	4808      	ldr	r0, [pc, #32]	; (8003898 <update_sensor1+0x30>)
 8003876:	f002 fa17 	bl	8005ca8 <HAL_GPIO_ReadPin>
 800387a:	4603      	mov	r3, r0
 800387c:	2b01      	cmp	r3, #1
 800387e:	d103      	bne.n	8003888 <update_sensor1+0x20>
	{
		printf(">>>>>>>>>>>>>IN 1 ONN \n\r");
 8003880:	4806      	ldr	r0, [pc, #24]	; (800389c <update_sensor1+0x34>)
 8003882:	f006 fb83 	bl	8009f8c <iprintf>
	}
	else
	{
		printf(">>>>>>>>>>>>>IN 1 OFF \n\r");
	}
}
 8003886:	e002      	b.n	800388e <update_sensor1+0x26>
		printf(">>>>>>>>>>>>>IN 1 OFF \n\r");
 8003888:	4805      	ldr	r0, [pc, #20]	; (80038a0 <update_sensor1+0x38>)
 800388a:	f006 fb7f 	bl	8009f8c <iprintf>
}
 800388e:	bf00      	nop
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000bf8 	.word	0x20000bf8
 8003898:	40010800 	.word	0x40010800
 800389c:	0800e9fc 	.word	0x0800e9fc
 80038a0:	0800ea18 	.word	0x0800ea18

080038a4 <update_sensor2>:
/**************************************************************************
 * Sensor Optic laser
 **************************************************************************/
static void update_sensor2(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
	update_Sensor[1] = 1;
 80038a8:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <update_sensor2+0x38>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	705a      	strb	r2, [r3, #1]
	if (HAL_GPIO_ReadPin(INPUT2_GPIO_Port, INPUT2_Pin) == GPIO_PIN_SET)
 80038ae:	2102      	movs	r1, #2
 80038b0:	480b      	ldr	r0, [pc, #44]	; (80038e0 <update_sensor2+0x3c>)
 80038b2:	f002 f9f9 	bl	8005ca8 <HAL_GPIO_ReadPin>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d106      	bne.n	80038ca <update_sensor2+0x26>
	{
		printf(">>>>>>>>>>>>>IN 2 ONN \n\r");
 80038bc:	4809      	ldr	r0, [pc, #36]	; (80038e4 <update_sensor2+0x40>)
 80038be:	f006 fb65 	bl	8009f8c <iprintf>
		Sensor_Laze_State = STATE_SENSOR_OFF;
 80038c2:	4b09      	ldr	r3, [pc, #36]	; (80038e8 <update_sensor2+0x44>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
	else
	{
		printf(">>>>>>>>>>>>>IN 2 OFF \n\r");
		Sensor_Laze_State = STATE_SENSOR_ON;
	}
}
 80038c8:	e005      	b.n	80038d6 <update_sensor2+0x32>
		printf(">>>>>>>>>>>>>IN 2 OFF \n\r");
 80038ca:	4808      	ldr	r0, [pc, #32]	; (80038ec <update_sensor2+0x48>)
 80038cc:	f006 fb5e 	bl	8009f8c <iprintf>
		Sensor_Laze_State = STATE_SENSOR_ON;
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <update_sensor2+0x44>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]
}
 80038d6:	bf00      	nop
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20000bf8 	.word	0x20000bf8
 80038e0:	40010800 	.word	0x40010800
 80038e4:	0800ea34 	.word	0x0800ea34
 80038e8:	2000000c 	.word	0x2000000c
 80038ec:	0800ea50 	.word	0x0800ea50

080038f0 <update_sensor3>:
/**************************************************************************
 * Sensor Open Door
 **************************************************************************/
static void update_sensor3(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	update_Sensor[2] = 1;
 80038f4:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <update_sensor3+0x38>)
 80038f6:	2201      	movs	r2, #1
 80038f8:	709a      	strb	r2, [r3, #2]
	if (HAL_GPIO_ReadPin(INPUT3_GPIO_Port, INPUT3_Pin) == GPIO_PIN_SET)
 80038fa:	2104      	movs	r1, #4
 80038fc:	480b      	ldr	r0, [pc, #44]	; (800392c <update_sensor3+0x3c>)
 80038fe:	f002 f9d3 	bl	8005ca8 <HAL_GPIO_ReadPin>
 8003902:	4603      	mov	r3, r0
 8003904:	2b01      	cmp	r3, #1
 8003906:	d106      	bne.n	8003916 <update_sensor3+0x26>
	{
		printf(">>>>>>>>>>>>>IN 3 ONN \n\r");
 8003908:	4809      	ldr	r0, [pc, #36]	; (8003930 <update_sensor3+0x40>)
 800390a:	f006 fb3f 	bl	8009f8c <iprintf>
		Sensor_Door_Open_State = STATE_SENSOR_OFF;
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <update_sensor3+0x44>)
 8003910:	2201      	movs	r2, #1
 8003912:	601a      	str	r2, [r3, #0]
	else
	{
		printf(">>>>>>>>>>>>>IN 3 OFF \n\r");
		Sensor_Door_Open_State = STATE_SENSOR_ON;
	}
}
 8003914:	e005      	b.n	8003922 <update_sensor3+0x32>
		printf(">>>>>>>>>>>>>IN 3 OFF \n\r");
 8003916:	4808      	ldr	r0, [pc, #32]	; (8003938 <update_sensor3+0x48>)
 8003918:	f006 fb38 	bl	8009f8c <iprintf>
		Sensor_Door_Open_State = STATE_SENSOR_ON;
 800391c:	4b05      	ldr	r3, [pc, #20]	; (8003934 <update_sensor3+0x44>)
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000bf8 	.word	0x20000bf8
 800392c:	40010800 	.word	0x40010800
 8003930:	0800ea6c 	.word	0x0800ea6c
 8003934:	20000004 	.word	0x20000004
 8003938:	0800ea88 	.word	0x0800ea88

0800393c <update_sensor4>:
/**************************************************************************
 * Sensor Close Door
 **************************************************************************/
static void update_sensor4(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
	update_Sensor[3] = 1;
 8003940:	4b0f      	ldr	r3, [pc, #60]	; (8003980 <update_sensor4+0x44>)
 8003942:	2201      	movs	r2, #1
 8003944:	70da      	strb	r2, [r3, #3]
	if (HAL_GPIO_ReadPin(INPUT4_GPIO_Port, INPUT4_Pin) == GPIO_PIN_SET)
 8003946:	2108      	movs	r1, #8
 8003948:	480e      	ldr	r0, [pc, #56]	; (8003984 <update_sensor4+0x48>)
 800394a:	f002 f9ad 	bl	8005ca8 <HAL_GPIO_ReadPin>
 800394e:	4603      	mov	r3, r0
 8003950:	2b01      	cmp	r3, #1
 8003952:	d106      	bne.n	8003962 <update_sensor4+0x26>
	{
		printf(">>>>>>>>>>>>>IN 4 ONN \n\r");
 8003954:	480c      	ldr	r0, [pc, #48]	; (8003988 <update_sensor4+0x4c>)
 8003956:	f006 fb19 	bl	8009f8c <iprintf>
		Sensor_Door_Close_State = STATE_SENSOR_OFF;
 800395a:	4b0c      	ldr	r3, [pc, #48]	; (800398c <update_sensor4+0x50>)
 800395c:	2201      	movs	r2, #1
 800395e:	601a      	str	r2, [r3, #0]
	{
		printf(">>>>>>>>>>>>>IN 4 OFF \n\r");
		Sensor_Door_Close_State = STATE_SENSOR_ON;
		DISABLE_TIMER_DOOR;
	}
}
 8003960:	e00c      	b.n	800397c <update_sensor4+0x40>
		printf(">>>>>>>>>>>>>IN 4 OFF \n\r");
 8003962:	480b      	ldr	r0, [pc, #44]	; (8003990 <update_sensor4+0x54>)
 8003964:	f006 fb12 	bl	8009f8c <iprintf>
		Sensor_Door_Close_State = STATE_SENSOR_ON;
 8003968:	4b08      	ldr	r3, [pc, #32]	; (800398c <update_sensor4+0x50>)
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]
		DISABLE_TIMER_DOOR;
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <update_sensor4+0x58>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4908      	ldr	r1, [pc, #32]	; (8003994 <update_sensor4+0x58>)
 8003974:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003978:	4013      	ands	r3, r2
 800397a:	600b      	str	r3, [r1, #0]
}
 800397c:	bf00      	nop
 800397e:	bd80      	pop	{r7, pc}
 8003980:	20000bf8 	.word	0x20000bf8
 8003984:	40010800 	.word	0x40010800
 8003988:	0800eaa4 	.word	0x0800eaa4
 800398c:	20000008 	.word	0x20000008
 8003990:	0800eac0 	.word	0x0800eac0
 8003994:	40000c00 	.word	0x40000c00

08003998 <On_Timer_Pha>:


void On_Timer_Pha(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 800399c:	4805      	ldr	r0, [pc, #20]	; (80039b4 <On_Timer_Pha+0x1c>)
 800399e:	f004 f93f 	bl	8007c20 <HAL_TIM_Base_Start_IT>
	TIM3->CR1 |= TIM_CR1_CEN;
 80039a2:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <On_Timer_Pha+0x20>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a04      	ldr	r2, [pc, #16]	; (80039b8 <On_Timer_Pha+0x20>)
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	6013      	str	r3, [r2, #0]
}
 80039ae:	bf00      	nop
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20000a08 	.word	0x20000a08
 80039b8:	40000400 	.word	0x40000400

080039bc <stopPump>:

static void stopPump(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
	printf("stopPhaMau--> Huy_Lenh\n\r");
 80039c2:	482c      	ldr	r0, [pc, #176]	; (8003a74 <stopPump+0xb8>)
 80039c4:	f006 fae2 	bl	8009f8c <iprintf>
	for (int i = 0; i < 16; i++)
 80039c8:	2300      	movs	r3, #0
 80039ca:	607b      	str	r3, [r7, #4]
 80039cc:	e042      	b.n	8003a54 <stopPump+0x98>
	{
		bomMau[i].mililit = 0;
 80039ce:	492a      	ldr	r1, [pc, #168]	; (8003a78 <stopPump+0xbc>)
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	011b      	lsls	r3, r3, #4
 80039da:	440b      	add	r3, r1
 80039dc:	3314      	adds	r3, #20
 80039de:	f04f 0200 	mov.w	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
		bomMau[i].countHighSpeed = 0;
 80039e4:	4924      	ldr	r1, [pc, #144]	; (8003a78 <stopPump+0xbc>)
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	011b      	lsls	r3, r3, #4
 80039f0:	440b      	add	r3, r1
 80039f2:	330c      	adds	r3, #12
 80039f4:	2200      	movs	r2, #0
 80039f6:	601a      	str	r2, [r3, #0]
		bomMau[i].countLowSpeed = 0;
 80039f8:	491f      	ldr	r1, [pc, #124]	; (8003a78 <stopPump+0xbc>)
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	440b      	add	r3, r1
 8003a06:	3310      	adds	r3, #16
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
		calc_colorPulseOutput(&bomMau[i]);
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4413      	add	r3, r2
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	4a18      	ldr	r2, [pc, #96]	; (8003a78 <stopPump+0xbc>)
 8003a18:	4413      	add	r3, r2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fe1a 	bl	8004654 <calc_colorPulseOutput>
		out(bomMau[i].GPIOx, bomMau[i].GPIO_Pin, 0);
 8003a20:	4915      	ldr	r1, [pc, #84]	; (8003a78 <stopPump+0xbc>)
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	440b      	add	r3, r1
 8003a2e:	3338      	adds	r3, #56	; 0x38
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	4911      	ldr	r1, [pc, #68]	; (8003a78 <stopPump+0xbc>)
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	440b      	add	r3, r1
 8003a40:	333c      	adds	r3, #60	; 0x3c
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2200      	movs	r2, #0
 8003a48:	4619      	mov	r1, r3
 8003a4a:	f002 f944 	bl	8005cd6 <HAL_GPIO_WritePin>
	for (int i = 0; i < 16; i++)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3301      	adds	r3, #1
 8003a52:	607b      	str	r3, [r7, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b0f      	cmp	r3, #15
 8003a58:	ddb9      	ble.n	80039ce <stopPump+0x12>
	}
	allPumpIsSleep();
 8003a5a:	f7fe fd49 	bl	80024f0 <allPumpIsSleep>
	sendFrame("boardConfirm");
 8003a5e:	4807      	ldr	r0, [pc, #28]	; (8003a7c <stopPump+0xc0>)
 8003a60:	f000 fcfa 	bl	8004458 <sendFrame>
	printf("stop timer 3\n\r");
 8003a64:	4806      	ldr	r0, [pc, #24]	; (8003a80 <stopPump+0xc4>)
 8003a66:	f006 fa91 	bl	8009f8c <iprintf>

}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	0800e7cc 	.word	0x0800e7cc
 8003a78:	20000d04 	.word	0x20000d04
 8003a7c:	0800e784 	.word	0x0800e784
 8003a80:	0800eadc 	.word	0x0800eadc

08003a84 <AlarmSetting>:
	//disable alarm //
	AlarmOff();
}

static void AlarmSetting(void)
{
 8003a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a86:	b0bf      	sub	sp, #252	; 0xfc
 8003a88:	af02      	add	r7, sp, #8
	char alarmTxt[10][20];
	for (int i = 0; i < 10; i++)
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003a90:	e048      	b.n	8003b24 <AlarmSetting+0xa0>
	{
		memset(alarmTxt[i], 0, 20);
 8003a92:	f107 0118 	add.w	r1, r7, #24
 8003a96:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	2214      	movs	r2, #20
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f006 fc43 	bl	800a334 <memset>
		timeAlarm[i].gio = 0;
 8003aae:	4985      	ldr	r1, [pc, #532]	; (8003cc4 <AlarmSetting+0x240>)
 8003ab0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	2200      	movs	r2, #0
 8003ac0:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].phut = 0;
 8003ac2:	4980      	ldr	r1, [pc, #512]	; (8003cc4 <AlarmSetting+0x240>)
 8003ac4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003ac8:	4613      	mov	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].time = 0;
 8003ad8:	497a      	ldr	r1, [pc, #488]	; (8003cc4 <AlarmSetting+0x240>)
 8003ada:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003ade:	4613      	mov	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].en = 0;
 8003aee:	4975      	ldr	r1, [pc, #468]	; (8003cc4 <AlarmSetting+0x240>)
 8003af0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003af4:	4613      	mov	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	3303      	adds	r3, #3
 8003b00:	2200      	movs	r2, #0
 8003b02:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].countTime = 0;
 8003b04:	496f      	ldr	r1, [pc, #444]	; (8003cc4 <AlarmSetting+0x240>)
 8003b06:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	1a9b      	subs	r3, r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	440b      	add	r3, r1
 8003b14:	3308      	adds	r3, #8
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 8003b1a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003b1e:	3301      	adds	r3, #1
 8003b20:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003b24:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003b28:	2b09      	cmp	r3, #9
 8003b2a:	ddb2      	ble.n	8003a92 <AlarmSetting+0xe>
	}
	trim(myApp.arrData, alarmTxt[0], "A1", "-");
 8003b2c:	f107 0118 	add.w	r1, r7, #24
 8003b30:	4b65      	ldr	r3, [pc, #404]	; (8003cc8 <AlarmSetting+0x244>)
 8003b32:	4a66      	ldr	r2, [pc, #408]	; (8003ccc <AlarmSetting+0x248>)
 8003b34:	4866      	ldr	r0, [pc, #408]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b36:	f001 fbef 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[1], "A2", "-");
 8003b3a:	f107 0318 	add.w	r3, r7, #24
 8003b3e:	f103 0114 	add.w	r1, r3, #20
 8003b42:	4b61      	ldr	r3, [pc, #388]	; (8003cc8 <AlarmSetting+0x244>)
 8003b44:	4a63      	ldr	r2, [pc, #396]	; (8003cd4 <AlarmSetting+0x250>)
 8003b46:	4862      	ldr	r0, [pc, #392]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b48:	f001 fbe6 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[2], "A3", "-");
 8003b4c:	f107 0318 	add.w	r3, r7, #24
 8003b50:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003b54:	4b5c      	ldr	r3, [pc, #368]	; (8003cc8 <AlarmSetting+0x244>)
 8003b56:	4a60      	ldr	r2, [pc, #384]	; (8003cd8 <AlarmSetting+0x254>)
 8003b58:	485d      	ldr	r0, [pc, #372]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b5a:	f001 fbdd 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[3], "A4", "-");
 8003b5e:	f107 0318 	add.w	r3, r7, #24
 8003b62:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8003b66:	4b58      	ldr	r3, [pc, #352]	; (8003cc8 <AlarmSetting+0x244>)
 8003b68:	4a5c      	ldr	r2, [pc, #368]	; (8003cdc <AlarmSetting+0x258>)
 8003b6a:	4859      	ldr	r0, [pc, #356]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b6c:	f001 fbd4 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[4], "A5", "-");
 8003b70:	f107 0318 	add.w	r3, r7, #24
 8003b74:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8003b78:	4b53      	ldr	r3, [pc, #332]	; (8003cc8 <AlarmSetting+0x244>)
 8003b7a:	4a59      	ldr	r2, [pc, #356]	; (8003ce0 <AlarmSetting+0x25c>)
 8003b7c:	4854      	ldr	r0, [pc, #336]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b7e:	f001 fbcb 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[5], "A6", "-");
 8003b82:	f107 0318 	add.w	r3, r7, #24
 8003b86:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8003b8a:	4b4f      	ldr	r3, [pc, #316]	; (8003cc8 <AlarmSetting+0x244>)
 8003b8c:	4a55      	ldr	r2, [pc, #340]	; (8003ce4 <AlarmSetting+0x260>)
 8003b8e:	4850      	ldr	r0, [pc, #320]	; (8003cd0 <AlarmSetting+0x24c>)
 8003b90:	f001 fbc2 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[6], "A7", "-");
 8003b94:	f107 0318 	add.w	r3, r7, #24
 8003b98:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8003b9c:	4b4a      	ldr	r3, [pc, #296]	; (8003cc8 <AlarmSetting+0x244>)
 8003b9e:	4a52      	ldr	r2, [pc, #328]	; (8003ce8 <AlarmSetting+0x264>)
 8003ba0:	484b      	ldr	r0, [pc, #300]	; (8003cd0 <AlarmSetting+0x24c>)
 8003ba2:	f001 fbb9 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[7], "A8", "-");
 8003ba6:	f107 0318 	add.w	r3, r7, #24
 8003baa:	f103 018c 	add.w	r1, r3, #140	; 0x8c
 8003bae:	4b46      	ldr	r3, [pc, #280]	; (8003cc8 <AlarmSetting+0x244>)
 8003bb0:	4a4e      	ldr	r2, [pc, #312]	; (8003cec <AlarmSetting+0x268>)
 8003bb2:	4847      	ldr	r0, [pc, #284]	; (8003cd0 <AlarmSetting+0x24c>)
 8003bb4:	f001 fbb0 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[8], "A9", "-");
 8003bb8:	f107 0318 	add.w	r3, r7, #24
 8003bbc:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 8003bc0:	4b41      	ldr	r3, [pc, #260]	; (8003cc8 <AlarmSetting+0x244>)
 8003bc2:	4a4b      	ldr	r2, [pc, #300]	; (8003cf0 <AlarmSetting+0x26c>)
 8003bc4:	4842      	ldr	r0, [pc, #264]	; (8003cd0 <AlarmSetting+0x24c>)
 8003bc6:	f001 fba7 	bl	8005318 <trim>
	trim(myApp.arrData, alarmTxt[9], "A10", "-");
 8003bca:	f107 0318 	add.w	r3, r7, #24
 8003bce:	f103 01b4 	add.w	r1, r3, #180	; 0xb4
 8003bd2:	4b3d      	ldr	r3, [pc, #244]	; (8003cc8 <AlarmSetting+0x244>)
 8003bd4:	4a47      	ldr	r2, [pc, #284]	; (8003cf4 <AlarmSetting+0x270>)
 8003bd6:	483e      	ldr	r0, [pc, #248]	; (8003cd0 <AlarmSetting+0x24c>)
 8003bd8:	f001 fb9e 	bl	8005318 <trim>

	for (int i = 0; i < 10; i++)
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003be2:	e013      	b.n	8003c0c <AlarmSetting+0x188>
	{
		printf(alarmTxt[i]);
 8003be4:	f107 0118 	add.w	r1, r7, #24
 8003be8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f006 f9c8 	bl	8009f8c <iprintf>
		printf("\r\n");
 8003bfc:	483e      	ldr	r0, [pc, #248]	; (8003cf8 <AlarmSetting+0x274>)
 8003bfe:	f006 fa33 	bl	800a068 <puts>
	for (int i = 0; i < 10; i++)
 8003c02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003c06:	3301      	adds	r3, #1
 8003c08:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003c0c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003c10:	2b09      	cmp	r3, #9
 8003c12:	dde7      	ble.n	8003be4 <AlarmSetting+0x160>
	}

	//hẹn giờ khuấy màu
	for (int i = 0; i < 10; i++)
 8003c14:	2300      	movs	r3, #0
 8003c16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003c1a:	e04b      	b.n	8003cb4 <AlarmSetting+0x230>
	{
		timeAlarm[i].addr.gio = 100 + 8 * i;
 8003c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	3364      	adds	r3, #100	; 0x64
 8003c28:	b298      	uxth	r0, r3
 8003c2a:	4926      	ldr	r1, [pc, #152]	; (8003cc4 <AlarmSetting+0x240>)
 8003c2c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	1a9b      	subs	r3, r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	3310      	adds	r3, #16
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.phut = 100 + 8 * i + 2;
 8003c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3366      	adds	r3, #102	; 0x66
 8003c4c:	b298      	uxth	r0, r3
 8003c4e:	491d      	ldr	r1, [pc, #116]	; (8003cc4 <AlarmSetting+0x240>)
 8003c50:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003c54:	4613      	mov	r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	3312      	adds	r3, #18
 8003c60:	4602      	mov	r2, r0
 8003c62:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.time = 100 + 8 * i + 4;
 8003c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c68:	330d      	adds	r3, #13
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	b298      	uxth	r0, r3
 8003c70:	4914      	ldr	r1, [pc, #80]	; (8003cc4 <AlarmSetting+0x240>)
 8003c72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003c76:	4613      	mov	r3, r2
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	440b      	add	r3, r1
 8003c80:	3316      	adds	r3, #22
 8003c82:	4602      	mov	r2, r0
 8003c84:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.en = 100 + 8 * i + 6;
 8003c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	336a      	adds	r3, #106	; 0x6a
 8003c92:	b298      	uxth	r0, r3
 8003c94:	490b      	ldr	r1, [pc, #44]	; (8003cc4 <AlarmSetting+0x240>)
 8003c96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	440b      	add	r3, r1
 8003ca4:	3318      	adds	r3, #24
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 8003caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cae:	3301      	adds	r3, #1
 8003cb0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cb8:	2b09      	cmp	r3, #9
 8003cba:	ddaf      	ble.n	8003c1c <AlarmSetting+0x198>
	}
	for (int i = 0; i < 10; i++)
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003cc2:	e11e      	b.n	8003f02 <AlarmSetting+0x47e>
 8003cc4:	20001234 	.word	0x20001234
 8003cc8:	0800e514 	.word	0x0800e514
 8003ccc:	0800eaec 	.word	0x0800eaec
 8003cd0:	20000016 	.word	0x20000016
 8003cd4:	0800eaf0 	.word	0x0800eaf0
 8003cd8:	0800eaf4 	.word	0x0800eaf4
 8003cdc:	0800eaf8 	.word	0x0800eaf8
 8003ce0:	0800eafc 	.word	0x0800eafc
 8003ce4:	0800eb00 	.word	0x0800eb00
 8003ce8:	0800eb04 	.word	0x0800eb04
 8003cec:	0800eb08 	.word	0x0800eb08
 8003cf0:	0800eb0c 	.word	0x0800eb0c
 8003cf4:	0800eb10 	.word	0x0800eb10
 8003cf8:	0800eb14 	.word	0x0800eb14
	{
		char temp[20] = "";
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	607b      	str	r3, [r7, #4]
 8003d00:	f107 0308 	add.w	r3, r7, #8
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	609a      	str	r2, [r3, #8]
 8003d0c:	60da      	str	r2, [r3, #12]
		unsigned int tempTime = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	603b      	str	r3, [r7, #0]
		sscanf(alarmTxt[i], "[%d,%d,%d,%d]", &timeAlarm[i].gio, &timeAlarm[i].phut, &tempTime, &timeAlarm[i].en);
 8003d12:	f107 0118 	add.w	r1, r7, #24
 8003d16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	18c8      	adds	r0, r1, r3
 8003d24:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d28:	4613      	mov	r3, r2
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	1a9b      	subs	r3, r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4a79      	ldr	r2, [pc, #484]	; (8003f18 <AlarmSetting+0x494>)
 8003d32:	1899      	adds	r1, r3, r2
 8003d34:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d38:	4613      	mov	r3, r2
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	1a9b      	subs	r3, r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4a75      	ldr	r2, [pc, #468]	; (8003f18 <AlarmSetting+0x494>)
 8003d42:	4413      	add	r3, r2
 8003d44:	1c5c      	adds	r4, r3, #1
 8003d46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4a71      	ldr	r2, [pc, #452]	; (8003f18 <AlarmSetting+0x494>)
 8003d54:	4413      	add	r3, r2
 8003d56:	3303      	adds	r3, #3
 8003d58:	9301      	str	r3, [sp, #4]
 8003d5a:	463b      	mov	r3, r7
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	4623      	mov	r3, r4
 8003d60:	460a      	mov	r2, r1
 8003d62:	496e      	ldr	r1, [pc, #440]	; (8003f1c <AlarmSetting+0x498>)
 8003d64:	f006 f9a8 	bl	800a0b8 <siscanf>
		timeAlarm[i].time = tempTime;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	b2d8      	uxtb	r0, r3
 8003d6c:	496a      	ldr	r1, [pc, #424]	; (8003f18 <AlarmSetting+0x494>)
 8003d6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	4602      	mov	r2, r0
 8003d80:	701a      	strb	r2, [r3, #0]

		timeAlarm[i].time_in_sec = timeAlarm[i].gio * 3600 + timeAlarm[i].phut * 60;
 8003d82:	4965      	ldr	r1, [pc, #404]	; (8003f18 <AlarmSetting+0x494>)
 8003d84:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d88:	4613      	mov	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	461a      	mov	r2, r3
 8003d96:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003d9a:	fb03 f102 	mul.w	r1, r3, r2
 8003d9e:	485e      	ldr	r0, [pc, #376]	; (8003f18 <AlarmSetting+0x494>)
 8003da0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003da4:	4613      	mov	r3, r2
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	1a9b      	subs	r3, r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	4403      	add	r3, r0
 8003dae:	3301      	adds	r3, #1
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	4613      	mov	r3, r2
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	1a9b      	subs	r3, r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	4955      	ldr	r1, [pc, #340]	; (8003f18 <AlarmSetting+0x494>)
 8003dc2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	1a9b      	subs	r3, r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	330c      	adds	r3, #12
 8003dd2:	6018      	str	r0, [r3, #0]

		eep_write_word(timeAlarm[i].addr.gio, timeAlarm[i].gio);
 8003dd4:	4950      	ldr	r1, [pc, #320]	; (8003f18 <AlarmSetting+0x494>)
 8003dd6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003dda:	4613      	mov	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	1a9b      	subs	r3, r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	440b      	add	r3, r1
 8003de4:	3310      	adds	r3, #16
 8003de6:	8818      	ldrh	r0, [r3, #0]
 8003de8:	494b      	ldr	r1, [pc, #300]	; (8003f18 <AlarmSetting+0x494>)
 8003dea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003dee:	4613      	mov	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	1a9b      	subs	r3, r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	440b      	add	r3, r1
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	f001 fa33 	bl	8005268 <eep_write_word>
		eep_write_word(timeAlarm[i].addr.phut, timeAlarm[i].phut);
 8003e02:	4945      	ldr	r1, [pc, #276]	; (8003f18 <AlarmSetting+0x494>)
 8003e04:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e08:	4613      	mov	r3, r2
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	3312      	adds	r3, #18
 8003e14:	8818      	ldrh	r0, [r3, #0]
 8003e16:	4940      	ldr	r1, [pc, #256]	; (8003f18 <AlarmSetting+0x494>)
 8003e18:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	3301      	adds	r3, #1
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	f001 fa1b 	bl	8005268 <eep_write_word>
		eep_write_word(timeAlarm[i].addr.time, timeAlarm[i].time);
 8003e32:	4939      	ldr	r1, [pc, #228]	; (8003f18 <AlarmSetting+0x494>)
 8003e34:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e38:	4613      	mov	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	1a9b      	subs	r3, r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	3316      	adds	r3, #22
 8003e44:	8818      	ldrh	r0, [r3, #0]
 8003e46:	4934      	ldr	r1, [pc, #208]	; (8003f18 <AlarmSetting+0x494>)
 8003e48:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	3304      	adds	r3, #4
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	f001 fa03 	bl	8005268 <eep_write_word>
		eep_write_word(timeAlarm[i].addr.en, timeAlarm[i].en);
 8003e62:	492d      	ldr	r1, [pc, #180]	; (8003f18 <AlarmSetting+0x494>)
 8003e64:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e68:	4613      	mov	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	3318      	adds	r3, #24
 8003e74:	8818      	ldrh	r0, [r3, #0]
 8003e76:	4928      	ldr	r1, [pc, #160]	; (8003f18 <AlarmSetting+0x494>)
 8003e78:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	1a9b      	subs	r3, r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	440b      	add	r3, r1
 8003e86:	3303      	adds	r3, #3
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	f001 f9eb 	bl	8005268 <eep_write_word>

		printf("gio:%d phut:%d interval: %d state:%-> alarmStatus= %d \r\n", timeAlarm[i].gio, timeAlarm[i].phut, tempTime, timeAlarm[i].en,
 8003e92:	4921      	ldr	r1, [pc, #132]	; (8003f18 <AlarmSetting+0x494>)
 8003e94:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003e98:	4613      	mov	r3, r2
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	461d      	mov	r5, r3
 8003ea6:	491c      	ldr	r1, [pc, #112]	; (8003f18 <AlarmSetting+0x494>)
 8003ea8:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003eac:	4613      	mov	r3, r2
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	461e      	mov	r6, r3
 8003ebc:	6839      	ldr	r1, [r7, #0]
 8003ebe:	4816      	ldr	r0, [pc, #88]	; (8003f18 <AlarmSetting+0x494>)
 8003ec0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4403      	add	r3, r0
 8003ece:	3303      	adds	r3, #3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	461c      	mov	r4, r3
 8003ed4:	4810      	ldr	r0, [pc, #64]	; (8003f18 <AlarmSetting+0x494>)
 8003ed6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4403      	add	r3, r0
 8003ee4:	330c      	adds	r3, #12
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	9301      	str	r3, [sp, #4]
 8003eea:	9400      	str	r4, [sp, #0]
 8003eec:	460b      	mov	r3, r1
 8003eee:	4632      	mov	r2, r6
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	480b      	ldr	r0, [pc, #44]	; (8003f20 <AlarmSetting+0x49c>)
 8003ef4:	f006 f84a 	bl	8009f8c <iprintf>
	for (int i = 0; i < 10; i++)
 8003ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003efc:	3301      	adds	r3, #1
 8003efe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f06:	2b09      	cmp	r3, #9
 8003f08:	f77f aef8 	ble.w	8003cfc <AlarmSetting+0x278>
				timeAlarm[i].time_in_sec);
	}
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	37f4      	adds	r7, #244	; 0xf4
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20001234 	.word	0x20001234
 8003f1c:	0800eb18 	.word	0x0800eb18
 8003f20:	0800eb28 	.word	0x0800eb28

08003f24 <checkSensor>:



static void checkSensor(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
//				HAL_GPIO_WritePin(LAZE_GPIO_Port, LAZE_Pin, 1);
//				printf("sensor 3 on\n\r");
//				sendFrame("sensor3 on\n\r");
//			}
//		}
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr

08003f30 <UpdateStatus>:
 *  SENSOR2-  THUNG SON   -- sensor on 3  -> INPUT2
	SENSOR3-  MO CUA      -- sensor on 2  -> INPUT3
	SENSOR4 - DONG CUA    -- sensor on 1  -> INPUT4
 * */
static void UpdateStatus(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0

	// update sensor optic //
	if (HAL_GPIO_ReadPin(INPUT2_GPIO_Port, INPUT2_Pin))
 8003f34:	2102      	movs	r1, #2
 8003f36:	482a      	ldr	r0, [pc, #168]	; (8003fe0 <UpdateStatus+0xb0>)
 8003f38:	f001 feb6 	bl	8005ca8 <HAL_GPIO_ReadPin>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <UpdateStatus+0x26>
	{
		printf("update status INPUT2_GPIO_Port = 1 \n\r");
 8003f42:	4828      	ldr	r0, [pc, #160]	; (8003fe4 <UpdateStatus+0xb4>)
 8003f44:	f006 f822 	bl	8009f8c <iprintf>
		Sensor_Laze_State = STATE_SENSOR_OFF;
 8003f48:	4b27      	ldr	r3, [pc, #156]	; (8003fe8 <UpdateStatus+0xb8>)
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
		sendFrame("sensor3 off");
 8003f4e:	4827      	ldr	r0, [pc, #156]	; (8003fec <UpdateStatus+0xbc>)
 8003f50:	f000 fa82 	bl	8004458 <sendFrame>
 8003f54:	e008      	b.n	8003f68 <UpdateStatus+0x38>
	}
	else
	{
		printf("update status INPUT2_GPIO_Port = 0 \n\r");
 8003f56:	4826      	ldr	r0, [pc, #152]	; (8003ff0 <UpdateStatus+0xc0>)
 8003f58:	f006 f818 	bl	8009f8c <iprintf>
		Sensor_Laze_State = STATE_SENSOR_ON;
 8003f5c:	4b22      	ldr	r3, [pc, #136]	; (8003fe8 <UpdateStatus+0xb8>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]
		sendFrame("sensor3 on");
 8003f62:	4824      	ldr	r0, [pc, #144]	; (8003ff4 <UpdateStatus+0xc4>)
 8003f64:	f000 fa78 	bl	8004458 <sendFrame>
	}
	HAL_Delay(1);
 8003f68:	2001      	movs	r0, #1
 8003f6a:	f001 fa95 	bl	8005498 <HAL_Delay>

	// update sensor close door //
	if (HAL_GPIO_ReadPin(INPUT3_GPIO_Port, INPUT3_Pin))
 8003f6e:	2104      	movs	r1, #4
 8003f70:	481b      	ldr	r0, [pc, #108]	; (8003fe0 <UpdateStatus+0xb0>)
 8003f72:	f001 fe99 	bl	8005ca8 <HAL_GPIO_ReadPin>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d009      	beq.n	8003f90 <UpdateStatus+0x60>
	{
		printf("update status INPUT3_GPIO_Port = 1 \n\r");
 8003f7c:	481e      	ldr	r0, [pc, #120]	; (8003ff8 <UpdateStatus+0xc8>)
 8003f7e:	f006 f805 	bl	8009f8c <iprintf>
		Sensor_Door_Open_State = STATE_SENSOR_OFF;
 8003f82:	4b1e      	ldr	r3, [pc, #120]	; (8003ffc <UpdateStatus+0xcc>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
		sendFrame("sensor2 off");
 8003f88:	481d      	ldr	r0, [pc, #116]	; (8004000 <UpdateStatus+0xd0>)
 8003f8a:	f000 fa65 	bl	8004458 <sendFrame>
 8003f8e:	e008      	b.n	8003fa2 <UpdateStatus+0x72>
	}
	else
	{
		printf("update status INPUT3_GPIO_Port = 0 \n\r");
 8003f90:	481c      	ldr	r0, [pc, #112]	; (8004004 <UpdateStatus+0xd4>)
 8003f92:	f005 fffb 	bl	8009f8c <iprintf>
		Sensor_Door_Open_State = STATE_SENSOR_ON;
 8003f96:	4b19      	ldr	r3, [pc, #100]	; (8003ffc <UpdateStatus+0xcc>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]
		sendFrame("sensor2 on");
 8003f9c:	481a      	ldr	r0, [pc, #104]	; (8004008 <UpdateStatus+0xd8>)
 8003f9e:	f000 fa5b 	bl	8004458 <sendFrame>
	}

	HAL_Delay(1);
 8003fa2:	2001      	movs	r0, #1
 8003fa4:	f001 fa78 	bl	8005498 <HAL_Delay>
	// update sensor open door //
	if (HAL_GPIO_ReadPin(INPUT4_GPIO_Port, INPUT4_Pin))
 8003fa8:	2108      	movs	r1, #8
 8003faa:	480d      	ldr	r0, [pc, #52]	; (8003fe0 <UpdateStatus+0xb0>)
 8003fac:	f001 fe7c 	bl	8005ca8 <HAL_GPIO_ReadPin>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d009      	beq.n	8003fca <UpdateStatus+0x9a>
	{
		printf("update status INPUT4_GPIO_Port = 1 \n\r");
 8003fb6:	4815      	ldr	r0, [pc, #84]	; (800400c <UpdateStatus+0xdc>)
 8003fb8:	f005 ffe8 	bl	8009f8c <iprintf>
		Sensor_Door_Close_State = STATE_SENSOR_OFF;
 8003fbc:	4b14      	ldr	r3, [pc, #80]	; (8004010 <UpdateStatus+0xe0>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
		sendFrame("sensor1 off");
 8003fc2:	4814      	ldr	r0, [pc, #80]	; (8004014 <UpdateStatus+0xe4>)
 8003fc4:	f000 fa48 	bl	8004458 <sendFrame>
	{
		printf("update status INPUT4_GPIO_Port = 0 \n\r");
		Sensor_Door_Close_State = STATE_SENSOR_ON;
		sendFrame("sensor1 on");
	}
}
 8003fc8:	e008      	b.n	8003fdc <UpdateStatus+0xac>
		printf("update status INPUT4_GPIO_Port = 0 \n\r");
 8003fca:	4813      	ldr	r0, [pc, #76]	; (8004018 <UpdateStatus+0xe8>)
 8003fcc:	f005 ffde 	bl	8009f8c <iprintf>
		Sensor_Door_Close_State = STATE_SENSOR_ON;
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <UpdateStatus+0xe0>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
		sendFrame("sensor1 on");
 8003fd6:	4811      	ldr	r0, [pc, #68]	; (800401c <UpdateStatus+0xec>)
 8003fd8:	f000 fa3e 	bl	8004458 <sendFrame>
}
 8003fdc:	bf00      	nop
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40010800 	.word	0x40010800
 8003fe4:	0800eb64 	.word	0x0800eb64
 8003fe8:	2000000c 	.word	0x2000000c
 8003fec:	0800eb8c 	.word	0x0800eb8c
 8003ff0:	0800eb98 	.word	0x0800eb98
 8003ff4:	0800ebc0 	.word	0x0800ebc0
 8003ff8:	0800ebcc 	.word	0x0800ebcc
 8003ffc:	20000004 	.word	0x20000004
 8004000:	0800ebf4 	.word	0x0800ebf4
 8004004:	0800ec00 	.word	0x0800ec00
 8004008:	0800ec28 	.word	0x0800ec28
 800400c:	0800ec34 	.word	0x0800ec34
 8004010:	20000008 	.word	0x20000008
 8004014:	0800ec5c 	.word	0x0800ec5c
 8004018:	0800ec68 	.word	0x0800ec68
 800401c:	0800ec90 	.word	0x0800ec90

08004020 <pump_init>:
	SET(EN17_GPIO_Port, EN17_Pin);

}

void pump_init()
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
	bomMau[0].GPIOx     = PUL1_GPIO_Port;
 8004026:	4bb8      	ldr	r3, [pc, #736]	; (8004308 <pump_init+0x2e8>)
 8004028:	4ab8      	ldr	r2, [pc, #736]	; (800430c <pump_init+0x2ec>)
 800402a:	639a      	str	r2, [r3, #56]	; 0x38
	bomMau[0].GPIO_Pin  = PUL1_Pin;
 800402c:	4bb6      	ldr	r3, [pc, #728]	; (8004308 <pump_init+0x2e8>)
 800402e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004032:	879a      	strh	r2, [r3, #60]	; 0x3c

	bomMau[0].DIR_Port  = GPIOC;
 8004034:	4bb4      	ldr	r3, [pc, #720]	; (8004308 <pump_init+0x2e8>)
 8004036:	4ab5      	ldr	r2, [pc, #724]	; (800430c <pump_init+0x2ec>)
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
	bomMau[0].DIR_Pin   = GPIO_PIN_2;
 800403a:	4bb3      	ldr	r3, [pc, #716]	; (8004308 <pump_init+0x2e8>)
 800403c:	2204      	movs	r2, #4
 800403e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	bomMau[0].EN_Port   = EN1_GPIO_Port;
 8004042:	4bb1      	ldr	r3, [pc, #708]	; (8004308 <pump_init+0x2e8>)
 8004044:	4ab1      	ldr	r2, [pc, #708]	; (800430c <pump_init+0x2ec>)
 8004046:	649a      	str	r2, [r3, #72]	; 0x48
	bomMau[0].EN_Pin    = EN1_Pin;
 8004048:	4baf      	ldr	r3, [pc, #700]	; (8004308 <pump_init+0x2e8>)
 800404a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800404e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    /***************************************************************/

	bomMau[1].GPIOx     = PWM1_GPIO_Port;
 8004052:	4bad      	ldr	r3, [pc, #692]	; (8004308 <pump_init+0x2e8>)
 8004054:	4aae      	ldr	r2, [pc, #696]	; (8004310 <pump_init+0x2f0>)
 8004056:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	bomMau[1].GPIO_Pin  = PWM1_Pin;
 800405a:	4bab      	ldr	r3, [pc, #684]	; (8004308 <pump_init+0x2e8>)
 800405c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004060:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

	bomMau[1].DIR_Port  = DIR2_GPIO_Port;
 8004064:	4ba8      	ldr	r3, [pc, #672]	; (8004308 <pump_init+0x2e8>)
 8004066:	4aa9      	ldr	r2, [pc, #676]	; (800430c <pump_init+0x2ec>)
 8004068:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	bomMau[1].DIR_Pin   = DIR2_Pin;
 800406c:	4ba6      	ldr	r3, [pc, #664]	; (8004308 <pump_init+0x2e8>)
 800406e:	2280      	movs	r2, #128	; 0x80
 8004070:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94

	bomMau[1].EN_Port   = EN2_GPIO_Port;
 8004074:	4ba4      	ldr	r3, [pc, #656]	; (8004308 <pump_init+0x2e8>)
 8004076:	4aa5      	ldr	r2, [pc, #660]	; (800430c <pump_init+0x2ec>)
 8004078:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	bomMau[1].EN_Pin    = EN2_Pin;
 800407c:	4ba2      	ldr	r3, [pc, #648]	; (8004308 <pump_init+0x2e8>)
 800407e:	2240      	movs	r2, #64	; 0x40
 8004080:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c

	/**************************************************************/

	bomMau[2].GPIOx 	= PWM2_GPIO_Port;
 8004084:	4ba0      	ldr	r3, [pc, #640]	; (8004308 <pump_init+0x2e8>)
 8004086:	4aa3      	ldr	r2, [pc, #652]	; (8004314 <pump_init+0x2f4>)
 8004088:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	bomMau[2].GPIO_Pin 	= PWM2_Pin;
 800408c:	4b9e      	ldr	r3, [pc, #632]	; (8004308 <pump_init+0x2e8>)
 800408e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004092:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc

	bomMau[2].DIR_Port 	= DIR3_GPIO_Port;
 8004096:	4b9c      	ldr	r3, [pc, #624]	; (8004308 <pump_init+0x2e8>)
 8004098:	4a9d      	ldr	r2, [pc, #628]	; (8004310 <pump_init+0x2f0>)
 800409a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	bomMau[2].DIR_Pin 	= DIR3_Pin;
 800409e:	4b9a      	ldr	r3, [pc, #616]	; (8004308 <pump_init+0x2e8>)
 80040a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040a4:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4

	bomMau[2].EN_Port 	= EN3_GPIO_Port;
 80040a8:	4b97      	ldr	r3, [pc, #604]	; (8004308 <pump_init+0x2e8>)
 80040aa:	4a99      	ldr	r2, [pc, #612]	; (8004310 <pump_init+0x2f0>)
 80040ac:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	bomMau[2].EN_Pin 	= EN3_Pin;
 80040b0:	4b95      	ldr	r3, [pc, #596]	; (8004308 <pump_init+0x2e8>)
 80040b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040b6:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec

	/**************************************************************/
	bomMau[3].GPIOx     = PWM3_GPIO_Port;
 80040ba:	4b93      	ldr	r3, [pc, #588]	; (8004308 <pump_init+0x2e8>)
 80040bc:	4a95      	ldr	r2, [pc, #596]	; (8004314 <pump_init+0x2f4>)
 80040be:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	bomMau[3].GPIO_Pin  = PWM3_Pin;
 80040c2:	4b91      	ldr	r3, [pc, #580]	; (8004308 <pump_init+0x2e8>)
 80040c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040c8:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c

	bomMau[3].DIR_Port 	= DIR4_GPIO_Port;
 80040cc:	4b8e      	ldr	r3, [pc, #568]	; (8004308 <pump_init+0x2e8>)
 80040ce:	4a91      	ldr	r2, [pc, #580]	; (8004314 <pump_init+0x2f4>)
 80040d0:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	bomMau[3].DIR_Pin  	= DIR4_Pin;
 80040d4:	4b8c      	ldr	r3, [pc, #560]	; (8004308 <pump_init+0x2e8>)
 80040d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040da:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134

	bomMau[3].EN_Port  	= EN4_GPIO_Port;
 80040de:	4b8a      	ldr	r3, [pc, #552]	; (8004308 <pump_init+0x2e8>)
 80040e0:	4a8c      	ldr	r2, [pc, #560]	; (8004314 <pump_init+0x2f4>)
 80040e2:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	bomMau[3].EN_Pin   	= EN4_Pin;
 80040e6:	4b88      	ldr	r3, [pc, #544]	; (8004308 <pump_init+0x2e8>)
 80040e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040ec:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

    /**************************************************************/
	bomMau[4].GPIOx     = PWM4_GPIO_Port;
 80040f0:	4b85      	ldr	r3, [pc, #532]	; (8004308 <pump_init+0x2e8>)
 80040f2:	4a88      	ldr	r2, [pc, #544]	; (8004314 <pump_init+0x2f4>)
 80040f4:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	bomMau[4].GPIO_Pin  = PWM4_Pin;
 80040f8:	4b83      	ldr	r3, [pc, #524]	; (8004308 <pump_init+0x2e8>)
 80040fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040fe:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c

	bomMau[4].DIR_Port 	= DIR5_GPIO_Port;
 8004102:	4b81      	ldr	r3, [pc, #516]	; (8004308 <pump_init+0x2e8>)
 8004104:	4a83      	ldr	r2, [pc, #524]	; (8004314 <pump_init+0x2f4>)
 8004106:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	bomMau[4].DIR_Pin  	= DIR5_Pin;
 800410a:	4b7f      	ldr	r3, [pc, #508]	; (8004308 <pump_init+0x2e8>)
 800410c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004110:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184

	bomMau[4].EN_Port  	= EN5_GPIO_Port;
 8004114:	4b7c      	ldr	r3, [pc, #496]	; (8004308 <pump_init+0x2e8>)
 8004116:	4a7f      	ldr	r2, [pc, #508]	; (8004314 <pump_init+0x2f4>)
 8004118:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	bomMau[4].EN_Pin   	= EN5_Pin;
 800411c:	4b7a      	ldr	r3, [pc, #488]	; (8004308 <pump_init+0x2e8>)
 800411e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004122:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c

	/**************************************************************/
	bomMau[5].GPIOx     = PWM5_GPIO_Port;
 8004126:	4b78      	ldr	r3, [pc, #480]	; (8004308 <pump_init+0x2e8>)
 8004128:	4a7b      	ldr	r2, [pc, #492]	; (8004318 <pump_init+0x2f8>)
 800412a:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	bomMau[5].GPIO_Pin  = PWM5_Pin;
 800412e:	4b76      	ldr	r3, [pc, #472]	; (8004308 <pump_init+0x2e8>)
 8004130:	2202      	movs	r2, #2
 8004132:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc

	bomMau[5].DIR_Port  = DIR6_GPIO_Port;
 8004136:	4b74      	ldr	r3, [pc, #464]	; (8004308 <pump_init+0x2e8>)
 8004138:	4a76      	ldr	r2, [pc, #472]	; (8004314 <pump_init+0x2f4>)
 800413a:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	bomMau[5].DIR_Pin   = DIR6_Pin;
 800413e:	4b72      	ldr	r3, [pc, #456]	; (8004308 <pump_init+0x2e8>)
 8004140:	2280      	movs	r2, #128	; 0x80
 8004142:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4

    // edit pin5 to pin 6 -> fix error motor6 is hold GND -> motor so hot

	bomMau[5].EN_Port   = EN6_GPIO_Port;
 8004146:	4b70      	ldr	r3, [pc, #448]	; (8004308 <pump_init+0x2e8>)
 8004148:	4a73      	ldr	r2, [pc, #460]	; (8004318 <pump_init+0x2f8>)
 800414a:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	bomMau[5].EN_Pin    = EN6_Pin;
 800414e:	4b6e      	ldr	r3, [pc, #440]	; (8004308 <pump_init+0x2e8>)
 8004150:	2204      	movs	r2, #4
 8004152:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc

	/**************************************************************/
	bomMau[6].GPIOx     = PWM6_GPIO_Port;
 8004156:	4b6c      	ldr	r3, [pc, #432]	; (8004308 <pump_init+0x2e8>)
 8004158:	4a6c      	ldr	r2, [pc, #432]	; (800430c <pump_init+0x2ec>)
 800415a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	bomMau[6].GPIO_Pin  = PWM6_Pin;
 800415e:	4b6a      	ldr	r3, [pc, #424]	; (8004308 <pump_init+0x2e8>)
 8004160:	2210      	movs	r2, #16
 8004162:	f8a3 221c 	strh.w	r2, [r3, #540]	; 0x21c

	bomMau[6].DIR_Port  = DIR7_GPIO_Port;
 8004166:	4b68      	ldr	r3, [pc, #416]	; (8004308 <pump_init+0x2e8>)
 8004168:	4a6b      	ldr	r2, [pc, #428]	; (8004318 <pump_init+0x2f8>)
 800416a:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	bomMau[6].DIR_Pin   = DIR7_Pin;
 800416e:	4b66      	ldr	r3, [pc, #408]	; (8004308 <pump_init+0x2e8>)
 8004170:	2201      	movs	r2, #1
 8004172:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224

	bomMau[6].EN_Port   = EN7_GPIO_Port;
 8004176:	4b64      	ldr	r3, [pc, #400]	; (8004308 <pump_init+0x2e8>)
 8004178:	4a64      	ldr	r2, [pc, #400]	; (800430c <pump_init+0x2ec>)
 800417a:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	bomMau[6].EN_Pin    = EN7_Pin;
 800417e:	4b62      	ldr	r3, [pc, #392]	; (8004308 <pump_init+0x2e8>)
 8004180:	2220      	movs	r2, #32
 8004182:	f8a3 222c 	strh.w	r2, [r3, #556]	; 0x22c
	/**************************************************************/

	bomMau[7].GPIOx     = PWM7_GPIO_Port;
 8004186:	4b60      	ldr	r3, [pc, #384]	; (8004308 <pump_init+0x2e8>)
 8004188:	4a64      	ldr	r2, [pc, #400]	; (800431c <pump_init+0x2fc>)
 800418a:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
	bomMau[7].GPIO_Pin  = PWM7_Pin;
 800418e:	4b5e      	ldr	r3, [pc, #376]	; (8004308 <pump_init+0x2e8>)
 8004190:	2220      	movs	r2, #32
 8004192:	f8a3 226c 	strh.w	r2, [r3, #620]	; 0x26c

	bomMau[7].DIR_Port  = DIR8_GPIO_Port;
 8004196:	4b5c      	ldr	r3, [pc, #368]	; (8004308 <pump_init+0x2e8>)
 8004198:	4a60      	ldr	r2, [pc, #384]	; (800431c <pump_init+0x2fc>)
 800419a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
	bomMau[7].DIR_Pin   = DIR8_Pin;
 800419e:	4b5a      	ldr	r3, [pc, #360]	; (8004308 <pump_init+0x2e8>)
 80041a0:	2280      	movs	r2, #128	; 0x80
 80041a2:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274

	bomMau[7].EN_Port   = EN8_GPIO_Port;
 80041a6:	4b58      	ldr	r3, [pc, #352]	; (8004308 <pump_init+0x2e8>)
 80041a8:	4a5c      	ldr	r2, [pc, #368]	; (800431c <pump_init+0x2fc>)
 80041aa:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
	bomMau[7].EN_Pin    = EN8_Pin;
 80041ae:	4b56      	ldr	r3, [pc, #344]	; (8004308 <pump_init+0x2e8>)
 80041b0:	2240      	movs	r2, #64	; 0x40
 80041b2:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
	/**************************************************************/
	bomMau[8].GPIOx     = PWM8_GPIO_Port;
 80041b6:	4b54      	ldr	r3, [pc, #336]	; (8004308 <pump_init+0x2e8>)
 80041b8:	4a54      	ldr	r2, [pc, #336]	; (800430c <pump_init+0x2ec>)
 80041ba:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	bomMau[8].GPIO_Pin  = PWM8_Pin;
 80041be:	4b52      	ldr	r3, [pc, #328]	; (8004308 <pump_init+0x2e8>)
 80041c0:	2202      	movs	r2, #2
 80041c2:	f8a3 22bc 	strh.w	r2, [r3, #700]	; 0x2bc

	bomMau[8].DIR_Port  = DIR9_GPIO_Port;
 80041c6:	4b50      	ldr	r3, [pc, #320]	; (8004308 <pump_init+0x2e8>)
 80041c8:	4a50      	ldr	r2, [pc, #320]	; (800430c <pump_init+0x2ec>)
 80041ca:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
	bomMau[8].DIR_Pin   = DIR9_Pin;
 80041ce:	4b4e      	ldr	r3, [pc, #312]	; (8004308 <pump_init+0x2e8>)
 80041d0:	2208      	movs	r2, #8
 80041d2:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4

	bomMau[8].EN_Port   = EN9_GPIO_Port;
 80041d6:	4b4c      	ldr	r3, [pc, #304]	; (8004308 <pump_init+0x2e8>)
 80041d8:	4a4c      	ldr	r2, [pc, #304]	; (800430c <pump_init+0x2ec>)
 80041da:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
	bomMau[8].EN_Pin    = EN9_Pin;
 80041de:	4b4a      	ldr	r3, [pc, #296]	; (8004308 <pump_init+0x2e8>)
 80041e0:	2204      	movs	r2, #4
 80041e2:	f8a3 22cc 	strh.w	r2, [r3, #716]	; 0x2cc

	/**************************************************************/

	bomMau[9].GPIOx 	= PWM9_GPIO_Port;
 80041e6:	4b48      	ldr	r3, [pc, #288]	; (8004308 <pump_init+0x2e8>)
 80041e8:	4a4a      	ldr	r2, [pc, #296]	; (8004314 <pump_init+0x2f4>)
 80041ea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	bomMau[9].GPIO_Pin 	= PWM9_Pin;
 80041ee:	4b46      	ldr	r3, [pc, #280]	; (8004308 <pump_init+0x2e8>)
 80041f0:	2220      	movs	r2, #32
 80041f2:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c

	bomMau[9].DIR_Port  = DIR10_GPIO_Port;
 80041f6:	4b44      	ldr	r3, [pc, #272]	; (8004308 <pump_init+0x2e8>)
 80041f8:	4a44      	ldr	r2, [pc, #272]	; (800430c <pump_init+0x2ec>)
 80041fa:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	bomMau[9].DIR_Pin   = DIR10_Pin;
 80041fe:	4b42      	ldr	r3, [pc, #264]	; (8004308 <pump_init+0x2e8>)
 8004200:	2201      	movs	r2, #1
 8004202:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314

	bomMau[9].EN_Port   = EN10_GPIO_Port;
 8004206:	4b40      	ldr	r3, [pc, #256]	; (8004308 <pump_init+0x2e8>)
 8004208:	4a42      	ldr	r2, [pc, #264]	; (8004314 <pump_init+0x2f4>)
 800420a:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	bomMau[9].EN_Pin    = EN10_Pin;
 800420e:	4b3e      	ldr	r3, [pc, #248]	; (8004308 <pump_init+0x2e8>)
 8004210:	2240      	movs	r2, #64	; 0x40
 8004212:	f8a3 231c 	strh.w	r2, [r3, #796]	; 0x31c

	/**************************************************************/
	bomMau[10].GPIOx 	 = PWM10_GPIO_Port;
 8004216:	4b3c      	ldr	r3, [pc, #240]	; (8004308 <pump_init+0x2e8>)
 8004218:	4a3e      	ldr	r2, [pc, #248]	; (8004314 <pump_init+0x2f4>)
 800421a:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
	bomMau[10].GPIO_Pin  = PWM10_Pin;
 800421e:	4b3a      	ldr	r3, [pc, #232]	; (8004308 <pump_init+0x2e8>)
 8004220:	2204      	movs	r2, #4
 8004222:	f8a3 235c 	strh.w	r2, [r3, #860]	; 0x35c

	bomMau[10].DIR_Port  = DIR11_GPIO_Port;
 8004226:	4b38      	ldr	r3, [pc, #224]	; (8004308 <pump_init+0x2e8>)
 8004228:	4a3a      	ldr	r2, [pc, #232]	; (8004314 <pump_init+0x2f4>)
 800422a:	f8c3 2360 	str.w	r2, [r3, #864]	; 0x360
	bomMau[10].DIR_Pin   = DIR11_Pin;
 800422e:	4b36      	ldr	r3, [pc, #216]	; (8004308 <pump_init+0x2e8>)
 8004230:	2210      	movs	r2, #16
 8004232:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364

	bomMau[10].EN_Port   = EN11_GPIO_Port;
 8004236:	4b34      	ldr	r3, [pc, #208]	; (8004308 <pump_init+0x2e8>)
 8004238:	4a36      	ldr	r2, [pc, #216]	; (8004314 <pump_init+0x2f4>)
 800423a:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
	bomMau[10].EN_Pin    = EN11_Pin;
 800423e:	4b32      	ldr	r3, [pc, #200]	; (8004308 <pump_init+0x2e8>)
 8004240:	2208      	movs	r2, #8
 8004242:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c

	/*************************************************************/

	bomMau[11].GPIOx 	 = PWM11_GPIO_Port;
 8004246:	4b30      	ldr	r3, [pc, #192]	; (8004308 <pump_init+0x2e8>)
 8004248:	4a33      	ldr	r2, [pc, #204]	; (8004318 <pump_init+0x2f8>)
 800424a:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	bomMau[11].GPIO_Pin  = PWM11_Pin;
 800424e:	4b2e      	ldr	r3, [pc, #184]	; (8004308 <pump_init+0x2e8>)
 8004250:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004254:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac

	bomMau[11].DIR_Port  = DIR12_GPIO_Port;
 8004258:	4b2b      	ldr	r3, [pc, #172]	; (8004308 <pump_init+0x2e8>)
 800425a:	4a2e      	ldr	r2, [pc, #184]	; (8004314 <pump_init+0x2f4>)
 800425c:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
	bomMau[11].DIR_Pin   = DIR12_Pin;
 8004260:	4b29      	ldr	r3, [pc, #164]	; (8004308 <pump_init+0x2e8>)
 8004262:	2202      	movs	r2, #2
 8004264:	f8a3 23b4 	strh.w	r2, [r3, #948]	; 0x3b4

	bomMau[11].EN_Port   = EN12_GPIO_Port;
 8004268:	4b27      	ldr	r3, [pc, #156]	; (8004308 <pump_init+0x2e8>)
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <pump_init+0x2f4>)
 800426c:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
	bomMau[11].EN_Pin    = EN12_Pin;
 8004270:	4b25      	ldr	r3, [pc, #148]	; (8004308 <pump_init+0x2e8>)
 8004272:	2201      	movs	r2, #1
 8004274:	f8a3 23bc 	strh.w	r2, [r3, #956]	; 0x3bc
	/**********************************************************/

	bomMau[12].GPIOx 	 = PWM12_GPIO_Port;
 8004278:	4b23      	ldr	r3, [pc, #140]	; (8004308 <pump_init+0x2e8>)
 800427a:	4a27      	ldr	r2, [pc, #156]	; (8004318 <pump_init+0x2f8>)
 800427c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
	bomMau[12].GPIO_Pin  = PWM12_Pin;
 8004280:	4b21      	ldr	r3, [pc, #132]	; (8004308 <pump_init+0x2e8>)
 8004282:	2240      	movs	r2, #64	; 0x40
 8004284:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc

	bomMau[12].DIR_Port  = DIR13_GPIO_Port;
 8004288:	4b1f      	ldr	r3, [pc, #124]	; (8004308 <pump_init+0x2e8>)
 800428a:	4a23      	ldr	r2, [pc, #140]	; (8004318 <pump_init+0x2f8>)
 800428c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	bomMau[12].DIR_Pin   = DIR13_Pin;
 8004290:	4b1d      	ldr	r3, [pc, #116]	; (8004308 <pump_init+0x2e8>)
 8004292:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004296:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404

	bomMau[12].EN_Port   = EN13_GPIO_Port;
 800429a:	4b1b      	ldr	r3, [pc, #108]	; (8004308 <pump_init+0x2e8>)
 800429c:	4a1e      	ldr	r2, [pc, #120]	; (8004318 <pump_init+0x2f8>)
 800429e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	bomMau[12].EN_Pin    = EN13_Pin;
 80042a2:	4b19      	ldr	r3, [pc, #100]	; (8004308 <pump_init+0x2e8>)
 80042a4:	2280      	movs	r2, #128	; 0x80
 80042a6:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c

	/**********************************************************/
	bomMau[13].GPIOx 	 = PWM13_GPIO_Port;
 80042aa:	4b17      	ldr	r3, [pc, #92]	; (8004308 <pump_init+0x2e8>)
 80042ac:	4a1a      	ldr	r2, [pc, #104]	; (8004318 <pump_init+0x2f8>)
 80042ae:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
	bomMau[13].GPIO_Pin  = PWM13_Pin;
 80042b2:	4b15      	ldr	r3, [pc, #84]	; (8004308 <pump_init+0x2e8>)
 80042b4:	2208      	movs	r2, #8
 80042b6:	f8a3 244c 	strh.w	r2, [r3, #1100]	; 0x44c

	bomMau[13].DIR_Port  = DIR14_GPIO_Port;
 80042ba:	4b13      	ldr	r3, [pc, #76]	; (8004308 <pump_init+0x2e8>)
 80042bc:	4a16      	ldr	r2, [pc, #88]	; (8004318 <pump_init+0x2f8>)
 80042be:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450
	bomMau[13].DIR_Pin   = DIR14_Pin;
 80042c2:	4b11      	ldr	r3, [pc, #68]	; (8004308 <pump_init+0x2e8>)
 80042c4:	2220      	movs	r2, #32
 80042c6:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454

	bomMau[13].EN_Port   = EN14_GPIO_Port;
 80042ca:	4b0f      	ldr	r3, [pc, #60]	; (8004308 <pump_init+0x2e8>)
 80042cc:	4a12      	ldr	r2, [pc, #72]	; (8004318 <pump_init+0x2f8>)
 80042ce:	f8c3 2458 	str.w	r2, [r3, #1112]	; 0x458
	bomMau[13].EN_Pin    = EN14_Pin;
 80042d2:	4b0d      	ldr	r3, [pc, #52]	; (8004308 <pump_init+0x2e8>)
 80042d4:	2210      	movs	r2, #16
 80042d6:	f8a3 245c 	strh.w	r2, [r3, #1116]	; 0x45c

	/**********************************************************/
	bomMau[14].GPIOx 	 = PWM14_GPIO_Port;
 80042da:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <pump_init+0x2e8>)
 80042dc:	4a0c      	ldr	r2, [pc, #48]	; (8004310 <pump_init+0x2f0>)
 80042de:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
	bomMau[14].GPIO_Pin  = PWM14_Pin;
 80042e2:	4b09      	ldr	r3, [pc, #36]	; (8004308 <pump_init+0x2e8>)
 80042e4:	2220      	movs	r2, #32
 80042e6:	f8a3 249c 	strh.w	r2, [r3, #1180]	; 0x49c

	bomMau[14].DIR_Port  = DIR15_GPIO_Port;
 80042ea:	4b07      	ldr	r3, [pc, #28]	; (8004308 <pump_init+0x2e8>)
 80042ec:	4a08      	ldr	r2, [pc, #32]	; (8004310 <pump_init+0x2f0>)
 80042ee:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0
	bomMau[14].DIR_Pin   = DIR15_Pin;
 80042f2:	4b05      	ldr	r3, [pc, #20]	; (8004308 <pump_init+0x2e8>)
 80042f4:	2280      	movs	r2, #128	; 0x80
 80042f6:	f8a3 24a4 	strh.w	r2, [r3, #1188]	; 0x4a4

	bomMau[14].EN_Port   = EN15_GPIO_Port;
 80042fa:	4b03      	ldr	r3, [pc, #12]	; (8004308 <pump_init+0x2e8>)
 80042fc:	4a04      	ldr	r2, [pc, #16]	; (8004310 <pump_init+0x2f0>)
 80042fe:	f8c3 24a8 	str.w	r2, [r3, #1192]	; 0x4a8
	bomMau[14].EN_Pin    = EN15_Pin;
 8004302:	4b01      	ldr	r3, [pc, #4]	; (8004308 <pump_init+0x2e8>)
 8004304:	2240      	movs	r2, #64	; 0x40
 8004306:	e00b      	b.n	8004320 <pump_init+0x300>
 8004308:	20000d04 	.word	0x20000d04
 800430c:	40011000 	.word	0x40011000
 8004310:	40011400 	.word	0x40011400
 8004314:	40011800 	.word	0x40011800
 8004318:	40010c00 	.word	0x40010c00
 800431c:	40010800 	.word	0x40010800
 8004320:	f8a3 24ac 	strh.w	r2, [r3, #1196]	; 0x4ac

	/**********************************************************/
	bomMau[15].GPIOx 	 = PWM15_GPIO_Port;
 8004324:	4b35      	ldr	r3, [pc, #212]	; (80043fc <pump_init+0x3dc>)
 8004326:	4a36      	ldr	r2, [pc, #216]	; (8004400 <pump_init+0x3e0>)
 8004328:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
	bomMau[15].GPIO_Pin  = PWM15_Pin;
 800432c:	4b33      	ldr	r3, [pc, #204]	; (80043fc <pump_init+0x3dc>)
 800432e:	2204      	movs	r2, #4
 8004330:	f8a3 24ec 	strh.w	r2, [r3, #1260]	; 0x4ec

	bomMau[15].DIR_Port  = DIR16_GPIO_Port;
 8004334:	4b31      	ldr	r3, [pc, #196]	; (80043fc <pump_init+0x3dc>)
 8004336:	4a32      	ldr	r2, [pc, #200]	; (8004400 <pump_init+0x3e0>)
 8004338:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
	bomMau[15].DIR_Pin   = DIR16_Pin;
 800433c:	4b2f      	ldr	r3, [pc, #188]	; (80043fc <pump_init+0x3dc>)
 800433e:	2210      	movs	r2, #16
 8004340:	f8a3 24f4 	strh.w	r2, [r3, #1268]	; 0x4f4

	bomMau[15].EN_Port   = EN16_GPIO_Port;
 8004344:	4b2d      	ldr	r3, [pc, #180]	; (80043fc <pump_init+0x3dc>)
 8004346:	4a2e      	ldr	r2, [pc, #184]	; (8004400 <pump_init+0x3e0>)
 8004348:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
	bomMau[15].EN_Pin    = EN16_Pin;
 800434c:	4b2b      	ldr	r3, [pc, #172]	; (80043fc <pump_init+0x3dc>)
 800434e:	2208      	movs	r2, #8
 8004350:	f8a3 24fc 	strh.w	r2, [r3, #1276]	; 0x4fc


	////////////////////////////////////////////////////////////
	for(uint8_t i = 0; i < 16; i++)
 8004354:	2300      	movs	r3, #0
 8004356:	71fb      	strb	r3, [r7, #7]
 8004358:	e030      	b.n	80043bc <pump_init+0x39c>
	{
		// clear pin EN tp hold motor //
		SET(bomMau[i].EN_Port, bomMau[i].EN_Pin);
 800435a:	79fa      	ldrb	r2, [r7, #7]
 800435c:	4927      	ldr	r1, [pc, #156]	; (80043fc <pump_init+0x3dc>)
 800435e:	4613      	mov	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	440b      	add	r3, r1
 8004368:	3348      	adds	r3, #72	; 0x48
 800436a:	6818      	ldr	r0, [r3, #0]
 800436c:	79fa      	ldrb	r2, [r7, #7]
 800436e:	4923      	ldr	r1, [pc, #140]	; (80043fc <pump_init+0x3dc>)
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	440b      	add	r3, r1
 800437a:	334c      	adds	r3, #76	; 0x4c
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	b29b      	uxth	r3, r3
 8004380:	2201      	movs	r2, #1
 8004382:	4619      	mov	r1, r3
 8004384:	f001 fca7 	bl	8005cd6 <HAL_GPIO_WritePin>
		SET(bomMau[i].DIR_Port, bomMau[i].DIR_Pin);
 8004388:	79fa      	ldrb	r2, [r7, #7]
 800438a:	491c      	ldr	r1, [pc, #112]	; (80043fc <pump_init+0x3dc>)
 800438c:	4613      	mov	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	440b      	add	r3, r1
 8004396:	3340      	adds	r3, #64	; 0x40
 8004398:	6818      	ldr	r0, [r3, #0]
 800439a:	79fa      	ldrb	r2, [r7, #7]
 800439c:	4917      	ldr	r1, [pc, #92]	; (80043fc <pump_init+0x3dc>)
 800439e:	4613      	mov	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	440b      	add	r3, r1
 80043a8:	3344      	adds	r3, #68	; 0x44
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2201      	movs	r2, #1
 80043b0:	4619      	mov	r1, r3
 80043b2:	f001 fc90 	bl	8005cd6 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 16; i++)
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	3301      	adds	r3, #1
 80043ba:	71fb      	strb	r3, [r7, #7]
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	2b0f      	cmp	r3, #15
 80043c0:	d9cb      	bls.n	800435a <pump_init+0x33a>

	}
	CLEAR(bomMau[0].DIR_Port, bomMau[0].DIR_Pin);
 80043c2:	4b0e      	ldr	r3, [pc, #56]	; (80043fc <pump_init+0x3dc>)
 80043c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c6:	4a0d      	ldr	r2, [pc, #52]	; (80043fc <pump_init+0x3dc>)
 80043c8:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80043cc:	b291      	uxth	r1, r2
 80043ce:	2200      	movs	r2, #0
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 fc80 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN9_GPIO_Port, EN9_Pin, 1);
 80043d6:	2201      	movs	r2, #1
 80043d8:	2104      	movs	r1, #4
 80043da:	480a      	ldr	r0, [pc, #40]	; (8004404 <pump_init+0x3e4>)
 80043dc:	f001 fc7b 	bl	8005cd6 <HAL_GPIO_WritePin>
	setAlarm_RuaDauPhun(0);
 80043e0:	2000      	movs	r0, #0
 80043e2:	f000 ff21 	bl	8005228 <setAlarm_RuaDauPhun>

	// clear pin khuay //
	SET(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin);
 80043e6:	2201      	movs	r2, #1
 80043e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043ec:	4806      	ldr	r0, [pc, #24]	; (8004408 <pump_init+0x3e8>)
 80043ee:	f001 fc72 	bl	8005cd6 <HAL_GPIO_WritePin>

}
 80043f2:	bf00      	nop
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20000d04 	.word	0x20000d04
 8004400:	40011400 	.word	0x40011400
 8004404:	40011000 	.word	0x40011000
 8004408:	40010800 	.word	0x40010800

0800440c <speaker_efect>:

/**
 * test ok
 */
void speaker_efect()
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
	for (int i = 0; i < 2; i++)
 8004412:	2300      	movs	r3, #0
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	e014      	b.n	8004442 <speaker_efect+0x36>
	{
		HAL_GPIO_WritePin(SPEAKER_GPIO_Port, SPEAKER_Pin, 1);
 8004418:	2201      	movs	r2, #1
 800441a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800441e:	480d      	ldr	r0, [pc, #52]	; (8004454 <speaker_efect+0x48>)
 8004420:	f001 fc59 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8004424:	2064      	movs	r0, #100	; 0x64
 8004426:	f001 f837 	bl	8005498 <HAL_Delay>
		HAL_GPIO_WritePin(SPEAKER_GPIO_Port, SPEAKER_Pin, 0);
 800442a:	2200      	movs	r2, #0
 800442c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004430:	4808      	ldr	r0, [pc, #32]	; (8004454 <speaker_efect+0x48>)
 8004432:	f001 fc50 	bl	8005cd6 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8004436:	2064      	movs	r0, #100	; 0x64
 8004438:	f001 f82e 	bl	8005498 <HAL_Delay>
	for (int i = 0; i < 2; i++)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3301      	adds	r3, #1
 8004440:	607b      	str	r3, [r7, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b01      	cmp	r3, #1
 8004446:	dde7      	ble.n	8004418 <speaker_efect+0xc>
	}
}
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40010c00 	.word	0x40010c00

08004458 <sendFrame>:

/**
 * send frame with format to App for notify information
 */
void sendFrame(const char *fmt, ...)
{
 8004458:	b40f      	push	{r0, r1, r2, r3}
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
  static char buffer1[256];
  unsigned int len=0;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
  va_list args;
  va_start(args, fmt);
 8004464:	f107 031c 	add.w	r3, r7, #28
 8004468:	60bb      	str	r3, [r7, #8]
  vsnprintf(buffer1, sizeof(buffer1), fmt, args);
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004472:	4814      	ldr	r0, [pc, #80]	; (80044c4 <sendFrame+0x6c>)
 8004474:	f005 feba 	bl	800a1ec <vsniprintf>
  va_end(args);
  len=strlen(buffer1);
 8004478:	4812      	ldr	r0, [pc, #72]	; (80044c4 <sendFrame+0x6c>)
 800447a:	f7fb fed5 	bl	8000228 <strlen>
 800447e:	60f8      	str	r0, [r7, #12]

  char start[1]={'@'};
 8004480:	2340      	movs	r3, #64	; 0x40
 8004482:	713b      	strb	r3, [r7, #4]
  HAL_UART_Transmit(&UART_MAIN,  start,1,100);
 8004484:	1d39      	adds	r1, r7, #4
 8004486:	2364      	movs	r3, #100	; 0x64
 8004488:	2201      	movs	r2, #1
 800448a:	480f      	ldr	r0, [pc, #60]	; (80044c8 <sendFrame+0x70>)
 800448c:	f004 f828 	bl	80084e0 <HAL_UART_Transmit>
  HAL_UART_Transmit(&UART_MAIN,  buffer1,len,100);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	b29a      	uxth	r2, r3
 8004494:	2364      	movs	r3, #100	; 0x64
 8004496:	490b      	ldr	r1, [pc, #44]	; (80044c4 <sendFrame+0x6c>)
 8004498:	480b      	ldr	r0, [pc, #44]	; (80044c8 <sendFrame+0x70>)
 800449a:	f004 f821 	bl	80084e0 <HAL_UART_Transmit>
  char stop[1]={'#'};
 800449e:	2323      	movs	r3, #35	; 0x23
 80044a0:	703b      	strb	r3, [r7, #0]
  HAL_UART_Transmit(&UART_MAIN,  stop,1,100);
 80044a2:	4639      	mov	r1, r7
 80044a4:	2364      	movs	r3, #100	; 0x64
 80044a6:	2201      	movs	r2, #1
 80044a8:	4807      	ldr	r0, [pc, #28]	; (80044c8 <sendFrame+0x70>)
 80044aa:	f004 f819 	bl	80084e0 <HAL_UART_Transmit>

  ///
  printf("send_frame -> %s \r\n", fmt);
 80044ae:	69b9      	ldr	r1, [r7, #24]
 80044b0:	4806      	ldr	r0, [pc, #24]	; (80044cc <sendFrame+0x74>)
 80044b2:	f005 fd6b 	bl	8009f8c <iprintf>
}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80044c0:	b004      	add	sp, #16
 80044c2:	4770      	bx	lr
 80044c4:	2000134c 	.word	0x2000134c
 80044c8:	20000b28 	.word	0x20000b28
 80044cc:	0800ec9c 	.word	0x0800ec9c

080044d0 <check_dir_sleep_Colorpump>:
	}
	*/
}

void check_dir_sleep_Colorpump()
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	71fb      	strb	r3, [r7, #7]

    for(i = 0; i <16; i++)
 80044da:	2300      	movs	r3, #0
 80044dc:	71fb      	strb	r3, [r7, #7]
 80044de:	e03c      	b.n	800455a <check_dir_sleep_Colorpump+0x8a>
    {
    	// check DIR //
		if (bomMau[i].dir == THUAN)
 80044e0:	79fa      	ldrb	r2, [r7, #7]
 80044e2:	4922      	ldr	r1, [pc, #136]	; (800456c <check_dir_sleep_Colorpump+0x9c>)
 80044e4:	4613      	mov	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4413      	add	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	440b      	add	r3, r1
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d017      	beq.n	8004526 <check_dir_sleep_Colorpump+0x56>
			SET(bomMau[i].DIR_Port, bomMau[i].DIR_Pin);
 80044f6:	79fa      	ldrb	r2, [r7, #7]
 80044f8:	491c      	ldr	r1, [pc, #112]	; (800456c <check_dir_sleep_Colorpump+0x9c>)
 80044fa:	4613      	mov	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4413      	add	r3, r2
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	440b      	add	r3, r1
 8004504:	3340      	adds	r3, #64	; 0x40
 8004506:	6818      	ldr	r0, [r3, #0]
 8004508:	79fa      	ldrb	r2, [r7, #7]
 800450a:	4918      	ldr	r1, [pc, #96]	; (800456c <check_dir_sleep_Colorpump+0x9c>)
 800450c:	4613      	mov	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	440b      	add	r3, r1
 8004516:	3344      	adds	r3, #68	; 0x44
 8004518:	881b      	ldrh	r3, [r3, #0]
 800451a:	b29b      	uxth	r3, r3
 800451c:	2201      	movs	r2, #1
 800451e:	4619      	mov	r1, r3
 8004520:	f001 fbd9 	bl	8005cd6 <HAL_GPIO_WritePin>
 8004524:	e016      	b.n	8004554 <check_dir_sleep_Colorpump+0x84>
		else
			CLEAR(bomMau[i].DIR_Port, bomMau[i].DIR_Pin);
 8004526:	79fa      	ldrb	r2, [r7, #7]
 8004528:	4910      	ldr	r1, [pc, #64]	; (800456c <check_dir_sleep_Colorpump+0x9c>)
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	440b      	add	r3, r1
 8004534:	3340      	adds	r3, #64	; 0x40
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	79fa      	ldrb	r2, [r7, #7]
 800453a:	490c      	ldr	r1, [pc, #48]	; (800456c <check_dir_sleep_Colorpump+0x9c>)
 800453c:	4613      	mov	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4413      	add	r3, r2
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	440b      	add	r3, r1
 8004546:	3344      	adds	r3, #68	; 0x44
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	b29b      	uxth	r3, r3
 800454c:	2200      	movs	r2, #0
 800454e:	4619      	mov	r1, r3
 8004550:	f001 fbc1 	bl	8005cd6 <HAL_GPIO_WritePin>
    for(i = 0; i <16; i++)
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	3301      	adds	r3, #1
 8004558:	71fb      	strb	r3, [r7, #7]
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	2b0f      	cmp	r3, #15
 800455e:	d9bf      	bls.n	80044e0 <check_dir_sleep_Colorpump+0x10>
    }
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000d04 	.word	0x20000d04

08004570 <outputPwmColorPump>:
/*
 *  dieu khien xung bom mau */

void outputPwmColorPump(pump *pumpTemp, uint8_t index)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	460b      	mov	r3, r1
 800457a:	70fb      	strb	r3, [r7, #3]
	uint16_t slow = 5;
 800457c:	2305      	movs	r3, #5
 800457e:	81fb      	strh	r3, [r7, #14]

	if (pumpTemp->sleep != SLEEP)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	785b      	ldrb	r3, [r3, #1]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d05f      	beq.n	8004648 <outputPwmColorPump+0xd8>
	{
		pumpTemp->Counter_Ton++;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	631a      	str	r2, [r3, #48]	; 0x30
		if (pumpTemp->Counter_Ton > pumpTemp->Ton)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800459a:	4293      	cmp	r3, r2
 800459c:	d954      	bls.n	8004648 <outputPwmColorPump+0xd8>
		{
			pumpTemp->Counter_Ton = 0;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30

			if (pumpTemp->countHighSpeed < pumpTemp->pulseSetHighSpeed)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d210      	bcs.n	80045d2 <outputPwmColorPump+0x62>
			{
				pumpTemp->countHighSpeed++;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	1c5a      	adds	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	60da      	str	r2, [r3, #12]
				HAL_GPIO_TogglePin(pumpTemp->GPIOx, pumpTemp->GPIO_Pin);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f001 fb9e 	bl	8005d06 <HAL_GPIO_TogglePin>
				printf(".");
 80045ca:	202e      	movs	r0, #46	; 0x2e
 80045cc:	f005 fcf0 	bl	8009fb0 <putchar>
	else

	{
		//printf(" PAUSE \r\n");
	}
}
 80045d0:	e03a      	b.n	8004648 <outputPwmColorPump+0xd8>
				if (pumpTemp->countLowSpeed < pumpTemp->pulseSetLowSpeed)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691a      	ldr	r2, [r3, #16]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d21b      	bcs.n	8004616 <outputPwmColorPump+0xa6>
					if (pumpTemp->countDelay < slow)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	89fb      	ldrh	r3, [r7, #14]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d205      	bcs.n	80045f4 <outputPwmColorPump+0x84>
						pumpTemp->countDelay++;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	619a      	str	r2, [r3, #24]
}
 80045f2:	e029      	b.n	8004648 <outputPwmColorPump+0xd8>
						pumpTemp->countDelay = 0;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	619a      	str	r2, [r3, #24]
						pumpTemp->countLowSpeed++;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	611a      	str	r2, [r3, #16]
						HAL_GPIO_TogglePin(pumpTemp->GPIOx, pumpTemp->GPIO_Pin);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800460c:	4619      	mov	r1, r3
 800460e:	4610      	mov	r0, r2
 8004610:	f001 fb79 	bl	8005d06 <HAL_GPIO_TogglePin>
}
 8004614:	e018      	b.n	8004648 <outputPwmColorPump+0xd8>
					printf(" index: %d-------->STOP \r\n", index);
 8004616:	78fb      	ldrb	r3, [r7, #3]
 8004618:	4619      	mov	r1, r3
 800461a:	480d      	ldr	r0, [pc, #52]	; (8004650 <outputPwmColorPump+0xe0>)
 800461c:	f005 fcb6 	bl	8009f8c <iprintf>
					pumpTemp->sleep = SLEEP;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	705a      	strb	r2, [r3, #1]
					out(pumpTemp->GPIOx, pumpTemp->GPIO_Pin, 0);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800462e:	2200      	movs	r2, #0
 8004630:	4619      	mov	r1, r3
 8004632:	f001 fb50 	bl	8005cd6 <HAL_GPIO_WritePin>
					out(pumpTemp->EN_Port, pumpTemp->EN_Pin, 1); // disable motor//
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8004640:	2201      	movs	r2, #1
 8004642:	4619      	mov	r1, r3
 8004644:	f001 fb47 	bl	8005cd6 <HAL_GPIO_WritePin>
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	0800ecb0 	.word	0x0800ecb0

08004654 <calc_colorPulseOutput>:

/*
 * Tính toán số xung cần xuất ra để điều khiển bơm
 */
void calc_colorPulseOutput(pump *pumpTemp)
{
 8004654:	b590      	push	{r4, r7, lr}
 8004656:	b089      	sub	sp, #36	; 0x24
 8004658:	af04      	add	r7, sp, #16
 800465a:	6078      	str	r0, [r7, #4]
	uint32_t Nguyen		=	(uint32_t)    (pumpTemp->mililit);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	4618      	mov	r0, r3
 8004662:	f7fc fcaf 	bl	8000fc4 <__aeabi_f2uiz>
 8004666:	4603      	mov	r3, r0
 8004668:	60fb      	str	r3, [r7, #12]
	uint16_t boiSo01ml 	= 	(uint16_t) 	  (pumpTemp->mililit * 10)  % 10;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	4938      	ldr	r1, [pc, #224]	; (8004750 <calc_colorPulseOutput+0xfc>)
 8004670:	4618      	mov	r0, r3
 8004672:	f7fb fde1 	bl	8000238 <__aeabi_fmul>
 8004676:	4603      	mov	r3, r0
 8004678:	4618      	mov	r0, r3
 800467a:	f7fc fca3 	bl	8000fc4 <__aeabi_f2uiz>
 800467e:	4603      	mov	r3, r0
 8004680:	b29a      	uxth	r2, r3
 8004682:	4b34      	ldr	r3, [pc, #208]	; (8004754 <calc_colorPulseOutput+0x100>)
 8004684:	fba3 1302 	umull	r1, r3, r3, r2
 8004688:	08d9      	lsrs	r1, r3, #3
 800468a:	460b      	mov	r3, r1
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	817b      	strh	r3, [r7, #10]
	uint16_t boiSo001ml = 	(uint16_t) 	  (pumpTemp->mililit * 100) % 10;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	492f      	ldr	r1, [pc, #188]	; (8004758 <calc_colorPulseOutput+0x104>)
 800469c:	4618      	mov	r0, r3
 800469e:	f7fb fdcb 	bl	8000238 <__aeabi_fmul>
 80046a2:	4603      	mov	r3, r0
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fc fc8d 	bl	8000fc4 <__aeabi_f2uiz>
 80046aa:	4603      	mov	r3, r0
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	4b29      	ldr	r3, [pc, #164]	; (8004754 <calc_colorPulseOutput+0x100>)
 80046b0:	fba3 1302 	umull	r1, r3, r3, r2
 80046b4:	08d9      	lsrs	r1, r3, #3
 80046b6:	460b      	mov	r3, r1
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	813b      	strh	r3, [r7, #8]

	pumpTemp->pulseSetHighSpeed = (Nguyen * pumpTemp->pulse1ml)*2;  // double for toggle pulse //
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	fb02 f303 	mul.w	r3, r2, r3
 80046cc:	005a      	lsls	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	605a      	str	r2, [r3, #4]
	pumpTemp->pulseSetLowSpeed  = (boiSo01ml * pumpTemp->pulse01ml + boiSo001ml * pumpTemp->pulse001ml)*2;  // double for toggle pulse //
 80046d2:	897b      	ldrh	r3, [r7, #10]
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	6a12      	ldr	r2, [r2, #32]
 80046d8:	fb03 f202 	mul.w	r2, r3, r2
 80046dc:	893b      	ldrh	r3, [r7, #8]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80046e2:	fb01 f303 	mul.w	r3, r1, r3
 80046e6:	4413      	add	r3, r2
 80046e8:	005a      	lsls	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	609a      	str	r2, [r3, #8]

	///// 08-05-2024 //
	// > 1.0 -> total is high fulse //
	if(pumpTemp->pulseSetHighSpeed  > 0)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d009      	beq.n	800470a <calc_colorPulseOutput+0xb6>
	{
		pumpTemp->pulseSetHighSpeed = pumpTemp->pulseSetHighSpeed + pumpTemp->pulseSetLowSpeed;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	441a      	add	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	605a      	str	r2, [r3, #4]
		pumpTemp->pulseSetLowSpeed= 0;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	609a      	str	r2, [r3, #8]
	}
	else;

	pumpTemp->countHighSpeed = 0;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	60da      	str	r2, [r3, #12]
	pumpTemp->countLowSpeed  = 0;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	611a      	str	r2, [r3, #16]

	printf("CALC: 1ml=%u, 01ml=%u, 001ml=%u --> Fulse->1ml: %u - 01ml: %u - 001ml: %u \r\n", Nguyen, boiSo01ml, boiSo001ml, pumpTemp->pulse1ml, pumpTemp->pulse01ml , pumpTemp->pulse001ml);
 8004716:	8978      	ldrh	r0, [r7, #10]
 8004718:	893c      	ldrh	r4, [r7, #8]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6a12      	ldr	r2, [r2, #32]
 8004722:	6879      	ldr	r1, [r7, #4]
 8004724:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8004726:	9102      	str	r1, [sp, #8]
 8004728:	9201      	str	r2, [sp, #4]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	4623      	mov	r3, r4
 800472e:	4602      	mov	r2, r0
 8004730:	68f9      	ldr	r1, [r7, #12]
 8004732:	480a      	ldr	r0, [pc, #40]	; (800475c <calc_colorPulseOutput+0x108>)
 8004734:	f005 fc2a 	bl	8009f8c <iprintf>
	printf("CALC: pulseHighSpeed=%u, pulseLowSpeed=%u \r\n", pumpTemp->pulseSetHighSpeed, pumpTemp->pulseSetLowSpeed);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	461a      	mov	r2, r3
 8004742:	4807      	ldr	r0, [pc, #28]	; (8004760 <calc_colorPulseOutput+0x10c>)
 8004744:	f005 fc22 	bl	8009f8c <iprintf>
}
 8004748:	bf00      	nop
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	bd90      	pop	{r4, r7, pc}
 8004750:	41200000 	.word	0x41200000
 8004754:	cccccccd 	.word	0xcccccccd
 8004758:	42c80000 	.word	0x42c80000
 800475c:	0800eccc 	.word	0x0800eccc
 8004760:	0800ed1c 	.word	0x0800ed1c

08004764 <pump_pwm_handle>:

// 1 cycles = 50us //
void pump_pwm_handle()
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 16; i++)
 800476a:	2300      	movs	r3, #0
 800476c:	71fb      	strb	r3, [r7, #7]
 800476e:	e00e      	b.n	800478e <pump_pwm_handle+0x2a>
	{
		outputPwmColorPump(&bomMau[i], i);
 8004770:	79fa      	ldrb	r2, [r7, #7]
 8004772:	4613      	mov	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4413      	add	r3, r2
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	4a09      	ldr	r2, [pc, #36]	; (80047a0 <pump_pwm_handle+0x3c>)
 800477c:	4413      	add	r3, r2
 800477e:	79fa      	ldrb	r2, [r7, #7]
 8004780:	4611      	mov	r1, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff fef4 	bl	8004570 <outputPwmColorPump>
	for (uint8_t i = 0; i < 16; i++)
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	3301      	adds	r3, #1
 800478c:	71fb      	strb	r3, [r7, #7]
 800478e:	79fb      	ldrb	r3, [r7, #7]
 8004790:	2b0f      	cmp	r3, #15
 8004792:	d9ed      	bls.n	8004770 <pump_pwm_handle+0xc>
	}
	check_dir_sleep_Colorpump();
 8004794:	f7ff fe9c 	bl	80044d0 <check_dir_sleep_Colorpump>
}
 8004798:	bf00      	nop
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	20000d04 	.word	0x20000d04

080047a4 <pump_tron_handle>:

void pump_tron_handle()
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(PUL_ALL_16_GPIO_Port, PUL_ALL_16_Pin);
 80047a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047ac:	4802      	ldr	r0, [pc, #8]	; (80047b8 <pump_tron_handle+0x14>)
 80047ae:	f001 faaa 	bl	8005d06 <HAL_GPIO_TogglePin>
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40011000 	.word	0x40011000

080047bc <AlarmTask>:

}


void AlarmTask()
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af02      	add	r7, sp, #8
	static uint32_t tick_1s = 0;
	static int last_min = 0;
	RTC_TimeTypeDef gTime;
	if (HAL_GetTick() - tick_1s > 1000)
 80047c2:	f000 fe5f 	bl	8005484 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	4b2b      	ldr	r3, [pc, #172]	; (8004878 <AlarmTask+0xbc>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047d2:	d94d      	bls.n	8004870 <AlarmTask+0xb4>
	{
		tick_1s = HAL_GetTick();
 80047d4:	f000 fe56 	bl	8005484 <HAL_GetTick>
 80047d8:	4603      	mov	r3, r0
 80047da:	4a27      	ldr	r2, [pc, #156]	; (8004878 <AlarmTask+0xbc>)
 80047dc:	6013      	str	r3, [r2, #0]

		timeNow.time_in_sec++;
 80047de:	4b27      	ldr	r3, [pc, #156]	; (800487c <AlarmTask+0xc0>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	3301      	adds	r3, #1
 80047e4:	4a25      	ldr	r2, [pc, #148]	; (800487c <AlarmTask+0xc0>)
 80047e6:	60d3      	str	r3, [r2, #12]
		checkAlarm();
 80047e8:	f000 f908 	bl	80049fc <checkAlarm>
		checkRuaDauPhun();
 80047ec:	f000 f88a 	bl	8004904 <checkRuaDauPhun>

		int _hour = (timeNow.time_in_sec / 3600);
 80047f0:	4b22      	ldr	r3, [pc, #136]	; (800487c <AlarmTask+0xc0>)
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	4a22      	ldr	r2, [pc, #136]	; (8004880 <AlarmTask+0xc4>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	0adb      	lsrs	r3, r3, #11
 80047fc:	60fb      	str	r3, [r7, #12]
		int _min = (timeNow.time_in_sec / 60) % 60;
 80047fe:	4b1f      	ldr	r3, [pc, #124]	; (800487c <AlarmTask+0xc0>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	4a20      	ldr	r2, [pc, #128]	; (8004884 <AlarmTask+0xc8>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	0959      	lsrs	r1, r3, #5
 800480a:	4b1e      	ldr	r3, [pc, #120]	; (8004884 <AlarmTask+0xc8>)
 800480c:	fba3 2301 	umull	r2, r3, r3, r1
 8004810:	095a      	lsrs	r2, r3, #5
 8004812:	4613      	mov	r3, r2
 8004814:	011b      	lsls	r3, r3, #4
 8004816:	1a9b      	subs	r3, r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	1aca      	subs	r2, r1, r3
 800481c:	60ba      	str	r2, [r7, #8]
		int _sec = (timeNow.time_in_sec % 60);
 800481e:	4b17      	ldr	r3, [pc, #92]	; (800487c <AlarmTask+0xc0>)
 8004820:	68d9      	ldr	r1, [r3, #12]
 8004822:	4b18      	ldr	r3, [pc, #96]	; (8004884 <AlarmTask+0xc8>)
 8004824:	fba3 2301 	umull	r2, r3, r3, r1
 8004828:	095a      	lsrs	r2, r3, #5
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	1aca      	subs	r2, r1, r3
 8004834:	607a      	str	r2, [r7, #4]

		//printf("time now_in sec: %d-> %02d:%02d:%02d \n\r",timeNow.time_in_sec, _hour, _min, _sec);
		if (_hour == 24 && _min == 0 && _sec == 0)  // reset for newday //
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b18      	cmp	r3, #24
 800483a:	d108      	bne.n	800484e <AlarmTask+0x92>
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d105      	bne.n	800484e <AlarmTask+0x92>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d102      	bne.n	800484e <AlarmTask+0x92>
			timeNow.time_in_sec = 0;
 8004848:	4b0c      	ldr	r3, [pc, #48]	; (800487c <AlarmTask+0xc0>)
 800484a:	2200      	movs	r2, #0
 800484c:	60da      	str	r2, [r3, #12]

		if (last_min != _min)
 800484e:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <AlarmTask+0xcc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	429a      	cmp	r2, r3
 8004856:	d00b      	beq.n	8004870 <AlarmTask+0xb4>
		{
			last_min = _min;
 8004858:	4a0b      	ldr	r2, [pc, #44]	; (8004888 <AlarmTask+0xcc>)
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6013      	str	r3, [r2, #0]
			printf("time now_in sec: %d-> %02d:%02d:%02d \n\r", timeNow.time_in_sec, _hour, _min, _sec);
 800485e:	4b07      	ldr	r3, [pc, #28]	; (800487c <AlarmTask+0xc0>)
 8004860:	68d9      	ldr	r1, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	4808      	ldr	r0, [pc, #32]	; (800488c <AlarmTask+0xd0>)
 800486c:	f005 fb8e 	bl	8009f8c <iprintf>
		}
	}
	else;

}
 8004870:	bf00      	nop
 8004872:	3710      	adds	r7, #16
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	2000144c 	.word	0x2000144c
 800487c:	20001218 	.word	0x20001218
 8004880:	91a2b3c5 	.word	0x91a2b3c5
 8004884:	88888889 	.word	0x88888889
 8004888:	20001450 	.word	0x20001450
 800488c:	0800ed4c 	.word	0x0800ed4c

08004890 <AlarmOff>:
{
   return;
}

void AlarmOff(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 10; i++)
 8004896:	2300      	movs	r3, #0
 8004898:	71fb      	strb	r3, [r7, #7]
 800489a:	e00c      	b.n	80048b6 <AlarmOff+0x26>
	{
		timeAlarm[i].en = 0;
 800489c:	79fa      	ldrb	r2, [r7, #7]
 800489e:	4914      	ldr	r1, [pc, #80]	; (80048f0 <AlarmOff+0x60>)
 80048a0:	4613      	mov	r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	3303      	adds	r3, #3
 80048ac:	2200      	movs	r2, #0
 80048ae:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 10; i++)
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	3301      	adds	r3, #1
 80048b4:	71fb      	strb	r3, [r7, #7]
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	2b09      	cmp	r3, #9
 80048ba:	d9ef      	bls.n	800489c <AlarmOff+0xc>
	}
	DISABLE_TIMER_TRON;
 80048bc:	4b0d      	ldr	r3, [pc, #52]	; (80048f4 <AlarmOff+0x64>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	490c      	ldr	r1, [pc, #48]	; (80048f4 <AlarmOff+0x64>)
 80048c2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80048c6:	4013      	ands	r3, r2
 80048c8:	600b      	str	r3, [r1, #0]
 80048ca:	480b      	ldr	r0, [pc, #44]	; (80048f8 <AlarmOff+0x68>)
 80048cc:	f003 fa08 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 1);
 80048d0:	2201      	movs	r2, #1
 80048d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048d6:	4809      	ldr	r0, [pc, #36]	; (80048fc <AlarmOff+0x6c>)
 80048d8:	f001 f9fd 	bl	8005cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 80048dc:	2200      	movs	r2, #0
 80048de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80048e2:	4807      	ldr	r0, [pc, #28]	; (8004900 <AlarmOff+0x70>)
 80048e4:	f001 f9f7 	bl	8005cd6 <HAL_GPIO_WritePin>
}
 80048e8:	bf00      	nop
 80048ea:	3708      	adds	r7, #8
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	20001234 	.word	0x20001234
 80048f4:	40001000 	.word	0x40001000
 80048f8:	20000ae0 	.word	0x20000ae0
 80048fc:	40010800 	.word	0x40010800
 8004900:	40011000 	.word	0x40011000

08004904 <checkRuaDauPhun>:

extern void ruaDauPhun();

void checkRuaDauPhun()
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
	static uint8_t en_timer[10] = {0};
		uint8_t total_state = 0;
 800490a:	2300      	movs	r3, #0
 800490c:	71fb      	strb	r3, [r7, #7]
		//uint8_t last_en_timer[10] = {0};
		static uint8_t startTimer = 0;

		for(int i=0; i<10; i++)
 800490e:	2300      	movs	r3, #0
 8004910:	603b      	str	r3, [r7, #0]
 8004912:	e04d      	b.n	80049b0 <checkRuaDauPhun+0xac>
		{
			if(timeAlarm[i].en == 2)  // == 2  is rua dau phun //
 8004914:	4933      	ldr	r1, [pc, #204]	; (80049e4 <checkRuaDauPhun+0xe0>)
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	4613      	mov	r3, r2
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	1a9b      	subs	r3, r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	440b      	add	r3, r1
 8004922:	3303      	adds	r3, #3
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d133      	bne.n	8004992 <checkRuaDauPhun+0x8e>
			{
				if(timeAlarm[i].time_in_sec < timeNow.time_in_sec && timeAlarm[i].time_in_sec + 2 > timeNow.time_in_sec)
 800492a:	492e      	ldr	r1, [pc, #184]	; (80049e4 <checkRuaDauPhun+0xe0>)
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	4613      	mov	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	330c      	adds	r3, #12
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	4b2a      	ldr	r3, [pc, #168]	; (80049e8 <checkRuaDauPhun+0xe4>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	429a      	cmp	r2, r3
 8004942:	d219      	bcs.n	8004978 <checkRuaDauPhun+0x74>
 8004944:	4927      	ldr	r1, [pc, #156]	; (80049e4 <checkRuaDauPhun+0xe0>)
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	4613      	mov	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	330c      	adds	r3, #12
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	1c9a      	adds	r2, r3, #2
 8004958:	4b23      	ldr	r3, [pc, #140]	; (80049e8 <checkRuaDauPhun+0xe4>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	429a      	cmp	r2, r3
 800495e:	d90b      	bls.n	8004978 <checkRuaDauPhun+0x74>
				{
					en_timer[i] = 1;
 8004960:	4a22      	ldr	r2, [pc, #136]	; (80049ec <checkRuaDauPhun+0xe8>)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	4413      	add	r3, r2
 8004966:	2201      	movs	r2, #1
 8004968:	701a      	strb	r2, [r3, #0]
					printf("[ALARM_RUA_DAU_PHUN------>] \r\n");
 800496a:	4821      	ldr	r0, [pc, #132]	; (80049f0 <checkRuaDauPhun+0xec>)
 800496c:	f005 fb7c 	bl	800a068 <puts>
					ruaDauPhun_Alarm = 1;
 8004970:	4b20      	ldr	r3, [pc, #128]	; (80049f4 <checkRuaDauPhun+0xf0>)
 8004972:	2201      	movs	r2, #1
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	e004      	b.n	8004982 <checkRuaDauPhun+0x7e>
				}
				else
				{
					en_timer[i] = 0;
 8004978:	4a1c      	ldr	r2, [pc, #112]	; (80049ec <checkRuaDauPhun+0xe8>)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	4413      	add	r3, r2
 800497e:	2200      	movs	r2, #0
 8004980:	701a      	strb	r2, [r3, #0]
				}
				total_state +=en_timer[i];
 8004982:	4a1a      	ldr	r2, [pc, #104]	; (80049ec <checkRuaDauPhun+0xe8>)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	4413      	add	r3, r2
 8004988:	781a      	ldrb	r2, [r3, #0]
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	4413      	add	r3, r2
 800498e:	71fb      	strb	r3, [r7, #7]
 8004990:	e004      	b.n	800499c <checkRuaDauPhun+0x98>
			}
			else
			{
				en_timer[i] = 0;
 8004992:	4a16      	ldr	r2, [pc, #88]	; (80049ec <checkRuaDauPhun+0xe8>)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	4413      	add	r3, r2
 8004998:	2200      	movs	r2, #0
 800499a:	701a      	strb	r2, [r3, #0]
			}
			total_state += en_timer[i];
 800499c:	4a13      	ldr	r2, [pc, #76]	; (80049ec <checkRuaDauPhun+0xe8>)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	4413      	add	r3, r2
 80049a2:	781a      	ldrb	r2, [r3, #0]
 80049a4:	79fb      	ldrb	r3, [r7, #7]
 80049a6:	4413      	add	r3, r2
 80049a8:	71fb      	strb	r3, [r7, #7]
		for(int i=0; i<10; i++)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	3301      	adds	r3, #1
 80049ae:	603b      	str	r3, [r7, #0]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b09      	cmp	r3, #9
 80049b4:	ddae      	ble.n	8004914 <checkRuaDauPhun+0x10>
		}


	    if(total_state > 0 && startTimer == 0)
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d007      	beq.n	80049cc <checkRuaDauPhun+0xc8>
 80049bc:	4b0e      	ldr	r3, [pc, #56]	; (80049f8 <checkRuaDauPhun+0xf4>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d103      	bne.n	80049cc <checkRuaDauPhun+0xc8>
	    {
	    	startTimer = 1;
 80049c4:	4b0c      	ldr	r3, [pc, #48]	; (80049f8 <checkRuaDauPhun+0xf4>)
 80049c6:	2201      	movs	r2, #1
 80049c8:	701a      	strb	r2, [r3, #0]
 80049ca:	e005      	b.n	80049d8 <checkRuaDauPhun+0xd4>
	    }
	    else if(total_state == 0)
 80049cc:	79fb      	ldrb	r3, [r7, #7]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d102      	bne.n	80049d8 <checkRuaDauPhun+0xd4>
	    {
	    	startTimer = 0;
 80049d2:	4b09      	ldr	r3, [pc, #36]	; (80049f8 <checkRuaDauPhun+0xf4>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	701a      	strb	r2, [r3, #0]
	    }
	    else;
		total_state= 0;
 80049d8:	2300      	movs	r3, #0
 80049da:	71fb      	strb	r3, [r7, #7]
}
 80049dc:	bf00      	nop
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20001234 	.word	0x20001234
 80049e8:	20001218 	.word	0x20001218
 80049ec:	20001454 	.word	0x20001454
 80049f0:	0800ed74 	.word	0x0800ed74
 80049f4:	2000023a 	.word	0x2000023a
 80049f8:	2000145e 	.word	0x2000145e

080049fc <checkAlarm>:
 *  timeAlarm[i].time =  thơi gian khuay mau
 *
 * */

void checkAlarm()  // check alarm khuay mau //
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
	static uint8_t en_timer[10] = {0};
	uint8_t  total_state = 0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	71fb      	strb	r3, [r7, #7]
	static uint8_t startTimer = 0;

	// if khuay  == OFF, return //
	if(Khuay_Alarm == OFF)
 8004a06:	4b55      	ldr	r3, [pc, #340]	; (8004b5c <checkAlarm+0x160>)
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d103      	bne.n	8004a18 <checkAlarm+0x1c>
	{
		printf(" alarm khuay off \n\r");
 8004a10:	4853      	ldr	r0, [pc, #332]	; (8004b60 <checkAlarm+0x164>)
 8004a12:	f005 fabb 	bl	8009f8c <iprintf>
		return;  // break if khuay is OFF
 8004a16:	e09d      	b.n	8004b54 <checkAlarm+0x158>
	}

	for (uint8_t i = 0; i < 10; i++)
 8004a18:	2300      	movs	r3, #0
 8004a1a:	71bb      	strb	r3, [r7, #6]
 8004a1c:	e05c      	b.n	8004ad8 <checkAlarm+0xdc>
	{
		if(timeAlarm[i].en == 1)  // == 1  khuay //
 8004a1e:	79ba      	ldrb	r2, [r7, #6]
 8004a20:	4950      	ldr	r1, [pc, #320]	; (8004b64 <checkAlarm+0x168>)
 8004a22:	4613      	mov	r3, r2
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	3303      	adds	r3, #3
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d144      	bne.n	8004abe <checkAlarm+0xc2>
		{
			if(timeAlarm[i].time_in_sec < timeNow.time_in_sec && timeAlarm[i].time_in_sec + timeAlarm[i].time*60 > timeNow.time_in_sec)
 8004a34:	79ba      	ldrb	r2, [r7, #6]
 8004a36:	494b      	ldr	r1, [pc, #300]	; (8004b64 <checkAlarm+0x168>)
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	1a9b      	subs	r3, r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	330c      	adds	r3, #12
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	4b48      	ldr	r3, [pc, #288]	; (8004b68 <checkAlarm+0x16c>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d22c      	bcs.n	8004aa8 <checkAlarm+0xac>
 8004a4e:	79ba      	ldrb	r2, [r7, #6]
 8004a50:	4944      	ldr	r1, [pc, #272]	; (8004b64 <checkAlarm+0x168>)
 8004a52:	4613      	mov	r3, r2
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	1a9b      	subs	r3, r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	330c      	adds	r3, #12
 8004a5e:	6819      	ldr	r1, [r3, #0]
 8004a60:	79ba      	ldrb	r2, [r7, #6]
 8004a62:	4840      	ldr	r0, [pc, #256]	; (8004b64 <checkAlarm+0x168>)
 8004a64:	4613      	mov	r3, r2
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	1a9b      	subs	r3, r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4403      	add	r3, r0
 8004a6e:	3304      	adds	r3, #4
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	4613      	mov	r3, r2
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	18ca      	adds	r2, r1, r3
 8004a7e:	4b3a      	ldr	r3, [pc, #232]	; (8004b68 <checkAlarm+0x16c>)
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d910      	bls.n	8004aa8 <checkAlarm+0xac>
			{
				en_timer[i] = 1;
 8004a86:	79bb      	ldrb	r3, [r7, #6]
 8004a88:	4a38      	ldr	r2, [pc, #224]	; (8004b6c <checkAlarm+0x170>)
 8004a8a:	2101      	movs	r1, #1
 8004a8c:	54d1      	strb	r1, [r2, r3]
				//printf(" alarm ---\n\r");
				HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 0);
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a94:	4836      	ldr	r0, [pc, #216]	; (8004b70 <checkAlarm+0x174>)
 8004a96:	f001 f91e 	bl	8005cd6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004aa0:	4834      	ldr	r0, [pc, #208]	; (8004b74 <checkAlarm+0x178>)
 8004aa2:	f001 f918 	bl	8005cd6 <HAL_GPIO_WritePin>
 8004aa6:	e003      	b.n	8004ab0 <checkAlarm+0xb4>
			}
			else
			{
				en_timer[i] = 0;
 8004aa8:	79bb      	ldrb	r3, [r7, #6]
 8004aaa:	4a30      	ldr	r2, [pc, #192]	; (8004b6c <checkAlarm+0x170>)
 8004aac:	2100      	movs	r1, #0
 8004aae:	54d1      	strb	r1, [r2, r3]
			}
			total_state +=en_timer[i];
 8004ab0:	79bb      	ldrb	r3, [r7, #6]
 8004ab2:	4a2e      	ldr	r2, [pc, #184]	; (8004b6c <checkAlarm+0x170>)
 8004ab4:	5cd2      	ldrb	r2, [r2, r3]
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	4413      	add	r3, r2
 8004aba:	71fb      	strb	r3, [r7, #7]
 8004abc:	e003      	b.n	8004ac6 <checkAlarm+0xca>
		}
		else
		{
			en_timer[i] = 0;
 8004abe:	79bb      	ldrb	r3, [r7, #6]
 8004ac0:	4a2a      	ldr	r2, [pc, #168]	; (8004b6c <checkAlarm+0x170>)
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	54d1      	strb	r1, [r2, r3]
		}
		total_state += en_timer[i];
 8004ac6:	79bb      	ldrb	r3, [r7, #6]
 8004ac8:	4a28      	ldr	r2, [pc, #160]	; (8004b6c <checkAlarm+0x170>)
 8004aca:	5cd2      	ldrb	r2, [r2, r3]
 8004acc:	79fb      	ldrb	r3, [r7, #7]
 8004ace:	4413      	add	r3, r2
 8004ad0:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 10; i++)
 8004ad2:	79bb      	ldrb	r3, [r7, #6]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	71bb      	strb	r3, [r7, #6]
 8004ad8:	79bb      	ldrb	r3, [r7, #6]
 8004ada:	2b09      	cmp	r3, #9
 8004adc:	d99f      	bls.n	8004a1e <checkAlarm+0x22>
	}


    if(total_state > 0 && startTimer == 0)
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d013      	beq.n	8004b0c <checkAlarm+0x110>
 8004ae4:	4b24      	ldr	r3, [pc, #144]	; (8004b78 <checkAlarm+0x17c>)
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10f      	bne.n	8004b0c <checkAlarm+0x110>
    {
    	startTimer = 1;
 8004aec:	4b22      	ldr	r3, [pc, #136]	; (8004b78 <checkAlarm+0x17c>)
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
    	printf("[ALARM_KHUAY_MAU------>] \r\n");
 8004af2:	4822      	ldr	r0, [pc, #136]	; (8004b7c <checkAlarm+0x180>)
 8004af4:	f005 fab8 	bl	800a068 <puts>
    	ENABLE_TIMER_TRON;
 8004af8:	4b21      	ldr	r3, [pc, #132]	; (8004b80 <checkAlarm+0x184>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a20      	ldr	r2, [pc, #128]	; (8004b80 <checkAlarm+0x184>)
 8004afe:	f043 0301 	orr.w	r3, r3, #1
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	481f      	ldr	r0, [pc, #124]	; (8004b84 <checkAlarm+0x188>)
 8004b06:	f003 f88b 	bl	8007c20 <HAL_TIM_Base_Start_IT>
 8004b0a:	e021      	b.n	8004b50 <checkAlarm+0x154>
    }
    else if(total_state == 0)
 8004b0c:	79fb      	ldrb	r3, [r7, #7]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d11e      	bne.n	8004b50 <checkAlarm+0x154>
    {
    	startTimer = 0;
 8004b12:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <checkAlarm+0x17c>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	701a      	strb	r2, [r3, #0]
    	DISABLE_TIMER_TRON;
 8004b18:	4b19      	ldr	r3, [pc, #100]	; (8004b80 <checkAlarm+0x184>)
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	4918      	ldr	r1, [pc, #96]	; (8004b80 <checkAlarm+0x184>)
 8004b1e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004b22:	4013      	ands	r3, r2
 8004b24:	600b      	str	r3, [r1, #0]
 8004b26:	4817      	ldr	r0, [pc, #92]	; (8004b84 <checkAlarm+0x188>)
 8004b28:	f003 f8da 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
    	HAL_GPIO_WritePin(EN_ALL_16_GPIO_Port, EN_ALL_16_Pin, 1);
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b32:	480f      	ldr	r0, [pc, #60]	; (8004b70 <checkAlarm+0x174>)
 8004b34:	f001 f8cf 	bl	8005cd6 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(DIR_ALL_16_GPIO_Port, DIR_ALL_16_Pin, 0);
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b3e:	480d      	ldr	r0, [pc, #52]	; (8004b74 <checkAlarm+0x178>)
 8004b40:	f001 f8c9 	bl	8005cd6 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(PUL_ALL_16_GPIO_Port, PUL_ALL_16_Pin, 0);
 8004b44:	2200      	movs	r2, #0
 8004b46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b4a:	480a      	ldr	r0, [pc, #40]	; (8004b74 <checkAlarm+0x178>)
 8004b4c:	f001 f8c3 	bl	8005cd6 <HAL_GPIO_WritePin>
    	//printf("[ALARM_ KHAY MAU OFF------>] \r\n");
    }
    else;

	total_state= 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	71fb      	strb	r3, [r7, #7]
}
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	2000023b 	.word	0x2000023b
 8004b60:	0800ed94 	.word	0x0800ed94
 8004b64:	20001234 	.word	0x20001234
 8004b68:	20001218 	.word	0x20001218
 8004b6c:	20001460 	.word	0x20001460
 8004b70:	40010800 	.word	0x40010800
 8004b74:	40011000 	.word	0x40011000
 8004b78:	2000146a 	.word	0x2000146a
 8004b7c:	0800eda8 	.word	0x0800eda8
 8004b80:	40001000 	.word	0x40001000
 8004b84:	20000ae0 	.word	0x20000ae0

08004b88 <loadConfigInEeprom>:


void loadConfigInEeprom()
{
 8004b88:	b5b0      	push	{r4, r5, r7, lr}
 8004b8a:	b08a      	sub	sp, #40	; 0x28
 8004b8c:	af02      	add	r7, sp, #8
	//Dừng khuấy màu

	bomTron.en=false;
 8004b8e:	4ba0      	ldr	r3, [pc, #640]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]
	//dừng bơm
	//write4Byte595_bom(0xffffffff, 1);

	//Thời gian nghỉ khuấy màu
	khuayMau.khoiDongKhuayMau.time.gio=eep_read_word(khuayMau.khoiDongKhuayMau.time.addr.gio);
 8004b94:	4b9f      	ldr	r3, [pc, #636]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004b96:	8a1b      	ldrh	r3, [r3, #16]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fb93 	bl	80052c4 <eep_read_word>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	4b9c      	ldr	r3, [pc, #624]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004ba4:	701a      	strb	r2, [r3, #0]
	khuayMau.khoiDongKhuayMau.time.phut=eep_read_word(khuayMau.khoiDongKhuayMau.time.addr.phut);
 8004ba6:	4b9b      	ldr	r3, [pc, #620]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004ba8:	8a5b      	ldrh	r3, [r3, #18]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fb8a 	bl	80052c4 <eep_read_word>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	4b97      	ldr	r3, [pc, #604]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bb6:	705a      	strb	r2, [r3, #1]
	khuayMau.khoiDongKhuayMau.time.giay=eep_read_word(khuayMau.khoiDongKhuayMau.time.addr.giay);
 8004bb8:	4b96      	ldr	r3, [pc, #600]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bba:	8a9b      	ldrh	r3, [r3, #20]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 fb81 	bl	80052c4 <eep_read_word>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	4b93      	ldr	r3, [pc, #588]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bc8:	709a      	strb	r2, [r3, #2]
	//thời gian khuấy màu
	khuayMau.khuayMau.time.phut=eep_read_word(khuayMau.khuayMau.time.addr.phut);
 8004bca:	4b92      	ldr	r3, [pc, #584]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bcc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fb78 	bl	80052c4 <eep_read_word>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	4b8e      	ldr	r3, [pc, #568]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	khuayMau.khuayMau.time.giay=eep_read_word(khuayMau.khuayMau.time.addr.giay);
 8004bde:	4b8d      	ldr	r3, [pc, #564]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004be0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fb6e 	bl	80052c4 <eep_read_word>
 8004be8:	4603      	mov	r3, r0
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	4b89      	ldr	r3, [pc, #548]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bee:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	//tốc độ bơm khi vệ sinh đầu phun
	khuayMau.tocDoBomVeSinh.value=eep_read_word(khuayMau.tocDoBomVeSinh.address);
 8004bf2:	4b88      	ldr	r3, [pc, #544]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004bf4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f000 fb63 	bl	80052c4 <eep_read_word>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	461a      	mov	r2, r3
 8004c02:	4b84      	ldr	r3, [pc, #528]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c04:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	//lượng màu phun ra
	khuayMau.luongMauPhunRa.value=eep_read_word(khuayMau.luongMauPhunRa.address);
 8004c08:	4b82      	ldr	r3, [pc, #520]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c0a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 fb58 	bl	80052c4 <eep_read_word>
 8004c14:	4603      	mov	r3, r0
 8004c16:	461a      	mov	r2, r3
 8004c18:	4b7e      	ldr	r3, [pc, #504]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c1a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	//góc đóng mở nắp


	gocDongNap=eep_read_word(gocDongNap_addr);
 8004c1e:	4b7e      	ldr	r3, [pc, #504]	; (8004e18 <loadConfigInEeprom+0x290>)
 8004c20:	881b      	ldrh	r3, [r3, #0]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 fb4e 	bl	80052c4 <eep_read_word>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	4b7b      	ldr	r3, [pc, #492]	; (8004e1c <loadConfigInEeprom+0x294>)
 8004c2e:	801a      	strh	r2, [r3, #0]
	gocMoNap=eep_read_word(gocMoNap_addr);
 8004c30:	4b7b      	ldr	r3, [pc, #492]	; (8004e20 <loadConfigInEeprom+0x298>)
 8004c32:	881b      	ldrh	r3, [r3, #0]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 fb45 	bl	80052c4 <eep_read_word>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4b79      	ldr	r3, [pc, #484]	; (8004e24 <loadConfigInEeprom+0x29c>)
 8004c40:	801a      	strh	r2, [r3, #0]
	//Độ rộng xung điều khiển bơm màu


	uint16_t TonBomMau=0;
 8004c42:	2300      	movs	r3, #0
 8004c44:	83fb      	strh	r3, [r7, #30]

   TonBomMau=eep_read_word(doRongXungBomMau_addr);
 8004c46:	4b78      	ldr	r3, [pc, #480]	; (8004e28 <loadConfigInEeprom+0x2a0>)
 8004c48:	881b      	ldrh	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fb3a 	bl	80052c4 <eep_read_word>
 8004c50:	4603      	mov	r3, r0
 8004c52:	83fb      	strh	r3, [r7, #30]
	if(TonBomMau > 9999)  // = 65535 //
 8004c54:	8bfb      	ldrh	r3, [r7, #30]
 8004c56:	f242 720f 	movw	r2, #9999	; 0x270f
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d90b      	bls.n	8004c76 <loadConfigInEeprom+0xee>
	{
		TonBomMau=200;
 8004c5e:	23c8      	movs	r3, #200	; 0xc8
 8004c60:	83fb      	strh	r3, [r7, #30]
		eep_write_word(doRongXungBomMau_addr,TonBomMau);
 8004c62:	4b71      	ldr	r3, [pc, #452]	; (8004e28 <loadConfigInEeprom+0x2a0>)
 8004c64:	881b      	ldrh	r3, [r3, #0]
 8004c66:	8bfa      	ldrh	r2, [r7, #30]
 8004c68:	4611      	mov	r1, r2
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 fafc 	bl	8005268 <eep_write_word>
		printf(" set ton bom mau default = 200 \n\r");
 8004c70:	486e      	ldr	r0, [pc, #440]	; (8004e2c <loadConfigInEeprom+0x2a4>)
 8004c72:	f005 f98b 	bl	8009f8c <iprintf>
//	{
//		TonBomMau=50;
//		eep_write_word(doRongXungBomMau_addr,TonBomMau);
//	}

	TimerBomMau_SetFulseUs(TonBomMau);
 8004c76:	8bfb      	ldrh	r3, [r7, #30]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 fa5b 	bl	8005134 <TimerBomMau_SetFulseUs>

	//Độ rộng xung khuấy màu
	khuayMau.doRongXung.value = eep_read_word(khuayMau.doRongXung.address);
 8004c7e:	4b65      	ldr	r3, [pc, #404]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fb1d 	bl	80052c4 <eep_read_word>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	4b61      	ldr	r3, [pc, #388]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c90:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	if(khuayMau.doRongXung.value > 9999)
 8004c94:	4b5f      	ldr	r3, [pc, #380]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004c96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c9a:	f242 720f 	movw	r2, #9999	; 0x270f
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d90f      	bls.n	8004cc2 <loadConfigInEeprom+0x13a>
	{
		khuayMau.doRongXung.value = 400;
 8004ca2:	4b5c      	ldr	r3, [pc, #368]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004ca4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004ca8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
		eep_write_word(khuayMau.doRongXung.address,350);
 8004cac:	4b59      	ldr	r3, [pc, #356]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004cae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004cb2:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fad6 	bl	8005268 <eep_write_word>
		printf(" set T tron default = 400 \n\r");
 8004cbc:	485c      	ldr	r0, [pc, #368]	; (8004e30 <loadConfigInEeprom+0x2a8>)
 8004cbe:	f005 f965 	bl	8009f8c <iprintf>
	}
	bomTron.Tset=khuayMau.doRongXung.value/10;
 8004cc2:	4b54      	ldr	r3, [pc, #336]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004cc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cc8:	4a5a      	ldr	r2, [pc, #360]	; (8004e34 <loadConfigInEeprom+0x2ac>)
 8004cca:	fba2 2303 	umull	r2, r3, r2, r3
 8004cce:	08db      	lsrs	r3, r3, #3
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	4b4e      	ldr	r3, [pc, #312]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004cd6:	711a      	strb	r2, [r3, #4]
	bomTron.countT=0;
 8004cd8:	4b4d      	ldr	r3, [pc, #308]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	70da      	strb	r2, [r3, #3]

	TimerKhuayMau_SetFulseUs(khuayMau.doRongXung.value);
 8004cde:	4b4d      	ldr	r3, [pc, #308]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004ce0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f000 fa59 	bl	800519c <TimerKhuayMau_SetFulseUs>

	khuayMau.levelThap.address=28;
 8004cea:	4b4a      	ldr	r3, [pc, #296]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004cec:	221c      	movs	r2, #28
 8004cee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	khuayMau.levelTrungBinh.address=30;
 8004cf2:	4b48      	ldr	r3, [pc, #288]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004cf4:	221e      	movs	r2, #30
 8004cf6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	khuayMau.levelCao.address=32;
 8004cfa:	4b46      	ldr	r3, [pc, #280]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	//tốc độ khuấy màu
	//level thấp
	khuayMau.levelThap.value=eep_read_word(khuayMau.levelThap.address);
 8004d02:	4b44      	ldr	r3, [pc, #272]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 fadb 	bl	80052c4 <eep_read_word>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	461a      	mov	r2, r3
 8004d12:	4b40      	ldr	r3, [pc, #256]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	if(khuayMau.levelThap.value>100)
 8004d18:	4b3e      	ldr	r3, [pc, #248]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d1e:	2b64      	cmp	r3, #100	; 0x64
 8004d20:	d90d      	bls.n	8004d3e <loadConfigInEeprom+0x1b6>
	{
		khuayMau.levelThap.value=10;
 8004d22:	4b3c      	ldr	r3, [pc, #240]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d24:	220a      	movs	r2, #10
 8004d26:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
		eep_write_word(khuayMau.levelThap.address,khuayMau.levelThap.value);
 8004d2a:	4b3a      	ldr	r3, [pc, #232]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d2c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004d30:	4a38      	ldr	r2, [pc, #224]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d32:	f8b2 205e 	ldrh.w	r2, [r2, #94]	; 0x5e
 8004d36:	4611      	mov	r1, r2
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fa95 	bl	8005268 <eep_write_word>
	}
	//level trung bình
	khuayMau.levelTrungBinh.value=eep_read_word(khuayMau.levelTrungBinh.address);
 8004d3e:	4b35      	ldr	r3, [pc, #212]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d40:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 fabd 	bl	80052c4 <eep_read_word>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	4b31      	ldr	r3, [pc, #196]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	if(khuayMau.levelTrungBinh.value>100)
 8004d54:	4b2f      	ldr	r3, [pc, #188]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004d5a:	2b64      	cmp	r3, #100	; 0x64
 8004d5c:	d90d      	bls.n	8004d7a <loadConfigInEeprom+0x1f2>
	{
		khuayMau.levelTrungBinh.value=5;
 8004d5e:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d60:	2205      	movs	r2, #5
 8004d62:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
		eep_write_word(khuayMau.levelTrungBinh.address,khuayMau.levelTrungBinh.value);
 8004d66:	4b2b      	ldr	r3, [pc, #172]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d68:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8004d6c:	4a29      	ldr	r2, [pc, #164]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d6e:	f8b2 2062 	ldrh.w	r2, [r2, #98]	; 0x62
 8004d72:	4611      	mov	r1, r2
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fa77 	bl	8005268 <eep_write_word>
	}
	//level cao
	khuayMau.levelCao.value=eep_read_word(khuayMau.levelCao.address);
 8004d7a:	4b26      	ldr	r3, [pc, #152]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fa9f 	bl	80052c4 <eep_read_word>
 8004d86:	4603      	mov	r3, r0
 8004d88:	461a      	mov	r2, r3
 8004d8a:	4b22      	ldr	r3, [pc, #136]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d8c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	if(khuayMau.levelCao.value>100)
 8004d90:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8004d96:	2b64      	cmp	r3, #100	; 0x64
 8004d98:	d90d      	bls.n	8004db6 <loadConfigInEeprom+0x22e>
	{
		khuayMau.levelCao.value=1;
 8004d9a:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
		eep_write_word(khuayMau.levelCao.address,khuayMau.levelCao.value);
 8004da2:	4b1c      	ldr	r3, [pc, #112]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004da4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004da8:	4a1a      	ldr	r2, [pc, #104]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004daa:	f8b2 2066 	ldrh.w	r2, [r2, #102]	; 0x66
 8004dae:	4611      	mov	r1, r2
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fa59 	bl	8005268 <eep_write_word>
	}
	if(khuayMau.tocDoKhuayMau.value==THAP) bomTron.slowLevel=khuayMau.levelThap.value;
 8004db6:	4b17      	ldr	r3, [pc, #92]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004db8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d106      	bne.n	8004dce <loadConfigInEeprom+0x246>
 8004dc0:	4b14      	ldr	r3, [pc, #80]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004dc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	4b11      	ldr	r3, [pc, #68]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004dca:	705a      	strb	r2, [r3, #1]
 8004dcc:	e016      	b.n	8004dfc <loadConfigInEeprom+0x274>
	else if(khuayMau.tocDoKhuayMau.value==TRUNGBINH) bomTron.slowLevel=khuayMau.levelTrungBinh.value;
 8004dce:	4b11      	ldr	r3, [pc, #68]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004dd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d106      	bne.n	8004de6 <loadConfigInEeprom+0x25e>
 8004dd8:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004dda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	4b0b      	ldr	r3, [pc, #44]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004de2:	705a      	strb	r2, [r3, #1]
 8004de4:	e00a      	b.n	8004dfc <loadConfigInEeprom+0x274>
	else if(khuayMau.tocDoKhuayMau.value==CAO) bomTron.slowLevel=khuayMau.levelCao.value;
 8004de6:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004de8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	d105      	bne.n	8004dfc <loadConfigInEeprom+0x274>
 8004df0:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <loadConfigInEeprom+0x28c>)
 8004df2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <loadConfigInEeprom+0x288>)
 8004dfa:	705a      	strb	r2, [r3, #1]

    /*******************************************************************************************/
	HAL_Delay(50);
 8004dfc:	2032      	movs	r0, #50	; 0x32
 8004dfe:	f000 fb4b 	bl	8005498 <HAL_Delay>
	printf("load config ton \n\r");
 8004e02:	480d      	ldr	r0, [pc, #52]	; (8004e38 <loadConfigInEeprom+0x2b0>)
 8004e04:	f005 f8c2 	bl	8009f8c <iprintf>
	for(int i=0;i<16;i++)
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61bb      	str	r3, [r7, #24]
 8004e0c:	e04d      	b.n	8004eaa <loadConfigInEeprom+0x322>
 8004e0e:	bf00      	nop
 8004e10:	20001204 	.word	0x20001204
 8004e14:	2000023c 	.word	0x2000023c
 8004e18:	200002a8 	.word	0x200002a8
 8004e1c:	20000238 	.word	0x20000238
 8004e20:	200002aa 	.word	0x200002aa
 8004e24:	2000120a 	.word	0x2000120a
 8004e28:	200002ac 	.word	0x200002ac
 8004e2c:	0800edc4 	.word	0x0800edc4
 8004e30:	0800ede8 	.word	0x0800ede8
 8004e34:	cccccccd 	.word	0xcccccccd
 8004e38:	0800ee08 	.word	0x0800ee08
	{
			uint16_t data= {0};
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	81fb      	strh	r3, [r7, #14]
			data = eep_read_word(200+i*2);
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	3364      	adds	r3, #100	; 0x64
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fa3a 	bl	80052c4 <eep_read_word>
 8004e50:	4603      	mov	r3, r0
 8004e52:	81fb      	strh	r3, [r7, #14]
			if(data = 0xFFFF)
 8004e54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e58:	81fb      	strh	r3, [r7, #14]
				data = 1;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	81fb      	strh	r3, [r7, #14]
			bomMau[i].Ton = data;
 8004e5e:	49a8      	ldr	r1, [pc, #672]	; (8005100 <loadConfigInEeprom+0x578>)
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	4613      	mov	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4413      	add	r3, r2
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	440b      	add	r3, r1
 8004e6c:	332e      	adds	r3, #46	; 0x2e
 8004e6e:	89fa      	ldrh	r2, [r7, #14]
 8004e70:	801a      	strh	r2, [r3, #0]
			printf("bomMau[%d]=%d", i, bomMau[i].Ton);
 8004e72:	49a3      	ldr	r1, [pc, #652]	; (8005100 <loadConfigInEeprom+0x578>)
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4613      	mov	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4413      	add	r3, r2
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	440b      	add	r3, r1
 8004e80:	332e      	adds	r3, #46	; 0x2e
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	69b9      	ldr	r1, [r7, #24]
 8004e8a:	489e      	ldr	r0, [pc, #632]	; (8005104 <loadConfigInEeprom+0x57c>)
 8004e8c:	f005 f87e 	bl	8009f8c <iprintf>

			bomMau[i].delayLowSpeed =  TonBomMau;
 8004e90:	499b      	ldr	r1, [pc, #620]	; (8005100 <loadConfigInEeprom+0x578>)
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	011b      	lsls	r3, r3, #4
 8004e9c:	440b      	add	r3, r1
 8004e9e:	3334      	adds	r3, #52	; 0x34
 8004ea0:	8bfa      	ldrh	r2, [r7, #30]
 8004ea2:	801a      	strh	r2, [r3, #0]
	for(int i=0;i<16;i++)
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	61bb      	str	r3, [r7, #24]
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2b0f      	cmp	r3, #15
 8004eae:	ddc5      	ble.n	8004e3c <loadConfigInEeprom+0x2b4>
	}

	printf("\n\r");
 8004eb0:	4895      	ldr	r0, [pc, #596]	; (8005108 <loadConfigInEeprom+0x580>)
 8004eb2:	f005 f86b 	bl	8009f8c <iprintf>
	printf("Delay low counter = %d \n\r",bomMau[0].delayLowSpeed );
 8004eb6:	4b92      	ldr	r3, [pc, #584]	; (8005100 <loadConfigInEeprom+0x578>)
 8004eb8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4893      	ldr	r0, [pc, #588]	; (800510c <loadConfigInEeprom+0x584>)
 8004ec0:	f005 f864 	bl	8009f8c <iprintf>


	HAL_Delay(50);
 8004ec4:	2032      	movs	r0, #50	; 0x32
 8004ec6:	f000 fae7 	bl	8005498 <HAL_Delay>
	//hẹn giờ khuấy màu -- 100- 186
	for (int i = 0; i < 10; i++) {
 8004eca:	2300      	movs	r3, #0
 8004ecc:	617b      	str	r3, [r7, #20]
 8004ece:	e041      	b.n	8004f54 <loadConfigInEeprom+0x3cc>
		timeAlarm[i].addr.gio = 100 + 8 * i;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3364      	adds	r3, #100	; 0x64
 8004eda:	b298      	uxth	r0, r3
 8004edc:	498c      	ldr	r1, [pc, #560]	; (8005110 <loadConfigInEeprom+0x588>)
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	3310      	adds	r3, #16
 8004eec:	4602      	mov	r2, r0
 8004eee:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.phut = 100 + 8 * i + 2;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3366      	adds	r3, #102	; 0x66
 8004efa:	b298      	uxth	r0, r3
 8004efc:	4984      	ldr	r1, [pc, #528]	; (8005110 <loadConfigInEeprom+0x588>)
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	4613      	mov	r3, r2
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	1a9b      	subs	r3, r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	3312      	adds	r3, #18
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.time = 100 + 8 * i + 4;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	330d      	adds	r3, #13
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	b298      	uxth	r0, r3
 8004f1a:	497d      	ldr	r1, [pc, #500]	; (8005110 <loadConfigInEeprom+0x588>)
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	3316      	adds	r3, #22
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	801a      	strh	r2, [r3, #0]
		timeAlarm[i].addr.en = 100 + 8 * i + 6;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	336a      	adds	r3, #106	; 0x6a
 8004f38:	b298      	uxth	r0, r3
 8004f3a:	4975      	ldr	r1, [pc, #468]	; (8005110 <loadConfigInEeprom+0x588>)
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	1a9b      	subs	r3, r3, r2
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	440b      	add	r3, r1
 8004f48:	3318      	adds	r3, #24
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 10; i++) {
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	3301      	adds	r3, #1
 8004f52:	617b      	str	r3, [r7, #20]
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2b09      	cmp	r3, #9
 8004f58:	ddba      	ble.n	8004ed0 <loadConfigInEeprom+0x348>
		//rs232_print("addr.gio=%d addr.phut=%d addr.time=%d addr.en=%d\n",timeAlarm[i].addr.gio,timeAlarm[i].addr.phut,timeAlarm[i].addr.time,timeAlarm[i].addr.en);
	}

	/* load time setting alarmmmm */
	printf("...............readback alarm when 121023 ...............\r\n");
 8004f5a:	486e      	ldr	r0, [pc, #440]	; (8005114 <loadConfigInEeprom+0x58c>)
 8004f5c:	f005 f884 	bl	800a068 <puts>
	for(int i=0;i<10;i++)
 8004f60:	2300      	movs	r3, #0
 8004f62:	613b      	str	r3, [r7, #16]
 8004f64:	e0c0      	b.n	80050e8 <loadConfigInEeprom+0x560>
	{
		uint16_t data[4]= {0};
 8004f66:	1d3b      	adds	r3, r7, #4
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]

		data[0] = eep_read_word(timeAlarm[i].addr.gio);
 8004f6e:	4968      	ldr	r1, [pc, #416]	; (8005110 <loadConfigInEeprom+0x588>)
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	4613      	mov	r3, r2
 8004f74:	00db      	lsls	r3, r3, #3
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	3310      	adds	r3, #16
 8004f7e:	881b      	ldrh	r3, [r3, #0]
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 f99f 	bl	80052c4 <eep_read_word>
 8004f86:	4603      	mov	r3, r0
 8004f88:	80bb      	strh	r3, [r7, #4]
		data[1] = eep_read_word(timeAlarm[i].addr.phut);
 8004f8a:	4961      	ldr	r1, [pc, #388]	; (8005110 <loadConfigInEeprom+0x588>)
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	440b      	add	r3, r1
 8004f98:	3312      	adds	r3, #18
 8004f9a:	881b      	ldrh	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f000 f991 	bl	80052c4 <eep_read_word>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	80fb      	strh	r3, [r7, #6]
		data[2] = eep_read_word(timeAlarm[i].addr.time);
 8004fa6:	495a      	ldr	r1, [pc, #360]	; (8005110 <loadConfigInEeprom+0x588>)
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4613      	mov	r3, r2
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	1a9b      	subs	r3, r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	3316      	adds	r3, #22
 8004fb6:	881b      	ldrh	r3, [r3, #0]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 f983 	bl	80052c4 <eep_read_word>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	813b      	strh	r3, [r7, #8]
		data[3] = eep_read_word(timeAlarm[i].addr.en);
 8004fc2:	4953      	ldr	r1, [pc, #332]	; (8005110 <loadConfigInEeprom+0x588>)
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	1a9b      	subs	r3, r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	440b      	add	r3, r1
 8004fd0:	3318      	adds	r3, #24
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 f975 	bl	80052c4 <eep_read_word>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	817b      	strh	r3, [r7, #10]

		timeAlarm[i].gio  = data[0];
 8004fde:	88bb      	ldrh	r3, [r7, #4]
 8004fe0:	b2d8      	uxtb	r0, r3
 8004fe2:	494b      	ldr	r1, [pc, #300]	; (8005110 <loadConfigInEeprom+0x588>)
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	00db      	lsls	r3, r3, #3
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	440b      	add	r3, r1
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].phut = data[1];
 8004ff4:	88fb      	ldrh	r3, [r7, #6]
 8004ff6:	b2d8      	uxtb	r0, r3
 8004ff8:	4945      	ldr	r1, [pc, #276]	; (8005110 <loadConfigInEeprom+0x588>)
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	1a9b      	subs	r3, r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	3301      	adds	r3, #1
 8005008:	4602      	mov	r2, r0
 800500a:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].time = data[2];
 800500c:	893b      	ldrh	r3, [r7, #8]
 800500e:	b2d8      	uxtb	r0, r3
 8005010:	493f      	ldr	r1, [pc, #252]	; (8005110 <loadConfigInEeprom+0x588>)
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	4613      	mov	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	3304      	adds	r3, #4
 8005020:	4602      	mov	r2, r0
 8005022:	701a      	strb	r2, [r3, #0]
		timeAlarm[i].en   = data[3];
 8005024:	897b      	ldrh	r3, [r7, #10]
 8005026:	b2d8      	uxtb	r0, r3
 8005028:	4939      	ldr	r1, [pc, #228]	; (8005110 <loadConfigInEeprom+0x588>)
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	4613      	mov	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	3303      	adds	r3, #3
 8005038:	4602      	mov	r2, r0
 800503a:	701a      	strb	r2, [r3, #0]

		timeAlarm[i].time_in_sec = timeAlarm[i].gio* 3600 + timeAlarm[i].phut*60;
 800503c:	4934      	ldr	r1, [pc, #208]	; (8005110 <loadConfigInEeprom+0x588>)
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4613      	mov	r3, r2
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	1a9b      	subs	r3, r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	440b      	add	r3, r1
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	461a      	mov	r2, r3
 800504e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005052:	fb03 f102 	mul.w	r1, r3, r2
 8005056:	482e      	ldr	r0, [pc, #184]	; (8005110 <loadConfigInEeprom+0x588>)
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4613      	mov	r3, r2
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4403      	add	r3, r0
 8005064:	3301      	adds	r3, #1
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	461a      	mov	r2, r3
 800506a:	4613      	mov	r3, r2
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	1a9b      	subs	r3, r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	440b      	add	r3, r1
 8005074:	4618      	mov	r0, r3
 8005076:	4926      	ldr	r1, [pc, #152]	; (8005110 <loadConfigInEeprom+0x588>)
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	4613      	mov	r3, r2
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	1a9b      	subs	r3, r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	440b      	add	r3, r1
 8005084:	330c      	adds	r3, #12
 8005086:	6018      	str	r0, [r3, #0]
		printf("gio:%d phut:%d interval: %d state:%d \r\n", timeAlarm[i].gio, timeAlarm[i].phut, timeAlarm[i].time , timeAlarm[i].en);
 8005088:	4921      	ldr	r1, [pc, #132]	; (8005110 <loadConfigInEeprom+0x588>)
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4613      	mov	r3, r2
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	491d      	ldr	r1, [pc, #116]	; (8005110 <loadConfigInEeprom+0x588>)
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4613      	mov	r3, r2
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	1a9b      	subs	r3, r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	440b      	add	r3, r1
 80050a8:	3301      	adds	r3, #1
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	461c      	mov	r4, r3
 80050ae:	4918      	ldr	r1, [pc, #96]	; (8005110 <loadConfigInEeprom+0x588>)
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4613      	mov	r3, r2
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	440b      	add	r3, r1
 80050bc:	3304      	adds	r3, #4
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	461d      	mov	r5, r3
 80050c2:	4913      	ldr	r1, [pc, #76]	; (8005110 <loadConfigInEeprom+0x588>)
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	4613      	mov	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	3303      	adds	r3, #3
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	462b      	mov	r3, r5
 80050d8:	4622      	mov	r2, r4
 80050da:	4601      	mov	r1, r0
 80050dc:	480e      	ldr	r0, [pc, #56]	; (8005118 <loadConfigInEeprom+0x590>)
 80050de:	f004 ff55 	bl	8009f8c <iprintf>
	for(int i=0;i<10;i++)
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	3301      	adds	r3, #1
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	2b09      	cmp	r3, #9
 80050ec:	f77f af3b 	ble.w	8004f66 <loadConfigInEeprom+0x3de>
	}
	HAL_Delay(50);
 80050f0:	2032      	movs	r0, #50	; 0x32
 80050f2:	f000 f9d1 	bl	8005498 <HAL_Delay>

	/** load config Ton for 16P PWM **/


}
 80050f6:	bf00      	nop
 80050f8:	3720      	adds	r7, #32
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bdb0      	pop	{r4, r5, r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000d04 	.word	0x20000d04
 8005104:	0800ee1c 	.word	0x0800ee1c
 8005108:	0800ee2c 	.word	0x0800ee2c
 800510c:	0800ee30 	.word	0x0800ee30
 8005110:	20001234 	.word	0x20001234
 8005114:	0800ee4c 	.word	0x0800ee4c
 8005118:	0800ee88 	.word	0x0800ee88

0800511c <dongNapHandle>:
	HAL_TIM_Base_Start_IT(&htim5);

}

void dongNapHandle()
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 8005120:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005124:	4802      	ldr	r0, [pc, #8]	; (8005130 <dongNapHandle+0x14>)
 8005126:	f000 fdee 	bl	8005d06 <HAL_GPIO_TogglePin>
}
 800512a:	bf00      	nop
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	40011000 	.word	0x40011000

08005134 <TimerBomMau_SetFulseUs>:
 *  prescaler: 71 + 1 -> timerClk = 1.000.000hz = 1Mhz = 1us
 *  period: value = value * 1us.
 *  note:  50 < Value < 400 -> motor stable
 */
void TimerBomMau_SetFulseUs(uint16_t value)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	4603      	mov	r3, r0
 800513c:	80fb      	strh	r3, [r7, #6]

	printf("update timer bom mau -> %d us \r\n", value);
 800513e:	88fb      	ldrh	r3, [r7, #6]
 8005140:	4619      	mov	r1, r3
 8005142:	4813      	ldr	r0, [pc, #76]	; (8005190 <TimerBomMau_SetFulseUs+0x5c>)
 8005144:	f004 ff22 	bl	8009f8c <iprintf>
	HAL_TIM_Base_Stop_IT(&htim3);
 8005148:	4812      	ldr	r0, [pc, #72]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 800514a:	f002 fdc9 	bl	8007ce0 <HAL_TIM_Base_Stop_IT>
	htim3.Instance = TIM3;
 800514e:	4b11      	ldr	r3, [pc, #68]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 8005150:	4a11      	ldr	r2, [pc, #68]	; (8005198 <TimerBomMau_SetFulseUs+0x64>)
 8005152:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 71;
 8005154:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 8005156:	2247      	movs	r2, #71	; 0x47
 8005158:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800515a:	4b0e      	ldr	r3, [pc, #56]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 800515c:	2200      	movs	r2, #0
 800515e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = value-1;
 8005160:	88fb      	ldrh	r3, [r7, #6]
 8005162:	3b01      	subs	r3, #1
 8005164:	461a      	mov	r2, r3
 8005166:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 8005168:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800516a:	4b0a      	ldr	r3, [pc, #40]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 800516c:	2200      	movs	r2, #0
 800516e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005170:	4b08      	ldr	r3, [pc, #32]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 8005172:	2280      	movs	r2, #128	; 0x80
 8005174:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005176:	4807      	ldr	r0, [pc, #28]	; (8005194 <TimerBomMau_SetFulseUs+0x60>)
 8005178:	f002 fd03 	bl	8007b82 <HAL_TIM_Base_Init>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <TimerBomMau_SetFulseUs+0x52>
	{
		Error_Handler();
 8005182:	f7fc fbd3 	bl	800192c <Error_Handler>
	}
	//HAL_TIM_Base_Start_IT(&htim3);
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	0800eeb0 	.word	0x0800eeb0
 8005194:	20000a08 	.word	0x20000a08
 8005198:	40000400 	.word	0x40000400

0800519c <TimerKhuayMau_SetFulseUs>:


void TimerKhuayMau_SetFulseUs(uint16_t value)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	80fb      	strh	r3, [r7, #6]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051a6:	f107 0308 	add.w	r3, r7, #8
 80051aa:	2200      	movs	r2, #0
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM6_Init 1 */

	  /* USER CODE END TIM6_Init 1 */
	  htim6.Instance = TIM6;
 80051b0:	4b15      	ldr	r3, [pc, #84]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051b2:	4a16      	ldr	r2, [pc, #88]	; (800520c <TimerKhuayMau_SetFulseUs+0x70>)
 80051b4:	601a      	str	r2, [r3, #0]
	  htim6.Init.Prescaler = 71;
 80051b6:	4b14      	ldr	r3, [pc, #80]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051b8:	2247      	movs	r2, #71	; 0x47
 80051ba:	605a      	str	r2, [r3, #4]
	  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051bc:	4b12      	ldr	r3, [pc, #72]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051be:	2200      	movs	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
	  htim6.Init.Period = value-1;
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	3b01      	subs	r3, #1
 80051c6:	461a      	mov	r2, r3
 80051c8:	4b0f      	ldr	r3, [pc, #60]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051ca:	60da      	str	r2, [r3, #12]
	  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80051cc:	4b0e      	ldr	r3, [pc, #56]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051ce:	2280      	movs	r2, #128	; 0x80
 80051d0:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80051d2:	480d      	ldr	r0, [pc, #52]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051d4:	f002 fcd5 	bl	8007b82 <HAL_TIM_Base_Init>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <TimerKhuayMau_SetFulseUs+0x46>
	  {
	    Error_Handler();
 80051de:	f7fc fba5 	bl	800192c <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80051ea:	f107 0308 	add.w	r3, r7, #8
 80051ee:	4619      	mov	r1, r3
 80051f0:	4805      	ldr	r0, [pc, #20]	; (8005208 <TimerKhuayMau_SetFulseUs+0x6c>)
 80051f2:	f003 f8a7 	bl	8008344 <HAL_TIMEx_MasterConfigSynchronization>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <TimerKhuayMau_SetFulseUs+0x64>
	  {
	    Error_Handler();
 80051fc:	f7fc fb96 	bl	800192c <Error_Handler>
	  }
}
 8005200:	bf00      	nop
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20000ae0 	.word	0x20000ae0
 800520c:	40001000 	.word	0x40001000

08005210 <getAlarm_RuaDauPhun>:

/// rua dau phun //
uint8_t getAlarm_RuaDauPhun(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
	return ruaDauPhun_Alarm;
 8005214:	4b03      	ldr	r3, [pc, #12]	; (8005224 <getAlarm_RuaDauPhun+0x14>)
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	b2db      	uxtb	r3, r3
}
 800521a:	4618      	mov	r0, r3
 800521c:	46bd      	mov	sp, r7
 800521e:	bc80      	pop	{r7}
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	2000023a 	.word	0x2000023a

08005228 <setAlarm_RuaDauPhun>:
void setAlarm_RuaDauPhun(uint8_t value)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	71fb      	strb	r3, [r7, #7]
	ruaDauPhun_Alarm = value;
 8005232:	4a04      	ldr	r2, [pc, #16]	; (8005244 <setAlarm_RuaDauPhun+0x1c>)
 8005234:	79fb      	ldrb	r3, [r7, #7]
 8005236:	7013      	strb	r3, [r2, #0]
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	2000023a 	.word	0x2000023a

08005248 <setAlarm_Khuay>:
/**
 * Value = ON or OFF
 * */

void setAlarm_Khuay(uint8_t value)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	71fb      	strb	r3, [r7, #7]
	Khuay_Alarm = value;
 8005252:	4a04      	ldr	r2, [pc, #16]	; (8005264 <setAlarm_Khuay+0x1c>)
 8005254:	79fb      	ldrb	r3, [r7, #7]
 8005256:	7013      	strb	r3, [r2, #0]
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	bc80      	pop	{r7}
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	2000023b 	.word	0x2000023b

08005268 <eep_write_word>:
	return buf[0];
}


uint8_t eep_write_word (uint16_t address, uint16_t data)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b088      	sub	sp, #32
 800526c:	af04      	add	r7, sp, #16
 800526e:	4603      	mov	r3, r0
 8005270:	460a      	mov	r2, r1
 8005272:	80fb      	strh	r3, [r7, #6]
 8005274:	4613      	mov	r3, r2
 8005276:	80bb      	strh	r3, [r7, #4]
	char result=0;
 8005278:	2300      	movs	r3, #0
 800527a:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0]=(data&0xff00)>>8;
 800527c:	88bb      	ldrh	r3, [r7, #4]
 800527e:	0a1b      	lsrs	r3, r3, #8
 8005280:	b29b      	uxth	r3, r3
 8005282:	b2db      	uxtb	r3, r3
 8005284:	733b      	strb	r3, [r7, #12]
	buf[1]=data&0xff;
 8005286:	88bb      	ldrh	r3, [r7, #4]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	737b      	strb	r3, [r7, #13]
	result = HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, address*2, I2C_MEMADD_SIZE_16BIT, buf, 2, 100);  // write the data to the EEPROM
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	2364      	movs	r3, #100	; 0x64
 8005294:	9302      	str	r3, [sp, #8]
 8005296:	2302      	movs	r3, #2
 8005298:	9301      	str	r3, [sp, #4]
 800529a:	f107 030c 	add.w	r3, r7, #12
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	2310      	movs	r3, #16
 80052a2:	21a0      	movs	r1, #160	; 0xa0
 80052a4:	4806      	ldr	r0, [pc, #24]	; (80052c0 <eep_write_word+0x58>)
 80052a6:	f000 fea3 	bl	8005ff0 <HAL_I2C_Mem_Write>
 80052aa:	4603      	mov	r3, r0
 80052ac:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(T_DELAY);  // Write cycle delay (5ms)
 80052ae:	200a      	movs	r0, #10
 80052b0:	f000 f8f2 	bl	8005498 <HAL_Delay>
	return result;
 80052b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000954 	.word	0x20000954

080052c4 <eep_read_word>:

uint16_t eep_read_word (uint16_t address)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b088      	sub	sp, #32
 80052c8:	af04      	add	r7, sp, #16
 80052ca:	4603      	mov	r3, r0
 80052cc:	80fb      	strh	r3, [r7, #6]
	unsigned int result=0;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
	uint8_t buf[2]={0};
 80052d2:	2300      	movs	r3, #0
 80052d4:	813b      	strh	r3, [r7, #8]
	result = HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, address*2, I2C_MEMADD_SIZE_16BIT, buf, 2, 100);
 80052d6:	88fb      	ldrh	r3, [r7, #6]
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	2364      	movs	r3, #100	; 0x64
 80052de:	9302      	str	r3, [sp, #8]
 80052e0:	2302      	movs	r3, #2
 80052e2:	9301      	str	r3, [sp, #4]
 80052e4:	f107 0308 	add.w	r3, r7, #8
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	2310      	movs	r3, #16
 80052ec:	21a0      	movs	r1, #160	; 0xa0
 80052ee:	4809      	ldr	r0, [pc, #36]	; (8005314 <eep_read_word+0x50>)
 80052f0:	f000 ff78 	bl	80061e4 <HAL_I2C_Mem_Read>
 80052f4:	4603      	mov	r3, r0
 80052f6:	60fb      	str	r3, [r7, #12]
	result=(buf[0]<<8)|buf[1];
 80052f8:	7a3b      	ldrb	r3, [r7, #8]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	7a7a      	ldrb	r2, [r7, #9]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]
	HAL_Delay (T_DELAY);
 8005302:	200a      	movs	r0, #10
 8005304:	f000 f8c8 	bl	8005498 <HAL_Delay>
	return result;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	b29b      	uxth	r3, r3
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	20000954 	.word	0x20000954

08005318 <trim>:


//----------------------------------------------------

bool trim(char *source,char *des,char key_start[30],char key_stop[30])
{
 8005318:	b590      	push	{r4, r7, lr}
 800531a:	b089      	sub	sp, #36	; 0x24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
 8005324:	603b      	str	r3, [r7, #0]
    unsigned int start_id=0,stop_id=0;
 8005326:	2300      	movs	r3, #0
 8005328:	61bb      	str	r3, [r7, #24]
 800532a:	2300      	movs	r3, #0
 800532c:	617b      	str	r3, [r7, #20]
    if(strstr(source,key_start)==0) return false;
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f005 f814 	bl	800a35e <strstr>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d101      	bne.n	8005340 <trim+0x28>
 800533c:	2300      	movs	r3, #0
 800533e:	e044      	b.n	80053ca <trim+0xb2>
    if(strstr(source,key_stop)==0) return false;
 8005340:	6839      	ldr	r1, [r7, #0]
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f005 f80b 	bl	800a35e <strstr>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <trim+0x3a>
 800534e:	2300      	movs	r3, #0
 8005350:	e03b      	b.n	80053ca <trim+0xb2>
    memset(des,0,strlen(des));
 8005352:	68b8      	ldr	r0, [r7, #8]
 8005354:	f7fa ff68 	bl	8000228 <strlen>
 8005358:	4603      	mov	r3, r0
 800535a:	461a      	mov	r2, r3
 800535c:	2100      	movs	r1, #0
 800535e:	68b8      	ldr	r0, [r7, #8]
 8005360:	f004 ffe8 	bl	800a334 <memset>
    start_id=strstr(source,key_start)+strlen(key_start)-source;
 8005364:	6879      	ldr	r1, [r7, #4]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f004 fff9 	bl	800a35e <strstr>
 800536c:	4604      	mov	r4, r0
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fa ff5a 	bl	8000228 <strlen>
 8005374:	4603      	mov	r3, r0
 8005376:	18e2      	adds	r2, r4, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	61bb      	str	r3, [r7, #24]
    stop_id=strstr(source+start_id,key_stop)-source;
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	4413      	add	r3, r2
 8005384:	6839      	ldr	r1, [r7, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f004 ffe9 	bl	800a35e <strstr>
 800538c:	4602      	mov	r2, r0
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	617b      	str	r3, [r7, #20]
    //printf("start_id: %d\n",start_id);
    //printf("stop_id: %d\n",stop_id);
    if(start_id>stop_id) return false;
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	429a      	cmp	r2, r3
 800539a:	d901      	bls.n	80053a0 <trim+0x88>
 800539c:	2300      	movs	r3, #0
 800539e:	e014      	b.n	80053ca <trim+0xb2>
    for(int i=start_id;i<stop_id;i++)
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	61fb      	str	r3, [r7, #28]
 80053a4:	e00c      	b.n	80053c0 <trim+0xa8>
    	des[i-start_id]=source[i];
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	441a      	add	r2, r3
 80053ac:	69f9      	ldr	r1, [r7, #28]
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	1acb      	subs	r3, r1, r3
 80053b2:	68b9      	ldr	r1, [r7, #8]
 80053b4:	440b      	add	r3, r1
 80053b6:	7812      	ldrb	r2, [r2, #0]
 80053b8:	701a      	strb	r2, [r3, #0]
    for(int i=start_id;i<stop_id;i++)
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	3301      	adds	r3, #1
 80053be:	61fb      	str	r3, [r7, #28]
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d8ee      	bhi.n	80053a6 <trim+0x8e>
    return true;
 80053c8:	2301      	movs	r3, #1
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3724      	adds	r7, #36	; 0x24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd90      	pop	{r4, r7, pc}
	...

080053d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80053d8:	4b08      	ldr	r3, [pc, #32]	; (80053fc <HAL_Init+0x28>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a07      	ldr	r2, [pc, #28]	; (80053fc <HAL_Init+0x28>)
 80053de:	f043 0310 	orr.w	r3, r3, #16
 80053e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053e4:	2003      	movs	r0, #3
 80053e6:	f000 f947 	bl	8005678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053ea:	200f      	movs	r0, #15
 80053ec:	f000 f808 	bl	8005400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053f0:	f7fc fae2 	bl	80019b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	40022000 	.word	0x40022000

08005400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005408:	4b12      	ldr	r3, [pc, #72]	; (8005454 <HAL_InitTick+0x54>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	4b12      	ldr	r3, [pc, #72]	; (8005458 <HAL_InitTick+0x58>)
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	4619      	mov	r1, r3
 8005412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005416:	fbb3 f3f1 	udiv	r3, r3, r1
 800541a:	fbb2 f3f3 	udiv	r3, r2, r3
 800541e:	4618      	mov	r0, r3
 8005420:	f000 f95f 	bl	80056e2 <HAL_SYSTICK_Config>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e00e      	b.n	800544c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b0f      	cmp	r3, #15
 8005432:	d80a      	bhi.n	800544a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005434:	2200      	movs	r2, #0
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	f04f 30ff 	mov.w	r0, #4294967295
 800543c:	f000 f927 	bl	800568e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005440:	4a06      	ldr	r2, [pc, #24]	; (800545c <HAL_InitTick+0x5c>)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	e000      	b.n	800544c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	20000000 	.word	0x20000000
 8005458:	200002b4 	.word	0x200002b4
 800545c:	200002b0 	.word	0x200002b0

08005460 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005464:	4b05      	ldr	r3, [pc, #20]	; (800547c <HAL_IncTick+0x1c>)
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	461a      	mov	r2, r3
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_IncTick+0x20>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4413      	add	r3, r2
 8005470:	4a03      	ldr	r2, [pc, #12]	; (8005480 <HAL_IncTick+0x20>)
 8005472:	6013      	str	r3, [r2, #0]
}
 8005474:	bf00      	nop
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr
 800547c:	200002b4 	.word	0x200002b4
 8005480:	2000146c 	.word	0x2000146c

08005484 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005484:	b480      	push	{r7}
 8005486:	af00      	add	r7, sp, #0
  return uwTick;
 8005488:	4b02      	ldr	r3, [pc, #8]	; (8005494 <HAL_GetTick+0x10>)
 800548a:	681b      	ldr	r3, [r3, #0]
}
 800548c:	4618      	mov	r0, r3
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr
 8005494:	2000146c 	.word	0x2000146c

08005498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054a0:	f7ff fff0 	bl	8005484 <HAL_GetTick>
 80054a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b0:	d005      	beq.n	80054be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054b2:	4b0a      	ldr	r3, [pc, #40]	; (80054dc <HAL_Delay+0x44>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	461a      	mov	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4413      	add	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054be:	bf00      	nop
 80054c0:	f7ff ffe0 	bl	8005484 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d8f7      	bhi.n	80054c0 <HAL_Delay+0x28>
  {
  }
}
 80054d0:	bf00      	nop
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	200002b4 	.word	0x200002b4

080054e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054f0:	4b0c      	ldr	r3, [pc, #48]	; (8005524 <__NVIC_SetPriorityGrouping+0x44>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054fc:	4013      	ands	r3, r2
 80054fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005508:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800550c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005512:	4a04      	ldr	r2, [pc, #16]	; (8005524 <__NVIC_SetPriorityGrouping+0x44>)
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	60d3      	str	r3, [r2, #12]
}
 8005518:	bf00      	nop
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	bc80      	pop	{r7}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	e000ed00 	.word	0xe000ed00

08005528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005528:	b480      	push	{r7}
 800552a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800552c:	4b04      	ldr	r3, [pc, #16]	; (8005540 <__NVIC_GetPriorityGrouping+0x18>)
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	0a1b      	lsrs	r3, r3, #8
 8005532:	f003 0307 	and.w	r3, r3, #7
}
 8005536:	4618      	mov	r0, r3
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	e000ed00 	.word	0xe000ed00

08005544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	4603      	mov	r3, r0
 800554c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800554e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005552:	2b00      	cmp	r3, #0
 8005554:	db0b      	blt.n	800556e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005556:	79fb      	ldrb	r3, [r7, #7]
 8005558:	f003 021f 	and.w	r2, r3, #31
 800555c:	4906      	ldr	r1, [pc, #24]	; (8005578 <__NVIC_EnableIRQ+0x34>)
 800555e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	2001      	movs	r0, #1
 8005566:	fa00 f202 	lsl.w	r2, r0, r2
 800556a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr
 8005578:	e000e100 	.word	0xe000e100

0800557c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	6039      	str	r1, [r7, #0]
 8005586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558c:	2b00      	cmp	r3, #0
 800558e:	db0a      	blt.n	80055a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	b2da      	uxtb	r2, r3
 8005594:	490c      	ldr	r1, [pc, #48]	; (80055c8 <__NVIC_SetPriority+0x4c>)
 8005596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800559a:	0112      	lsls	r2, r2, #4
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	440b      	add	r3, r1
 80055a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055a4:	e00a      	b.n	80055bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	4908      	ldr	r1, [pc, #32]	; (80055cc <__NVIC_SetPriority+0x50>)
 80055ac:	79fb      	ldrb	r3, [r7, #7]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	3b04      	subs	r3, #4
 80055b4:	0112      	lsls	r2, r2, #4
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	440b      	add	r3, r1
 80055ba:	761a      	strb	r2, [r3, #24]
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	e000e100 	.word	0xe000e100
 80055cc:	e000ed00 	.word	0xe000ed00

080055d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b089      	sub	sp, #36	; 0x24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f003 0307 	and.w	r3, r3, #7
 80055e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	f1c3 0307 	rsb	r3, r3, #7
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	bf28      	it	cs
 80055ee:	2304      	movcs	r3, #4
 80055f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	3304      	adds	r3, #4
 80055f6:	2b06      	cmp	r3, #6
 80055f8:	d902      	bls.n	8005600 <NVIC_EncodePriority+0x30>
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	3b03      	subs	r3, #3
 80055fe:	e000      	b.n	8005602 <NVIC_EncodePriority+0x32>
 8005600:	2300      	movs	r3, #0
 8005602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005604:	f04f 32ff 	mov.w	r2, #4294967295
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	fa02 f303 	lsl.w	r3, r2, r3
 800560e:	43da      	mvns	r2, r3
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	401a      	ands	r2, r3
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005618:	f04f 31ff 	mov.w	r1, #4294967295
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	fa01 f303 	lsl.w	r3, r1, r3
 8005622:	43d9      	mvns	r1, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005628:	4313      	orrs	r3, r2
         );
}
 800562a:	4618      	mov	r0, r3
 800562c:	3724      	adds	r7, #36	; 0x24
 800562e:	46bd      	mov	sp, r7
 8005630:	bc80      	pop	{r7}
 8005632:	4770      	bx	lr

08005634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3b01      	subs	r3, #1
 8005640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005644:	d301      	bcc.n	800564a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005646:	2301      	movs	r3, #1
 8005648:	e00f      	b.n	800566a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800564a:	4a0a      	ldr	r2, [pc, #40]	; (8005674 <SysTick_Config+0x40>)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3b01      	subs	r3, #1
 8005650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005652:	210f      	movs	r1, #15
 8005654:	f04f 30ff 	mov.w	r0, #4294967295
 8005658:	f7ff ff90 	bl	800557c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800565c:	4b05      	ldr	r3, [pc, #20]	; (8005674 <SysTick_Config+0x40>)
 800565e:	2200      	movs	r2, #0
 8005660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005662:	4b04      	ldr	r3, [pc, #16]	; (8005674 <SysTick_Config+0x40>)
 8005664:	2207      	movs	r2, #7
 8005666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	e000e010 	.word	0xe000e010

08005678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f7ff ff2d 	bl	80054e0 <__NVIC_SetPriorityGrouping>
}
 8005686:	bf00      	nop
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800568e:	b580      	push	{r7, lr}
 8005690:	b086      	sub	sp, #24
 8005692:	af00      	add	r7, sp, #0
 8005694:	4603      	mov	r3, r0
 8005696:	60b9      	str	r1, [r7, #8]
 8005698:	607a      	str	r2, [r7, #4]
 800569a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800569c:	2300      	movs	r3, #0
 800569e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056a0:	f7ff ff42 	bl	8005528 <__NVIC_GetPriorityGrouping>
 80056a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	6978      	ldr	r0, [r7, #20]
 80056ac:	f7ff ff90 	bl	80055d0 <NVIC_EncodePriority>
 80056b0:	4602      	mov	r2, r0
 80056b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056b6:	4611      	mov	r1, r2
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7ff ff5f 	bl	800557c <__NVIC_SetPriority>
}
 80056be:	bf00      	nop
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b082      	sub	sp, #8
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	4603      	mov	r3, r0
 80056ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff ff35 	bl	8005544 <__NVIC_EnableIRQ>
}
 80056da:	bf00      	nop
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b082      	sub	sp, #8
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f7ff ffa2 	bl	8005634 <SysTick_Config>
 80056f0:	4603      	mov	r3, r0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b085      	sub	sp, #20
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d008      	beq.n	8005724 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2204      	movs	r2, #4
 8005716:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e020      	b.n	8005766 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 020e 	bic.w	r2, r2, #14
 8005732:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0201 	bic.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800574c:	2101      	movs	r1, #1
 800574e:	fa01 f202 	lsl.w	r2, r1, r2
 8005752:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005764:	7bfb      	ldrb	r3, [r7, #15]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr

08005770 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005778:	2300      	movs	r3, #0
 800577a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d005      	beq.n	8005794 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2204      	movs	r2, #4
 800578c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	73fb      	strb	r3, [r7, #15]
 8005792:	e0d6      	b.n	8005942 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 020e 	bic.w	r2, r2, #14
 80057a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 0201 	bic.w	r2, r2, #1
 80057b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	461a      	mov	r2, r3
 80057ba:	4b64      	ldr	r3, [pc, #400]	; (800594c <HAL_DMA_Abort_IT+0x1dc>)
 80057bc:	429a      	cmp	r2, r3
 80057be:	d958      	bls.n	8005872 <HAL_DMA_Abort_IT+0x102>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a62      	ldr	r2, [pc, #392]	; (8005950 <HAL_DMA_Abort_IT+0x1e0>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d04f      	beq.n	800586a <HAL_DMA_Abort_IT+0xfa>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a61      	ldr	r2, [pc, #388]	; (8005954 <HAL_DMA_Abort_IT+0x1e4>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d048      	beq.n	8005866 <HAL_DMA_Abort_IT+0xf6>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a5f      	ldr	r2, [pc, #380]	; (8005958 <HAL_DMA_Abort_IT+0x1e8>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d040      	beq.n	8005860 <HAL_DMA_Abort_IT+0xf0>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a5e      	ldr	r2, [pc, #376]	; (800595c <HAL_DMA_Abort_IT+0x1ec>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d038      	beq.n	800585a <HAL_DMA_Abort_IT+0xea>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a5c      	ldr	r2, [pc, #368]	; (8005960 <HAL_DMA_Abort_IT+0x1f0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d030      	beq.n	8005854 <HAL_DMA_Abort_IT+0xe4>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a5b      	ldr	r2, [pc, #364]	; (8005964 <HAL_DMA_Abort_IT+0x1f4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d028      	beq.n	800584e <HAL_DMA_Abort_IT+0xde>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a52      	ldr	r2, [pc, #328]	; (800594c <HAL_DMA_Abort_IT+0x1dc>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d020      	beq.n	8005848 <HAL_DMA_Abort_IT+0xd8>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a57      	ldr	r2, [pc, #348]	; (8005968 <HAL_DMA_Abort_IT+0x1f8>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d019      	beq.n	8005844 <HAL_DMA_Abort_IT+0xd4>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a55      	ldr	r2, [pc, #340]	; (800596c <HAL_DMA_Abort_IT+0x1fc>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d012      	beq.n	8005840 <HAL_DMA_Abort_IT+0xd0>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a54      	ldr	r2, [pc, #336]	; (8005970 <HAL_DMA_Abort_IT+0x200>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00a      	beq.n	800583a <HAL_DMA_Abort_IT+0xca>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a52      	ldr	r2, [pc, #328]	; (8005974 <HAL_DMA_Abort_IT+0x204>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d102      	bne.n	8005834 <HAL_DMA_Abort_IT+0xc4>
 800582e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005832:	e01b      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005834:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005838:	e018      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 800583a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800583e:	e015      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005840:	2310      	movs	r3, #16
 8005842:	e013      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005844:	2301      	movs	r3, #1
 8005846:	e011      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005848:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800584c:	e00e      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 800584e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005852:	e00b      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005858:	e008      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 800585a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800585e:	e005      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005860:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005864:	e002      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 8005866:	2310      	movs	r3, #16
 8005868:	e000      	b.n	800586c <HAL_DMA_Abort_IT+0xfc>
 800586a:	2301      	movs	r3, #1
 800586c:	4a42      	ldr	r2, [pc, #264]	; (8005978 <HAL_DMA_Abort_IT+0x208>)
 800586e:	6053      	str	r3, [r2, #4]
 8005870:	e057      	b.n	8005922 <HAL_DMA_Abort_IT+0x1b2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a36      	ldr	r2, [pc, #216]	; (8005950 <HAL_DMA_Abort_IT+0x1e0>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d04f      	beq.n	800591c <HAL_DMA_Abort_IT+0x1ac>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a34      	ldr	r2, [pc, #208]	; (8005954 <HAL_DMA_Abort_IT+0x1e4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d048      	beq.n	8005918 <HAL_DMA_Abort_IT+0x1a8>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a33      	ldr	r2, [pc, #204]	; (8005958 <HAL_DMA_Abort_IT+0x1e8>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d040      	beq.n	8005912 <HAL_DMA_Abort_IT+0x1a2>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a31      	ldr	r2, [pc, #196]	; (800595c <HAL_DMA_Abort_IT+0x1ec>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d038      	beq.n	800590c <HAL_DMA_Abort_IT+0x19c>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a30      	ldr	r2, [pc, #192]	; (8005960 <HAL_DMA_Abort_IT+0x1f0>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d030      	beq.n	8005906 <HAL_DMA_Abort_IT+0x196>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a2e      	ldr	r2, [pc, #184]	; (8005964 <HAL_DMA_Abort_IT+0x1f4>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d028      	beq.n	8005900 <HAL_DMA_Abort_IT+0x190>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a26      	ldr	r2, [pc, #152]	; (800594c <HAL_DMA_Abort_IT+0x1dc>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d020      	beq.n	80058fa <HAL_DMA_Abort_IT+0x18a>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a2a      	ldr	r2, [pc, #168]	; (8005968 <HAL_DMA_Abort_IT+0x1f8>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d019      	beq.n	80058f6 <HAL_DMA_Abort_IT+0x186>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a29      	ldr	r2, [pc, #164]	; (800596c <HAL_DMA_Abort_IT+0x1fc>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d012      	beq.n	80058f2 <HAL_DMA_Abort_IT+0x182>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a27      	ldr	r2, [pc, #156]	; (8005970 <HAL_DMA_Abort_IT+0x200>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d00a      	beq.n	80058ec <HAL_DMA_Abort_IT+0x17c>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a26      	ldr	r2, [pc, #152]	; (8005974 <HAL_DMA_Abort_IT+0x204>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d102      	bne.n	80058e6 <HAL_DMA_Abort_IT+0x176>
 80058e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058e4:	e01b      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 80058e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058ea:	e018      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 80058ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058f0:	e015      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 80058f2:	2310      	movs	r3, #16
 80058f4:	e013      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e011      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 80058fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058fe:	e00e      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 8005900:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005904:	e00b      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 8005906:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800590a:	e008      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 800590c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005910:	e005      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 8005912:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005916:	e002      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 8005918:	2310      	movs	r3, #16
 800591a:	e000      	b.n	800591e <HAL_DMA_Abort_IT+0x1ae>
 800591c:	2301      	movs	r3, #1
 800591e:	4a17      	ldr	r2, [pc, #92]	; (800597c <HAL_DMA_Abort_IT+0x20c>)
 8005920:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
    } 
  }
  return status;
 8005942:	7bfb      	ldrb	r3, [r7, #15]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	40020080 	.word	0x40020080
 8005950:	40020008 	.word	0x40020008
 8005954:	4002001c 	.word	0x4002001c
 8005958:	40020030 	.word	0x40020030
 800595c:	40020044 	.word	0x40020044
 8005960:	40020058 	.word	0x40020058
 8005964:	4002006c 	.word	0x4002006c
 8005968:	40020408 	.word	0x40020408
 800596c:	4002041c 	.word	0x4002041c
 8005970:	40020430 	.word	0x40020430
 8005974:	40020444 	.word	0x40020444
 8005978:	40020400 	.word	0x40020400
 800597c:	40020000 	.word	0x40020000

08005980 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005980:	b480      	push	{r7}
 8005982:	b08b      	sub	sp, #44	; 0x2c
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800598e:	2300      	movs	r3, #0
 8005990:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005992:	e179      	b.n	8005c88 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005994:	2201      	movs	r2, #1
 8005996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	4013      	ands	r3, r2
 80059a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	f040 8168 	bne.w	8005c82 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	4a96      	ldr	r2, [pc, #600]	; (8005c10 <HAL_GPIO_Init+0x290>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d05e      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
 80059bc:	4a94      	ldr	r2, [pc, #592]	; (8005c10 <HAL_GPIO_Init+0x290>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d875      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059c2:	4a94      	ldr	r2, [pc, #592]	; (8005c14 <HAL_GPIO_Init+0x294>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d058      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
 80059c8:	4a92      	ldr	r2, [pc, #584]	; (8005c14 <HAL_GPIO_Init+0x294>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d86f      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059ce:	4a92      	ldr	r2, [pc, #584]	; (8005c18 <HAL_GPIO_Init+0x298>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d052      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
 80059d4:	4a90      	ldr	r2, [pc, #576]	; (8005c18 <HAL_GPIO_Init+0x298>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d869      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059da:	4a90      	ldr	r2, [pc, #576]	; (8005c1c <HAL_GPIO_Init+0x29c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d04c      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
 80059e0:	4a8e      	ldr	r2, [pc, #568]	; (8005c1c <HAL_GPIO_Init+0x29c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d863      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059e6:	4a8e      	ldr	r2, [pc, #568]	; (8005c20 <HAL_GPIO_Init+0x2a0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d046      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
 80059ec:	4a8c      	ldr	r2, [pc, #560]	; (8005c20 <HAL_GPIO_Init+0x2a0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d85d      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059f2:	2b12      	cmp	r3, #18
 80059f4:	d82a      	bhi.n	8005a4c <HAL_GPIO_Init+0xcc>
 80059f6:	2b12      	cmp	r3, #18
 80059f8:	d859      	bhi.n	8005aae <HAL_GPIO_Init+0x12e>
 80059fa:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <HAL_GPIO_Init+0x80>)
 80059fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a00:	08005a7b 	.word	0x08005a7b
 8005a04:	08005a55 	.word	0x08005a55
 8005a08:	08005a67 	.word	0x08005a67
 8005a0c:	08005aa9 	.word	0x08005aa9
 8005a10:	08005aaf 	.word	0x08005aaf
 8005a14:	08005aaf 	.word	0x08005aaf
 8005a18:	08005aaf 	.word	0x08005aaf
 8005a1c:	08005aaf 	.word	0x08005aaf
 8005a20:	08005aaf 	.word	0x08005aaf
 8005a24:	08005aaf 	.word	0x08005aaf
 8005a28:	08005aaf 	.word	0x08005aaf
 8005a2c:	08005aaf 	.word	0x08005aaf
 8005a30:	08005aaf 	.word	0x08005aaf
 8005a34:	08005aaf 	.word	0x08005aaf
 8005a38:	08005aaf 	.word	0x08005aaf
 8005a3c:	08005aaf 	.word	0x08005aaf
 8005a40:	08005aaf 	.word	0x08005aaf
 8005a44:	08005a5d 	.word	0x08005a5d
 8005a48:	08005a71 	.word	0x08005a71
 8005a4c:	4a75      	ldr	r2, [pc, #468]	; (8005c24 <HAL_GPIO_Init+0x2a4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d013      	beq.n	8005a7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005a52:	e02c      	b.n	8005aae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	623b      	str	r3, [r7, #32]
          break;
 8005a5a:	e029      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	3304      	adds	r3, #4
 8005a62:	623b      	str	r3, [r7, #32]
          break;
 8005a64:	e024      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	3308      	adds	r3, #8
 8005a6c:	623b      	str	r3, [r7, #32]
          break;
 8005a6e:	e01f      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	330c      	adds	r3, #12
 8005a76:	623b      	str	r3, [r7, #32]
          break;
 8005a78:	e01a      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d102      	bne.n	8005a88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005a82:	2304      	movs	r3, #4
 8005a84:	623b      	str	r3, [r7, #32]
          break;
 8005a86:	e013      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d105      	bne.n	8005a9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005a90:	2308      	movs	r3, #8
 8005a92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	611a      	str	r2, [r3, #16]
          break;
 8005a9a:	e009      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005a9c:	2308      	movs	r3, #8
 8005a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	69fa      	ldr	r2, [r7, #28]
 8005aa4:	615a      	str	r2, [r3, #20]
          break;
 8005aa6:	e003      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	623b      	str	r3, [r7, #32]
          break;
 8005aac:	e000      	b.n	8005ab0 <HAL_GPIO_Init+0x130>
          break;
 8005aae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	2bff      	cmp	r3, #255	; 0xff
 8005ab4:	d801      	bhi.n	8005aba <HAL_GPIO_Init+0x13a>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	e001      	b.n	8005abe <HAL_GPIO_Init+0x13e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3304      	adds	r3, #4
 8005abe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	2bff      	cmp	r3, #255	; 0xff
 8005ac4:	d802      	bhi.n	8005acc <HAL_GPIO_Init+0x14c>
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	e002      	b.n	8005ad2 <HAL_GPIO_Init+0x152>
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	3b08      	subs	r3, #8
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	210f      	movs	r1, #15
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae0:	43db      	mvns	r3, r3
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	6a39      	ldr	r1, [r7, #32]
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	431a      	orrs	r2, r3
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f000 80c1 	beq.w	8005c82 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005b00:	4b49      	ldr	r3, [pc, #292]	; (8005c28 <HAL_GPIO_Init+0x2a8>)
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	4a48      	ldr	r2, [pc, #288]	; (8005c28 <HAL_GPIO_Init+0x2a8>)
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	6193      	str	r3, [r2, #24]
 8005b0c:	4b46      	ldr	r3, [pc, #280]	; (8005c28 <HAL_GPIO_Init+0x2a8>)
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	60bb      	str	r3, [r7, #8]
 8005b16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005b18:	4a44      	ldr	r2, [pc, #272]	; (8005c2c <HAL_GPIO_Init+0x2ac>)
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1c:	089b      	lsrs	r3, r3, #2
 8005b1e:	3302      	adds	r3, #2
 8005b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	f003 0303 	and.w	r3, r3, #3
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	220f      	movs	r2, #15
 8005b30:	fa02 f303 	lsl.w	r3, r2, r3
 8005b34:	43db      	mvns	r3, r3
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a3c      	ldr	r2, [pc, #240]	; (8005c30 <HAL_GPIO_Init+0x2b0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d01f      	beq.n	8005b84 <HAL_GPIO_Init+0x204>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3b      	ldr	r2, [pc, #236]	; (8005c34 <HAL_GPIO_Init+0x2b4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d019      	beq.n	8005b80 <HAL_GPIO_Init+0x200>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a3a      	ldr	r2, [pc, #232]	; (8005c38 <HAL_GPIO_Init+0x2b8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d013      	beq.n	8005b7c <HAL_GPIO_Init+0x1fc>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a39      	ldr	r2, [pc, #228]	; (8005c3c <HAL_GPIO_Init+0x2bc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00d      	beq.n	8005b78 <HAL_GPIO_Init+0x1f8>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a38      	ldr	r2, [pc, #224]	; (8005c40 <HAL_GPIO_Init+0x2c0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d007      	beq.n	8005b74 <HAL_GPIO_Init+0x1f4>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a37      	ldr	r2, [pc, #220]	; (8005c44 <HAL_GPIO_Init+0x2c4>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d101      	bne.n	8005b70 <HAL_GPIO_Init+0x1f0>
 8005b6c:	2305      	movs	r3, #5
 8005b6e:	e00a      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b70:	2306      	movs	r3, #6
 8005b72:	e008      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b74:	2304      	movs	r3, #4
 8005b76:	e006      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e004      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	e002      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b80:	2301      	movs	r3, #1
 8005b82:	e000      	b.n	8005b86 <HAL_GPIO_Init+0x206>
 8005b84:	2300      	movs	r3, #0
 8005b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b88:	f002 0203 	and.w	r2, r2, #3
 8005b8c:	0092      	lsls	r2, r2, #2
 8005b8e:	4093      	lsls	r3, r2
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005b96:	4925      	ldr	r1, [pc, #148]	; (8005c2c <HAL_GPIO_Init+0x2ac>)
 8005b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9a:	089b      	lsrs	r3, r3, #2
 8005b9c:	3302      	adds	r3, #2
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d006      	beq.n	8005bbe <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005bb0:	4b25      	ldr	r3, [pc, #148]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	4924      	ldr	r1, [pc, #144]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	608b      	str	r3, [r1, #8]
 8005bbc:	e006      	b.n	8005bcc <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005bbe:	4b22      	ldr	r3, [pc, #136]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bc0:	689a      	ldr	r2, [r3, #8]
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	43db      	mvns	r3, r3
 8005bc6:	4920      	ldr	r1, [pc, #128]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bc8:	4013      	ands	r3, r2
 8005bca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d006      	beq.n	8005be6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005bd8:	4b1b      	ldr	r3, [pc, #108]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bda:	68da      	ldr	r2, [r3, #12]
 8005bdc:	491a      	ldr	r1, [pc, #104]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60cb      	str	r3, [r1, #12]
 8005be4:	e006      	b.n	8005bf4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005be6:	4b18      	ldr	r3, [pc, #96]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	43db      	mvns	r3, r3
 8005bee:	4916      	ldr	r1, [pc, #88]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d025      	beq.n	8005c4c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005c00:	4b11      	ldr	r3, [pc, #68]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	4910      	ldr	r1, [pc, #64]	; (8005c48 <HAL_GPIO_Init+0x2c8>)
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	604b      	str	r3, [r1, #4]
 8005c0c:	e025      	b.n	8005c5a <HAL_GPIO_Init+0x2da>
 8005c0e:	bf00      	nop
 8005c10:	10320000 	.word	0x10320000
 8005c14:	10310000 	.word	0x10310000
 8005c18:	10220000 	.word	0x10220000
 8005c1c:	10210000 	.word	0x10210000
 8005c20:	10120000 	.word	0x10120000
 8005c24:	10110000 	.word	0x10110000
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	40010000 	.word	0x40010000
 8005c30:	40010800 	.word	0x40010800
 8005c34:	40010c00 	.word	0x40010c00
 8005c38:	40011000 	.word	0x40011000
 8005c3c:	40011400 	.word	0x40011400
 8005c40:	40011800 	.word	0x40011800
 8005c44:	40011c00 	.word	0x40011c00
 8005c48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005c4c:	4b15      	ldr	r3, [pc, #84]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	43db      	mvns	r3, r3
 8005c54:	4913      	ldr	r1, [pc, #76]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c56:	4013      	ands	r3, r2
 8005c58:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d006      	beq.n	8005c74 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005c66:	4b0f      	ldr	r3, [pc, #60]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	490e      	ldr	r1, [pc, #56]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	600b      	str	r3, [r1, #0]
 8005c72:	e006      	b.n	8005c82 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005c74:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	43db      	mvns	r3, r3
 8005c7c:	4909      	ldr	r1, [pc, #36]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c84:	3301      	adds	r3, #1
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f47f ae7e 	bne.w	8005994 <HAL_GPIO_Init+0x14>
  }
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	372c      	adds	r7, #44	; 0x2c
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr
 8005ca4:	40010400 	.word	0x40010400

08005ca8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	887b      	ldrh	r3, [r7, #2]
 8005cba:	4013      	ands	r3, r2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	73fb      	strb	r3, [r7, #15]
 8005cc4:	e001      	b.n	8005cca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	460b      	mov	r3, r1
 8005ce0:	807b      	strh	r3, [r7, #2]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ce6:	787b      	ldrb	r3, [r7, #1]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cec:	887a      	ldrh	r2, [r7, #2]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005cf2:	e003      	b.n	8005cfc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005cf4:	887b      	ldrh	r3, [r7, #2]
 8005cf6:	041a      	lsls	r2, r3, #16
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	611a      	str	r2, [r3, #16]
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bc80      	pop	{r7}
 8005d04:	4770      	bx	lr

08005d06 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b085      	sub	sp, #20
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	460b      	mov	r3, r1
 8005d10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005d18:	887a      	ldrh	r2, [r7, #2]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	041a      	lsls	r2, r3, #16
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	43d9      	mvns	r1, r3
 8005d24:	887b      	ldrh	r3, [r7, #2]
 8005d26:	400b      	ands	r3, r1
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	611a      	str	r2, [r3, #16]
}
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr

08005d38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005d42:	4b08      	ldr	r3, [pc, #32]	; (8005d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	88fb      	ldrh	r3, [r7, #6]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d006      	beq.n	8005d5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d4e:	4a05      	ldr	r2, [pc, #20]	; (8005d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d50:	88fb      	ldrh	r3, [r7, #6]
 8005d52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d54:	88fb      	ldrh	r3, [r7, #6]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7fc fae1 	bl	800231e <HAL_GPIO_EXTI_Callback>
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40010400 	.word	0x40010400

08005d68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e12b      	b.n	8005fd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fb fc86 	bl	80016a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2224      	movs	r2, #36	; 0x24
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0201 	bic.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005dcc:	f001 fbfc 	bl	80075c8 <HAL_RCC_GetPCLK1Freq>
 8005dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	4a81      	ldr	r2, [pc, #516]	; (8005fdc <HAL_I2C_Init+0x274>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d807      	bhi.n	8005dec <HAL_I2C_Init+0x84>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	4a80      	ldr	r2, [pc, #512]	; (8005fe0 <HAL_I2C_Init+0x278>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	bf94      	ite	ls
 8005de4:	2301      	movls	r3, #1
 8005de6:	2300      	movhi	r3, #0
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	e006      	b.n	8005dfa <HAL_I2C_Init+0x92>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4a7d      	ldr	r2, [pc, #500]	; (8005fe4 <HAL_I2C_Init+0x27c>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	bf94      	ite	ls
 8005df4:	2301      	movls	r3, #1
 8005df6:	2300      	movhi	r3, #0
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e0e7      	b.n	8005fd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	4a78      	ldr	r2, [pc, #480]	; (8005fe8 <HAL_I2C_Init+0x280>)
 8005e06:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0a:	0c9b      	lsrs	r3, r3, #18
 8005e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	4a6a      	ldr	r2, [pc, #424]	; (8005fdc <HAL_I2C_Init+0x274>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d802      	bhi.n	8005e3c <HAL_I2C_Init+0xd4>
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	e009      	b.n	8005e50 <HAL_I2C_Init+0xe8>
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005e42:	fb02 f303 	mul.w	r3, r2, r3
 8005e46:	4a69      	ldr	r2, [pc, #420]	; (8005fec <HAL_I2C_Init+0x284>)
 8005e48:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4c:	099b      	lsrs	r3, r3, #6
 8005e4e:	3301      	adds	r3, #1
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6812      	ldr	r2, [r2, #0]
 8005e54:	430b      	orrs	r3, r1
 8005e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	495c      	ldr	r1, [pc, #368]	; (8005fdc <HAL_I2C_Init+0x274>)
 8005e6c:	428b      	cmp	r3, r1
 8005e6e:	d819      	bhi.n	8005ea4 <HAL_I2C_Init+0x13c>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	1e59      	subs	r1, r3, #1
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e7e:	1c59      	adds	r1, r3, #1
 8005e80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005e84:	400b      	ands	r3, r1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00a      	beq.n	8005ea0 <HAL_I2C_Init+0x138>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	1e59      	subs	r1, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e98:	3301      	adds	r3, #1
 8005e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e9e:	e051      	b.n	8005f44 <HAL_I2C_Init+0x1dc>
 8005ea0:	2304      	movs	r3, #4
 8005ea2:	e04f      	b.n	8005f44 <HAL_I2C_Init+0x1dc>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d111      	bne.n	8005ed0 <HAL_I2C_Init+0x168>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	1e58      	subs	r0, r3, #1
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6859      	ldr	r1, [r3, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	440b      	add	r3, r1
 8005eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2301      	moveq	r3, #1
 8005eca:	2300      	movne	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e012      	b.n	8005ef6 <HAL_I2C_Init+0x18e>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	1e58      	subs	r0, r3, #1
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6859      	ldr	r1, [r3, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	440b      	add	r3, r1
 8005ede:	0099      	lsls	r1, r3, #2
 8005ee0:	440b      	add	r3, r1
 8005ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	bf0c      	ite	eq
 8005ef0:	2301      	moveq	r3, #1
 8005ef2:	2300      	movne	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <HAL_I2C_Init+0x196>
 8005efa:	2301      	movs	r3, #1
 8005efc:	e022      	b.n	8005f44 <HAL_I2C_Init+0x1dc>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10e      	bne.n	8005f24 <HAL_I2C_Init+0x1bc>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	1e58      	subs	r0, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6859      	ldr	r1, [r3, #4]
 8005f0e:	460b      	mov	r3, r1
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	440b      	add	r3, r1
 8005f14:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f18:	3301      	adds	r3, #1
 8005f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f22:	e00f      	b.n	8005f44 <HAL_I2C_Init+0x1dc>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	1e58      	subs	r0, r3, #1
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6859      	ldr	r1, [r3, #4]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	440b      	add	r3, r1
 8005f32:	0099      	lsls	r1, r3, #2
 8005f34:	440b      	add	r3, r1
 8005f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	6809      	ldr	r1, [r1, #0]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	69da      	ldr	r2, [r3, #28]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a1b      	ldr	r3, [r3, #32]
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	430a      	orrs	r2, r1
 8005f66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005f72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	6911      	ldr	r1, [r2, #16]
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	68d2      	ldr	r2, [r2, #12]
 8005f7e:	4311      	orrs	r1, r2
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695a      	ldr	r2, [r3, #20]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	000186a0 	.word	0x000186a0
 8005fe0:	001e847f 	.word	0x001e847f
 8005fe4:	003d08ff 	.word	0x003d08ff
 8005fe8:	431bde83 	.word	0x431bde83
 8005fec:	10624dd3 	.word	0x10624dd3

08005ff0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	4608      	mov	r0, r1
 8005ffa:	4611      	mov	r1, r2
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	4603      	mov	r3, r0
 8006000:	817b      	strh	r3, [r7, #10]
 8006002:	460b      	mov	r3, r1
 8006004:	813b      	strh	r3, [r7, #8]
 8006006:	4613      	mov	r3, r2
 8006008:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800600a:	f7ff fa3b 	bl	8005484 <HAL_GetTick>
 800600e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b20      	cmp	r3, #32
 800601a:	f040 80d9 	bne.w	80061d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	2319      	movs	r3, #25
 8006024:	2201      	movs	r2, #1
 8006026:	496d      	ldr	r1, [pc, #436]	; (80061dc <HAL_I2C_Mem_Write+0x1ec>)
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 fcc1 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006034:	2302      	movs	r3, #2
 8006036:	e0cc      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800603e:	2b01      	cmp	r3, #1
 8006040:	d101      	bne.n	8006046 <HAL_I2C_Mem_Write+0x56>
 8006042:	2302      	movs	r3, #2
 8006044:	e0c5      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	2b01      	cmp	r3, #1
 800605a:	d007      	beq.n	800606c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0201 	orr.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800607a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2221      	movs	r2, #33	; 0x21
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2240      	movs	r2, #64	; 0x40
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a3a      	ldr	r2, [r7, #32]
 8006096:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800609c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4a4d      	ldr	r2, [pc, #308]	; (80061e0 <HAL_I2C_Mem_Write+0x1f0>)
 80060ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060ae:	88f8      	ldrh	r0, [r7, #6]
 80060b0:	893a      	ldrh	r2, [r7, #8]
 80060b2:	8979      	ldrh	r1, [r7, #10]
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	9301      	str	r3, [sp, #4]
 80060b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	4603      	mov	r3, r0
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f000 faf8 	bl	80066b4 <I2C_RequestMemoryWrite>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d052      	beq.n	8006170 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e081      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060d2:	68f8      	ldr	r0, [r7, #12]
 80060d4:	f000 fd86 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00d      	beq.n	80060fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d107      	bne.n	80060f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e06b      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fe:	781a      	ldrb	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610a:	1c5a      	adds	r2, r3, #1
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006114:	3b01      	subs	r3, #1
 8006116:	b29a      	uxth	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006120:	b29b      	uxth	r3, r3
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b04      	cmp	r3, #4
 8006136:	d11b      	bne.n	8006170 <HAL_I2C_Mem_Write+0x180>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800613c:	2b00      	cmp	r3, #0
 800613e:	d017      	beq.n	8006170 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	781a      	ldrb	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615a:	3b01      	subs	r3, #1
 800615c:	b29a      	uxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006166:	b29b      	uxth	r3, r3
 8006168:	3b01      	subs	r3, #1
 800616a:	b29a      	uxth	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1aa      	bne.n	80060ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 fd79 	bl	8006c74 <I2C_WaitOnBTFFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00d      	beq.n	80061a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	2b04      	cmp	r3, #4
 800618e:	d107      	bne.n	80061a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800619e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e016      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e000      	b.n	80061d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80061d0:	2302      	movs	r3, #2
  }
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3718      	adds	r7, #24
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	00100002 	.word	0x00100002
 80061e0:	ffff0000 	.word	0xffff0000

080061e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b08c      	sub	sp, #48	; 0x30
 80061e8:	af02      	add	r7, sp, #8
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	4608      	mov	r0, r1
 80061ee:	4611      	mov	r1, r2
 80061f0:	461a      	mov	r2, r3
 80061f2:	4603      	mov	r3, r0
 80061f4:	817b      	strh	r3, [r7, #10]
 80061f6:	460b      	mov	r3, r1
 80061f8:	813b      	strh	r3, [r7, #8]
 80061fa:	4613      	mov	r3, r2
 80061fc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80061fe:	2300      	movs	r3, #0
 8006200:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006202:	f7ff f93f 	bl	8005484 <HAL_GetTick>
 8006206:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b20      	cmp	r3, #32
 8006212:	f040 8244 	bne.w	800669e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	2319      	movs	r3, #25
 800621c:	2201      	movs	r2, #1
 800621e:	4982      	ldr	r1, [pc, #520]	; (8006428 <HAL_I2C_Mem_Read+0x244>)
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 fbc5 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d001      	beq.n	8006230 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800622c:	2302      	movs	r3, #2
 800622e:	e237      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006236:	2b01      	cmp	r3, #1
 8006238:	d101      	bne.n	800623e <HAL_I2C_Mem_Read+0x5a>
 800623a:	2302      	movs	r3, #2
 800623c:	e230      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b01      	cmp	r3, #1
 8006252:	d007      	beq.n	8006264 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0201 	orr.w	r2, r2, #1
 8006262:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006272:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2222      	movs	r2, #34	; 0x22
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2240      	movs	r2, #64	; 0x40
 8006280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800628e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006294:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629a:	b29a      	uxth	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4a62      	ldr	r2, [pc, #392]	; (800642c <HAL_I2C_Mem_Read+0x248>)
 80062a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062a6:	88f8      	ldrh	r0, [r7, #6]
 80062a8:	893a      	ldrh	r2, [r7, #8]
 80062aa:	8979      	ldrh	r1, [r7, #10]
 80062ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ae:	9301      	str	r3, [sp, #4]
 80062b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	4603      	mov	r3, r0
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fa92 	bl	80067e0 <I2C_RequestMemoryRead>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e1ec      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d113      	bne.n	80062f6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ce:	2300      	movs	r3, #0
 80062d0:	61fb      	str	r3, [r7, #28]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	61fb      	str	r3, [r7, #28]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	61fb      	str	r3, [r7, #28]
 80062e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062f2:	601a      	str	r2, [r3, #0]
 80062f4:	e1c0      	b.n	8006678 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d11e      	bne.n	800633c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800630c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800630e:	b672      	cpsid	i
}
 8006310:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006312:	2300      	movs	r3, #0
 8006314:	61bb      	str	r3, [r7, #24]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	695b      	ldr	r3, [r3, #20]
 800631c:	61bb      	str	r3, [r7, #24]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	61bb      	str	r3, [r7, #24]
 8006326:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006336:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006338:	b662      	cpsie	i
}
 800633a:	e035      	b.n	80063a8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006340:	2b02      	cmp	r3, #2
 8006342:	d11e      	bne.n	8006382 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006352:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006354:	b672      	cpsid	i
}
 8006356:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006358:	2300      	movs	r3, #0
 800635a:	617b      	str	r3, [r7, #20]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800637c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800637e:	b662      	cpsie	i
}
 8006380:	e012      	b.n	80063a8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006390:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006392:	2300      	movs	r3, #0
 8006394:	613b      	str	r3, [r7, #16]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	613b      	str	r3, [r7, #16]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	613b      	str	r3, [r7, #16]
 80063a6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80063a8:	e166      	b.n	8006678 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	f200 811f 	bhi.w	80065f2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d123      	bne.n	8006404 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f000 fc9f 	bl	8006d04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e167      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	691a      	ldr	r2, [r3, #16]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e2:	1c5a      	adds	r2, r3, #1
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ec:	3b01      	subs	r3, #1
 80063ee:	b29a      	uxth	r2, r3
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	3b01      	subs	r3, #1
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006402:	e139      	b.n	8006678 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006408:	2b02      	cmp	r3, #2
 800640a:	d152      	bne.n	80064b2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640e:	9300      	str	r3, [sp, #0]
 8006410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006412:	2200      	movs	r2, #0
 8006414:	4906      	ldr	r1, [pc, #24]	; (8006430 <HAL_I2C_Mem_Read+0x24c>)
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 faca 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d008      	beq.n	8006434 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e13c      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
 8006426:	bf00      	nop
 8006428:	00100002 	.word	0x00100002
 800642c:	ffff0000 	.word	0xffff0000
 8006430:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006434:	b672      	cpsid	i
}
 8006436:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006446:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006470:	b29b      	uxth	r3, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800647a:	b662      	cpsie	i
}
 800647c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	691a      	ldr	r2, [r3, #16]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	b2d2      	uxtb	r2, r2
 800648a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064b0:	e0e2      	b.n	8006678 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b8:	2200      	movs	r2, #0
 80064ba:	497b      	ldr	r1, [pc, #492]	; (80066a8 <HAL_I2C_Mem_Read+0x4c4>)
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f000 fa77 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e0e9      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064da:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80064dc:	b672      	cpsid	i
}
 80064de:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691a      	ldr	r2, [r3, #16]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	b2d2      	uxtb	r2, r2
 80064ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f2:	1c5a      	adds	r2, r3, #1
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064fc:	3b01      	subs	r3, #1
 80064fe:	b29a      	uxth	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006508:	b29b      	uxth	r3, r3
 800650a:	3b01      	subs	r3, #1
 800650c:	b29a      	uxth	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006512:	4b66      	ldr	r3, [pc, #408]	; (80066ac <HAL_I2C_Mem_Read+0x4c8>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	08db      	lsrs	r3, r3, #3
 8006518:	4a65      	ldr	r2, [pc, #404]	; (80066b0 <HAL_I2C_Mem_Read+0x4cc>)
 800651a:	fba2 2303 	umull	r2, r3, r2, r3
 800651e:	0a1a      	lsrs	r2, r3, #8
 8006520:	4613      	mov	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	4413      	add	r3, r2
 8006526:	00da      	lsls	r2, r3, #3
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	3b01      	subs	r3, #1
 8006530:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d118      	bne.n	800656a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006552:	f043 0220 	orr.w	r2, r3, #32
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800655a:	b662      	cpsie	i
}
 800655c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e09a      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b04      	cmp	r3, #4
 8006576:	d1d9      	bne.n	800652c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006586:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691a      	ldr	r2, [r3, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065a4:	3b01      	subs	r3, #1
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80065ba:	b662      	cpsie	i
}
 80065bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80065f0:	e042      	b.n	8006678 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 fb84 	bl	8006d04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e04c      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	691a      	ldr	r2, [r3, #16]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006610:	b2d2      	uxtb	r2, r2
 8006612:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006622:	3b01      	subs	r3, #1
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800662e:	b29b      	uxth	r3, r3
 8006630:	3b01      	subs	r3, #1
 8006632:	b29a      	uxth	r2, r3
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	f003 0304 	and.w	r3, r3, #4
 8006642:	2b04      	cmp	r3, #4
 8006644:	d118      	bne.n	8006678 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	b2d2      	uxtb	r2, r2
 8006652:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	1c5a      	adds	r2, r3, #1
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006662:	3b01      	subs	r3, #1
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667c:	2b00      	cmp	r3, #0
 800667e:	f47f ae94 	bne.w	80063aa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2220      	movs	r2, #32
 8006686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	e000      	b.n	80066a0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800669e:	2302      	movs	r3, #2
  }
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3728      	adds	r7, #40	; 0x28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	00010004 	.word	0x00010004
 80066ac:	20000000 	.word	0x20000000
 80066b0:	14f8b589 	.word	0x14f8b589

080066b4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b088      	sub	sp, #32
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	4608      	mov	r0, r1
 80066be:	4611      	mov	r1, r2
 80066c0:	461a      	mov	r2, r3
 80066c2:	4603      	mov	r3, r0
 80066c4:	817b      	strh	r3, [r7, #10]
 80066c6:	460b      	mov	r3, r1
 80066c8:	813b      	strh	r3, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	6a3b      	ldr	r3, [r7, #32]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066ea:	68f8      	ldr	r0, [r7, #12]
 80066ec:	f000 f960 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00d      	beq.n	8006712 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006700:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006704:	d103      	bne.n	800670e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f44f 7200 	mov.w	r2, #512	; 0x200
 800670c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e05f      	b.n	80067d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006712:	897b      	ldrh	r3, [r7, #10]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	461a      	mov	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006720:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	6a3a      	ldr	r2, [r7, #32]
 8006726:	492d      	ldr	r1, [pc, #180]	; (80067dc <I2C_RequestMemoryWrite+0x128>)
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f9bb 	bl	8006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e04c      	b.n	80067d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006738:	2300      	movs	r3, #0
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	617b      	str	r3, [r7, #20]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	617b      	str	r3, [r7, #20]
 800674c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800674e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006750:	6a39      	ldr	r1, [r7, #32]
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 fa46 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00d      	beq.n	800677a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006762:	2b04      	cmp	r3, #4
 8006764:	d107      	bne.n	8006776 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006774:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e02b      	b.n	80067d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800677a:	88fb      	ldrh	r3, [r7, #6]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d105      	bne.n	800678c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006780:	893b      	ldrh	r3, [r7, #8]
 8006782:	b2da      	uxtb	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	611a      	str	r2, [r3, #16]
 800678a:	e021      	b.n	80067d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800678c:	893b      	ldrh	r3, [r7, #8]
 800678e:	0a1b      	lsrs	r3, r3, #8
 8006790:	b29b      	uxth	r3, r3
 8006792:	b2da      	uxtb	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800679a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800679c:	6a39      	ldr	r1, [r7, #32]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 fa20 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00d      	beq.n	80067c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d107      	bne.n	80067c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e005      	b.n	80067d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067c6:	893b      	ldrh	r3, [r7, #8]
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	00010002 	.word	0x00010002

080067e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b088      	sub	sp, #32
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	4608      	mov	r0, r1
 80067ea:	4611      	mov	r1, r2
 80067ec:	461a      	mov	r2, r3
 80067ee:	4603      	mov	r3, r0
 80067f0:	817b      	strh	r3, [r7, #10]
 80067f2:	460b      	mov	r3, r1
 80067f4:	813b      	strh	r3, [r7, #8]
 80067f6:	4613      	mov	r3, r2
 80067f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006808:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006818:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	2200      	movs	r2, #0
 8006822:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f000 f8c2 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00d      	beq.n	800684e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800683c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006840:	d103      	bne.n	800684a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006848:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e0aa      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800684e:	897b      	ldrh	r3, [r7, #10]
 8006850:	b2db      	uxtb	r3, r3
 8006852:	461a      	mov	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800685c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800685e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006860:	6a3a      	ldr	r2, [r7, #32]
 8006862:	4952      	ldr	r1, [pc, #328]	; (80069ac <I2C_RequestMemoryRead+0x1cc>)
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 f91d 	bl	8006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e097      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006874:	2300      	movs	r3, #0
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	617b      	str	r3, [r7, #20]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800688a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800688c:	6a39      	ldr	r1, [r7, #32]
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 f9a8 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00d      	beq.n	80068b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689e:	2b04      	cmp	r3, #4
 80068a0:	d107      	bne.n	80068b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e076      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068b6:	88fb      	ldrh	r3, [r7, #6]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d105      	bne.n	80068c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068bc:	893b      	ldrh	r3, [r7, #8]
 80068be:	b2da      	uxtb	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	611a      	str	r2, [r3, #16]
 80068c6:	e021      	b.n	800690c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80068c8:	893b      	ldrh	r3, [r7, #8]
 80068ca:	0a1b      	lsrs	r3, r3, #8
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	b2da      	uxtb	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068d8:	6a39      	ldr	r1, [r7, #32]
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f982 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00d      	beq.n	8006902 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	2b04      	cmp	r3, #4
 80068ec:	d107      	bne.n	80068fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e050      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006902:	893b      	ldrh	r3, [r7, #8]
 8006904:	b2da      	uxtb	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800690c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800690e:	6a39      	ldr	r1, [r7, #32]
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f967 	bl	8006be4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00d      	beq.n	8006938 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006920:	2b04      	cmp	r3, #4
 8006922:	d107      	bne.n	8006934 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006932:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e035      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006946:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	2200      	movs	r2, #0
 8006950:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f000 f82b 	bl	80069b0 <I2C_WaitOnFlagUntilTimeout>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00d      	beq.n	800697c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800696e:	d103      	bne.n	8006978 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006976:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e013      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800697c:	897b      	ldrh	r3, [r7, #10]
 800697e:	b2db      	uxtb	r3, r3
 8006980:	f043 0301 	orr.w	r3, r3, #1
 8006984:	b2da      	uxtb	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	6a3a      	ldr	r2, [r7, #32]
 8006990:	4906      	ldr	r1, [pc, #24]	; (80069ac <I2C_RequestMemoryRead+0x1cc>)
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 f886 	bl	8006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	00010002 	.word	0x00010002

080069b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	4613      	mov	r3, r2
 80069be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069c0:	e048      	b.n	8006a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c8:	d044      	beq.n	8006a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ca:	f7fe fd5b 	bl	8005484 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d302      	bcc.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d139      	bne.n	8006a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	0c1b      	lsrs	r3, r3, #16
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d10d      	bne.n	8006a06 <I2C_WaitOnFlagUntilTimeout+0x56>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	695b      	ldr	r3, [r3, #20]
 80069f0:	43da      	mvns	r2, r3
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	4013      	ands	r3, r2
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	bf0c      	ite	eq
 80069fc:	2301      	moveq	r3, #1
 80069fe:	2300      	movne	r3, #0
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	461a      	mov	r2, r3
 8006a04:	e00c      	b.n	8006a20 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	43da      	mvns	r2, r3
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	4013      	ands	r3, r2
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	bf0c      	ite	eq
 8006a18:	2301      	moveq	r3, #1
 8006a1a:	2300      	movne	r3, #0
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	461a      	mov	r2, r3
 8006a20:	79fb      	ldrb	r3, [r7, #7]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d116      	bne.n	8006a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a40:	f043 0220 	orr.w	r2, r3, #32
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e023      	b.n	8006a9c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	0c1b      	lsrs	r3, r3, #16
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d10d      	bne.n	8006a7a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	43da      	mvns	r2, r3
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	4013      	ands	r3, r2
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bf0c      	ite	eq
 8006a70:	2301      	moveq	r3, #1
 8006a72:	2300      	movne	r3, #0
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	461a      	mov	r2, r3
 8006a78:	e00c      	b.n	8006a94 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	43da      	mvns	r2, r3
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	4013      	ands	r3, r2
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bf0c      	ite	eq
 8006a8c:	2301      	moveq	r3, #1
 8006a8e:	2300      	movne	r3, #0
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	461a      	mov	r2, r3
 8006a94:	79fb      	ldrb	r3, [r7, #7]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d093      	beq.n	80069c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
 8006ab0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ab2:	e071      	b.n	8006b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ac2:	d123      	bne.n	8006b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006adc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af8:	f043 0204 	orr.w	r2, r3, #4
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e067      	b.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b12:	d041      	beq.n	8006b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b14:	f7fe fcb6 	bl	8005484 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d302      	bcc.n	8006b2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d136      	bne.n	8006b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	0c1b      	lsrs	r3, r3, #16
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d10c      	bne.n	8006b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	695b      	ldr	r3, [r3, #20]
 8006b3a:	43da      	mvns	r2, r3
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	bf14      	ite	ne
 8006b46:	2301      	movne	r3, #1
 8006b48:	2300      	moveq	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	e00b      	b.n	8006b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	43da      	mvns	r2, r3
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	4013      	ands	r3, r2
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	bf14      	ite	ne
 8006b60:	2301      	movne	r3, #1
 8006b62:	2300      	moveq	r3, #0
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d016      	beq.n	8006b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2220      	movs	r2, #32
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b84:	f043 0220 	orr.w	r2, r3, #32
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e021      	b.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	0c1b      	lsrs	r3, r3, #16
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d10c      	bne.n	8006bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	43da      	mvns	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	4013      	ands	r3, r2
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	bf14      	ite	ne
 8006bb4:	2301      	movne	r3, #1
 8006bb6:	2300      	moveq	r3, #0
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	e00b      	b.n	8006bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	43da      	mvns	r2, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	bf14      	ite	ne
 8006bce:	2301      	movne	r3, #1
 8006bd0:	2300      	moveq	r3, #0
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f47f af6d 	bne.w	8006ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006bf0:	e034      	b.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006bf2:	68f8      	ldr	r0, [r7, #12]
 8006bf4:	f000 f8e3 	bl	8006dbe <I2C_IsAcknowledgeFailed>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e034      	b.n	8006c6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c08:	d028      	beq.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c0a:	f7fe fc3b 	bl	8005484 <HAL_GetTick>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	1ad3      	subs	r3, r2, r3
 8006c14:	68ba      	ldr	r2, [r7, #8]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d302      	bcc.n	8006c20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d11d      	bne.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2a:	2b80      	cmp	r3, #128	; 0x80
 8006c2c:	d016      	beq.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c48:	f043 0220 	orr.w	r2, r3, #32
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e007      	b.n	8006c6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c66:	2b80      	cmp	r3, #128	; 0x80
 8006c68:	d1c3      	bne.n	8006bf2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c80:	e034      	b.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 f89b 	bl	8006dbe <I2C_IsAcknowledgeFailed>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e034      	b.n	8006cfc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c98:	d028      	beq.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c9a:	f7fe fbf3 	bl	8005484 <HAL_GetTick>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d302      	bcc.n	8006cb0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d11d      	bne.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	f003 0304 	and.w	r3, r3, #4
 8006cba:	2b04      	cmp	r3, #4
 8006cbc:	d016      	beq.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd8:	f043 0220 	orr.w	r2, r3, #32
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e007      	b.n	8006cfc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	695b      	ldr	r3, [r3, #20]
 8006cf2:	f003 0304 	and.w	r3, r3, #4
 8006cf6:	2b04      	cmp	r3, #4
 8006cf8:	d1c3      	bne.n	8006c82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d10:	e049      	b.n	8006da6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	f003 0310 	and.w	r3, r3, #16
 8006d1c:	2b10      	cmp	r3, #16
 8006d1e:	d119      	bne.n	8006d54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f06f 0210 	mvn.w	r2, #16
 8006d28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2220      	movs	r2, #32
 8006d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e030      	b.n	8006db6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d54:	f7fe fb96 	bl	8005484 <HAL_GetTick>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	68ba      	ldr	r2, [r7, #8]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d302      	bcc.n	8006d6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d11d      	bne.n	8006da6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d74:	2b40      	cmp	r3, #64	; 0x40
 8006d76:	d016      	beq.n	8006da6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2220      	movs	r2, #32
 8006d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	f043 0220 	orr.w	r2, r3, #32
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e007      	b.n	8006db6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db0:	2b40      	cmp	r3, #64	; 0x40
 8006db2:	d1ae      	bne.n	8006d12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b083      	sub	sp, #12
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dd4:	d11b      	bne.n	8006e0e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006dde:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2220      	movs	r2, #32
 8006dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfa:	f043 0204 	orr.w	r2, r3, #4
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e000      	b.n	8006e10 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr
	...

08006e1c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006e20:	4b03      	ldr	r3, [pc, #12]	; (8006e30 <HAL_PWR_EnableBkUpAccess+0x14>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
}
 8006e26:	bf00      	nop
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bc80      	pop	{r7}
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	420e0020 	.word	0x420e0020

08006e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b086      	sub	sp, #24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e272      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 8087 	beq.w	8006f62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e54:	4b92      	ldr	r3, [pc, #584]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f003 030c 	and.w	r3, r3, #12
 8006e5c:	2b04      	cmp	r3, #4
 8006e5e:	d00c      	beq.n	8006e7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006e60:	4b8f      	ldr	r3, [pc, #572]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f003 030c 	and.w	r3, r3, #12
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d112      	bne.n	8006e92 <HAL_RCC_OscConfig+0x5e>
 8006e6c:	4b8c      	ldr	r3, [pc, #560]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e78:	d10b      	bne.n	8006e92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e7a:	4b89      	ldr	r3, [pc, #548]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d06c      	beq.n	8006f60 <HAL_RCC_OscConfig+0x12c>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d168      	bne.n	8006f60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e24c      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e9a:	d106      	bne.n	8006eaa <HAL_RCC_OscConfig+0x76>
 8006e9c:	4b80      	ldr	r3, [pc, #512]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a7f      	ldr	r2, [pc, #508]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ea6:	6013      	str	r3, [r2, #0]
 8006ea8:	e02e      	b.n	8006f08 <HAL_RCC_OscConfig+0xd4>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10c      	bne.n	8006ecc <HAL_RCC_OscConfig+0x98>
 8006eb2:	4b7b      	ldr	r3, [pc, #492]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a7a      	ldr	r2, [pc, #488]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	4b78      	ldr	r3, [pc, #480]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a77      	ldr	r2, [pc, #476]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ec8:	6013      	str	r3, [r2, #0]
 8006eca:	e01d      	b.n	8006f08 <HAL_RCC_OscConfig+0xd4>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ed4:	d10c      	bne.n	8006ef0 <HAL_RCC_OscConfig+0xbc>
 8006ed6:	4b72      	ldr	r3, [pc, #456]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a71      	ldr	r2, [pc, #452]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ee0:	6013      	str	r3, [r2, #0]
 8006ee2:	4b6f      	ldr	r3, [pc, #444]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a6e      	ldr	r2, [pc, #440]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006eec:	6013      	str	r3, [r2, #0]
 8006eee:	e00b      	b.n	8006f08 <HAL_RCC_OscConfig+0xd4>
 8006ef0:	4b6b      	ldr	r3, [pc, #428]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a6a      	ldr	r2, [pc, #424]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006efa:	6013      	str	r3, [r2, #0]
 8006efc:	4b68      	ldr	r3, [pc, #416]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a67      	ldr	r2, [pc, #412]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d013      	beq.n	8006f38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f10:	f7fe fab8 	bl	8005484 <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f16:	e008      	b.n	8006f2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f18:	f7fe fab4 	bl	8005484 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	2b64      	cmp	r3, #100	; 0x64
 8006f24:	d901      	bls.n	8006f2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e200      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f2a:	4b5d      	ldr	r3, [pc, #372]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0f0      	beq.n	8006f18 <HAL_RCC_OscConfig+0xe4>
 8006f36:	e014      	b.n	8006f62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f38:	f7fe faa4 	bl	8005484 <HAL_GetTick>
 8006f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f3e:	e008      	b.n	8006f52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f40:	f7fe faa0 	bl	8005484 <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b64      	cmp	r3, #100	; 0x64
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e1ec      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f52:	4b53      	ldr	r3, [pc, #332]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1f0      	bne.n	8006f40 <HAL_RCC_OscConfig+0x10c>
 8006f5e:	e000      	b.n	8006f62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d063      	beq.n	8007036 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f6e:	4b4c      	ldr	r3, [pc, #304]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f003 030c 	and.w	r3, r3, #12
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00b      	beq.n	8006f92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006f7a:	4b49      	ldr	r3, [pc, #292]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	f003 030c 	and.w	r3, r3, #12
 8006f82:	2b08      	cmp	r3, #8
 8006f84:	d11c      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x18c>
 8006f86:	4b46      	ldr	r3, [pc, #280]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d116      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f92:	4b43      	ldr	r3, [pc, #268]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d005      	beq.n	8006faa <HAL_RCC_OscConfig+0x176>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d001      	beq.n	8006faa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e1c0      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006faa:	4b3d      	ldr	r3, [pc, #244]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	00db      	lsls	r3, r3, #3
 8006fb8:	4939      	ldr	r1, [pc, #228]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fbe:	e03a      	b.n	8007036 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d020      	beq.n	800700a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fc8:	4b36      	ldr	r3, [pc, #216]	; (80070a4 <HAL_RCC_OscConfig+0x270>)
 8006fca:	2201      	movs	r2, #1
 8006fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fce:	f7fe fa59 	bl	8005484 <HAL_GetTick>
 8006fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fd4:	e008      	b.n	8006fe8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fd6:	f7fe fa55 	bl	8005484 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d901      	bls.n	8006fe8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e1a1      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fe8:	4b2d      	ldr	r3, [pc, #180]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0302 	and.w	r3, r3, #2
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d0f0      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ff4:	4b2a      	ldr	r3, [pc, #168]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	695b      	ldr	r3, [r3, #20]
 8007000:	00db      	lsls	r3, r3, #3
 8007002:	4927      	ldr	r1, [pc, #156]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 8007004:	4313      	orrs	r3, r2
 8007006:	600b      	str	r3, [r1, #0]
 8007008:	e015      	b.n	8007036 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800700a:	4b26      	ldr	r3, [pc, #152]	; (80070a4 <HAL_RCC_OscConfig+0x270>)
 800700c:	2200      	movs	r2, #0
 800700e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007010:	f7fe fa38 	bl	8005484 <HAL_GetTick>
 8007014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007016:	e008      	b.n	800702a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007018:	f7fe fa34 	bl	8005484 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	2b02      	cmp	r3, #2
 8007024:	d901      	bls.n	800702a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e180      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800702a:	4b1d      	ldr	r3, [pc, #116]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0302 	and.w	r3, r3, #2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1f0      	bne.n	8007018 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 0308 	and.w	r3, r3, #8
 800703e:	2b00      	cmp	r3, #0
 8007040:	d03a      	beq.n	80070b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d019      	beq.n	800707e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800704a:	4b17      	ldr	r3, [pc, #92]	; (80070a8 <HAL_RCC_OscConfig+0x274>)
 800704c:	2201      	movs	r2, #1
 800704e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007050:	f7fe fa18 	bl	8005484 <HAL_GetTick>
 8007054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007056:	e008      	b.n	800706a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007058:	f7fe fa14 	bl	8005484 <HAL_GetTick>
 800705c:	4602      	mov	r2, r0
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	2b02      	cmp	r3, #2
 8007064:	d901      	bls.n	800706a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e160      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800706a:	4b0d      	ldr	r3, [pc, #52]	; (80070a0 <HAL_RCC_OscConfig+0x26c>)
 800706c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b00      	cmp	r3, #0
 8007074:	d0f0      	beq.n	8007058 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007076:	2001      	movs	r0, #1
 8007078:	f000 face 	bl	8007618 <RCC_Delay>
 800707c:	e01c      	b.n	80070b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800707e:	4b0a      	ldr	r3, [pc, #40]	; (80070a8 <HAL_RCC_OscConfig+0x274>)
 8007080:	2200      	movs	r2, #0
 8007082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007084:	f7fe f9fe 	bl	8005484 <HAL_GetTick>
 8007088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800708a:	e00f      	b.n	80070ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800708c:	f7fe f9fa 	bl	8005484 <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	2b02      	cmp	r3, #2
 8007098:	d908      	bls.n	80070ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e146      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
 800709e:	bf00      	nop
 80070a0:	40021000 	.word	0x40021000
 80070a4:	42420000 	.word	0x42420000
 80070a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070ac:	4b92      	ldr	r3, [pc, #584]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80070ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1e9      	bne.n	800708c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0304 	and.w	r3, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 80a6 	beq.w	8007212 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070c6:	2300      	movs	r3, #0
 80070c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ca:	4b8b      	ldr	r3, [pc, #556]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10d      	bne.n	80070f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070d6:	4b88      	ldr	r3, [pc, #544]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	4a87      	ldr	r2, [pc, #540]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80070dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070e0:	61d3      	str	r3, [r2, #28]
 80070e2:	4b85      	ldr	r3, [pc, #532]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ea:	60bb      	str	r3, [r7, #8]
 80070ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070ee:	2301      	movs	r3, #1
 80070f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070f2:	4b82      	ldr	r3, [pc, #520]	; (80072fc <HAL_RCC_OscConfig+0x4c8>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d118      	bne.n	8007130 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070fe:	4b7f      	ldr	r3, [pc, #508]	; (80072fc <HAL_RCC_OscConfig+0x4c8>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a7e      	ldr	r2, [pc, #504]	; (80072fc <HAL_RCC_OscConfig+0x4c8>)
 8007104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800710a:	f7fe f9bb 	bl	8005484 <HAL_GetTick>
 800710e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007110:	e008      	b.n	8007124 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007112:	f7fe f9b7 	bl	8005484 <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	2b64      	cmp	r3, #100	; 0x64
 800711e:	d901      	bls.n	8007124 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e103      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007124:	4b75      	ldr	r3, [pc, #468]	; (80072fc <HAL_RCC_OscConfig+0x4c8>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0f0      	beq.n	8007112 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d106      	bne.n	8007146 <HAL_RCC_OscConfig+0x312>
 8007138:	4b6f      	ldr	r3, [pc, #444]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	4a6e      	ldr	r2, [pc, #440]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800713e:	f043 0301 	orr.w	r3, r3, #1
 8007142:	6213      	str	r3, [r2, #32]
 8007144:	e02d      	b.n	80071a2 <HAL_RCC_OscConfig+0x36e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10c      	bne.n	8007168 <HAL_RCC_OscConfig+0x334>
 800714e:	4b6a      	ldr	r3, [pc, #424]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	4a69      	ldr	r2, [pc, #420]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007154:	f023 0301 	bic.w	r3, r3, #1
 8007158:	6213      	str	r3, [r2, #32]
 800715a:	4b67      	ldr	r3, [pc, #412]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	4a66      	ldr	r2, [pc, #408]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007160:	f023 0304 	bic.w	r3, r3, #4
 8007164:	6213      	str	r3, [r2, #32]
 8007166:	e01c      	b.n	80071a2 <HAL_RCC_OscConfig+0x36e>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	2b05      	cmp	r3, #5
 800716e:	d10c      	bne.n	800718a <HAL_RCC_OscConfig+0x356>
 8007170:	4b61      	ldr	r3, [pc, #388]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	4a60      	ldr	r2, [pc, #384]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007176:	f043 0304 	orr.w	r3, r3, #4
 800717a:	6213      	str	r3, [r2, #32]
 800717c:	4b5e      	ldr	r3, [pc, #376]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	4a5d      	ldr	r2, [pc, #372]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007182:	f043 0301 	orr.w	r3, r3, #1
 8007186:	6213      	str	r3, [r2, #32]
 8007188:	e00b      	b.n	80071a2 <HAL_RCC_OscConfig+0x36e>
 800718a:	4b5b      	ldr	r3, [pc, #364]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	4a5a      	ldr	r2, [pc, #360]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007190:	f023 0301 	bic.w	r3, r3, #1
 8007194:	6213      	str	r3, [r2, #32]
 8007196:	4b58      	ldr	r3, [pc, #352]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	4a57      	ldr	r2, [pc, #348]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800719c:	f023 0304 	bic.w	r3, r3, #4
 80071a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d015      	beq.n	80071d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071aa:	f7fe f96b 	bl	8005484 <HAL_GetTick>
 80071ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071b0:	e00a      	b.n	80071c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071b2:	f7fe f967 	bl	8005484 <HAL_GetTick>
 80071b6:	4602      	mov	r2, r0
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	1ad3      	subs	r3, r2, r3
 80071bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e0b1      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071c8:	4b4b      	ldr	r3, [pc, #300]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0ee      	beq.n	80071b2 <HAL_RCC_OscConfig+0x37e>
 80071d4:	e014      	b.n	8007200 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071d6:	f7fe f955 	bl	8005484 <HAL_GetTick>
 80071da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071dc:	e00a      	b.n	80071f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071de:	f7fe f951 	bl	8005484 <HAL_GetTick>
 80071e2:	4602      	mov	r2, r0
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d901      	bls.n	80071f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e09b      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071f4:	4b40      	ldr	r3, [pc, #256]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80071f6:	6a1b      	ldr	r3, [r3, #32]
 80071f8:	f003 0302 	and.w	r3, r3, #2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1ee      	bne.n	80071de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007200:	7dfb      	ldrb	r3, [r7, #23]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d105      	bne.n	8007212 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007206:	4b3c      	ldr	r3, [pc, #240]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	4a3b      	ldr	r2, [pc, #236]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800720c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007210:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 8087 	beq.w	800732a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800721c:	4b36      	ldr	r3, [pc, #216]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f003 030c 	and.w	r3, r3, #12
 8007224:	2b08      	cmp	r3, #8
 8007226:	d061      	beq.n	80072ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	69db      	ldr	r3, [r3, #28]
 800722c:	2b02      	cmp	r3, #2
 800722e:	d146      	bne.n	80072be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007230:	4b33      	ldr	r3, [pc, #204]	; (8007300 <HAL_RCC_OscConfig+0x4cc>)
 8007232:	2200      	movs	r2, #0
 8007234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007236:	f7fe f925 	bl	8005484 <HAL_GetTick>
 800723a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800723c:	e008      	b.n	8007250 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800723e:	f7fe f921 	bl	8005484 <HAL_GetTick>
 8007242:	4602      	mov	r2, r0
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	2b02      	cmp	r3, #2
 800724a:	d901      	bls.n	8007250 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e06d      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007250:	4b29      	ldr	r3, [pc, #164]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1f0      	bne.n	800723e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007264:	d108      	bne.n	8007278 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007266:	4b24      	ldr	r3, [pc, #144]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	4921      	ldr	r1, [pc, #132]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 8007274:	4313      	orrs	r3, r2
 8007276:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007278:	4b1f      	ldr	r3, [pc, #124]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a19      	ldr	r1, [r3, #32]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007288:	430b      	orrs	r3, r1
 800728a:	491b      	ldr	r1, [pc, #108]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 800728c:	4313      	orrs	r3, r2
 800728e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007290:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <HAL_RCC_OscConfig+0x4cc>)
 8007292:	2201      	movs	r2, #1
 8007294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007296:	f7fe f8f5 	bl	8005484 <HAL_GetTick>
 800729a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800729c:	e008      	b.n	80072b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800729e:	f7fe f8f1 	bl	8005484 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d901      	bls.n	80072b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e03d      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80072b0:	4b11      	ldr	r3, [pc, #68]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0f0      	beq.n	800729e <HAL_RCC_OscConfig+0x46a>
 80072bc:	e035      	b.n	800732a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072be:	4b10      	ldr	r3, [pc, #64]	; (8007300 <HAL_RCC_OscConfig+0x4cc>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072c4:	f7fe f8de 	bl	8005484 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072cc:	f7fe f8da 	bl	8005484 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e026      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072de:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <HAL_RCC_OscConfig+0x4c4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0x498>
 80072ea:	e01e      	b.n	800732a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	69db      	ldr	r3, [r3, #28]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d107      	bne.n	8007304 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e019      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
 80072f8:	40021000 	.word	0x40021000
 80072fc:	40007000 	.word	0x40007000
 8007300:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007304:	4b0b      	ldr	r3, [pc, #44]	; (8007334 <HAL_RCC_OscConfig+0x500>)
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	429a      	cmp	r2, r3
 8007316:	d106      	bne.n	8007326 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007322:	429a      	cmp	r2, r3
 8007324:	d001      	beq.n	800732a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e000      	b.n	800732c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40021000 	.word	0x40021000

08007338 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d101      	bne.n	800734c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e0d0      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800734c:	4b6a      	ldr	r3, [pc, #424]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 0307 	and.w	r3, r3, #7
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	429a      	cmp	r2, r3
 8007358:	d910      	bls.n	800737c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800735a:	4b67      	ldr	r3, [pc, #412]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f023 0207 	bic.w	r2, r3, #7
 8007362:	4965      	ldr	r1, [pc, #404]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	4313      	orrs	r3, r2
 8007368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800736a:	4b63      	ldr	r3, [pc, #396]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0307 	and.w	r3, r3, #7
 8007372:	683a      	ldr	r2, [r7, #0]
 8007374:	429a      	cmp	r2, r3
 8007376:	d001      	beq.n	800737c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e0b8      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b00      	cmp	r3, #0
 8007386:	d020      	beq.n	80073ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0304 	and.w	r3, r3, #4
 8007390:	2b00      	cmp	r3, #0
 8007392:	d005      	beq.n	80073a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007394:	4b59      	ldr	r3, [pc, #356]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	4a58      	ldr	r2, [pc, #352]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 800739a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800739e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0308 	and.w	r3, r3, #8
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d005      	beq.n	80073b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073ac:	4b53      	ldr	r3, [pc, #332]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	4a52      	ldr	r2, [pc, #328]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80073b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073b8:	4b50      	ldr	r3, [pc, #320]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	494d      	ldr	r1, [pc, #308]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d040      	beq.n	8007458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d107      	bne.n	80073ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073de:	4b47      	ldr	r3, [pc, #284]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d115      	bne.n	8007416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e07f      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d107      	bne.n	8007406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073f6:	4b41      	ldr	r3, [pc, #260]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d109      	bne.n	8007416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e073      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007406:	4b3d      	ldr	r3, [pc, #244]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e06b      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007416:	4b39      	ldr	r3, [pc, #228]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	f023 0203 	bic.w	r2, r3, #3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	4936      	ldr	r1, [pc, #216]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007424:	4313      	orrs	r3, r2
 8007426:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007428:	f7fe f82c 	bl	8005484 <HAL_GetTick>
 800742c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800742e:	e00a      	b.n	8007446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007430:	f7fe f828 	bl	8005484 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	f241 3288 	movw	r2, #5000	; 0x1388
 800743e:	4293      	cmp	r3, r2
 8007440:	d901      	bls.n	8007446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e053      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007446:	4b2d      	ldr	r3, [pc, #180]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f003 020c 	and.w	r2, r3, #12
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	429a      	cmp	r2, r3
 8007456:	d1eb      	bne.n	8007430 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007458:	4b27      	ldr	r3, [pc, #156]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0307 	and.w	r3, r3, #7
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	429a      	cmp	r2, r3
 8007464:	d210      	bcs.n	8007488 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007466:	4b24      	ldr	r3, [pc, #144]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f023 0207 	bic.w	r2, r3, #7
 800746e:	4922      	ldr	r1, [pc, #136]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	4313      	orrs	r3, r2
 8007474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007476:	4b20      	ldr	r3, [pc, #128]	; (80074f8 <HAL_RCC_ClockConfig+0x1c0>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0307 	and.w	r3, r3, #7
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	429a      	cmp	r2, r3
 8007482:	d001      	beq.n	8007488 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e032      	b.n	80074ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 0304 	and.w	r3, r3, #4
 8007490:	2b00      	cmp	r3, #0
 8007492:	d008      	beq.n	80074a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007494:	4b19      	ldr	r3, [pc, #100]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	4916      	ldr	r1, [pc, #88]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0308 	and.w	r3, r3, #8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d009      	beq.n	80074c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80074b2:	4b12      	ldr	r3, [pc, #72]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	00db      	lsls	r3, r3, #3
 80074c0:	490e      	ldr	r1, [pc, #56]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80074c6:	f000 f821 	bl	800750c <HAL_RCC_GetSysClockFreq>
 80074ca:	4602      	mov	r2, r0
 80074cc:	4b0b      	ldr	r3, [pc, #44]	; (80074fc <HAL_RCC_ClockConfig+0x1c4>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	091b      	lsrs	r3, r3, #4
 80074d2:	f003 030f 	and.w	r3, r3, #15
 80074d6:	490a      	ldr	r1, [pc, #40]	; (8007500 <HAL_RCC_ClockConfig+0x1c8>)
 80074d8:	5ccb      	ldrb	r3, [r1, r3]
 80074da:	fa22 f303 	lsr.w	r3, r2, r3
 80074de:	4a09      	ldr	r2, [pc, #36]	; (8007504 <HAL_RCC_ClockConfig+0x1cc>)
 80074e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80074e2:	4b09      	ldr	r3, [pc, #36]	; (8007508 <HAL_RCC_ClockConfig+0x1d0>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fd ff8a 	bl	8005400 <HAL_InitTick>

  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	40022000 	.word	0x40022000
 80074fc:	40021000 	.word	0x40021000
 8007500:	0800eef4 	.word	0x0800eef4
 8007504:	20000000 	.word	0x20000000
 8007508:	200002b0 	.word	0x200002b0

0800750c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800750c:	b480      	push	{r7}
 800750e:	b087      	sub	sp, #28
 8007510:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007512:	2300      	movs	r3, #0
 8007514:	60fb      	str	r3, [r7, #12]
 8007516:	2300      	movs	r3, #0
 8007518:	60bb      	str	r3, [r7, #8]
 800751a:	2300      	movs	r3, #0
 800751c:	617b      	str	r3, [r7, #20]
 800751e:	2300      	movs	r3, #0
 8007520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007526:	4b1e      	ldr	r3, [pc, #120]	; (80075a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f003 030c 	and.w	r3, r3, #12
 8007532:	2b04      	cmp	r3, #4
 8007534:	d002      	beq.n	800753c <HAL_RCC_GetSysClockFreq+0x30>
 8007536:	2b08      	cmp	r3, #8
 8007538:	d003      	beq.n	8007542 <HAL_RCC_GetSysClockFreq+0x36>
 800753a:	e027      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800753c:	4b19      	ldr	r3, [pc, #100]	; (80075a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800753e:	613b      	str	r3, [r7, #16]
      break;
 8007540:	e027      	b.n	8007592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	0c9b      	lsrs	r3, r3, #18
 8007546:	f003 030f 	and.w	r3, r3, #15
 800754a:	4a17      	ldr	r2, [pc, #92]	; (80075a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800754c:	5cd3      	ldrb	r3, [r2, r3]
 800754e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d010      	beq.n	800757c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800755a:	4b11      	ldr	r3, [pc, #68]	; (80075a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	0c5b      	lsrs	r3, r3, #17
 8007560:	f003 0301 	and.w	r3, r3, #1
 8007564:	4a11      	ldr	r2, [pc, #68]	; (80075ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8007566:	5cd3      	ldrb	r3, [r2, r3]
 8007568:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a0d      	ldr	r2, [pc, #52]	; (80075a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800756e:	fb03 f202 	mul.w	r2, r3, r2
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	fbb2 f3f3 	udiv	r3, r2, r3
 8007578:	617b      	str	r3, [r7, #20]
 800757a:	e004      	b.n	8007586 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a0c      	ldr	r2, [pc, #48]	; (80075b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007580:	fb02 f303 	mul.w	r3, r2, r3
 8007584:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	613b      	str	r3, [r7, #16]
      break;
 800758a:	e002      	b.n	8007592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800758c:	4b05      	ldr	r3, [pc, #20]	; (80075a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800758e:	613b      	str	r3, [r7, #16]
      break;
 8007590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007592:	693b      	ldr	r3, [r7, #16]
}
 8007594:	4618      	mov	r0, r3
 8007596:	371c      	adds	r7, #28
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	40021000 	.word	0x40021000
 80075a4:	007a1200 	.word	0x007a1200
 80075a8:	0800ef0c 	.word	0x0800ef0c
 80075ac:	0800ef1c 	.word	0x0800ef1c
 80075b0:	003d0900 	.word	0x003d0900

080075b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075b4:	b480      	push	{r7}
 80075b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075b8:	4b02      	ldr	r3, [pc, #8]	; (80075c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80075ba:	681b      	ldr	r3, [r3, #0]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	46bd      	mov	sp, r7
 80075c0:	bc80      	pop	{r7}
 80075c2:	4770      	bx	lr
 80075c4:	20000000 	.word	0x20000000

080075c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80075cc:	f7ff fff2 	bl	80075b4 <HAL_RCC_GetHCLKFreq>
 80075d0:	4602      	mov	r2, r0
 80075d2:	4b05      	ldr	r3, [pc, #20]	; (80075e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	0a1b      	lsrs	r3, r3, #8
 80075d8:	f003 0307 	and.w	r3, r3, #7
 80075dc:	4903      	ldr	r1, [pc, #12]	; (80075ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80075de:	5ccb      	ldrb	r3, [r1, r3]
 80075e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	40021000 	.word	0x40021000
 80075ec:	0800ef04 	.word	0x0800ef04

080075f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075f4:	f7ff ffde 	bl	80075b4 <HAL_RCC_GetHCLKFreq>
 80075f8:	4602      	mov	r2, r0
 80075fa:	4b05      	ldr	r3, [pc, #20]	; (8007610 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	0adb      	lsrs	r3, r3, #11
 8007600:	f003 0307 	and.w	r3, r3, #7
 8007604:	4903      	ldr	r1, [pc, #12]	; (8007614 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007606:	5ccb      	ldrb	r3, [r1, r3]
 8007608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800760c:	4618      	mov	r0, r3
 800760e:	bd80      	pop	{r7, pc}
 8007610:	40021000 	.word	0x40021000
 8007614:	0800ef04 	.word	0x0800ef04

08007618 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007620:	4b0a      	ldr	r3, [pc, #40]	; (800764c <RCC_Delay+0x34>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a0a      	ldr	r2, [pc, #40]	; (8007650 <RCC_Delay+0x38>)
 8007626:	fba2 2303 	umull	r2, r3, r2, r3
 800762a:	0a5b      	lsrs	r3, r3, #9
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	fb02 f303 	mul.w	r3, r2, r3
 8007632:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007634:	bf00      	nop
  }
  while (Delay --);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	1e5a      	subs	r2, r3, #1
 800763a:	60fa      	str	r2, [r7, #12]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1f9      	bne.n	8007634 <RCC_Delay+0x1c>
}
 8007640:	bf00      	nop
 8007642:	bf00      	nop
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	bc80      	pop	{r7}
 800764a:	4770      	bx	lr
 800764c:	20000000 	.word	0x20000000
 8007650:	10624dd3 	.word	0x10624dd3

08007654 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800765c:	2300      	movs	r3, #0
 800765e:	613b      	str	r3, [r7, #16]
 8007660:	2300      	movs	r3, #0
 8007662:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b00      	cmp	r3, #0
 800766e:	d07d      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007670:	2300      	movs	r3, #0
 8007672:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007674:	4b4f      	ldr	r3, [pc, #316]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007676:	69db      	ldr	r3, [r3, #28]
 8007678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10d      	bne.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007680:	4b4c      	ldr	r3, [pc, #304]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	4a4b      	ldr	r2, [pc, #300]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800768a:	61d3      	str	r3, [r2, #28]
 800768c:	4b49      	ldr	r3, [pc, #292]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800768e:	69db      	ldr	r3, [r3, #28]
 8007690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007694:	60bb      	str	r3, [r7, #8]
 8007696:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007698:	2301      	movs	r3, #1
 800769a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800769c:	4b46      	ldr	r3, [pc, #280]	; (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d118      	bne.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80076a8:	4b43      	ldr	r3, [pc, #268]	; (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a42      	ldr	r2, [pc, #264]	; (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80076ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076b4:	f7fd fee6 	bl	8005484 <HAL_GetTick>
 80076b8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076ba:	e008      	b.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076bc:	f7fd fee2 	bl	8005484 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b64      	cmp	r3, #100	; 0x64
 80076c8:	d901      	bls.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e06d      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076ce:	4b3a      	ldr	r3, [pc, #232]	; (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d0f0      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80076da:	4b36      	ldr	r3, [pc, #216]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076dc:	6a1b      	ldr	r3, [r3, #32]
 80076de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076e2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d02e      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d027      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80076f8:	4b2e      	ldr	r3, [pc, #184]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007700:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007702:	4b2e      	ldr	r3, [pc, #184]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007704:	2201      	movs	r2, #1
 8007706:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007708:	4b2c      	ldr	r3, [pc, #176]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800770a:	2200      	movs	r2, #0
 800770c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800770e:	4a29      	ldr	r2, [pc, #164]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f003 0301 	and.w	r3, r3, #1
 800771a:	2b00      	cmp	r3, #0
 800771c:	d014      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800771e:	f7fd feb1 	bl	8005484 <HAL_GetTick>
 8007722:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007724:	e00a      	b.n	800773c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007726:	f7fd fead 	bl	8005484 <HAL_GetTick>
 800772a:	4602      	mov	r2, r0
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	1ad3      	subs	r3, r2, r3
 8007730:	f241 3288 	movw	r2, #5000	; 0x1388
 8007734:	4293      	cmp	r3, r2
 8007736:	d901      	bls.n	800773c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007738:	2303      	movs	r3, #3
 800773a:	e036      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800773c:	4b1d      	ldr	r3, [pc, #116]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800773e:	6a1b      	ldr	r3, [r3, #32]
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0ee      	beq.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007748:	4b1a      	ldr	r3, [pc, #104]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800774a:	6a1b      	ldr	r3, [r3, #32]
 800774c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	4917      	ldr	r1, [pc, #92]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007756:	4313      	orrs	r3, r2
 8007758:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800775a:	7dfb      	ldrb	r3, [r7, #23]
 800775c:	2b01      	cmp	r3, #1
 800775e:	d105      	bne.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007760:	4b14      	ldr	r3, [pc, #80]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007762:	69db      	ldr	r3, [r3, #28]
 8007764:	4a13      	ldr	r2, [pc, #76]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800776a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 0302 	and.w	r3, r3, #2
 8007774:	2b00      	cmp	r3, #0
 8007776:	d008      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007778:	4b0e      	ldr	r3, [pc, #56]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	490b      	ldr	r1, [pc, #44]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007786:	4313      	orrs	r3, r2
 8007788:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0310 	and.w	r3, r3, #16
 8007792:	2b00      	cmp	r3, #0
 8007794:	d008      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007796:	4b07      	ldr	r3, [pc, #28]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	695b      	ldr	r3, [r3, #20]
 80077a2:	4904      	ldr	r1, [pc, #16]	; (80077b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80077a4:	4313      	orrs	r3, r2
 80077a6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40021000 	.word	0x40021000
 80077b8:	40007000 	.word	0x40007000
 80077bc:	42420440 	.word	0x42420440

080077c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b088      	sub	sp, #32
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80077c8:	2300      	movs	r3, #0
 80077ca:	617b      	str	r3, [r7, #20]
 80077cc:	2300      	movs	r3, #0
 80077ce:	61fb      	str	r3, [r7, #28]
 80077d0:	2300      	movs	r3, #0
 80077d2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]
 80077d8:	2300      	movs	r3, #0
 80077da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	3b01      	subs	r3, #1
 80077e0:	2b0f      	cmp	r3, #15
 80077e2:	f200 80af 	bhi.w	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80077e6:	a201      	add	r2, pc, #4	; (adr r2, 80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80077e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ec:	080078c3 	.word	0x080078c3
 80077f0:	08007929 	.word	0x08007929
 80077f4:	08007945 	.word	0x08007945
 80077f8:	080078b3 	.word	0x080078b3
 80077fc:	08007945 	.word	0x08007945
 8007800:	08007945 	.word	0x08007945
 8007804:	08007945 	.word	0x08007945
 8007808:	080078bb 	.word	0x080078bb
 800780c:	08007945 	.word	0x08007945
 8007810:	08007945 	.word	0x08007945
 8007814:	08007945 	.word	0x08007945
 8007818:	08007945 	.word	0x08007945
 800781c:	08007945 	.word	0x08007945
 8007820:	08007945 	.word	0x08007945
 8007824:	08007945 	.word	0x08007945
 8007828:	0800782d 	.word	0x0800782d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800782c:	4b4a      	ldr	r3, [pc, #296]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007832:	4b49      	ldr	r3, [pc, #292]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 8084 	beq.w	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	0c9b      	lsrs	r3, r3, #18
 8007844:	f003 030f 	and.w	r3, r3, #15
 8007848:	4a44      	ldr	r2, [pc, #272]	; (800795c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800784a:	5cd3      	ldrb	r3, [r2, r3]
 800784c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d015      	beq.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007858:	4b3f      	ldr	r3, [pc, #252]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	0c5b      	lsrs	r3, r3, #17
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	4a3f      	ldr	r2, [pc, #252]	; (8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007864:	5cd3      	ldrb	r3, [r2, r3]
 8007866:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00d      	beq.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007872:	4a3c      	ldr	r2, [pc, #240]	; (8007964 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	fbb2 f2f3 	udiv	r2, r2, r3
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	fb02 f303 	mul.w	r3, r2, r3
 8007880:	61fb      	str	r3, [r7, #28]
 8007882:	e004      	b.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	4a38      	ldr	r2, [pc, #224]	; (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007888:	fb02 f303 	mul.w	r3, r2, r3
 800788c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800788e:	4b32      	ldr	r3, [pc, #200]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007896:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800789a:	d102      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80078a0:	e052      	b.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	4a31      	ldr	r2, [pc, #196]	; (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 80078a8:	fba2 2303 	umull	r2, r3, r2, r3
 80078ac:	085b      	lsrs	r3, r3, #1
 80078ae:	61bb      	str	r3, [r7, #24]
      break;
 80078b0:	e04a      	b.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80078b2:	f7ff fe2b 	bl	800750c <HAL_RCC_GetSysClockFreq>
 80078b6:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80078b8:	e049      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80078ba:	f7ff fe27 	bl	800750c <HAL_RCC_GetSysClockFreq>
 80078be:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80078c0:	e045      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80078c2:	4b25      	ldr	r3, [pc, #148]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80078c4:	6a1b      	ldr	r3, [r3, #32]
 80078c6:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078d2:	d108      	bne.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f003 0302 	and.w	r3, r3, #2
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80078de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078e2:	61bb      	str	r3, [r7, #24]
 80078e4:	e01f      	b.n	8007926 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078f0:	d109      	bne.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80078f2:	4b19      	ldr	r3, [pc, #100]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80078f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d003      	beq.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80078fe:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007902:	61bb      	str	r3, [r7, #24]
 8007904:	e00f      	b.n	8007926 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800790c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007910:	d11c      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007912:	4b11      	ldr	r3, [pc, #68]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d016      	beq.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800791e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007922:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007924:	e012      	b.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007926:	e011      	b.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007928:	f7ff fe62 	bl	80075f0 <HAL_RCC_GetPCLK2Freq>
 800792c:	4602      	mov	r2, r0
 800792e:	4b0a      	ldr	r3, [pc, #40]	; (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	0b9b      	lsrs	r3, r3, #14
 8007934:	f003 0303 	and.w	r3, r3, #3
 8007938:	3301      	adds	r3, #1
 800793a:	005b      	lsls	r3, r3, #1
 800793c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007940:	61bb      	str	r3, [r7, #24]
      break;
 8007942:	e004      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8007944:	bf00      	nop
 8007946:	e002      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007948:	bf00      	nop
 800794a:	e000      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800794c:	bf00      	nop
    }
  }
  return (frequency);
 800794e:	69bb      	ldr	r3, [r7, #24]
}
 8007950:	4618      	mov	r0, r3
 8007952:	3720      	adds	r7, #32
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40021000 	.word	0x40021000
 800795c:	0800ef20 	.word	0x0800ef20
 8007960:	0800ef30 	.word	0x0800ef30
 8007964:	007a1200 	.word	0x007a1200
 8007968:	003d0900 	.word	0x003d0900
 800796c:	aaaaaaab 	.word	0xaaaaaaab

08007970 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d101      	bne.n	8007986 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e07a      	b.n	8007a7c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	7c5b      	ldrb	r3, [r3, #17]
 800798a:	b2db      	uxtb	r3, r3
 800798c:	2b00      	cmp	r3, #0
 800798e:	d105      	bne.n	800799c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7f9 ffea 	bl	8001970 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2202      	movs	r2, #2
 80079a0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 f870 	bl	8007a88 <HAL_RTC_WaitForSynchro>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d004      	beq.n	80079b8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2204      	movs	r2, #4
 80079b2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e061      	b.n	8007a7c <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f892 	bl	8007ae2 <RTC_EnterInitMode>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d004      	beq.n	80079ce <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2204      	movs	r2, #4
 80079c8:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e056      	b.n	8007a7c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f022 0207 	bic.w	r2, r2, #7
 80079dc:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d005      	beq.n	80079f2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80079e6:	4b27      	ldr	r3, [pc, #156]	; (8007a84 <HAL_RTC_Init+0x114>)
 80079e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ea:	4a26      	ldr	r2, [pc, #152]	; (8007a84 <HAL_RTC_Init+0x114>)
 80079ec:	f023 0301 	bic.w	r3, r3, #1
 80079f0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80079f2:	4b24      	ldr	r3, [pc, #144]	; (8007a84 <HAL_RTC_Init+0x114>)
 80079f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079f6:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	4921      	ldr	r1, [pc, #132]	; (8007a84 <HAL_RTC_Init+0x114>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a0c:	d003      	beq.n	8007a16 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	e00e      	b.n	8007a34 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007a16:	2001      	movs	r0, #1
 8007a18:	f7ff fed2 	bl	80077c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a1c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d104      	bne.n	8007a2e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2204      	movs	r2, #4
 8007a28:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e026      	b.n	8007a7c <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	3b01      	subs	r3, #1
 8007a32:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	0c1a      	lsrs	r2, r3, #16
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f002 020f 	and.w	r2, r2, #15
 8007a40:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	b292      	uxth	r2, r2
 8007a4a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f870 	bl	8007b32 <RTC_ExitInitMode>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d004      	beq.n	8007a62 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2204      	movs	r2, #4
 8007a5c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e00c      	b.n	8007a7c <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
  }
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	40006c00 	.word	0x40006c00

08007a88 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d101      	bne.n	8007a9e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e01d      	b.n	8007ada <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f022 0208 	bic.w	r2, r2, #8
 8007aac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8007aae:	f7fd fce9 	bl	8005484 <HAL_GetTick>
 8007ab2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007ab4:	e009      	b.n	8007aca <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007ab6:	f7fd fce5 	bl	8005484 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ac4:	d901      	bls.n	8007aca <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e007      	b.n	8007ada <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	f003 0308 	and.w	r3, r3, #8
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0ee      	beq.n	8007ab6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b084      	sub	sp, #16
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8007aee:	f7fd fcc9 	bl	8005484 <HAL_GetTick>
 8007af2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007af4:	e009      	b.n	8007b0a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007af6:	f7fd fcc5 	bl	8005484 <HAL_GetTick>
 8007afa:	4602      	mov	r2, r0
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b04:	d901      	bls.n	8007b0a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8007b06:	2303      	movs	r3, #3
 8007b08:	e00f      	b.n	8007b2a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	f003 0320 	and.w	r3, r3, #32
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d0ee      	beq.n	8007af6 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f042 0210 	orr.w	r2, r2, #16
 8007b26:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0210 	bic.w	r2, r2, #16
 8007b4c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8007b4e:	f7fd fc99 	bl	8005484 <HAL_GetTick>
 8007b52:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007b54:	e009      	b.n	8007b6a <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007b56:	f7fd fc95 	bl	8005484 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b64:	d901      	bls.n	8007b6a <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007b66:	2303      	movs	r3, #3
 8007b68:	e007      	b.n	8007b7a <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f003 0320 	and.w	r3, r3, #32
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d0ee      	beq.n	8007b56 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b082      	sub	sp, #8
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d101      	bne.n	8007b94 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e041      	b.n	8007c18 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d106      	bne.n	8007bae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f7fa f9cd 	bl	8001f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2202      	movs	r2, #2
 8007bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	3304      	adds	r3, #4
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	4610      	mov	r0, r2
 8007bc2:	f000 faaf 	bl	8008124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d001      	beq.n	8007c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e044      	b.n	8007cc2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2202      	movs	r2, #2
 8007c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68da      	ldr	r2, [r3, #12]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0201 	orr.w	r2, r2, #1
 8007c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a1d      	ldr	r2, [pc, #116]	; (8007ccc <HAL_TIM_Base_Start_IT+0xac>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d018      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a1c      	ldr	r2, [pc, #112]	; (8007cd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d013      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c6c:	d00e      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a18      	ldr	r2, [pc, #96]	; (8007cd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d009      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a16      	ldr	r2, [pc, #88]	; (8007cd8 <HAL_TIM_Base_Start_IT+0xb8>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d004      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a15      	ldr	r2, [pc, #84]	; (8007cdc <HAL_TIM_Base_Start_IT+0xbc>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d111      	bne.n	8007cb0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	f003 0307 	and.w	r3, r3, #7
 8007c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2b06      	cmp	r3, #6
 8007c9c:	d010      	beq.n	8007cc0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f042 0201 	orr.w	r2, r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cae:	e007      	b.n	8007cc0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f042 0201 	orr.w	r2, r2, #1
 8007cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bc80      	pop	{r7}
 8007cca:	4770      	bx	lr
 8007ccc:	40012c00 	.word	0x40012c00
 8007cd0:	40013400 	.word	0x40013400
 8007cd4:	40000400 	.word	0x40000400
 8007cd8:	40000800 	.word	0x40000800
 8007cdc:	40000c00 	.word	0x40000c00

08007ce0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f022 0201 	bic.w	r2, r2, #1
 8007cf6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6a1a      	ldr	r2, [r3, #32]
 8007cfe:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d02:	4013      	ands	r3, r2
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d10f      	bne.n	8007d28 <HAL_TIM_Base_Stop_IT+0x48>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6a1a      	ldr	r2, [r3, #32]
 8007d0e:	f240 4344 	movw	r3, #1092	; 0x444
 8007d12:	4013      	ands	r3, r2
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d107      	bne.n	8007d28 <HAL_TIM_Base_Stop_IT+0x48>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f022 0201 	bic.w	r2, r2, #1
 8007d26:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	370c      	adds	r7, #12
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bc80      	pop	{r7}
 8007d3a:	4770      	bx	lr

08007d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d122      	bne.n	8007d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d11b      	bne.n	8007d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f06f 0202 	mvn.w	r2, #2
 8007d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	f003 0303 	and.w	r3, r3, #3
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d003      	beq.n	8007d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 f9b4 	bl	80080ec <HAL_TIM_IC_CaptureCallback>
 8007d84:	e005      	b.n	8007d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f9a7 	bl	80080da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 f9b6 	bl	80080fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	f003 0304 	and.w	r3, r3, #4
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d122      	bne.n	8007dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f003 0304 	and.w	r3, r3, #4
 8007db0:	2b04      	cmp	r3, #4
 8007db2:	d11b      	bne.n	8007dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f06f 0204 	mvn.w	r2, #4
 8007dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f000 f98a 	bl	80080ec <HAL_TIM_IC_CaptureCallback>
 8007dd8:	e005      	b.n	8007de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 f97d 	bl	80080da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 f98c 	bl	80080fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0308 	and.w	r3, r3, #8
 8007df6:	2b08      	cmp	r3, #8
 8007df8:	d122      	bne.n	8007e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f003 0308 	and.w	r3, r3, #8
 8007e04:	2b08      	cmp	r3, #8
 8007e06:	d11b      	bne.n	8007e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f06f 0208 	mvn.w	r2, #8
 8007e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2204      	movs	r2, #4
 8007e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	69db      	ldr	r3, [r3, #28]
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d003      	beq.n	8007e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f000 f960 	bl	80080ec <HAL_TIM_IC_CaptureCallback>
 8007e2c:	e005      	b.n	8007e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f953 	bl	80080da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f962 	bl	80080fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	f003 0310 	and.w	r3, r3, #16
 8007e4a:	2b10      	cmp	r3, #16
 8007e4c:	d122      	bne.n	8007e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	f003 0310 	and.w	r3, r3, #16
 8007e58:	2b10      	cmp	r3, #16
 8007e5a:	d11b      	bne.n	8007e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f06f 0210 	mvn.w	r2, #16
 8007e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2208      	movs	r2, #8
 8007e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	69db      	ldr	r3, [r3, #28]
 8007e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d003      	beq.n	8007e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f936 	bl	80080ec <HAL_TIM_IC_CaptureCallback>
 8007e80:	e005      	b.n	8007e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f929 	bl	80080da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 f938 	bl	80080fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d10e      	bne.n	8007ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d107      	bne.n	8007ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f06f 0201 	mvn.w	r2, #1
 8007eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7f9 fd2d 	bl	800191a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eca:	2b80      	cmp	r3, #128	; 0x80
 8007ecc:	d10e      	bne.n	8007eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed8:	2b80      	cmp	r3, #128	; 0x80
 8007eda:	d107      	bne.n	8007eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 faa1 	bl	800842e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef6:	2b40      	cmp	r3, #64	; 0x40
 8007ef8:	d10e      	bne.n	8007f18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f04:	2b40      	cmp	r3, #64	; 0x40
 8007f06:	d107      	bne.n	8007f18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f8fc 	bl	8008110 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	f003 0320 	and.w	r3, r3, #32
 8007f22:	2b20      	cmp	r3, #32
 8007f24:	d10e      	bne.n	8007f44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	f003 0320 	and.w	r3, r3, #32
 8007f30:	2b20      	cmp	r3, #32
 8007f32:	d107      	bne.n	8007f44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f06f 0220 	mvn.w	r2, #32
 8007f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fa6c 	bl	800841c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f44:	bf00      	nop
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d101      	bne.n	8007f68 <HAL_TIM_ConfigClockSource+0x1c>
 8007f64:	2302      	movs	r3, #2
 8007f66:	e0b4      	b.n	80080d2 <HAL_TIM_ConfigClockSource+0x186>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2202      	movs	r2, #2
 8007f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007f86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fa0:	d03e      	beq.n	8008020 <HAL_TIM_ConfigClockSource+0xd4>
 8007fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fa6:	f200 8087 	bhi.w	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fae:	f000 8086 	beq.w	80080be <HAL_TIM_ConfigClockSource+0x172>
 8007fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fb6:	d87f      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fb8:	2b70      	cmp	r3, #112	; 0x70
 8007fba:	d01a      	beq.n	8007ff2 <HAL_TIM_ConfigClockSource+0xa6>
 8007fbc:	2b70      	cmp	r3, #112	; 0x70
 8007fbe:	d87b      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fc0:	2b60      	cmp	r3, #96	; 0x60
 8007fc2:	d050      	beq.n	8008066 <HAL_TIM_ConfigClockSource+0x11a>
 8007fc4:	2b60      	cmp	r3, #96	; 0x60
 8007fc6:	d877      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fc8:	2b50      	cmp	r3, #80	; 0x50
 8007fca:	d03c      	beq.n	8008046 <HAL_TIM_ConfigClockSource+0xfa>
 8007fcc:	2b50      	cmp	r3, #80	; 0x50
 8007fce:	d873      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fd0:	2b40      	cmp	r3, #64	; 0x40
 8007fd2:	d058      	beq.n	8008086 <HAL_TIM_ConfigClockSource+0x13a>
 8007fd4:	2b40      	cmp	r3, #64	; 0x40
 8007fd6:	d86f      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fd8:	2b30      	cmp	r3, #48	; 0x30
 8007fda:	d064      	beq.n	80080a6 <HAL_TIM_ConfigClockSource+0x15a>
 8007fdc:	2b30      	cmp	r3, #48	; 0x30
 8007fde:	d86b      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fe0:	2b20      	cmp	r3, #32
 8007fe2:	d060      	beq.n	80080a6 <HAL_TIM_ConfigClockSource+0x15a>
 8007fe4:	2b20      	cmp	r3, #32
 8007fe6:	d867      	bhi.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d05c      	beq.n	80080a6 <HAL_TIM_ConfigClockSource+0x15a>
 8007fec:	2b10      	cmp	r3, #16
 8007fee:	d05a      	beq.n	80080a6 <HAL_TIM_ConfigClockSource+0x15a>
 8007ff0:	e062      	b.n	80080b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008002:	f000 f980 	bl	8008306 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008014:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68ba      	ldr	r2, [r7, #8]
 800801c:	609a      	str	r2, [r3, #8]
      break;
 800801e:	e04f      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008030:	f000 f969 	bl	8008306 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689a      	ldr	r2, [r3, #8]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008042:	609a      	str	r2, [r3, #8]
      break;
 8008044:	e03c      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008052:	461a      	mov	r2, r3
 8008054:	f000 f8e0 	bl	8008218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2150      	movs	r1, #80	; 0x50
 800805e:	4618      	mov	r0, r3
 8008060:	f000 f937 	bl	80082d2 <TIM_ITRx_SetConfig>
      break;
 8008064:	e02c      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008072:	461a      	mov	r2, r3
 8008074:	f000 f8fe 	bl	8008274 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2160      	movs	r1, #96	; 0x60
 800807e:	4618      	mov	r0, r3
 8008080:	f000 f927 	bl	80082d2 <TIM_ITRx_SetConfig>
      break;
 8008084:	e01c      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008092:	461a      	mov	r2, r3
 8008094:	f000 f8c0 	bl	8008218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2140      	movs	r1, #64	; 0x40
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 f917 	bl	80082d2 <TIM_ITRx_SetConfig>
      break;
 80080a4:	e00c      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4619      	mov	r1, r3
 80080b0:	4610      	mov	r0, r2
 80080b2:	f000 f90e 	bl	80082d2 <TIM_ITRx_SetConfig>
      break;
 80080b6:	e003      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	73fb      	strb	r3, [r7, #15]
      break;
 80080bc:	e000      	b.n	80080c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80080be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80080d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080da:	b480      	push	{r7}
 80080dc:	b083      	sub	sp, #12
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080e2:	bf00      	nop
 80080e4:	370c      	adds	r7, #12
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bc80      	pop	{r7}
 80080ea:	4770      	bx	lr

080080ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b083      	sub	sp, #12
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080f4:	bf00      	nop
 80080f6:	370c      	adds	r7, #12
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bc80      	pop	{r7}
 80080fc:	4770      	bx	lr

080080fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080fe:	b480      	push	{r7}
 8008100:	b083      	sub	sp, #12
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008106:	bf00      	nop
 8008108:	370c      	adds	r7, #12
 800810a:	46bd      	mov	sp, r7
 800810c:	bc80      	pop	{r7}
 800810e:	4770      	bx	lr

08008110 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008118:	bf00      	nop
 800811a:	370c      	adds	r7, #12
 800811c:	46bd      	mov	sp, r7
 800811e:	bc80      	pop	{r7}
 8008120:	4770      	bx	lr
	...

08008124 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a33      	ldr	r2, [pc, #204]	; (8008204 <TIM_Base_SetConfig+0xe0>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d013      	beq.n	8008164 <TIM_Base_SetConfig+0x40>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	4a32      	ldr	r2, [pc, #200]	; (8008208 <TIM_Base_SetConfig+0xe4>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d00f      	beq.n	8008164 <TIM_Base_SetConfig+0x40>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800814a:	d00b      	beq.n	8008164 <TIM_Base_SetConfig+0x40>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	4a2f      	ldr	r2, [pc, #188]	; (800820c <TIM_Base_SetConfig+0xe8>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d007      	beq.n	8008164 <TIM_Base_SetConfig+0x40>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	4a2e      	ldr	r2, [pc, #184]	; (8008210 <TIM_Base_SetConfig+0xec>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d003      	beq.n	8008164 <TIM_Base_SetConfig+0x40>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4a2d      	ldr	r2, [pc, #180]	; (8008214 <TIM_Base_SetConfig+0xf0>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d108      	bne.n	8008176 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800816a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	4313      	orrs	r3, r2
 8008174:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a22      	ldr	r2, [pc, #136]	; (8008204 <TIM_Base_SetConfig+0xe0>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d013      	beq.n	80081a6 <TIM_Base_SetConfig+0x82>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a21      	ldr	r2, [pc, #132]	; (8008208 <TIM_Base_SetConfig+0xe4>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d00f      	beq.n	80081a6 <TIM_Base_SetConfig+0x82>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800818c:	d00b      	beq.n	80081a6 <TIM_Base_SetConfig+0x82>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a1e      	ldr	r2, [pc, #120]	; (800820c <TIM_Base_SetConfig+0xe8>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d007      	beq.n	80081a6 <TIM_Base_SetConfig+0x82>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4a1d      	ldr	r2, [pc, #116]	; (8008210 <TIM_Base_SetConfig+0xec>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d003      	beq.n	80081a6 <TIM_Base_SetConfig+0x82>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a1c      	ldr	r2, [pc, #112]	; (8008214 <TIM_Base_SetConfig+0xf0>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d108      	bne.n	80081b8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	689a      	ldr	r2, [r3, #8]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a09      	ldr	r2, [pc, #36]	; (8008204 <TIM_Base_SetConfig+0xe0>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d003      	beq.n	80081ec <TIM_Base_SetConfig+0xc8>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a08      	ldr	r2, [pc, #32]	; (8008208 <TIM_Base_SetConfig+0xe4>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d103      	bne.n	80081f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	691a      	ldr	r2, [r3, #16]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	615a      	str	r2, [r3, #20]
}
 80081fa:	bf00      	nop
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	bc80      	pop	{r7}
 8008202:	4770      	bx	lr
 8008204:	40012c00 	.word	0x40012c00
 8008208:	40013400 	.word	0x40013400
 800820c:	40000400 	.word	0x40000400
 8008210:	40000800 	.word	0x40000800
 8008214:	40000c00 	.word	0x40000c00

08008218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1b      	ldr	r3, [r3, #32]
 8008228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6a1b      	ldr	r3, [r3, #32]
 800822e:	f023 0201 	bic.w	r2, r3, #1
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	011b      	lsls	r3, r3, #4
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	4313      	orrs	r3, r2
 800824c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f023 030a 	bic.w	r3, r3, #10
 8008254:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	621a      	str	r2, [r3, #32]
}
 800826a:	bf00      	nop
 800826c:	371c      	adds	r7, #28
 800826e:	46bd      	mov	sp, r7
 8008270:	bc80      	pop	{r7}
 8008272:	4770      	bx	lr

08008274 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008274:	b480      	push	{r7}
 8008276:	b087      	sub	sp, #28
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	f023 0210 	bic.w	r2, r3, #16
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800829e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	031b      	lsls	r3, r3, #12
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	621a      	str	r2, [r3, #32]
}
 80082c8:	bf00      	nop
 80082ca:	371c      	adds	r7, #28
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bc80      	pop	{r7}
 80082d0:	4770      	bx	lr

080082d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b085      	sub	sp, #20
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	f043 0307 	orr.w	r3, r3, #7
 80082f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	609a      	str	r2, [r3, #8]
}
 80082fc:	bf00      	nop
 80082fe:	3714      	adds	r7, #20
 8008300:	46bd      	mov	sp, r7
 8008302:	bc80      	pop	{r7}
 8008304:	4770      	bx	lr

08008306 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008306:	b480      	push	{r7}
 8008308:	b087      	sub	sp, #28
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	607a      	str	r2, [r7, #4]
 8008312:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008320:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	021a      	lsls	r2, r3, #8
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	431a      	orrs	r2, r3
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	4313      	orrs	r3, r2
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	4313      	orrs	r3, r2
 8008332:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	609a      	str	r2, [r3, #8]
}
 800833a:	bf00      	nop
 800833c:	371c      	adds	r7, #28
 800833e:	46bd      	mov	sp, r7
 8008340:	bc80      	pop	{r7}
 8008342:	4770      	bx	lr

08008344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008358:	2302      	movs	r3, #2
 800835a:	e050      	b.n	80083fe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2202      	movs	r2, #2
 8008368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a1b      	ldr	r2, [pc, #108]	; (8008408 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d018      	beq.n	80083d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a19      	ldr	r2, [pc, #100]	; (800840c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d013      	beq.n	80083d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083b2:	d00e      	beq.n	80083d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a15      	ldr	r2, [pc, #84]	; (8008410 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d009      	beq.n	80083d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a14      	ldr	r2, [pc, #80]	; (8008414 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d004      	beq.n	80083d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a12      	ldr	r2, [pc, #72]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d10c      	bne.n	80083ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	4313      	orrs	r3, r2
 80083e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68ba      	ldr	r2, [r7, #8]
 80083ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3714      	adds	r7, #20
 8008402:	46bd      	mov	sp, r7
 8008404:	bc80      	pop	{r7}
 8008406:	4770      	bx	lr
 8008408:	40012c00 	.word	0x40012c00
 800840c:	40013400 	.word	0x40013400
 8008410:	40000400 	.word	0x40000400
 8008414:	40000800 	.word	0x40000800
 8008418:	40000c00 	.word	0x40000c00

0800841c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	bc80      	pop	{r7}
 800842c:	4770      	bx	lr

0800842e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800842e:	b480      	push	{r7}
 8008430:	b083      	sub	sp, #12
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008436:	bf00      	nop
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	bc80      	pop	{r7}
 800843e:	4770      	bx	lr

08008440 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d101      	bne.n	8008452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e042      	b.n	80084d8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008458:	b2db      	uxtb	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d106      	bne.n	800846c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7f9 fe88 	bl	800217c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2224      	movs	r2, #36	; 0x24
 8008470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68da      	ldr	r2, [r3, #12]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008482:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 fdc5 	bl	8009014 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	691a      	ldr	r2, [r3, #16]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008498:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	695a      	ldr	r2, [r3, #20]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80084a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68da      	ldr	r2, [r3, #12]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2220      	movs	r2, #32
 80084c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2220      	movs	r2, #32
 80084cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3708      	adds	r7, #8
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b08a      	sub	sp, #40	; 0x28
 80084e4:	af02      	add	r7, sp, #8
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	4613      	mov	r3, r2
 80084ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80084f0:	2300      	movs	r3, #0
 80084f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	2b20      	cmp	r3, #32
 80084fe:	d16d      	bne.n	80085dc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d002      	beq.n	800850c <HAL_UART_Transmit+0x2c>
 8008506:	88fb      	ldrh	r3, [r7, #6]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d101      	bne.n	8008510 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e066      	b.n	80085de <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2221      	movs	r2, #33	; 0x21
 800851a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800851e:	f7fc ffb1 	bl	8005484 <HAL_GetTick>
 8008522:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	88fa      	ldrh	r2, [r7, #6]
 8008528:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	88fa      	ldrh	r2, [r7, #6]
 800852e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008538:	d108      	bne.n	800854c <HAL_UART_Transmit+0x6c>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d104      	bne.n	800854c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008542:	2300      	movs	r3, #0
 8008544:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	61bb      	str	r3, [r7, #24]
 800854a:	e003      	b.n	8008554 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008550:	2300      	movs	r3, #0
 8008552:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008554:	e02a      	b.n	80085ac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	2200      	movs	r2, #0
 800855e:	2180      	movs	r1, #128	; 0x80
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f000 fb14 	bl	8008b8e <UART_WaitOnFlagUntilTimeout>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800856c:	2303      	movs	r3, #3
 800856e:	e036      	b.n	80085de <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10b      	bne.n	800858e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	881b      	ldrh	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	3302      	adds	r3, #2
 800858a:	61bb      	str	r3, [r7, #24]
 800858c:	e007      	b.n	800859e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	781a      	ldrb	r2, [r3, #0]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	3301      	adds	r3, #1
 800859c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	3b01      	subs	r3, #1
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1cf      	bne.n	8008556 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	2200      	movs	r2, #0
 80085be:	2140      	movs	r1, #64	; 0x40
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f000 fae4 	bl	8008b8e <UART_WaitOnFlagUntilTimeout>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e006      	b.n	80085de <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2220      	movs	r2, #32
 80085d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80085d8:	2300      	movs	r3, #0
 80085da:	e000      	b.n	80085de <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80085dc:	2302      	movs	r3, #2
  }
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3720      	adds	r7, #32
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b084      	sub	sp, #16
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	60f8      	str	r0, [r7, #12]
 80085ee:	60b9      	str	r1, [r7, #8]
 80085f0:	4613      	mov	r3, r2
 80085f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b20      	cmp	r3, #32
 80085fe:	d112      	bne.n	8008626 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d002      	beq.n	800860c <HAL_UART_Receive_IT+0x26>
 8008606:	88fb      	ldrh	r3, [r7, #6]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e00b      	b.n	8008628 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	461a      	mov	r2, r3
 800861a:	68b9      	ldr	r1, [r7, #8]
 800861c:	68f8      	ldr	r0, [r7, #12]
 800861e:	f000 fb24 	bl	8008c6a <UART_Start_Receive_IT>
 8008622:	4603      	mov	r3, r0
 8008624:	e000      	b.n	8008628 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008626:	2302      	movs	r3, #2
  }
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b0ba      	sub	sp, #232	; 0xe8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	695b      	ldr	r3, [r3, #20]
 8008652:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008656:	2300      	movs	r3, #0
 8008658:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800865c:	2300      	movs	r3, #0
 800865e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008666:	f003 030f 	and.w	r3, r3, #15
 800866a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800866e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10f      	bne.n	8008696 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800867a:	f003 0320 	and.w	r3, r3, #32
 800867e:	2b00      	cmp	r3, #0
 8008680:	d009      	beq.n	8008696 <HAL_UART_IRQHandler+0x66>
 8008682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008686:	f003 0320 	and.w	r3, r3, #32
 800868a:	2b00      	cmp	r3, #0
 800868c:	d003      	beq.n	8008696 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fc01 	bl	8008e96 <UART_Receive_IT>
      return;
 8008694:	e25b      	b.n	8008b4e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008696:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800869a:	2b00      	cmp	r3, #0
 800869c:	f000 80de 	beq.w	800885c <HAL_UART_IRQHandler+0x22c>
 80086a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086a4:	f003 0301 	and.w	r3, r3, #1
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d106      	bne.n	80086ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f000 80d1 	beq.w	800885c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086be:	f003 0301 	and.w	r3, r3, #1
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00b      	beq.n	80086de <HAL_UART_IRQHandler+0xae>
 80086c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d005      	beq.n	80086de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d6:	f043 0201 	orr.w	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086e2:	f003 0304 	and.w	r3, r3, #4
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00b      	beq.n	8008702 <HAL_UART_IRQHandler+0xd2>
 80086ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086ee:	f003 0301 	and.w	r3, r3, #1
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d005      	beq.n	8008702 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086fa:	f043 0202 	orr.w	r2, r3, #2
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008706:	f003 0302 	and.w	r3, r3, #2
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <HAL_UART_IRQHandler+0xf6>
 800870e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800871e:	f043 0204 	orr.w	r2, r3, #4
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800872a:	f003 0308 	and.w	r3, r3, #8
 800872e:	2b00      	cmp	r3, #0
 8008730:	d011      	beq.n	8008756 <HAL_UART_IRQHandler+0x126>
 8008732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008736:	f003 0320 	and.w	r3, r3, #32
 800873a:	2b00      	cmp	r3, #0
 800873c:	d105      	bne.n	800874a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800873e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d005      	beq.n	8008756 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800874e:	f043 0208 	orr.w	r2, r3, #8
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875a:	2b00      	cmp	r3, #0
 800875c:	f000 81f2 	beq.w	8008b44 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b00      	cmp	r3, #0
 800876a:	d008      	beq.n	800877e <HAL_UART_IRQHandler+0x14e>
 800876c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008770:	f003 0320 	and.w	r3, r3, #32
 8008774:	2b00      	cmp	r3, #0
 8008776:	d002      	beq.n	800877e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 fb8c 	bl	8008e96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	695b      	ldr	r3, [r3, #20]
 8008784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	bf14      	ite	ne
 800878c:	2301      	movne	r3, #1
 800878e:	2300      	moveq	r3, #0
 8008790:	b2db      	uxtb	r3, r3
 8008792:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800879a:	f003 0308 	and.w	r3, r3, #8
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d103      	bne.n	80087aa <HAL_UART_IRQHandler+0x17a>
 80087a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d04f      	beq.n	800884a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fa96 	bl	8008cdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d041      	beq.n	8008842 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	3314      	adds	r3, #20
 80087c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80087d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80087d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	3314      	adds	r3, #20
 80087e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80087ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80087ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80087f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80087fa:	e841 2300 	strex	r3, r2, [r1]
 80087fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008802:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1d9      	bne.n	80087be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800880e:	2b00      	cmp	r3, #0
 8008810:	d013      	beq.n	800883a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008816:	4a7e      	ldr	r2, [pc, #504]	; (8008a10 <HAL_UART_IRQHandler+0x3e0>)
 8008818:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800881e:	4618      	mov	r0, r3
 8008820:	f7fc ffa6 	bl	8005770 <HAL_DMA_Abort_IT>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d016      	beq.n	8008858 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800882e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008834:	4610      	mov	r0, r2
 8008836:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008838:	e00e      	b.n	8008858 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f993 	bl	8008b66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008840:	e00a      	b.n	8008858 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f98f 	bl	8008b66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008848:	e006      	b.n	8008858 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f98b 	bl	8008b66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008856:	e175      	b.n	8008b44 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008858:	bf00      	nop
    return;
 800885a:	e173      	b.n	8008b44 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008860:	2b01      	cmp	r3, #1
 8008862:	f040 814f 	bne.w	8008b04 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800886a:	f003 0310 	and.w	r3, r3, #16
 800886e:	2b00      	cmp	r3, #0
 8008870:	f000 8148 	beq.w	8008b04 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008878:	f003 0310 	and.w	r3, r3, #16
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 8141 	beq.w	8008b04 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008882:	2300      	movs	r3, #0
 8008884:	60bb      	str	r3, [r7, #8]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	60bb      	str	r3, [r7, #8]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	60bb      	str	r3, [r7, #8]
 8008896:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	695b      	ldr	r3, [r3, #20]
 800889e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 80b6 	beq.w	8008a14 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f000 8145 	beq.w	8008b48 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088c6:	429a      	cmp	r2, r3
 80088c8:	f080 813e 	bcs.w	8008b48 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d8:	699b      	ldr	r3, [r3, #24]
 80088da:	2b20      	cmp	r3, #32
 80088dc:	f000 8088 	beq.w	80089f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	330c      	adds	r3, #12
 80088e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088ee:	e853 3f00 	ldrex	r3, [r3]
 80088f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80088f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	330c      	adds	r3, #12
 8008908:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800890c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008910:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008914:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008918:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800891c:	e841 2300 	strex	r3, r2, [r1]
 8008920:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008924:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008928:	2b00      	cmp	r3, #0
 800892a:	d1d9      	bne.n	80088e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3314      	adds	r3, #20
 8008932:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008936:	e853 3f00 	ldrex	r3, [r3]
 800893a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800893c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800893e:	f023 0301 	bic.w	r3, r3, #1
 8008942:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3314      	adds	r3, #20
 800894c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008950:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008954:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008956:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008958:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800895c:	e841 2300 	strex	r3, r2, [r1]
 8008960:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008962:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1e1      	bne.n	800892c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3314      	adds	r3, #20
 800896e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008970:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008972:	e853 3f00 	ldrex	r3, [r3]
 8008976:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008978:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800897a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800897e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	3314      	adds	r3, #20
 8008988:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800898c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800898e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008992:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800899a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e3      	bne.n	8008968 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	330c      	adds	r3, #12
 80089b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089b8:	e853 3f00 	ldrex	r3, [r3]
 80089bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089c0:	f023 0310 	bic.w	r3, r3, #16
 80089c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	330c      	adds	r3, #12
 80089ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80089d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089da:	e841 2300 	strex	r3, r2, [r1]
 80089de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1e3      	bne.n	80089ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fc fe85 	bl	80056fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2202      	movs	r2, #2
 80089f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	4619      	mov	r1, r3
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 f8b6 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a0c:	e09c      	b.n	8008b48 <HAL_UART_IRQHandler+0x518>
 8008a0e:	bf00      	nop
 8008a10:	08008da1 	.word	0x08008da1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f000 808e 	beq.w	8008b4c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008a30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 8089 	beq.w	8008b4c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	330c      	adds	r3, #12
 8008a40:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a44:	e853 3f00 	ldrex	r3, [r3]
 8008a48:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a50:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	330c      	adds	r3, #12
 8008a5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008a5e:	647a      	str	r2, [r7, #68]	; 0x44
 8008a60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e3      	bne.n	8008a3a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3314      	adds	r3, #20
 8008a78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7c:	e853 3f00 	ldrex	r3, [r3]
 8008a80:	623b      	str	r3, [r7, #32]
   return(result);
 8008a82:	6a3b      	ldr	r3, [r7, #32]
 8008a84:	f023 0301 	bic.w	r3, r3, #1
 8008a88:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	3314      	adds	r3, #20
 8008a92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a96:	633a      	str	r2, [r7, #48]	; 0x30
 8008a98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a9e:	e841 2300 	strex	r3, r2, [r1]
 8008aa2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1e3      	bne.n	8008a72 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2220      	movs	r2, #32
 8008aae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	330c      	adds	r3, #12
 8008abe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	e853 3f00 	ldrex	r3, [r3]
 8008ac6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f023 0310 	bic.w	r3, r3, #16
 8008ace:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	330c      	adds	r3, #12
 8008ad8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008adc:	61fa      	str	r2, [r7, #28]
 8008ade:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae0:	69b9      	ldr	r1, [r7, #24]
 8008ae2:	69fa      	ldr	r2, [r7, #28]
 8008ae4:	e841 2300 	strex	r3, r2, [r1]
 8008ae8:	617b      	str	r3, [r7, #20]
   return(result);
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1e3      	bne.n	8008ab8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2202      	movs	r2, #2
 8008af4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008af6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008afa:	4619      	mov	r1, r3
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 f83b 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b02:	e023      	b.n	8008b4c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d009      	beq.n	8008b24 <HAL_UART_IRQHandler+0x4f4>
 8008b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d003      	beq.n	8008b24 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f953 	bl	8008dc8 <UART_Transmit_IT>
    return;
 8008b22:	e014      	b.n	8008b4e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d00e      	beq.n	8008b4e <HAL_UART_IRQHandler+0x51e>
 8008b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d008      	beq.n	8008b4e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f992 	bl	8008e66 <UART_EndTransmit_IT>
    return;
 8008b42:	e004      	b.n	8008b4e <HAL_UART_IRQHandler+0x51e>
    return;
 8008b44:	bf00      	nop
 8008b46:	e002      	b.n	8008b4e <HAL_UART_IRQHandler+0x51e>
      return;
 8008b48:	bf00      	nop
 8008b4a:	e000      	b.n	8008b4e <HAL_UART_IRQHandler+0x51e>
      return;
 8008b4c:	bf00      	nop
  }
}
 8008b4e:	37e8      	adds	r7, #232	; 0xe8
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bc80      	pop	{r7}
 8008b64:	4770      	bx	lr

08008b66 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b66:	b480      	push	{r7}
 8008b68:	b083      	sub	sp, #12
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b6e:	bf00      	nop
 8008b70:	370c      	adds	r7, #12
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bc80      	pop	{r7}
 8008b76:	4770      	bx	lr

08008b78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	460b      	mov	r3, r1
 8008b82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bc80      	pop	{r7}
 8008b8c:	4770      	bx	lr

08008b8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b090      	sub	sp, #64	; 0x40
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	603b      	str	r3, [r7, #0]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b9e:	e050      	b.n	8008c42 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ba0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba6:	d04c      	beq.n	8008c42 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d007      	beq.n	8008bbe <UART_WaitOnFlagUntilTimeout+0x30>
 8008bae:	f7fc fc69 	bl	8005484 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d241      	bcs.n	8008c42 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	330c      	adds	r3, #12
 8008bc4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	330c      	adds	r3, #12
 8008bdc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008bde:	637a      	str	r2, [r7, #52]	; 0x34
 8008be0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008be4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008be6:	e841 2300 	strex	r3, r2, [r1]
 8008bea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d1e5      	bne.n	8008bbe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	3314      	adds	r3, #20
 8008bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	e853 3f00 	ldrex	r3, [r3]
 8008c00:	613b      	str	r3, [r7, #16]
   return(result);
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	f023 0301 	bic.w	r3, r3, #1
 8008c08:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	3314      	adds	r3, #20
 8008c10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c12:	623a      	str	r2, [r7, #32]
 8008c14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c16:	69f9      	ldr	r1, [r7, #28]
 8008c18:	6a3a      	ldr	r2, [r7, #32]
 8008c1a:	e841 2300 	strex	r3, r2, [r1]
 8008c1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1e5      	bne.n	8008bf2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2220      	movs	r2, #32
 8008c2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2220      	movs	r2, #32
 8008c32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e00f      	b.n	8008c62 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	bf0c      	ite	eq
 8008c52:	2301      	moveq	r3, #1
 8008c54:	2300      	movne	r3, #0
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	461a      	mov	r2, r3
 8008c5a:	79fb      	ldrb	r3, [r7, #7]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d09f      	beq.n	8008ba0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3740      	adds	r7, #64	; 0x40
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b085      	sub	sp, #20
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	60f8      	str	r0, [r7, #12]
 8008c72:	60b9      	str	r1, [r7, #8]
 8008c74:	4613      	mov	r3, r2
 8008c76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	88fa      	ldrh	r2, [r7, #6]
 8008c82:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	88fa      	ldrh	r2, [r7, #6]
 8008c88:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2222      	movs	r2, #34	; 0x22
 8008c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d007      	beq.n	8008cb0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	68da      	ldr	r2, [r3, #12]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	695a      	ldr	r2, [r3, #20]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f042 0201 	orr.w	r2, r2, #1
 8008cbe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68da      	ldr	r2, [r3, #12]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f042 0220 	orr.w	r2, r2, #32
 8008cce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3714      	adds	r7, #20
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bc80      	pop	{r7}
 8008cda:	4770      	bx	lr

08008cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b095      	sub	sp, #84	; 0x54
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	330c      	adds	r3, #12
 8008cea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cee:	e853 3f00 	ldrex	r3, [r3]
 8008cf2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330c      	adds	r3, #12
 8008d02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d04:	643a      	str	r2, [r7, #64]	; 0x40
 8008d06:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d0c:	e841 2300 	strex	r3, r2, [r1]
 8008d10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d1e5      	bne.n	8008ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3314      	adds	r3, #20
 8008d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d20:	6a3b      	ldr	r3, [r7, #32]
 8008d22:	e853 3f00 	ldrex	r3, [r3]
 8008d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	f023 0301 	bic.w	r3, r3, #1
 8008d2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	3314      	adds	r3, #20
 8008d36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d40:	e841 2300 	strex	r3, r2, [r1]
 8008d44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1e5      	bne.n	8008d18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d119      	bne.n	8008d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	e853 3f00 	ldrex	r3, [r3]
 8008d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f023 0310 	bic.w	r3, r3, #16
 8008d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	330c      	adds	r3, #12
 8008d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d74:	61ba      	str	r2, [r7, #24]
 8008d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d78:	6979      	ldr	r1, [r7, #20]
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	e841 2300 	strex	r3, r2, [r1]
 8008d80:	613b      	str	r3, [r7, #16]
   return(result);
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d1e5      	bne.n	8008d54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2220      	movs	r2, #32
 8008d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d96:	bf00      	nop
 8008d98:	3754      	adds	r7, #84	; 0x54
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr

08008da0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dba:	68f8      	ldr	r0, [r7, #12]
 8008dbc:	f7ff fed3 	bl	8008b66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dc0:	bf00      	nop
 8008dc2:	3710      	adds	r7, #16
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}

08008dc8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	2b21      	cmp	r3, #33	; 0x21
 8008dda:	d13e      	bne.n	8008e5a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de4:	d114      	bne.n	8008e10 <UART_Transmit_IT+0x48>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d110      	bne.n	8008e10 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	461a      	mov	r2, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e02:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a1b      	ldr	r3, [r3, #32]
 8008e08:	1c9a      	adds	r2, r3, #2
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	621a      	str	r2, [r3, #32]
 8008e0e:	e008      	b.n	8008e22 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	1c59      	adds	r1, r3, #1
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	6211      	str	r1, [r2, #32]
 8008e1a:	781a      	ldrb	r2, [r3, #0]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	3b01      	subs	r3, #1
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	4619      	mov	r1, r3
 8008e30:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10f      	bne.n	8008e56 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	68da      	ldr	r2, [r3, #12]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e44:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68da      	ldr	r2, [r3, #12]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e54:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	e000      	b.n	8008e5c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e5a:	2302      	movs	r3, #2
  }
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3714      	adds	r7, #20
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bc80      	pop	{r7}
 8008e64:	4770      	bx	lr

08008e66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b082      	sub	sp, #8
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2220      	movs	r2, #32
 8008e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7ff fe64 	bl	8008b54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e8c:	2300      	movs	r3, #0
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3708      	adds	r7, #8
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}

08008e96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e96:	b580      	push	{r7, lr}
 8008e98:	b08c      	sub	sp, #48	; 0x30
 8008e9a:	af00      	add	r7, sp, #0
 8008e9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b22      	cmp	r3, #34	; 0x22
 8008ea8:	f040 80ae 	bne.w	8009008 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008eb4:	d117      	bne.n	8008ee6 <UART_Receive_IT+0x50>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d113      	bne.n	8008ee6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ede:	1c9a      	adds	r2, r3, #2
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	629a      	str	r2, [r3, #40]	; 0x28
 8008ee4:	e026      	b.n	8008f34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eea:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008eec:	2300      	movs	r3, #0
 8008eee:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ef8:	d007      	beq.n	8008f0a <UART_Receive_IT+0x74>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10a      	bne.n	8008f18 <UART_Receive_IT+0x82>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d106      	bne.n	8008f18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f14:	701a      	strb	r2, [r3, #0]
 8008f16:	e008      	b.n	8008f2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f24:	b2da      	uxtb	r2, r3
 8008f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f2e:	1c5a      	adds	r2, r3, #1
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	4619      	mov	r1, r3
 8008f42:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d15d      	bne.n	8009004 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f022 0220 	bic.w	r2, r2, #32
 8008f56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	68da      	ldr	r2, [r3, #12]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	695a      	ldr	r2, [r3, #20]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 0201 	bic.w	r2, r2, #1
 8008f76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2220      	movs	r2, #32
 8008f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d135      	bne.n	8008ffa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	330c      	adds	r3, #12
 8008f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	e853 3f00 	ldrex	r3, [r3]
 8008fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	f023 0310 	bic.w	r3, r3, #16
 8008faa:	627b      	str	r3, [r7, #36]	; 0x24
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	330c      	adds	r3, #12
 8008fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fb4:	623a      	str	r2, [r7, #32]
 8008fb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb8:	69f9      	ldr	r1, [r7, #28]
 8008fba:	6a3a      	ldr	r2, [r7, #32]
 8008fbc:	e841 2300 	strex	r3, r2, [r1]
 8008fc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fc2:	69bb      	ldr	r3, [r7, #24]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1e5      	bne.n	8008f94 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f003 0310 	and.w	r3, r3, #16
 8008fd2:	2b10      	cmp	r3, #16
 8008fd4:	d10a      	bne.n	8008fec <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	60fb      	str	r3, [r7, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	60fb      	str	r3, [r7, #12]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	60fb      	str	r3, [r7, #12]
 8008fea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f7ff fdc0 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
 8008ff8:	e002      	b.n	8009000 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f7f8 fb90 	bl	8001720 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009000:	2300      	movs	r3, #0
 8009002:	e002      	b.n	800900a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009004:	2300      	movs	r3, #0
 8009006:	e000      	b.n	800900a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009008:	2302      	movs	r3, #2
  }
}
 800900a:	4618      	mov	r0, r3
 800900c:	3730      	adds	r7, #48	; 0x30
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
	...

08009014 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	68da      	ldr	r2, [r3, #12]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	430a      	orrs	r2, r1
 8009030:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	689a      	ldr	r2, [r3, #8]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	4313      	orrs	r3, r2
 8009042:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68db      	ldr	r3, [r3, #12]
 800904a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800904e:	f023 030c 	bic.w	r3, r3, #12
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	6812      	ldr	r2, [r2, #0]
 8009056:	68b9      	ldr	r1, [r7, #8]
 8009058:	430b      	orrs	r3, r1
 800905a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	699a      	ldr	r2, [r3, #24]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	430a      	orrs	r2, r1
 8009070:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a2c      	ldr	r2, [pc, #176]	; (8009128 <UART_SetConfig+0x114>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d103      	bne.n	8009084 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800907c:	f7fe fab8 	bl	80075f0 <HAL_RCC_GetPCLK2Freq>
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	e002      	b.n	800908a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009084:	f7fe faa0 	bl	80075c8 <HAL_RCC_GetPCLK1Freq>
 8009088:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	009a      	lsls	r2, r3, #2
 8009094:	441a      	add	r2, r3
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	fbb2 f3f3 	udiv	r3, r2, r3
 80090a0:	4a22      	ldr	r2, [pc, #136]	; (800912c <UART_SetConfig+0x118>)
 80090a2:	fba2 2303 	umull	r2, r3, r2, r3
 80090a6:	095b      	lsrs	r3, r3, #5
 80090a8:	0119      	lsls	r1, r3, #4
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	4613      	mov	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	4413      	add	r3, r2
 80090b2:	009a      	lsls	r2, r3, #2
 80090b4:	441a      	add	r2, r3
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80090c0:	4b1a      	ldr	r3, [pc, #104]	; (800912c <UART_SetConfig+0x118>)
 80090c2:	fba3 0302 	umull	r0, r3, r3, r2
 80090c6:	095b      	lsrs	r3, r3, #5
 80090c8:	2064      	movs	r0, #100	; 0x64
 80090ca:	fb00 f303 	mul.w	r3, r0, r3
 80090ce:	1ad3      	subs	r3, r2, r3
 80090d0:	011b      	lsls	r3, r3, #4
 80090d2:	3332      	adds	r3, #50	; 0x32
 80090d4:	4a15      	ldr	r2, [pc, #84]	; (800912c <UART_SetConfig+0x118>)
 80090d6:	fba2 2303 	umull	r2, r3, r2, r3
 80090da:	095b      	lsrs	r3, r3, #5
 80090dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090e0:	4419      	add	r1, r3
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	4613      	mov	r3, r2
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	4413      	add	r3, r2
 80090ea:	009a      	lsls	r2, r3, #2
 80090ec:	441a      	add	r2, r3
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80090f8:	4b0c      	ldr	r3, [pc, #48]	; (800912c <UART_SetConfig+0x118>)
 80090fa:	fba3 0302 	umull	r0, r3, r3, r2
 80090fe:	095b      	lsrs	r3, r3, #5
 8009100:	2064      	movs	r0, #100	; 0x64
 8009102:	fb00 f303 	mul.w	r3, r0, r3
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	3332      	adds	r3, #50	; 0x32
 800910c:	4a07      	ldr	r2, [pc, #28]	; (800912c <UART_SetConfig+0x118>)
 800910e:	fba2 2303 	umull	r2, r3, r2, r3
 8009112:	095b      	lsrs	r3, r3, #5
 8009114:	f003 020f 	and.w	r2, r3, #15
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	440a      	add	r2, r1
 800911e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009120:	bf00      	nop
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	40013800 	.word	0x40013800
 800912c:	51eb851f 	.word	0x51eb851f

08009130 <__cvt>:
 8009130:	2b00      	cmp	r3, #0
 8009132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009136:	461f      	mov	r7, r3
 8009138:	bfbb      	ittet	lt
 800913a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800913e:	461f      	movlt	r7, r3
 8009140:	2300      	movge	r3, #0
 8009142:	232d      	movlt	r3, #45	; 0x2d
 8009144:	b088      	sub	sp, #32
 8009146:	4614      	mov	r4, r2
 8009148:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800914a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800914c:	7013      	strb	r3, [r2, #0]
 800914e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009150:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009154:	f023 0820 	bic.w	r8, r3, #32
 8009158:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800915c:	d005      	beq.n	800916a <__cvt+0x3a>
 800915e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009162:	d100      	bne.n	8009166 <__cvt+0x36>
 8009164:	3501      	adds	r5, #1
 8009166:	2302      	movs	r3, #2
 8009168:	e000      	b.n	800916c <__cvt+0x3c>
 800916a:	2303      	movs	r3, #3
 800916c:	aa07      	add	r2, sp, #28
 800916e:	9204      	str	r2, [sp, #16]
 8009170:	aa06      	add	r2, sp, #24
 8009172:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009176:	e9cd 3500 	strd	r3, r5, [sp]
 800917a:	4622      	mov	r2, r4
 800917c:	463b      	mov	r3, r7
 800917e:	f001 fa33 	bl	800a5e8 <_dtoa_r>
 8009182:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009186:	4606      	mov	r6, r0
 8009188:	d102      	bne.n	8009190 <__cvt+0x60>
 800918a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800918c:	07db      	lsls	r3, r3, #31
 800918e:	d522      	bpl.n	80091d6 <__cvt+0xa6>
 8009190:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009194:	eb06 0905 	add.w	r9, r6, r5
 8009198:	d110      	bne.n	80091bc <__cvt+0x8c>
 800919a:	7833      	ldrb	r3, [r6, #0]
 800919c:	2b30      	cmp	r3, #48	; 0x30
 800919e:	d10a      	bne.n	80091b6 <__cvt+0x86>
 80091a0:	2200      	movs	r2, #0
 80091a2:	2300      	movs	r3, #0
 80091a4:	4620      	mov	r0, r4
 80091a6:	4639      	mov	r1, r7
 80091a8:	f7f7 fd1e 	bl	8000be8 <__aeabi_dcmpeq>
 80091ac:	b918      	cbnz	r0, 80091b6 <__cvt+0x86>
 80091ae:	f1c5 0501 	rsb	r5, r5, #1
 80091b2:	f8ca 5000 	str.w	r5, [sl]
 80091b6:	f8da 3000 	ldr.w	r3, [sl]
 80091ba:	4499      	add	r9, r3
 80091bc:	2200      	movs	r2, #0
 80091be:	2300      	movs	r3, #0
 80091c0:	4620      	mov	r0, r4
 80091c2:	4639      	mov	r1, r7
 80091c4:	f7f7 fd10 	bl	8000be8 <__aeabi_dcmpeq>
 80091c8:	b108      	cbz	r0, 80091ce <__cvt+0x9e>
 80091ca:	f8cd 901c 	str.w	r9, [sp, #28]
 80091ce:	2230      	movs	r2, #48	; 0x30
 80091d0:	9b07      	ldr	r3, [sp, #28]
 80091d2:	454b      	cmp	r3, r9
 80091d4:	d307      	bcc.n	80091e6 <__cvt+0xb6>
 80091d6:	4630      	mov	r0, r6
 80091d8:	9b07      	ldr	r3, [sp, #28]
 80091da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80091dc:	1b9b      	subs	r3, r3, r6
 80091de:	6013      	str	r3, [r2, #0]
 80091e0:	b008      	add	sp, #32
 80091e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091e6:	1c59      	adds	r1, r3, #1
 80091e8:	9107      	str	r1, [sp, #28]
 80091ea:	701a      	strb	r2, [r3, #0]
 80091ec:	e7f0      	b.n	80091d0 <__cvt+0xa0>

080091ee <__exponent>:
 80091ee:	4603      	mov	r3, r0
 80091f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091f2:	2900      	cmp	r1, #0
 80091f4:	f803 2b02 	strb.w	r2, [r3], #2
 80091f8:	bfb6      	itet	lt
 80091fa:	222d      	movlt	r2, #45	; 0x2d
 80091fc:	222b      	movge	r2, #43	; 0x2b
 80091fe:	4249      	neglt	r1, r1
 8009200:	2909      	cmp	r1, #9
 8009202:	7042      	strb	r2, [r0, #1]
 8009204:	dd2a      	ble.n	800925c <__exponent+0x6e>
 8009206:	f10d 0207 	add.w	r2, sp, #7
 800920a:	4617      	mov	r7, r2
 800920c:	260a      	movs	r6, #10
 800920e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009212:	4694      	mov	ip, r2
 8009214:	fb06 1415 	mls	r4, r6, r5, r1
 8009218:	3430      	adds	r4, #48	; 0x30
 800921a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800921e:	460c      	mov	r4, r1
 8009220:	2c63      	cmp	r4, #99	; 0x63
 8009222:	4629      	mov	r1, r5
 8009224:	f102 32ff 	add.w	r2, r2, #4294967295
 8009228:	dcf1      	bgt.n	800920e <__exponent+0x20>
 800922a:	3130      	adds	r1, #48	; 0x30
 800922c:	f1ac 0402 	sub.w	r4, ip, #2
 8009230:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009234:	4622      	mov	r2, r4
 8009236:	1c41      	adds	r1, r0, #1
 8009238:	42ba      	cmp	r2, r7
 800923a:	d30a      	bcc.n	8009252 <__exponent+0x64>
 800923c:	f10d 0209 	add.w	r2, sp, #9
 8009240:	eba2 020c 	sub.w	r2, r2, ip
 8009244:	42bc      	cmp	r4, r7
 8009246:	bf88      	it	hi
 8009248:	2200      	movhi	r2, #0
 800924a:	4413      	add	r3, r2
 800924c:	1a18      	subs	r0, r3, r0
 800924e:	b003      	add	sp, #12
 8009250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009252:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009256:	f801 5f01 	strb.w	r5, [r1, #1]!
 800925a:	e7ed      	b.n	8009238 <__exponent+0x4a>
 800925c:	2330      	movs	r3, #48	; 0x30
 800925e:	3130      	adds	r1, #48	; 0x30
 8009260:	7083      	strb	r3, [r0, #2]
 8009262:	70c1      	strb	r1, [r0, #3]
 8009264:	1d03      	adds	r3, r0, #4
 8009266:	e7f1      	b.n	800924c <__exponent+0x5e>

08009268 <_printf_float>:
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	b091      	sub	sp, #68	; 0x44
 800926e:	460c      	mov	r4, r1
 8009270:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009274:	4616      	mov	r6, r2
 8009276:	461f      	mov	r7, r3
 8009278:	4605      	mov	r5, r0
 800927a:	f001 f887 	bl	800a38c <_localeconv_r>
 800927e:	6803      	ldr	r3, [r0, #0]
 8009280:	4618      	mov	r0, r3
 8009282:	9309      	str	r3, [sp, #36]	; 0x24
 8009284:	f7f6 ffd0 	bl	8000228 <strlen>
 8009288:	2300      	movs	r3, #0
 800928a:	930e      	str	r3, [sp, #56]	; 0x38
 800928c:	f8d8 3000 	ldr.w	r3, [r8]
 8009290:	900a      	str	r0, [sp, #40]	; 0x28
 8009292:	3307      	adds	r3, #7
 8009294:	f023 0307 	bic.w	r3, r3, #7
 8009298:	f103 0208 	add.w	r2, r3, #8
 800929c:	f894 9018 	ldrb.w	r9, [r4, #24]
 80092a0:	f8d4 b000 	ldr.w	fp, [r4]
 80092a4:	f8c8 2000 	str.w	r2, [r8]
 80092a8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80092ac:	4652      	mov	r2, sl
 80092ae:	4643      	mov	r3, r8
 80092b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80092b4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80092b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80092ba:	f04f 32ff 	mov.w	r2, #4294967295
 80092be:	4650      	mov	r0, sl
 80092c0:	4b9c      	ldr	r3, [pc, #624]	; (8009534 <_printf_float+0x2cc>)
 80092c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092c4:	f7f7 fcc2 	bl	8000c4c <__aeabi_dcmpun>
 80092c8:	bb70      	cbnz	r0, 8009328 <_printf_float+0xc0>
 80092ca:	f04f 32ff 	mov.w	r2, #4294967295
 80092ce:	4650      	mov	r0, sl
 80092d0:	4b98      	ldr	r3, [pc, #608]	; (8009534 <_printf_float+0x2cc>)
 80092d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092d4:	f7f7 fc9c 	bl	8000c10 <__aeabi_dcmple>
 80092d8:	bb30      	cbnz	r0, 8009328 <_printf_float+0xc0>
 80092da:	2200      	movs	r2, #0
 80092dc:	2300      	movs	r3, #0
 80092de:	4650      	mov	r0, sl
 80092e0:	4641      	mov	r1, r8
 80092e2:	f7f7 fc8b 	bl	8000bfc <__aeabi_dcmplt>
 80092e6:	b110      	cbz	r0, 80092ee <_printf_float+0x86>
 80092e8:	232d      	movs	r3, #45	; 0x2d
 80092ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092ee:	4a92      	ldr	r2, [pc, #584]	; (8009538 <_printf_float+0x2d0>)
 80092f0:	4b92      	ldr	r3, [pc, #584]	; (800953c <_printf_float+0x2d4>)
 80092f2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80092f6:	bf94      	ite	ls
 80092f8:	4690      	movls	r8, r2
 80092fa:	4698      	movhi	r8, r3
 80092fc:	2303      	movs	r3, #3
 80092fe:	f04f 0a00 	mov.w	sl, #0
 8009302:	6123      	str	r3, [r4, #16]
 8009304:	f02b 0304 	bic.w	r3, fp, #4
 8009308:	6023      	str	r3, [r4, #0]
 800930a:	4633      	mov	r3, r6
 800930c:	4621      	mov	r1, r4
 800930e:	4628      	mov	r0, r5
 8009310:	9700      	str	r7, [sp, #0]
 8009312:	aa0f      	add	r2, sp, #60	; 0x3c
 8009314:	f000 f9d6 	bl	80096c4 <_printf_common>
 8009318:	3001      	adds	r0, #1
 800931a:	f040 8090 	bne.w	800943e <_printf_float+0x1d6>
 800931e:	f04f 30ff 	mov.w	r0, #4294967295
 8009322:	b011      	add	sp, #68	; 0x44
 8009324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009328:	4652      	mov	r2, sl
 800932a:	4643      	mov	r3, r8
 800932c:	4650      	mov	r0, sl
 800932e:	4641      	mov	r1, r8
 8009330:	f7f7 fc8c 	bl	8000c4c <__aeabi_dcmpun>
 8009334:	b148      	cbz	r0, 800934a <_printf_float+0xe2>
 8009336:	f1b8 0f00 	cmp.w	r8, #0
 800933a:	bfb8      	it	lt
 800933c:	232d      	movlt	r3, #45	; 0x2d
 800933e:	4a80      	ldr	r2, [pc, #512]	; (8009540 <_printf_float+0x2d8>)
 8009340:	bfb8      	it	lt
 8009342:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009346:	4b7f      	ldr	r3, [pc, #508]	; (8009544 <_printf_float+0x2dc>)
 8009348:	e7d3      	b.n	80092f2 <_printf_float+0x8a>
 800934a:	6863      	ldr	r3, [r4, #4]
 800934c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009350:	1c5a      	adds	r2, r3, #1
 8009352:	d142      	bne.n	80093da <_printf_float+0x172>
 8009354:	2306      	movs	r3, #6
 8009356:	6063      	str	r3, [r4, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	9206      	str	r2, [sp, #24]
 800935c:	aa0e      	add	r2, sp, #56	; 0x38
 800935e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009362:	aa0d      	add	r2, sp, #52	; 0x34
 8009364:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009368:	9203      	str	r2, [sp, #12]
 800936a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800936e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009372:	6023      	str	r3, [r4, #0]
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	4652      	mov	r2, sl
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	4628      	mov	r0, r5
 800937c:	4643      	mov	r3, r8
 800937e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009380:	f7ff fed6 	bl	8009130 <__cvt>
 8009384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009386:	4680      	mov	r8, r0
 8009388:	2947      	cmp	r1, #71	; 0x47
 800938a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800938c:	d108      	bne.n	80093a0 <_printf_float+0x138>
 800938e:	1cc8      	adds	r0, r1, #3
 8009390:	db02      	blt.n	8009398 <_printf_float+0x130>
 8009392:	6863      	ldr	r3, [r4, #4]
 8009394:	4299      	cmp	r1, r3
 8009396:	dd40      	ble.n	800941a <_printf_float+0x1b2>
 8009398:	f1a9 0902 	sub.w	r9, r9, #2
 800939c:	fa5f f989 	uxtb.w	r9, r9
 80093a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80093a4:	d81f      	bhi.n	80093e6 <_printf_float+0x17e>
 80093a6:	464a      	mov	r2, r9
 80093a8:	3901      	subs	r1, #1
 80093aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80093ae:	910d      	str	r1, [sp, #52]	; 0x34
 80093b0:	f7ff ff1d 	bl	80091ee <__exponent>
 80093b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093b6:	4682      	mov	sl, r0
 80093b8:	1813      	adds	r3, r2, r0
 80093ba:	2a01      	cmp	r2, #1
 80093bc:	6123      	str	r3, [r4, #16]
 80093be:	dc02      	bgt.n	80093c6 <_printf_float+0x15e>
 80093c0:	6822      	ldr	r2, [r4, #0]
 80093c2:	07d2      	lsls	r2, r2, #31
 80093c4:	d501      	bpl.n	80093ca <_printf_float+0x162>
 80093c6:	3301      	adds	r3, #1
 80093c8:	6123      	str	r3, [r4, #16]
 80093ca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d09b      	beq.n	800930a <_printf_float+0xa2>
 80093d2:	232d      	movs	r3, #45	; 0x2d
 80093d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093d8:	e797      	b.n	800930a <_printf_float+0xa2>
 80093da:	2947      	cmp	r1, #71	; 0x47
 80093dc:	d1bc      	bne.n	8009358 <_printf_float+0xf0>
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1ba      	bne.n	8009358 <_printf_float+0xf0>
 80093e2:	2301      	movs	r3, #1
 80093e4:	e7b7      	b.n	8009356 <_printf_float+0xee>
 80093e6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80093ea:	d118      	bne.n	800941e <_printf_float+0x1b6>
 80093ec:	2900      	cmp	r1, #0
 80093ee:	6863      	ldr	r3, [r4, #4]
 80093f0:	dd0b      	ble.n	800940a <_printf_float+0x1a2>
 80093f2:	6121      	str	r1, [r4, #16]
 80093f4:	b913      	cbnz	r3, 80093fc <_printf_float+0x194>
 80093f6:	6822      	ldr	r2, [r4, #0]
 80093f8:	07d0      	lsls	r0, r2, #31
 80093fa:	d502      	bpl.n	8009402 <_printf_float+0x19a>
 80093fc:	3301      	adds	r3, #1
 80093fe:	440b      	add	r3, r1
 8009400:	6123      	str	r3, [r4, #16]
 8009402:	f04f 0a00 	mov.w	sl, #0
 8009406:	65a1      	str	r1, [r4, #88]	; 0x58
 8009408:	e7df      	b.n	80093ca <_printf_float+0x162>
 800940a:	b913      	cbnz	r3, 8009412 <_printf_float+0x1aa>
 800940c:	6822      	ldr	r2, [r4, #0]
 800940e:	07d2      	lsls	r2, r2, #31
 8009410:	d501      	bpl.n	8009416 <_printf_float+0x1ae>
 8009412:	3302      	adds	r3, #2
 8009414:	e7f4      	b.n	8009400 <_printf_float+0x198>
 8009416:	2301      	movs	r3, #1
 8009418:	e7f2      	b.n	8009400 <_printf_float+0x198>
 800941a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800941e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009420:	4299      	cmp	r1, r3
 8009422:	db05      	blt.n	8009430 <_printf_float+0x1c8>
 8009424:	6823      	ldr	r3, [r4, #0]
 8009426:	6121      	str	r1, [r4, #16]
 8009428:	07d8      	lsls	r0, r3, #31
 800942a:	d5ea      	bpl.n	8009402 <_printf_float+0x19a>
 800942c:	1c4b      	adds	r3, r1, #1
 800942e:	e7e7      	b.n	8009400 <_printf_float+0x198>
 8009430:	2900      	cmp	r1, #0
 8009432:	bfcc      	ite	gt
 8009434:	2201      	movgt	r2, #1
 8009436:	f1c1 0202 	rsble	r2, r1, #2
 800943a:	4413      	add	r3, r2
 800943c:	e7e0      	b.n	8009400 <_printf_float+0x198>
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	055a      	lsls	r2, r3, #21
 8009442:	d407      	bmi.n	8009454 <_printf_float+0x1ec>
 8009444:	6923      	ldr	r3, [r4, #16]
 8009446:	4642      	mov	r2, r8
 8009448:	4631      	mov	r1, r6
 800944a:	4628      	mov	r0, r5
 800944c:	47b8      	blx	r7
 800944e:	3001      	adds	r0, #1
 8009450:	d12b      	bne.n	80094aa <_printf_float+0x242>
 8009452:	e764      	b.n	800931e <_printf_float+0xb6>
 8009454:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009458:	f240 80dd 	bls.w	8009616 <_printf_float+0x3ae>
 800945c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009460:	2200      	movs	r2, #0
 8009462:	2300      	movs	r3, #0
 8009464:	f7f7 fbc0 	bl	8000be8 <__aeabi_dcmpeq>
 8009468:	2800      	cmp	r0, #0
 800946a:	d033      	beq.n	80094d4 <_printf_float+0x26c>
 800946c:	2301      	movs	r3, #1
 800946e:	4631      	mov	r1, r6
 8009470:	4628      	mov	r0, r5
 8009472:	4a35      	ldr	r2, [pc, #212]	; (8009548 <_printf_float+0x2e0>)
 8009474:	47b8      	blx	r7
 8009476:	3001      	adds	r0, #1
 8009478:	f43f af51 	beq.w	800931e <_printf_float+0xb6>
 800947c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009480:	429a      	cmp	r2, r3
 8009482:	db02      	blt.n	800948a <_printf_float+0x222>
 8009484:	6823      	ldr	r3, [r4, #0]
 8009486:	07d8      	lsls	r0, r3, #31
 8009488:	d50f      	bpl.n	80094aa <_printf_float+0x242>
 800948a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800948e:	4631      	mov	r1, r6
 8009490:	4628      	mov	r0, r5
 8009492:	47b8      	blx	r7
 8009494:	3001      	adds	r0, #1
 8009496:	f43f af42 	beq.w	800931e <_printf_float+0xb6>
 800949a:	f04f 0800 	mov.w	r8, #0
 800949e:	f104 091a 	add.w	r9, r4, #26
 80094a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094a4:	3b01      	subs	r3, #1
 80094a6:	4543      	cmp	r3, r8
 80094a8:	dc09      	bgt.n	80094be <_printf_float+0x256>
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	079b      	lsls	r3, r3, #30
 80094ae:	f100 8104 	bmi.w	80096ba <_printf_float+0x452>
 80094b2:	68e0      	ldr	r0, [r4, #12]
 80094b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094b6:	4298      	cmp	r0, r3
 80094b8:	bfb8      	it	lt
 80094ba:	4618      	movlt	r0, r3
 80094bc:	e731      	b.n	8009322 <_printf_float+0xba>
 80094be:	2301      	movs	r3, #1
 80094c0:	464a      	mov	r2, r9
 80094c2:	4631      	mov	r1, r6
 80094c4:	4628      	mov	r0, r5
 80094c6:	47b8      	blx	r7
 80094c8:	3001      	adds	r0, #1
 80094ca:	f43f af28 	beq.w	800931e <_printf_float+0xb6>
 80094ce:	f108 0801 	add.w	r8, r8, #1
 80094d2:	e7e6      	b.n	80094a2 <_printf_float+0x23a>
 80094d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	dc38      	bgt.n	800954c <_printf_float+0x2e4>
 80094da:	2301      	movs	r3, #1
 80094dc:	4631      	mov	r1, r6
 80094de:	4628      	mov	r0, r5
 80094e0:	4a19      	ldr	r2, [pc, #100]	; (8009548 <_printf_float+0x2e0>)
 80094e2:	47b8      	blx	r7
 80094e4:	3001      	adds	r0, #1
 80094e6:	f43f af1a 	beq.w	800931e <_printf_float+0xb6>
 80094ea:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80094ee:	4313      	orrs	r3, r2
 80094f0:	d102      	bne.n	80094f8 <_printf_float+0x290>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	07d9      	lsls	r1, r3, #31
 80094f6:	d5d8      	bpl.n	80094aa <_printf_float+0x242>
 80094f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094fc:	4631      	mov	r1, r6
 80094fe:	4628      	mov	r0, r5
 8009500:	47b8      	blx	r7
 8009502:	3001      	adds	r0, #1
 8009504:	f43f af0b 	beq.w	800931e <_printf_float+0xb6>
 8009508:	f04f 0900 	mov.w	r9, #0
 800950c:	f104 0a1a 	add.w	sl, r4, #26
 8009510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009512:	425b      	negs	r3, r3
 8009514:	454b      	cmp	r3, r9
 8009516:	dc01      	bgt.n	800951c <_printf_float+0x2b4>
 8009518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800951a:	e794      	b.n	8009446 <_printf_float+0x1de>
 800951c:	2301      	movs	r3, #1
 800951e:	4652      	mov	r2, sl
 8009520:	4631      	mov	r1, r6
 8009522:	4628      	mov	r0, r5
 8009524:	47b8      	blx	r7
 8009526:	3001      	adds	r0, #1
 8009528:	f43f aef9 	beq.w	800931e <_printf_float+0xb6>
 800952c:	f109 0901 	add.w	r9, r9, #1
 8009530:	e7ee      	b.n	8009510 <_printf_float+0x2a8>
 8009532:	bf00      	nop
 8009534:	7fefffff 	.word	0x7fefffff
 8009538:	0800ef32 	.word	0x0800ef32
 800953c:	0800ef36 	.word	0x0800ef36
 8009540:	0800ef3a 	.word	0x0800ef3a
 8009544:	0800ef3e 	.word	0x0800ef3e
 8009548:	0800f308 	.word	0x0800f308
 800954c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800954e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009550:	429a      	cmp	r2, r3
 8009552:	bfa8      	it	ge
 8009554:	461a      	movge	r2, r3
 8009556:	2a00      	cmp	r2, #0
 8009558:	4691      	mov	r9, r2
 800955a:	dc37      	bgt.n	80095cc <_printf_float+0x364>
 800955c:	f04f 0b00 	mov.w	fp, #0
 8009560:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009564:	f104 021a 	add.w	r2, r4, #26
 8009568:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800956c:	ebaa 0309 	sub.w	r3, sl, r9
 8009570:	455b      	cmp	r3, fp
 8009572:	dc33      	bgt.n	80095dc <_printf_float+0x374>
 8009574:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009578:	429a      	cmp	r2, r3
 800957a:	db3b      	blt.n	80095f4 <_printf_float+0x38c>
 800957c:	6823      	ldr	r3, [r4, #0]
 800957e:	07da      	lsls	r2, r3, #31
 8009580:	d438      	bmi.n	80095f4 <_printf_float+0x38c>
 8009582:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009586:	eba2 0903 	sub.w	r9, r2, r3
 800958a:	eba2 020a 	sub.w	r2, r2, sl
 800958e:	4591      	cmp	r9, r2
 8009590:	bfa8      	it	ge
 8009592:	4691      	movge	r9, r2
 8009594:	f1b9 0f00 	cmp.w	r9, #0
 8009598:	dc34      	bgt.n	8009604 <_printf_float+0x39c>
 800959a:	f04f 0800 	mov.w	r8, #0
 800959e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095a2:	f104 0a1a 	add.w	sl, r4, #26
 80095a6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80095aa:	1a9b      	subs	r3, r3, r2
 80095ac:	eba3 0309 	sub.w	r3, r3, r9
 80095b0:	4543      	cmp	r3, r8
 80095b2:	f77f af7a 	ble.w	80094aa <_printf_float+0x242>
 80095b6:	2301      	movs	r3, #1
 80095b8:	4652      	mov	r2, sl
 80095ba:	4631      	mov	r1, r6
 80095bc:	4628      	mov	r0, r5
 80095be:	47b8      	blx	r7
 80095c0:	3001      	adds	r0, #1
 80095c2:	f43f aeac 	beq.w	800931e <_printf_float+0xb6>
 80095c6:	f108 0801 	add.w	r8, r8, #1
 80095ca:	e7ec      	b.n	80095a6 <_printf_float+0x33e>
 80095cc:	4613      	mov	r3, r2
 80095ce:	4631      	mov	r1, r6
 80095d0:	4642      	mov	r2, r8
 80095d2:	4628      	mov	r0, r5
 80095d4:	47b8      	blx	r7
 80095d6:	3001      	adds	r0, #1
 80095d8:	d1c0      	bne.n	800955c <_printf_float+0x2f4>
 80095da:	e6a0      	b.n	800931e <_printf_float+0xb6>
 80095dc:	2301      	movs	r3, #1
 80095de:	4631      	mov	r1, r6
 80095e0:	4628      	mov	r0, r5
 80095e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80095e4:	47b8      	blx	r7
 80095e6:	3001      	adds	r0, #1
 80095e8:	f43f ae99 	beq.w	800931e <_printf_float+0xb6>
 80095ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80095ee:	f10b 0b01 	add.w	fp, fp, #1
 80095f2:	e7b9      	b.n	8009568 <_printf_float+0x300>
 80095f4:	4631      	mov	r1, r6
 80095f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095fa:	4628      	mov	r0, r5
 80095fc:	47b8      	blx	r7
 80095fe:	3001      	adds	r0, #1
 8009600:	d1bf      	bne.n	8009582 <_printf_float+0x31a>
 8009602:	e68c      	b.n	800931e <_printf_float+0xb6>
 8009604:	464b      	mov	r3, r9
 8009606:	4631      	mov	r1, r6
 8009608:	4628      	mov	r0, r5
 800960a:	eb08 020a 	add.w	r2, r8, sl
 800960e:	47b8      	blx	r7
 8009610:	3001      	adds	r0, #1
 8009612:	d1c2      	bne.n	800959a <_printf_float+0x332>
 8009614:	e683      	b.n	800931e <_printf_float+0xb6>
 8009616:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009618:	2a01      	cmp	r2, #1
 800961a:	dc01      	bgt.n	8009620 <_printf_float+0x3b8>
 800961c:	07db      	lsls	r3, r3, #31
 800961e:	d539      	bpl.n	8009694 <_printf_float+0x42c>
 8009620:	2301      	movs	r3, #1
 8009622:	4642      	mov	r2, r8
 8009624:	4631      	mov	r1, r6
 8009626:	4628      	mov	r0, r5
 8009628:	47b8      	blx	r7
 800962a:	3001      	adds	r0, #1
 800962c:	f43f ae77 	beq.w	800931e <_printf_float+0xb6>
 8009630:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009634:	4631      	mov	r1, r6
 8009636:	4628      	mov	r0, r5
 8009638:	47b8      	blx	r7
 800963a:	3001      	adds	r0, #1
 800963c:	f43f ae6f 	beq.w	800931e <_printf_float+0xb6>
 8009640:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009644:	2200      	movs	r2, #0
 8009646:	2300      	movs	r3, #0
 8009648:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800964c:	f7f7 facc 	bl	8000be8 <__aeabi_dcmpeq>
 8009650:	b9d8      	cbnz	r0, 800968a <_printf_float+0x422>
 8009652:	f109 33ff 	add.w	r3, r9, #4294967295
 8009656:	f108 0201 	add.w	r2, r8, #1
 800965a:	4631      	mov	r1, r6
 800965c:	4628      	mov	r0, r5
 800965e:	47b8      	blx	r7
 8009660:	3001      	adds	r0, #1
 8009662:	d10e      	bne.n	8009682 <_printf_float+0x41a>
 8009664:	e65b      	b.n	800931e <_printf_float+0xb6>
 8009666:	2301      	movs	r3, #1
 8009668:	464a      	mov	r2, r9
 800966a:	4631      	mov	r1, r6
 800966c:	4628      	mov	r0, r5
 800966e:	47b8      	blx	r7
 8009670:	3001      	adds	r0, #1
 8009672:	f43f ae54 	beq.w	800931e <_printf_float+0xb6>
 8009676:	f108 0801 	add.w	r8, r8, #1
 800967a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800967c:	3b01      	subs	r3, #1
 800967e:	4543      	cmp	r3, r8
 8009680:	dcf1      	bgt.n	8009666 <_printf_float+0x3fe>
 8009682:	4653      	mov	r3, sl
 8009684:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009688:	e6de      	b.n	8009448 <_printf_float+0x1e0>
 800968a:	f04f 0800 	mov.w	r8, #0
 800968e:	f104 091a 	add.w	r9, r4, #26
 8009692:	e7f2      	b.n	800967a <_printf_float+0x412>
 8009694:	2301      	movs	r3, #1
 8009696:	4642      	mov	r2, r8
 8009698:	e7df      	b.n	800965a <_printf_float+0x3f2>
 800969a:	2301      	movs	r3, #1
 800969c:	464a      	mov	r2, r9
 800969e:	4631      	mov	r1, r6
 80096a0:	4628      	mov	r0, r5
 80096a2:	47b8      	blx	r7
 80096a4:	3001      	adds	r0, #1
 80096a6:	f43f ae3a 	beq.w	800931e <_printf_float+0xb6>
 80096aa:	f108 0801 	add.w	r8, r8, #1
 80096ae:	68e3      	ldr	r3, [r4, #12]
 80096b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80096b2:	1a5b      	subs	r3, r3, r1
 80096b4:	4543      	cmp	r3, r8
 80096b6:	dcf0      	bgt.n	800969a <_printf_float+0x432>
 80096b8:	e6fb      	b.n	80094b2 <_printf_float+0x24a>
 80096ba:	f04f 0800 	mov.w	r8, #0
 80096be:	f104 0919 	add.w	r9, r4, #25
 80096c2:	e7f4      	b.n	80096ae <_printf_float+0x446>

080096c4 <_printf_common>:
 80096c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c8:	4616      	mov	r6, r2
 80096ca:	4699      	mov	r9, r3
 80096cc:	688a      	ldr	r2, [r1, #8]
 80096ce:	690b      	ldr	r3, [r1, #16]
 80096d0:	4607      	mov	r7, r0
 80096d2:	4293      	cmp	r3, r2
 80096d4:	bfb8      	it	lt
 80096d6:	4613      	movlt	r3, r2
 80096d8:	6033      	str	r3, [r6, #0]
 80096da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80096de:	460c      	mov	r4, r1
 80096e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80096e4:	b10a      	cbz	r2, 80096ea <_printf_common+0x26>
 80096e6:	3301      	adds	r3, #1
 80096e8:	6033      	str	r3, [r6, #0]
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	0699      	lsls	r1, r3, #26
 80096ee:	bf42      	ittt	mi
 80096f0:	6833      	ldrmi	r3, [r6, #0]
 80096f2:	3302      	addmi	r3, #2
 80096f4:	6033      	strmi	r3, [r6, #0]
 80096f6:	6825      	ldr	r5, [r4, #0]
 80096f8:	f015 0506 	ands.w	r5, r5, #6
 80096fc:	d106      	bne.n	800970c <_printf_common+0x48>
 80096fe:	f104 0a19 	add.w	sl, r4, #25
 8009702:	68e3      	ldr	r3, [r4, #12]
 8009704:	6832      	ldr	r2, [r6, #0]
 8009706:	1a9b      	subs	r3, r3, r2
 8009708:	42ab      	cmp	r3, r5
 800970a:	dc2b      	bgt.n	8009764 <_printf_common+0xa0>
 800970c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009710:	1e13      	subs	r3, r2, #0
 8009712:	6822      	ldr	r2, [r4, #0]
 8009714:	bf18      	it	ne
 8009716:	2301      	movne	r3, #1
 8009718:	0692      	lsls	r2, r2, #26
 800971a:	d430      	bmi.n	800977e <_printf_common+0xba>
 800971c:	4649      	mov	r1, r9
 800971e:	4638      	mov	r0, r7
 8009720:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009724:	47c0      	blx	r8
 8009726:	3001      	adds	r0, #1
 8009728:	d023      	beq.n	8009772 <_printf_common+0xae>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	6922      	ldr	r2, [r4, #16]
 800972e:	f003 0306 	and.w	r3, r3, #6
 8009732:	2b04      	cmp	r3, #4
 8009734:	bf14      	ite	ne
 8009736:	2500      	movne	r5, #0
 8009738:	6833      	ldreq	r3, [r6, #0]
 800973a:	f04f 0600 	mov.w	r6, #0
 800973e:	bf08      	it	eq
 8009740:	68e5      	ldreq	r5, [r4, #12]
 8009742:	f104 041a 	add.w	r4, r4, #26
 8009746:	bf08      	it	eq
 8009748:	1aed      	subeq	r5, r5, r3
 800974a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800974e:	bf08      	it	eq
 8009750:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009754:	4293      	cmp	r3, r2
 8009756:	bfc4      	itt	gt
 8009758:	1a9b      	subgt	r3, r3, r2
 800975a:	18ed      	addgt	r5, r5, r3
 800975c:	42b5      	cmp	r5, r6
 800975e:	d11a      	bne.n	8009796 <_printf_common+0xd2>
 8009760:	2000      	movs	r0, #0
 8009762:	e008      	b.n	8009776 <_printf_common+0xb2>
 8009764:	2301      	movs	r3, #1
 8009766:	4652      	mov	r2, sl
 8009768:	4649      	mov	r1, r9
 800976a:	4638      	mov	r0, r7
 800976c:	47c0      	blx	r8
 800976e:	3001      	adds	r0, #1
 8009770:	d103      	bne.n	800977a <_printf_common+0xb6>
 8009772:	f04f 30ff 	mov.w	r0, #4294967295
 8009776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977a:	3501      	adds	r5, #1
 800977c:	e7c1      	b.n	8009702 <_printf_common+0x3e>
 800977e:	2030      	movs	r0, #48	; 0x30
 8009780:	18e1      	adds	r1, r4, r3
 8009782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009786:	1c5a      	adds	r2, r3, #1
 8009788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800978c:	4422      	add	r2, r4
 800978e:	3302      	adds	r3, #2
 8009790:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009794:	e7c2      	b.n	800971c <_printf_common+0x58>
 8009796:	2301      	movs	r3, #1
 8009798:	4622      	mov	r2, r4
 800979a:	4649      	mov	r1, r9
 800979c:	4638      	mov	r0, r7
 800979e:	47c0      	blx	r8
 80097a0:	3001      	adds	r0, #1
 80097a2:	d0e6      	beq.n	8009772 <_printf_common+0xae>
 80097a4:	3601      	adds	r6, #1
 80097a6:	e7d9      	b.n	800975c <_printf_common+0x98>

080097a8 <_printf_i>:
 80097a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097ac:	7e0f      	ldrb	r7, [r1, #24]
 80097ae:	4691      	mov	r9, r2
 80097b0:	2f78      	cmp	r7, #120	; 0x78
 80097b2:	4680      	mov	r8, r0
 80097b4:	460c      	mov	r4, r1
 80097b6:	469a      	mov	sl, r3
 80097b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80097ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80097be:	d807      	bhi.n	80097d0 <_printf_i+0x28>
 80097c0:	2f62      	cmp	r7, #98	; 0x62
 80097c2:	d80a      	bhi.n	80097da <_printf_i+0x32>
 80097c4:	2f00      	cmp	r7, #0
 80097c6:	f000 80d5 	beq.w	8009974 <_printf_i+0x1cc>
 80097ca:	2f58      	cmp	r7, #88	; 0x58
 80097cc:	f000 80c1 	beq.w	8009952 <_printf_i+0x1aa>
 80097d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80097d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80097d8:	e03a      	b.n	8009850 <_printf_i+0xa8>
 80097da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80097de:	2b15      	cmp	r3, #21
 80097e0:	d8f6      	bhi.n	80097d0 <_printf_i+0x28>
 80097e2:	a101      	add	r1, pc, #4	; (adr r1, 80097e8 <_printf_i+0x40>)
 80097e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097e8:	08009841 	.word	0x08009841
 80097ec:	08009855 	.word	0x08009855
 80097f0:	080097d1 	.word	0x080097d1
 80097f4:	080097d1 	.word	0x080097d1
 80097f8:	080097d1 	.word	0x080097d1
 80097fc:	080097d1 	.word	0x080097d1
 8009800:	08009855 	.word	0x08009855
 8009804:	080097d1 	.word	0x080097d1
 8009808:	080097d1 	.word	0x080097d1
 800980c:	080097d1 	.word	0x080097d1
 8009810:	080097d1 	.word	0x080097d1
 8009814:	0800995b 	.word	0x0800995b
 8009818:	08009881 	.word	0x08009881
 800981c:	08009915 	.word	0x08009915
 8009820:	080097d1 	.word	0x080097d1
 8009824:	080097d1 	.word	0x080097d1
 8009828:	0800997d 	.word	0x0800997d
 800982c:	080097d1 	.word	0x080097d1
 8009830:	08009881 	.word	0x08009881
 8009834:	080097d1 	.word	0x080097d1
 8009838:	080097d1 	.word	0x080097d1
 800983c:	0800991d 	.word	0x0800991d
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	1d1a      	adds	r2, r3, #4
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	602a      	str	r2, [r5, #0]
 8009848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800984c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009850:	2301      	movs	r3, #1
 8009852:	e0a0      	b.n	8009996 <_printf_i+0x1ee>
 8009854:	6820      	ldr	r0, [r4, #0]
 8009856:	682b      	ldr	r3, [r5, #0]
 8009858:	0607      	lsls	r7, r0, #24
 800985a:	f103 0104 	add.w	r1, r3, #4
 800985e:	6029      	str	r1, [r5, #0]
 8009860:	d501      	bpl.n	8009866 <_printf_i+0xbe>
 8009862:	681e      	ldr	r6, [r3, #0]
 8009864:	e003      	b.n	800986e <_printf_i+0xc6>
 8009866:	0646      	lsls	r6, r0, #25
 8009868:	d5fb      	bpl.n	8009862 <_printf_i+0xba>
 800986a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800986e:	2e00      	cmp	r6, #0
 8009870:	da03      	bge.n	800987a <_printf_i+0xd2>
 8009872:	232d      	movs	r3, #45	; 0x2d
 8009874:	4276      	negs	r6, r6
 8009876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800987a:	230a      	movs	r3, #10
 800987c:	4859      	ldr	r0, [pc, #356]	; (80099e4 <_printf_i+0x23c>)
 800987e:	e012      	b.n	80098a6 <_printf_i+0xfe>
 8009880:	682b      	ldr	r3, [r5, #0]
 8009882:	6820      	ldr	r0, [r4, #0]
 8009884:	1d19      	adds	r1, r3, #4
 8009886:	6029      	str	r1, [r5, #0]
 8009888:	0605      	lsls	r5, r0, #24
 800988a:	d501      	bpl.n	8009890 <_printf_i+0xe8>
 800988c:	681e      	ldr	r6, [r3, #0]
 800988e:	e002      	b.n	8009896 <_printf_i+0xee>
 8009890:	0641      	lsls	r1, r0, #25
 8009892:	d5fb      	bpl.n	800988c <_printf_i+0xe4>
 8009894:	881e      	ldrh	r6, [r3, #0]
 8009896:	2f6f      	cmp	r7, #111	; 0x6f
 8009898:	bf0c      	ite	eq
 800989a:	2308      	moveq	r3, #8
 800989c:	230a      	movne	r3, #10
 800989e:	4851      	ldr	r0, [pc, #324]	; (80099e4 <_printf_i+0x23c>)
 80098a0:	2100      	movs	r1, #0
 80098a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80098a6:	6865      	ldr	r5, [r4, #4]
 80098a8:	2d00      	cmp	r5, #0
 80098aa:	bfa8      	it	ge
 80098ac:	6821      	ldrge	r1, [r4, #0]
 80098ae:	60a5      	str	r5, [r4, #8]
 80098b0:	bfa4      	itt	ge
 80098b2:	f021 0104 	bicge.w	r1, r1, #4
 80098b6:	6021      	strge	r1, [r4, #0]
 80098b8:	b90e      	cbnz	r6, 80098be <_printf_i+0x116>
 80098ba:	2d00      	cmp	r5, #0
 80098bc:	d04b      	beq.n	8009956 <_printf_i+0x1ae>
 80098be:	4615      	mov	r5, r2
 80098c0:	fbb6 f1f3 	udiv	r1, r6, r3
 80098c4:	fb03 6711 	mls	r7, r3, r1, r6
 80098c8:	5dc7      	ldrb	r7, [r0, r7]
 80098ca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80098ce:	4637      	mov	r7, r6
 80098d0:	42bb      	cmp	r3, r7
 80098d2:	460e      	mov	r6, r1
 80098d4:	d9f4      	bls.n	80098c0 <_printf_i+0x118>
 80098d6:	2b08      	cmp	r3, #8
 80098d8:	d10b      	bne.n	80098f2 <_printf_i+0x14a>
 80098da:	6823      	ldr	r3, [r4, #0]
 80098dc:	07de      	lsls	r6, r3, #31
 80098de:	d508      	bpl.n	80098f2 <_printf_i+0x14a>
 80098e0:	6923      	ldr	r3, [r4, #16]
 80098e2:	6861      	ldr	r1, [r4, #4]
 80098e4:	4299      	cmp	r1, r3
 80098e6:	bfde      	ittt	le
 80098e8:	2330      	movle	r3, #48	; 0x30
 80098ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80098ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80098f2:	1b52      	subs	r2, r2, r5
 80098f4:	6122      	str	r2, [r4, #16]
 80098f6:	464b      	mov	r3, r9
 80098f8:	4621      	mov	r1, r4
 80098fa:	4640      	mov	r0, r8
 80098fc:	f8cd a000 	str.w	sl, [sp]
 8009900:	aa03      	add	r2, sp, #12
 8009902:	f7ff fedf 	bl	80096c4 <_printf_common>
 8009906:	3001      	adds	r0, #1
 8009908:	d14a      	bne.n	80099a0 <_printf_i+0x1f8>
 800990a:	f04f 30ff 	mov.w	r0, #4294967295
 800990e:	b004      	add	sp, #16
 8009910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009914:	6823      	ldr	r3, [r4, #0]
 8009916:	f043 0320 	orr.w	r3, r3, #32
 800991a:	6023      	str	r3, [r4, #0]
 800991c:	2778      	movs	r7, #120	; 0x78
 800991e:	4832      	ldr	r0, [pc, #200]	; (80099e8 <_printf_i+0x240>)
 8009920:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	6829      	ldr	r1, [r5, #0]
 8009928:	061f      	lsls	r7, r3, #24
 800992a:	f851 6b04 	ldr.w	r6, [r1], #4
 800992e:	d402      	bmi.n	8009936 <_printf_i+0x18e>
 8009930:	065f      	lsls	r7, r3, #25
 8009932:	bf48      	it	mi
 8009934:	b2b6      	uxthmi	r6, r6
 8009936:	07df      	lsls	r7, r3, #31
 8009938:	bf48      	it	mi
 800993a:	f043 0320 	orrmi.w	r3, r3, #32
 800993e:	6029      	str	r1, [r5, #0]
 8009940:	bf48      	it	mi
 8009942:	6023      	strmi	r3, [r4, #0]
 8009944:	b91e      	cbnz	r6, 800994e <_printf_i+0x1a6>
 8009946:	6823      	ldr	r3, [r4, #0]
 8009948:	f023 0320 	bic.w	r3, r3, #32
 800994c:	6023      	str	r3, [r4, #0]
 800994e:	2310      	movs	r3, #16
 8009950:	e7a6      	b.n	80098a0 <_printf_i+0xf8>
 8009952:	4824      	ldr	r0, [pc, #144]	; (80099e4 <_printf_i+0x23c>)
 8009954:	e7e4      	b.n	8009920 <_printf_i+0x178>
 8009956:	4615      	mov	r5, r2
 8009958:	e7bd      	b.n	80098d6 <_printf_i+0x12e>
 800995a:	682b      	ldr	r3, [r5, #0]
 800995c:	6826      	ldr	r6, [r4, #0]
 800995e:	1d18      	adds	r0, r3, #4
 8009960:	6961      	ldr	r1, [r4, #20]
 8009962:	6028      	str	r0, [r5, #0]
 8009964:	0635      	lsls	r5, r6, #24
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	d501      	bpl.n	800996e <_printf_i+0x1c6>
 800996a:	6019      	str	r1, [r3, #0]
 800996c:	e002      	b.n	8009974 <_printf_i+0x1cc>
 800996e:	0670      	lsls	r0, r6, #25
 8009970:	d5fb      	bpl.n	800996a <_printf_i+0x1c2>
 8009972:	8019      	strh	r1, [r3, #0]
 8009974:	2300      	movs	r3, #0
 8009976:	4615      	mov	r5, r2
 8009978:	6123      	str	r3, [r4, #16]
 800997a:	e7bc      	b.n	80098f6 <_printf_i+0x14e>
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	2100      	movs	r1, #0
 8009980:	1d1a      	adds	r2, r3, #4
 8009982:	602a      	str	r2, [r5, #0]
 8009984:	681d      	ldr	r5, [r3, #0]
 8009986:	6862      	ldr	r2, [r4, #4]
 8009988:	4628      	mov	r0, r5
 800998a:	f000 fd64 	bl	800a456 <memchr>
 800998e:	b108      	cbz	r0, 8009994 <_printf_i+0x1ec>
 8009990:	1b40      	subs	r0, r0, r5
 8009992:	6060      	str	r0, [r4, #4]
 8009994:	6863      	ldr	r3, [r4, #4]
 8009996:	6123      	str	r3, [r4, #16]
 8009998:	2300      	movs	r3, #0
 800999a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800999e:	e7aa      	b.n	80098f6 <_printf_i+0x14e>
 80099a0:	462a      	mov	r2, r5
 80099a2:	4649      	mov	r1, r9
 80099a4:	4640      	mov	r0, r8
 80099a6:	6923      	ldr	r3, [r4, #16]
 80099a8:	47d0      	blx	sl
 80099aa:	3001      	adds	r0, #1
 80099ac:	d0ad      	beq.n	800990a <_printf_i+0x162>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	079b      	lsls	r3, r3, #30
 80099b2:	d413      	bmi.n	80099dc <_printf_i+0x234>
 80099b4:	68e0      	ldr	r0, [r4, #12]
 80099b6:	9b03      	ldr	r3, [sp, #12]
 80099b8:	4298      	cmp	r0, r3
 80099ba:	bfb8      	it	lt
 80099bc:	4618      	movlt	r0, r3
 80099be:	e7a6      	b.n	800990e <_printf_i+0x166>
 80099c0:	2301      	movs	r3, #1
 80099c2:	4632      	mov	r2, r6
 80099c4:	4649      	mov	r1, r9
 80099c6:	4640      	mov	r0, r8
 80099c8:	47d0      	blx	sl
 80099ca:	3001      	adds	r0, #1
 80099cc:	d09d      	beq.n	800990a <_printf_i+0x162>
 80099ce:	3501      	adds	r5, #1
 80099d0:	68e3      	ldr	r3, [r4, #12]
 80099d2:	9903      	ldr	r1, [sp, #12]
 80099d4:	1a5b      	subs	r3, r3, r1
 80099d6:	42ab      	cmp	r3, r5
 80099d8:	dcf2      	bgt.n	80099c0 <_printf_i+0x218>
 80099da:	e7eb      	b.n	80099b4 <_printf_i+0x20c>
 80099dc:	2500      	movs	r5, #0
 80099de:	f104 0619 	add.w	r6, r4, #25
 80099e2:	e7f5      	b.n	80099d0 <_printf_i+0x228>
 80099e4:	0800ef42 	.word	0x0800ef42
 80099e8:	0800ef53 	.word	0x0800ef53

080099ec <_scanf_float>:
 80099ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f0:	b087      	sub	sp, #28
 80099f2:	9303      	str	r3, [sp, #12]
 80099f4:	688b      	ldr	r3, [r1, #8]
 80099f6:	4617      	mov	r7, r2
 80099f8:	1e5a      	subs	r2, r3, #1
 80099fa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80099fe:	bf85      	ittet	hi
 8009a00:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009a04:	195b      	addhi	r3, r3, r5
 8009a06:	2300      	movls	r3, #0
 8009a08:	9302      	strhi	r3, [sp, #8]
 8009a0a:	bf88      	it	hi
 8009a0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009a10:	468b      	mov	fp, r1
 8009a12:	f04f 0500 	mov.w	r5, #0
 8009a16:	bf8c      	ite	hi
 8009a18:	608b      	strhi	r3, [r1, #8]
 8009a1a:	9302      	strls	r3, [sp, #8]
 8009a1c:	680b      	ldr	r3, [r1, #0]
 8009a1e:	4680      	mov	r8, r0
 8009a20:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009a24:	f84b 3b1c 	str.w	r3, [fp], #28
 8009a28:	460c      	mov	r4, r1
 8009a2a:	465e      	mov	r6, fp
 8009a2c:	46aa      	mov	sl, r5
 8009a2e:	46a9      	mov	r9, r5
 8009a30:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009a34:	9501      	str	r5, [sp, #4]
 8009a36:	68a2      	ldr	r2, [r4, #8]
 8009a38:	b152      	cbz	r2, 8009a50 <_scanf_float+0x64>
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	2b4e      	cmp	r3, #78	; 0x4e
 8009a40:	d864      	bhi.n	8009b0c <_scanf_float+0x120>
 8009a42:	2b40      	cmp	r3, #64	; 0x40
 8009a44:	d83c      	bhi.n	8009ac0 <_scanf_float+0xd4>
 8009a46:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009a4a:	b2c8      	uxtb	r0, r1
 8009a4c:	280e      	cmp	r0, #14
 8009a4e:	d93a      	bls.n	8009ac6 <_scanf_float+0xda>
 8009a50:	f1b9 0f00 	cmp.w	r9, #0
 8009a54:	d003      	beq.n	8009a5e <_scanf_float+0x72>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a62:	f1ba 0f01 	cmp.w	sl, #1
 8009a66:	f200 8113 	bhi.w	8009c90 <_scanf_float+0x2a4>
 8009a6a:	455e      	cmp	r6, fp
 8009a6c:	f200 8105 	bhi.w	8009c7a <_scanf_float+0x28e>
 8009a70:	2501      	movs	r5, #1
 8009a72:	4628      	mov	r0, r5
 8009a74:	b007      	add	sp, #28
 8009a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009a7e:	2a0d      	cmp	r2, #13
 8009a80:	d8e6      	bhi.n	8009a50 <_scanf_float+0x64>
 8009a82:	a101      	add	r1, pc, #4	; (adr r1, 8009a88 <_scanf_float+0x9c>)
 8009a84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009a88:	08009bc7 	.word	0x08009bc7
 8009a8c:	08009a51 	.word	0x08009a51
 8009a90:	08009a51 	.word	0x08009a51
 8009a94:	08009a51 	.word	0x08009a51
 8009a98:	08009c27 	.word	0x08009c27
 8009a9c:	08009bff 	.word	0x08009bff
 8009aa0:	08009a51 	.word	0x08009a51
 8009aa4:	08009a51 	.word	0x08009a51
 8009aa8:	08009bd5 	.word	0x08009bd5
 8009aac:	08009a51 	.word	0x08009a51
 8009ab0:	08009a51 	.word	0x08009a51
 8009ab4:	08009a51 	.word	0x08009a51
 8009ab8:	08009a51 	.word	0x08009a51
 8009abc:	08009b8d 	.word	0x08009b8d
 8009ac0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009ac4:	e7db      	b.n	8009a7e <_scanf_float+0x92>
 8009ac6:	290e      	cmp	r1, #14
 8009ac8:	d8c2      	bhi.n	8009a50 <_scanf_float+0x64>
 8009aca:	a001      	add	r0, pc, #4	; (adr r0, 8009ad0 <_scanf_float+0xe4>)
 8009acc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009ad0:	08009b7f 	.word	0x08009b7f
 8009ad4:	08009a51 	.word	0x08009a51
 8009ad8:	08009b7f 	.word	0x08009b7f
 8009adc:	08009c13 	.word	0x08009c13
 8009ae0:	08009a51 	.word	0x08009a51
 8009ae4:	08009b2d 	.word	0x08009b2d
 8009ae8:	08009b69 	.word	0x08009b69
 8009aec:	08009b69 	.word	0x08009b69
 8009af0:	08009b69 	.word	0x08009b69
 8009af4:	08009b69 	.word	0x08009b69
 8009af8:	08009b69 	.word	0x08009b69
 8009afc:	08009b69 	.word	0x08009b69
 8009b00:	08009b69 	.word	0x08009b69
 8009b04:	08009b69 	.word	0x08009b69
 8009b08:	08009b69 	.word	0x08009b69
 8009b0c:	2b6e      	cmp	r3, #110	; 0x6e
 8009b0e:	d809      	bhi.n	8009b24 <_scanf_float+0x138>
 8009b10:	2b60      	cmp	r3, #96	; 0x60
 8009b12:	d8b2      	bhi.n	8009a7a <_scanf_float+0x8e>
 8009b14:	2b54      	cmp	r3, #84	; 0x54
 8009b16:	d077      	beq.n	8009c08 <_scanf_float+0x21c>
 8009b18:	2b59      	cmp	r3, #89	; 0x59
 8009b1a:	d199      	bne.n	8009a50 <_scanf_float+0x64>
 8009b1c:	2d07      	cmp	r5, #7
 8009b1e:	d197      	bne.n	8009a50 <_scanf_float+0x64>
 8009b20:	2508      	movs	r5, #8
 8009b22:	e029      	b.n	8009b78 <_scanf_float+0x18c>
 8009b24:	2b74      	cmp	r3, #116	; 0x74
 8009b26:	d06f      	beq.n	8009c08 <_scanf_float+0x21c>
 8009b28:	2b79      	cmp	r3, #121	; 0x79
 8009b2a:	e7f6      	b.n	8009b1a <_scanf_float+0x12e>
 8009b2c:	6821      	ldr	r1, [r4, #0]
 8009b2e:	05c8      	lsls	r0, r1, #23
 8009b30:	d51a      	bpl.n	8009b68 <_scanf_float+0x17c>
 8009b32:	9b02      	ldr	r3, [sp, #8]
 8009b34:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009b38:	6021      	str	r1, [r4, #0]
 8009b3a:	f109 0901 	add.w	r9, r9, #1
 8009b3e:	b11b      	cbz	r3, 8009b48 <_scanf_float+0x15c>
 8009b40:	3b01      	subs	r3, #1
 8009b42:	3201      	adds	r2, #1
 8009b44:	9302      	str	r3, [sp, #8]
 8009b46:	60a2      	str	r2, [r4, #8]
 8009b48:	68a3      	ldr	r3, [r4, #8]
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	60a3      	str	r3, [r4, #8]
 8009b4e:	6923      	ldr	r3, [r4, #16]
 8009b50:	3301      	adds	r3, #1
 8009b52:	6123      	str	r3, [r4, #16]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	3b01      	subs	r3, #1
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	607b      	str	r3, [r7, #4]
 8009b5c:	f340 8084 	ble.w	8009c68 <_scanf_float+0x27c>
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	3301      	adds	r3, #1
 8009b64:	603b      	str	r3, [r7, #0]
 8009b66:	e766      	b.n	8009a36 <_scanf_float+0x4a>
 8009b68:	eb1a 0f05 	cmn.w	sl, r5
 8009b6c:	f47f af70 	bne.w	8009a50 <_scanf_float+0x64>
 8009b70:	6822      	ldr	r2, [r4, #0]
 8009b72:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009b76:	6022      	str	r2, [r4, #0]
 8009b78:	f806 3b01 	strb.w	r3, [r6], #1
 8009b7c:	e7e4      	b.n	8009b48 <_scanf_float+0x15c>
 8009b7e:	6822      	ldr	r2, [r4, #0]
 8009b80:	0610      	lsls	r0, r2, #24
 8009b82:	f57f af65 	bpl.w	8009a50 <_scanf_float+0x64>
 8009b86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b8a:	e7f4      	b.n	8009b76 <_scanf_float+0x18a>
 8009b8c:	f1ba 0f00 	cmp.w	sl, #0
 8009b90:	d10e      	bne.n	8009bb0 <_scanf_float+0x1c4>
 8009b92:	f1b9 0f00 	cmp.w	r9, #0
 8009b96:	d10e      	bne.n	8009bb6 <_scanf_float+0x1ca>
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009b9e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009ba2:	d108      	bne.n	8009bb6 <_scanf_float+0x1ca>
 8009ba4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ba8:	f04f 0a01 	mov.w	sl, #1
 8009bac:	6022      	str	r2, [r4, #0]
 8009bae:	e7e3      	b.n	8009b78 <_scanf_float+0x18c>
 8009bb0:	f1ba 0f02 	cmp.w	sl, #2
 8009bb4:	d055      	beq.n	8009c62 <_scanf_float+0x276>
 8009bb6:	2d01      	cmp	r5, #1
 8009bb8:	d002      	beq.n	8009bc0 <_scanf_float+0x1d4>
 8009bba:	2d04      	cmp	r5, #4
 8009bbc:	f47f af48 	bne.w	8009a50 <_scanf_float+0x64>
 8009bc0:	3501      	adds	r5, #1
 8009bc2:	b2ed      	uxtb	r5, r5
 8009bc4:	e7d8      	b.n	8009b78 <_scanf_float+0x18c>
 8009bc6:	f1ba 0f01 	cmp.w	sl, #1
 8009bca:	f47f af41 	bne.w	8009a50 <_scanf_float+0x64>
 8009bce:	f04f 0a02 	mov.w	sl, #2
 8009bd2:	e7d1      	b.n	8009b78 <_scanf_float+0x18c>
 8009bd4:	b97d      	cbnz	r5, 8009bf6 <_scanf_float+0x20a>
 8009bd6:	f1b9 0f00 	cmp.w	r9, #0
 8009bda:	f47f af3c 	bne.w	8009a56 <_scanf_float+0x6a>
 8009bde:	6822      	ldr	r2, [r4, #0]
 8009be0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009be4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009be8:	f47f af39 	bne.w	8009a5e <_scanf_float+0x72>
 8009bec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009bf0:	2501      	movs	r5, #1
 8009bf2:	6022      	str	r2, [r4, #0]
 8009bf4:	e7c0      	b.n	8009b78 <_scanf_float+0x18c>
 8009bf6:	2d03      	cmp	r5, #3
 8009bf8:	d0e2      	beq.n	8009bc0 <_scanf_float+0x1d4>
 8009bfa:	2d05      	cmp	r5, #5
 8009bfc:	e7de      	b.n	8009bbc <_scanf_float+0x1d0>
 8009bfe:	2d02      	cmp	r5, #2
 8009c00:	f47f af26 	bne.w	8009a50 <_scanf_float+0x64>
 8009c04:	2503      	movs	r5, #3
 8009c06:	e7b7      	b.n	8009b78 <_scanf_float+0x18c>
 8009c08:	2d06      	cmp	r5, #6
 8009c0a:	f47f af21 	bne.w	8009a50 <_scanf_float+0x64>
 8009c0e:	2507      	movs	r5, #7
 8009c10:	e7b2      	b.n	8009b78 <_scanf_float+0x18c>
 8009c12:	6822      	ldr	r2, [r4, #0]
 8009c14:	0591      	lsls	r1, r2, #22
 8009c16:	f57f af1b 	bpl.w	8009a50 <_scanf_float+0x64>
 8009c1a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009c1e:	6022      	str	r2, [r4, #0]
 8009c20:	f8cd 9004 	str.w	r9, [sp, #4]
 8009c24:	e7a8      	b.n	8009b78 <_scanf_float+0x18c>
 8009c26:	6822      	ldr	r2, [r4, #0]
 8009c28:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009c2c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009c30:	d006      	beq.n	8009c40 <_scanf_float+0x254>
 8009c32:	0550      	lsls	r0, r2, #21
 8009c34:	f57f af0c 	bpl.w	8009a50 <_scanf_float+0x64>
 8009c38:	f1b9 0f00 	cmp.w	r9, #0
 8009c3c:	f43f af0f 	beq.w	8009a5e <_scanf_float+0x72>
 8009c40:	0591      	lsls	r1, r2, #22
 8009c42:	bf58      	it	pl
 8009c44:	9901      	ldrpl	r1, [sp, #4]
 8009c46:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009c4a:	bf58      	it	pl
 8009c4c:	eba9 0101 	subpl.w	r1, r9, r1
 8009c50:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009c54:	f04f 0900 	mov.w	r9, #0
 8009c58:	bf58      	it	pl
 8009c5a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009c5e:	6022      	str	r2, [r4, #0]
 8009c60:	e78a      	b.n	8009b78 <_scanf_float+0x18c>
 8009c62:	f04f 0a03 	mov.w	sl, #3
 8009c66:	e787      	b.n	8009b78 <_scanf_float+0x18c>
 8009c68:	4639      	mov	r1, r7
 8009c6a:	4640      	mov	r0, r8
 8009c6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c70:	4798      	blx	r3
 8009c72:	2800      	cmp	r0, #0
 8009c74:	f43f aedf 	beq.w	8009a36 <_scanf_float+0x4a>
 8009c78:	e6ea      	b.n	8009a50 <_scanf_float+0x64>
 8009c7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c7e:	463a      	mov	r2, r7
 8009c80:	4640      	mov	r0, r8
 8009c82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009c86:	4798      	blx	r3
 8009c88:	6923      	ldr	r3, [r4, #16]
 8009c8a:	3b01      	subs	r3, #1
 8009c8c:	6123      	str	r3, [r4, #16]
 8009c8e:	e6ec      	b.n	8009a6a <_scanf_float+0x7e>
 8009c90:	1e6b      	subs	r3, r5, #1
 8009c92:	2b06      	cmp	r3, #6
 8009c94:	d825      	bhi.n	8009ce2 <_scanf_float+0x2f6>
 8009c96:	2d02      	cmp	r5, #2
 8009c98:	d836      	bhi.n	8009d08 <_scanf_float+0x31c>
 8009c9a:	455e      	cmp	r6, fp
 8009c9c:	f67f aee8 	bls.w	8009a70 <_scanf_float+0x84>
 8009ca0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ca4:	463a      	mov	r2, r7
 8009ca6:	4640      	mov	r0, r8
 8009ca8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cac:	4798      	blx	r3
 8009cae:	6923      	ldr	r3, [r4, #16]
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	6123      	str	r3, [r4, #16]
 8009cb4:	e7f1      	b.n	8009c9a <_scanf_float+0x2ae>
 8009cb6:	9802      	ldr	r0, [sp, #8]
 8009cb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cbc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009cc0:	463a      	mov	r2, r7
 8009cc2:	9002      	str	r0, [sp, #8]
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	4798      	blx	r3
 8009cc8:	6923      	ldr	r3, [r4, #16]
 8009cca:	3b01      	subs	r3, #1
 8009ccc:	6123      	str	r3, [r4, #16]
 8009cce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cd2:	fa5f fa8a 	uxtb.w	sl, sl
 8009cd6:	f1ba 0f02 	cmp.w	sl, #2
 8009cda:	d1ec      	bne.n	8009cb6 <_scanf_float+0x2ca>
 8009cdc:	3d03      	subs	r5, #3
 8009cde:	b2ed      	uxtb	r5, r5
 8009ce0:	1b76      	subs	r6, r6, r5
 8009ce2:	6823      	ldr	r3, [r4, #0]
 8009ce4:	05da      	lsls	r2, r3, #23
 8009ce6:	d52f      	bpl.n	8009d48 <_scanf_float+0x35c>
 8009ce8:	055b      	lsls	r3, r3, #21
 8009cea:	d510      	bpl.n	8009d0e <_scanf_float+0x322>
 8009cec:	455e      	cmp	r6, fp
 8009cee:	f67f aebf 	bls.w	8009a70 <_scanf_float+0x84>
 8009cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cf6:	463a      	mov	r2, r7
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cfe:	4798      	blx	r3
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	6123      	str	r3, [r4, #16]
 8009d06:	e7f1      	b.n	8009cec <_scanf_float+0x300>
 8009d08:	46aa      	mov	sl, r5
 8009d0a:	9602      	str	r6, [sp, #8]
 8009d0c:	e7df      	b.n	8009cce <_scanf_float+0x2e2>
 8009d0e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009d12:	6923      	ldr	r3, [r4, #16]
 8009d14:	2965      	cmp	r1, #101	; 0x65
 8009d16:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d1a:	f106 35ff 	add.w	r5, r6, #4294967295
 8009d1e:	6123      	str	r3, [r4, #16]
 8009d20:	d00c      	beq.n	8009d3c <_scanf_float+0x350>
 8009d22:	2945      	cmp	r1, #69	; 0x45
 8009d24:	d00a      	beq.n	8009d3c <_scanf_float+0x350>
 8009d26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d2a:	463a      	mov	r2, r7
 8009d2c:	4640      	mov	r0, r8
 8009d2e:	4798      	blx	r3
 8009d30:	6923      	ldr	r3, [r4, #16]
 8009d32:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009d36:	3b01      	subs	r3, #1
 8009d38:	1eb5      	subs	r5, r6, #2
 8009d3a:	6123      	str	r3, [r4, #16]
 8009d3c:	463a      	mov	r2, r7
 8009d3e:	4640      	mov	r0, r8
 8009d40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d44:	4798      	blx	r3
 8009d46:	462e      	mov	r6, r5
 8009d48:	6825      	ldr	r5, [r4, #0]
 8009d4a:	f015 0510 	ands.w	r5, r5, #16
 8009d4e:	d155      	bne.n	8009dfc <_scanf_float+0x410>
 8009d50:	7035      	strb	r5, [r6, #0]
 8009d52:	6823      	ldr	r3, [r4, #0]
 8009d54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d5c:	d11d      	bne.n	8009d9a <_scanf_float+0x3ae>
 8009d5e:	9b01      	ldr	r3, [sp, #4]
 8009d60:	454b      	cmp	r3, r9
 8009d62:	eba3 0209 	sub.w	r2, r3, r9
 8009d66:	d125      	bne.n	8009db4 <_scanf_float+0x3c8>
 8009d68:	2200      	movs	r2, #0
 8009d6a:	4659      	mov	r1, fp
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	f002 fdcf 	bl	800c910 <_strtod_r>
 8009d72:	9b03      	ldr	r3, [sp, #12]
 8009d74:	f8d4 c000 	ldr.w	ip, [r4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f01c 0f02 	tst.w	ip, #2
 8009d7e:	4606      	mov	r6, r0
 8009d80:	460f      	mov	r7, r1
 8009d82:	f103 0204 	add.w	r2, r3, #4
 8009d86:	d020      	beq.n	8009dca <_scanf_float+0x3de>
 8009d88:	9903      	ldr	r1, [sp, #12]
 8009d8a:	600a      	str	r2, [r1, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	e9c3 6700 	strd	r6, r7, [r3]
 8009d92:	68e3      	ldr	r3, [r4, #12]
 8009d94:	3301      	adds	r3, #1
 8009d96:	60e3      	str	r3, [r4, #12]
 8009d98:	e66b      	b.n	8009a72 <_scanf_float+0x86>
 8009d9a:	9b04      	ldr	r3, [sp, #16]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d0e3      	beq.n	8009d68 <_scanf_float+0x37c>
 8009da0:	9905      	ldr	r1, [sp, #20]
 8009da2:	230a      	movs	r3, #10
 8009da4:	462a      	mov	r2, r5
 8009da6:	4640      	mov	r0, r8
 8009da8:	3101      	adds	r1, #1
 8009daa:	f002 fe35 	bl	800ca18 <_strtol_r>
 8009dae:	9b04      	ldr	r3, [sp, #16]
 8009db0:	9e05      	ldr	r6, [sp, #20]
 8009db2:	1ac2      	subs	r2, r0, r3
 8009db4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009db8:	429e      	cmp	r6, r3
 8009dba:	bf28      	it	cs
 8009dbc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	490f      	ldr	r1, [pc, #60]	; (8009e00 <_scanf_float+0x414>)
 8009dc4:	f000 f958 	bl	800a078 <siprintf>
 8009dc8:	e7ce      	b.n	8009d68 <_scanf_float+0x37c>
 8009dca:	f01c 0f04 	tst.w	ip, #4
 8009dce:	d1db      	bne.n	8009d88 <_scanf_float+0x39c>
 8009dd0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8009dd4:	f8cc 2000 	str.w	r2, [ip]
 8009dd8:	f8d3 8000 	ldr.w	r8, [r3]
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	f7f6 ff34 	bl	8000c4c <__aeabi_dcmpun>
 8009de4:	b128      	cbz	r0, 8009df2 <_scanf_float+0x406>
 8009de6:	4807      	ldr	r0, [pc, #28]	; (8009e04 <_scanf_float+0x418>)
 8009de8:	f000 fb52 	bl	800a490 <nanf>
 8009dec:	f8c8 0000 	str.w	r0, [r8]
 8009df0:	e7cf      	b.n	8009d92 <_scanf_float+0x3a6>
 8009df2:	4630      	mov	r0, r6
 8009df4:	4639      	mov	r1, r7
 8009df6:	f7f6 ff87 	bl	8000d08 <__aeabi_d2f>
 8009dfa:	e7f7      	b.n	8009dec <_scanf_float+0x400>
 8009dfc:	2500      	movs	r5, #0
 8009dfe:	e638      	b.n	8009a72 <_scanf_float+0x86>
 8009e00:	0800ef64 	.word	0x0800ef64
 8009e04:	0800efa4 	.word	0x0800efa4

08009e08 <std>:
 8009e08:	2300      	movs	r3, #0
 8009e0a:	b510      	push	{r4, lr}
 8009e0c:	4604      	mov	r4, r0
 8009e0e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e16:	6083      	str	r3, [r0, #8]
 8009e18:	8181      	strh	r1, [r0, #12]
 8009e1a:	6643      	str	r3, [r0, #100]	; 0x64
 8009e1c:	81c2      	strh	r2, [r0, #14]
 8009e1e:	6183      	str	r3, [r0, #24]
 8009e20:	4619      	mov	r1, r3
 8009e22:	2208      	movs	r2, #8
 8009e24:	305c      	adds	r0, #92	; 0x5c
 8009e26:	f000 fa85 	bl	800a334 <memset>
 8009e2a:	4b0d      	ldr	r3, [pc, #52]	; (8009e60 <std+0x58>)
 8009e2c:	6224      	str	r4, [r4, #32]
 8009e2e:	6263      	str	r3, [r4, #36]	; 0x24
 8009e30:	4b0c      	ldr	r3, [pc, #48]	; (8009e64 <std+0x5c>)
 8009e32:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e34:	4b0c      	ldr	r3, [pc, #48]	; (8009e68 <std+0x60>)
 8009e36:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e38:	4b0c      	ldr	r3, [pc, #48]	; (8009e6c <std+0x64>)
 8009e3a:	6323      	str	r3, [r4, #48]	; 0x30
 8009e3c:	4b0c      	ldr	r3, [pc, #48]	; (8009e70 <std+0x68>)
 8009e3e:	429c      	cmp	r4, r3
 8009e40:	d006      	beq.n	8009e50 <std+0x48>
 8009e42:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009e46:	4294      	cmp	r4, r2
 8009e48:	d002      	beq.n	8009e50 <std+0x48>
 8009e4a:	33d0      	adds	r3, #208	; 0xd0
 8009e4c:	429c      	cmp	r4, r3
 8009e4e:	d105      	bne.n	8009e5c <std+0x54>
 8009e50:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e58:	f000 bafa 	b.w	800a450 <__retarget_lock_init_recursive>
 8009e5c:	bd10      	pop	{r4, pc}
 8009e5e:	bf00      	nop
 8009e60:	0800a10d 	.word	0x0800a10d
 8009e64:	0800a133 	.word	0x0800a133
 8009e68:	0800a16b 	.word	0x0800a16b
 8009e6c:	0800a18f 	.word	0x0800a18f
 8009e70:	20001470 	.word	0x20001470

08009e74 <stdio_exit_handler>:
 8009e74:	4a02      	ldr	r2, [pc, #8]	; (8009e80 <stdio_exit_handler+0xc>)
 8009e76:	4903      	ldr	r1, [pc, #12]	; (8009e84 <stdio_exit_handler+0x10>)
 8009e78:	4803      	ldr	r0, [pc, #12]	; (8009e88 <stdio_exit_handler+0x14>)
 8009e7a:	f000 b869 	b.w	8009f50 <_fwalk_sglue>
 8009e7e:	bf00      	nop
 8009e80:	200002b8 	.word	0x200002b8
 8009e84:	0800d691 	.word	0x0800d691
 8009e88:	200002c4 	.word	0x200002c4

08009e8c <cleanup_stdio>:
 8009e8c:	6841      	ldr	r1, [r0, #4]
 8009e8e:	4b0c      	ldr	r3, [pc, #48]	; (8009ec0 <cleanup_stdio+0x34>)
 8009e90:	b510      	push	{r4, lr}
 8009e92:	4299      	cmp	r1, r3
 8009e94:	4604      	mov	r4, r0
 8009e96:	d001      	beq.n	8009e9c <cleanup_stdio+0x10>
 8009e98:	f003 fbfa 	bl	800d690 <_fflush_r>
 8009e9c:	68a1      	ldr	r1, [r4, #8]
 8009e9e:	4b09      	ldr	r3, [pc, #36]	; (8009ec4 <cleanup_stdio+0x38>)
 8009ea0:	4299      	cmp	r1, r3
 8009ea2:	d002      	beq.n	8009eaa <cleanup_stdio+0x1e>
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f003 fbf3 	bl	800d690 <_fflush_r>
 8009eaa:	68e1      	ldr	r1, [r4, #12]
 8009eac:	4b06      	ldr	r3, [pc, #24]	; (8009ec8 <cleanup_stdio+0x3c>)
 8009eae:	4299      	cmp	r1, r3
 8009eb0:	d004      	beq.n	8009ebc <cleanup_stdio+0x30>
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eb8:	f003 bbea 	b.w	800d690 <_fflush_r>
 8009ebc:	bd10      	pop	{r4, pc}
 8009ebe:	bf00      	nop
 8009ec0:	20001470 	.word	0x20001470
 8009ec4:	200014d8 	.word	0x200014d8
 8009ec8:	20001540 	.word	0x20001540

08009ecc <global_stdio_init.part.0>:
 8009ecc:	b510      	push	{r4, lr}
 8009ece:	4b0b      	ldr	r3, [pc, #44]	; (8009efc <global_stdio_init.part.0+0x30>)
 8009ed0:	4c0b      	ldr	r4, [pc, #44]	; (8009f00 <global_stdio_init.part.0+0x34>)
 8009ed2:	4a0c      	ldr	r2, [pc, #48]	; (8009f04 <global_stdio_init.part.0+0x38>)
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	601a      	str	r2, [r3, #0]
 8009ed8:	2104      	movs	r1, #4
 8009eda:	2200      	movs	r2, #0
 8009edc:	f7ff ff94 	bl	8009e08 <std>
 8009ee0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	2109      	movs	r1, #9
 8009ee8:	f7ff ff8e 	bl	8009e08 <std>
 8009eec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ef6:	2112      	movs	r1, #18
 8009ef8:	f7ff bf86 	b.w	8009e08 <std>
 8009efc:	200015a8 	.word	0x200015a8
 8009f00:	20001470 	.word	0x20001470
 8009f04:	08009e75 	.word	0x08009e75

08009f08 <__sfp_lock_acquire>:
 8009f08:	4801      	ldr	r0, [pc, #4]	; (8009f10 <__sfp_lock_acquire+0x8>)
 8009f0a:	f000 baa2 	b.w	800a452 <__retarget_lock_acquire_recursive>
 8009f0e:	bf00      	nop
 8009f10:	200015b1 	.word	0x200015b1

08009f14 <__sfp_lock_release>:
 8009f14:	4801      	ldr	r0, [pc, #4]	; (8009f1c <__sfp_lock_release+0x8>)
 8009f16:	f000 ba9d 	b.w	800a454 <__retarget_lock_release_recursive>
 8009f1a:	bf00      	nop
 8009f1c:	200015b1 	.word	0x200015b1

08009f20 <__sinit>:
 8009f20:	b510      	push	{r4, lr}
 8009f22:	4604      	mov	r4, r0
 8009f24:	f7ff fff0 	bl	8009f08 <__sfp_lock_acquire>
 8009f28:	6a23      	ldr	r3, [r4, #32]
 8009f2a:	b11b      	cbz	r3, 8009f34 <__sinit+0x14>
 8009f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f30:	f7ff bff0 	b.w	8009f14 <__sfp_lock_release>
 8009f34:	4b04      	ldr	r3, [pc, #16]	; (8009f48 <__sinit+0x28>)
 8009f36:	6223      	str	r3, [r4, #32]
 8009f38:	4b04      	ldr	r3, [pc, #16]	; (8009f4c <__sinit+0x2c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d1f5      	bne.n	8009f2c <__sinit+0xc>
 8009f40:	f7ff ffc4 	bl	8009ecc <global_stdio_init.part.0>
 8009f44:	e7f2      	b.n	8009f2c <__sinit+0xc>
 8009f46:	bf00      	nop
 8009f48:	08009e8d 	.word	0x08009e8d
 8009f4c:	200015a8 	.word	0x200015a8

08009f50 <_fwalk_sglue>:
 8009f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f54:	4607      	mov	r7, r0
 8009f56:	4688      	mov	r8, r1
 8009f58:	4614      	mov	r4, r2
 8009f5a:	2600      	movs	r6, #0
 8009f5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f60:	f1b9 0901 	subs.w	r9, r9, #1
 8009f64:	d505      	bpl.n	8009f72 <_fwalk_sglue+0x22>
 8009f66:	6824      	ldr	r4, [r4, #0]
 8009f68:	2c00      	cmp	r4, #0
 8009f6a:	d1f7      	bne.n	8009f5c <_fwalk_sglue+0xc>
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f72:	89ab      	ldrh	r3, [r5, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d907      	bls.n	8009f88 <_fwalk_sglue+0x38>
 8009f78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	d003      	beq.n	8009f88 <_fwalk_sglue+0x38>
 8009f80:	4629      	mov	r1, r5
 8009f82:	4638      	mov	r0, r7
 8009f84:	47c0      	blx	r8
 8009f86:	4306      	orrs	r6, r0
 8009f88:	3568      	adds	r5, #104	; 0x68
 8009f8a:	e7e9      	b.n	8009f60 <_fwalk_sglue+0x10>

08009f8c <iprintf>:
 8009f8c:	b40f      	push	{r0, r1, r2, r3}
 8009f8e:	b507      	push	{r0, r1, r2, lr}
 8009f90:	4906      	ldr	r1, [pc, #24]	; (8009fac <iprintf+0x20>)
 8009f92:	ab04      	add	r3, sp, #16
 8009f94:	6808      	ldr	r0, [r1, #0]
 8009f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f9a:	6881      	ldr	r1, [r0, #8]
 8009f9c:	9301      	str	r3, [sp, #4]
 8009f9e:	f003 f88f 	bl	800d0c0 <_vfiprintf_r>
 8009fa2:	b003      	add	sp, #12
 8009fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fa8:	b004      	add	sp, #16
 8009faa:	4770      	bx	lr
 8009fac:	20000310 	.word	0x20000310

08009fb0 <putchar>:
 8009fb0:	4b02      	ldr	r3, [pc, #8]	; (8009fbc <putchar+0xc>)
 8009fb2:	4601      	mov	r1, r0
 8009fb4:	6818      	ldr	r0, [r3, #0]
 8009fb6:	6882      	ldr	r2, [r0, #8]
 8009fb8:	f003 bc05 	b.w	800d7c6 <_putc_r>
 8009fbc:	20000310 	.word	0x20000310

08009fc0 <_puts_r>:
 8009fc0:	6a03      	ldr	r3, [r0, #32]
 8009fc2:	b570      	push	{r4, r5, r6, lr}
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	460e      	mov	r6, r1
 8009fc8:	6884      	ldr	r4, [r0, #8]
 8009fca:	b90b      	cbnz	r3, 8009fd0 <_puts_r+0x10>
 8009fcc:	f7ff ffa8 	bl	8009f20 <__sinit>
 8009fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fd2:	07db      	lsls	r3, r3, #31
 8009fd4:	d405      	bmi.n	8009fe2 <_puts_r+0x22>
 8009fd6:	89a3      	ldrh	r3, [r4, #12]
 8009fd8:	0598      	lsls	r0, r3, #22
 8009fda:	d402      	bmi.n	8009fe2 <_puts_r+0x22>
 8009fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fde:	f000 fa38 	bl	800a452 <__retarget_lock_acquire_recursive>
 8009fe2:	89a3      	ldrh	r3, [r4, #12]
 8009fe4:	0719      	lsls	r1, r3, #28
 8009fe6:	d513      	bpl.n	800a010 <_puts_r+0x50>
 8009fe8:	6923      	ldr	r3, [r4, #16]
 8009fea:	b18b      	cbz	r3, 800a010 <_puts_r+0x50>
 8009fec:	3e01      	subs	r6, #1
 8009fee:	68a3      	ldr	r3, [r4, #8]
 8009ff0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	60a3      	str	r3, [r4, #8]
 8009ff8:	b9e9      	cbnz	r1, 800a036 <_puts_r+0x76>
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	da2e      	bge.n	800a05c <_puts_r+0x9c>
 8009ffe:	4622      	mov	r2, r4
 800a000:	210a      	movs	r1, #10
 800a002:	4628      	mov	r0, r5
 800a004:	f000 f900 	bl	800a208 <__swbuf_r>
 800a008:	3001      	adds	r0, #1
 800a00a:	d007      	beq.n	800a01c <_puts_r+0x5c>
 800a00c:	250a      	movs	r5, #10
 800a00e:	e007      	b.n	800a020 <_puts_r+0x60>
 800a010:	4621      	mov	r1, r4
 800a012:	4628      	mov	r0, r5
 800a014:	f000 f936 	bl	800a284 <__swsetup_r>
 800a018:	2800      	cmp	r0, #0
 800a01a:	d0e7      	beq.n	8009fec <_puts_r+0x2c>
 800a01c:	f04f 35ff 	mov.w	r5, #4294967295
 800a020:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a022:	07da      	lsls	r2, r3, #31
 800a024:	d405      	bmi.n	800a032 <_puts_r+0x72>
 800a026:	89a3      	ldrh	r3, [r4, #12]
 800a028:	059b      	lsls	r3, r3, #22
 800a02a:	d402      	bmi.n	800a032 <_puts_r+0x72>
 800a02c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a02e:	f000 fa11 	bl	800a454 <__retarget_lock_release_recursive>
 800a032:	4628      	mov	r0, r5
 800a034:	bd70      	pop	{r4, r5, r6, pc}
 800a036:	2b00      	cmp	r3, #0
 800a038:	da04      	bge.n	800a044 <_puts_r+0x84>
 800a03a:	69a2      	ldr	r2, [r4, #24]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	dc06      	bgt.n	800a04e <_puts_r+0x8e>
 800a040:	290a      	cmp	r1, #10
 800a042:	d004      	beq.n	800a04e <_puts_r+0x8e>
 800a044:	6823      	ldr	r3, [r4, #0]
 800a046:	1c5a      	adds	r2, r3, #1
 800a048:	6022      	str	r2, [r4, #0]
 800a04a:	7019      	strb	r1, [r3, #0]
 800a04c:	e7cf      	b.n	8009fee <_puts_r+0x2e>
 800a04e:	4622      	mov	r2, r4
 800a050:	4628      	mov	r0, r5
 800a052:	f000 f8d9 	bl	800a208 <__swbuf_r>
 800a056:	3001      	adds	r0, #1
 800a058:	d1c9      	bne.n	8009fee <_puts_r+0x2e>
 800a05a:	e7df      	b.n	800a01c <_puts_r+0x5c>
 800a05c:	250a      	movs	r5, #10
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	1c5a      	adds	r2, r3, #1
 800a062:	6022      	str	r2, [r4, #0]
 800a064:	701d      	strb	r5, [r3, #0]
 800a066:	e7db      	b.n	800a020 <_puts_r+0x60>

0800a068 <puts>:
 800a068:	4b02      	ldr	r3, [pc, #8]	; (800a074 <puts+0xc>)
 800a06a:	4601      	mov	r1, r0
 800a06c:	6818      	ldr	r0, [r3, #0]
 800a06e:	f7ff bfa7 	b.w	8009fc0 <_puts_r>
 800a072:	bf00      	nop
 800a074:	20000310 	.word	0x20000310

0800a078 <siprintf>:
 800a078:	b40e      	push	{r1, r2, r3}
 800a07a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a07e:	b500      	push	{lr}
 800a080:	b09c      	sub	sp, #112	; 0x70
 800a082:	ab1d      	add	r3, sp, #116	; 0x74
 800a084:	9002      	str	r0, [sp, #8]
 800a086:	9006      	str	r0, [sp, #24]
 800a088:	9107      	str	r1, [sp, #28]
 800a08a:	9104      	str	r1, [sp, #16]
 800a08c:	4808      	ldr	r0, [pc, #32]	; (800a0b0 <siprintf+0x38>)
 800a08e:	4909      	ldr	r1, [pc, #36]	; (800a0b4 <siprintf+0x3c>)
 800a090:	f853 2b04 	ldr.w	r2, [r3], #4
 800a094:	9105      	str	r1, [sp, #20]
 800a096:	6800      	ldr	r0, [r0, #0]
 800a098:	a902      	add	r1, sp, #8
 800a09a:	9301      	str	r3, [sp, #4]
 800a09c:	f002 fd18 	bl	800cad0 <_svfiprintf_r>
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	9b02      	ldr	r3, [sp, #8]
 800a0a4:	701a      	strb	r2, [r3, #0]
 800a0a6:	b01c      	add	sp, #112	; 0x70
 800a0a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0ac:	b003      	add	sp, #12
 800a0ae:	4770      	bx	lr
 800a0b0:	20000310 	.word	0x20000310
 800a0b4:	ffff0208 	.word	0xffff0208

0800a0b8 <siscanf>:
 800a0b8:	b40e      	push	{r1, r2, r3}
 800a0ba:	f44f 7201 	mov.w	r2, #516	; 0x204
 800a0be:	b530      	push	{r4, r5, lr}
 800a0c0:	b09c      	sub	sp, #112	; 0x70
 800a0c2:	ac1f      	add	r4, sp, #124	; 0x7c
 800a0c4:	f854 5b04 	ldr.w	r5, [r4], #4
 800a0c8:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a0cc:	9002      	str	r0, [sp, #8]
 800a0ce:	9006      	str	r0, [sp, #24]
 800a0d0:	f7f6 f8aa 	bl	8000228 <strlen>
 800a0d4:	4b0b      	ldr	r3, [pc, #44]	; (800a104 <siscanf+0x4c>)
 800a0d6:	9003      	str	r0, [sp, #12]
 800a0d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0da:	2300      	movs	r3, #0
 800a0dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0de:	9314      	str	r3, [sp, #80]	; 0x50
 800a0e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a0e4:	9007      	str	r0, [sp, #28]
 800a0e6:	4808      	ldr	r0, [pc, #32]	; (800a108 <siscanf+0x50>)
 800a0e8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a0ec:	462a      	mov	r2, r5
 800a0ee:	4623      	mov	r3, r4
 800a0f0:	a902      	add	r1, sp, #8
 800a0f2:	6800      	ldr	r0, [r0, #0]
 800a0f4:	9401      	str	r4, [sp, #4]
 800a0f6:	f002 fe43 	bl	800cd80 <__ssvfiscanf_r>
 800a0fa:	b01c      	add	sp, #112	; 0x70
 800a0fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a100:	b003      	add	sp, #12
 800a102:	4770      	bx	lr
 800a104:	0800a12f 	.word	0x0800a12f
 800a108:	20000310 	.word	0x20000310

0800a10c <__sread>:
 800a10c:	b510      	push	{r4, lr}
 800a10e:	460c      	mov	r4, r1
 800a110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a114:	f000 f960 	bl	800a3d8 <_read_r>
 800a118:	2800      	cmp	r0, #0
 800a11a:	bfab      	itete	ge
 800a11c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a11e:	89a3      	ldrhlt	r3, [r4, #12]
 800a120:	181b      	addge	r3, r3, r0
 800a122:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a126:	bfac      	ite	ge
 800a128:	6563      	strge	r3, [r4, #84]	; 0x54
 800a12a:	81a3      	strhlt	r3, [r4, #12]
 800a12c:	bd10      	pop	{r4, pc}

0800a12e <__seofread>:
 800a12e:	2000      	movs	r0, #0
 800a130:	4770      	bx	lr

0800a132 <__swrite>:
 800a132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a136:	461f      	mov	r7, r3
 800a138:	898b      	ldrh	r3, [r1, #12]
 800a13a:	4605      	mov	r5, r0
 800a13c:	05db      	lsls	r3, r3, #23
 800a13e:	460c      	mov	r4, r1
 800a140:	4616      	mov	r6, r2
 800a142:	d505      	bpl.n	800a150 <__swrite+0x1e>
 800a144:	2302      	movs	r3, #2
 800a146:	2200      	movs	r2, #0
 800a148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a14c:	f000 f932 	bl	800a3b4 <_lseek_r>
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	4632      	mov	r2, r6
 800a154:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a158:	81a3      	strh	r3, [r4, #12]
 800a15a:	4628      	mov	r0, r5
 800a15c:	463b      	mov	r3, r7
 800a15e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a166:	f7f7 b911 	b.w	800138c <_write_r>

0800a16a <__sseek>:
 800a16a:	b510      	push	{r4, lr}
 800a16c:	460c      	mov	r4, r1
 800a16e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a172:	f000 f91f 	bl	800a3b4 <_lseek_r>
 800a176:	1c43      	adds	r3, r0, #1
 800a178:	89a3      	ldrh	r3, [r4, #12]
 800a17a:	bf15      	itete	ne
 800a17c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a17e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a182:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a186:	81a3      	strheq	r3, [r4, #12]
 800a188:	bf18      	it	ne
 800a18a:	81a3      	strhne	r3, [r4, #12]
 800a18c:	bd10      	pop	{r4, pc}

0800a18e <__sclose>:
 800a18e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a192:	f000 b8ff 	b.w	800a394 <_close_r>

0800a196 <_vsniprintf_r>:
 800a196:	b530      	push	{r4, r5, lr}
 800a198:	4614      	mov	r4, r2
 800a19a:	2c00      	cmp	r4, #0
 800a19c:	4605      	mov	r5, r0
 800a19e:	461a      	mov	r2, r3
 800a1a0:	b09b      	sub	sp, #108	; 0x6c
 800a1a2:	da05      	bge.n	800a1b0 <_vsniprintf_r+0x1a>
 800a1a4:	238b      	movs	r3, #139	; 0x8b
 800a1a6:	6003      	str	r3, [r0, #0]
 800a1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ac:	b01b      	add	sp, #108	; 0x6c
 800a1ae:	bd30      	pop	{r4, r5, pc}
 800a1b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a1b4:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a1b8:	bf0c      	ite	eq
 800a1ba:	4623      	moveq	r3, r4
 800a1bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a1c0:	9302      	str	r3, [sp, #8]
 800a1c2:	9305      	str	r3, [sp, #20]
 800a1c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a1c8:	9100      	str	r1, [sp, #0]
 800a1ca:	9104      	str	r1, [sp, #16]
 800a1cc:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a1d0:	4669      	mov	r1, sp
 800a1d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a1d4:	f002 fc7c 	bl	800cad0 <_svfiprintf_r>
 800a1d8:	1c43      	adds	r3, r0, #1
 800a1da:	bfbc      	itt	lt
 800a1dc:	238b      	movlt	r3, #139	; 0x8b
 800a1de:	602b      	strlt	r3, [r5, #0]
 800a1e0:	2c00      	cmp	r4, #0
 800a1e2:	d0e3      	beq.n	800a1ac <_vsniprintf_r+0x16>
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	9b00      	ldr	r3, [sp, #0]
 800a1e8:	701a      	strb	r2, [r3, #0]
 800a1ea:	e7df      	b.n	800a1ac <_vsniprintf_r+0x16>

0800a1ec <vsniprintf>:
 800a1ec:	b507      	push	{r0, r1, r2, lr}
 800a1ee:	9300      	str	r3, [sp, #0]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	460a      	mov	r2, r1
 800a1f4:	4601      	mov	r1, r0
 800a1f6:	4803      	ldr	r0, [pc, #12]	; (800a204 <vsniprintf+0x18>)
 800a1f8:	6800      	ldr	r0, [r0, #0]
 800a1fa:	f7ff ffcc 	bl	800a196 <_vsniprintf_r>
 800a1fe:	b003      	add	sp, #12
 800a200:	f85d fb04 	ldr.w	pc, [sp], #4
 800a204:	20000310 	.word	0x20000310

0800a208 <__swbuf_r>:
 800a208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a20a:	460e      	mov	r6, r1
 800a20c:	4614      	mov	r4, r2
 800a20e:	4605      	mov	r5, r0
 800a210:	b118      	cbz	r0, 800a21a <__swbuf_r+0x12>
 800a212:	6a03      	ldr	r3, [r0, #32]
 800a214:	b90b      	cbnz	r3, 800a21a <__swbuf_r+0x12>
 800a216:	f7ff fe83 	bl	8009f20 <__sinit>
 800a21a:	69a3      	ldr	r3, [r4, #24]
 800a21c:	60a3      	str	r3, [r4, #8]
 800a21e:	89a3      	ldrh	r3, [r4, #12]
 800a220:	071a      	lsls	r2, r3, #28
 800a222:	d525      	bpl.n	800a270 <__swbuf_r+0x68>
 800a224:	6923      	ldr	r3, [r4, #16]
 800a226:	b31b      	cbz	r3, 800a270 <__swbuf_r+0x68>
 800a228:	6823      	ldr	r3, [r4, #0]
 800a22a:	6922      	ldr	r2, [r4, #16]
 800a22c:	b2f6      	uxtb	r6, r6
 800a22e:	1a98      	subs	r0, r3, r2
 800a230:	6963      	ldr	r3, [r4, #20]
 800a232:	4637      	mov	r7, r6
 800a234:	4283      	cmp	r3, r0
 800a236:	dc04      	bgt.n	800a242 <__swbuf_r+0x3a>
 800a238:	4621      	mov	r1, r4
 800a23a:	4628      	mov	r0, r5
 800a23c:	f003 fa28 	bl	800d690 <_fflush_r>
 800a240:	b9e0      	cbnz	r0, 800a27c <__swbuf_r+0x74>
 800a242:	68a3      	ldr	r3, [r4, #8]
 800a244:	3b01      	subs	r3, #1
 800a246:	60a3      	str	r3, [r4, #8]
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	6022      	str	r2, [r4, #0]
 800a24e:	701e      	strb	r6, [r3, #0]
 800a250:	6962      	ldr	r2, [r4, #20]
 800a252:	1c43      	adds	r3, r0, #1
 800a254:	429a      	cmp	r2, r3
 800a256:	d004      	beq.n	800a262 <__swbuf_r+0x5a>
 800a258:	89a3      	ldrh	r3, [r4, #12]
 800a25a:	07db      	lsls	r3, r3, #31
 800a25c:	d506      	bpl.n	800a26c <__swbuf_r+0x64>
 800a25e:	2e0a      	cmp	r6, #10
 800a260:	d104      	bne.n	800a26c <__swbuf_r+0x64>
 800a262:	4621      	mov	r1, r4
 800a264:	4628      	mov	r0, r5
 800a266:	f003 fa13 	bl	800d690 <_fflush_r>
 800a26a:	b938      	cbnz	r0, 800a27c <__swbuf_r+0x74>
 800a26c:	4638      	mov	r0, r7
 800a26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a270:	4621      	mov	r1, r4
 800a272:	4628      	mov	r0, r5
 800a274:	f000 f806 	bl	800a284 <__swsetup_r>
 800a278:	2800      	cmp	r0, #0
 800a27a:	d0d5      	beq.n	800a228 <__swbuf_r+0x20>
 800a27c:	f04f 37ff 	mov.w	r7, #4294967295
 800a280:	e7f4      	b.n	800a26c <__swbuf_r+0x64>
	...

0800a284 <__swsetup_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	4b2a      	ldr	r3, [pc, #168]	; (800a330 <__swsetup_r+0xac>)
 800a288:	4605      	mov	r5, r0
 800a28a:	6818      	ldr	r0, [r3, #0]
 800a28c:	460c      	mov	r4, r1
 800a28e:	b118      	cbz	r0, 800a298 <__swsetup_r+0x14>
 800a290:	6a03      	ldr	r3, [r0, #32]
 800a292:	b90b      	cbnz	r3, 800a298 <__swsetup_r+0x14>
 800a294:	f7ff fe44 	bl	8009f20 <__sinit>
 800a298:	89a3      	ldrh	r3, [r4, #12]
 800a29a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a29e:	0718      	lsls	r0, r3, #28
 800a2a0:	d422      	bmi.n	800a2e8 <__swsetup_r+0x64>
 800a2a2:	06d9      	lsls	r1, r3, #27
 800a2a4:	d407      	bmi.n	800a2b6 <__swsetup_r+0x32>
 800a2a6:	2309      	movs	r3, #9
 800a2a8:	602b      	str	r3, [r5, #0]
 800a2aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a2ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a2b2:	81a3      	strh	r3, [r4, #12]
 800a2b4:	e034      	b.n	800a320 <__swsetup_r+0x9c>
 800a2b6:	0758      	lsls	r0, r3, #29
 800a2b8:	d512      	bpl.n	800a2e0 <__swsetup_r+0x5c>
 800a2ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2bc:	b141      	cbz	r1, 800a2d0 <__swsetup_r+0x4c>
 800a2be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2c2:	4299      	cmp	r1, r3
 800a2c4:	d002      	beq.n	800a2cc <__swsetup_r+0x48>
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	f000 ff72 	bl	800b1b0 <_free_r>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	6363      	str	r3, [r4, #52]	; 0x34
 800a2d0:	89a3      	ldrh	r3, [r4, #12]
 800a2d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2d6:	81a3      	strh	r3, [r4, #12]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	6063      	str	r3, [r4, #4]
 800a2dc:	6923      	ldr	r3, [r4, #16]
 800a2de:	6023      	str	r3, [r4, #0]
 800a2e0:	89a3      	ldrh	r3, [r4, #12]
 800a2e2:	f043 0308 	orr.w	r3, r3, #8
 800a2e6:	81a3      	strh	r3, [r4, #12]
 800a2e8:	6923      	ldr	r3, [r4, #16]
 800a2ea:	b94b      	cbnz	r3, 800a300 <__swsetup_r+0x7c>
 800a2ec:	89a3      	ldrh	r3, [r4, #12]
 800a2ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2f6:	d003      	beq.n	800a300 <__swsetup_r+0x7c>
 800a2f8:	4621      	mov	r1, r4
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	f003 fa27 	bl	800d74e <__smakebuf_r>
 800a300:	89a0      	ldrh	r0, [r4, #12]
 800a302:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a306:	f010 0301 	ands.w	r3, r0, #1
 800a30a:	d00a      	beq.n	800a322 <__swsetup_r+0x9e>
 800a30c:	2300      	movs	r3, #0
 800a30e:	60a3      	str	r3, [r4, #8]
 800a310:	6963      	ldr	r3, [r4, #20]
 800a312:	425b      	negs	r3, r3
 800a314:	61a3      	str	r3, [r4, #24]
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	b943      	cbnz	r3, 800a32c <__swsetup_r+0xa8>
 800a31a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a31e:	d1c4      	bne.n	800a2aa <__swsetup_r+0x26>
 800a320:	bd38      	pop	{r3, r4, r5, pc}
 800a322:	0781      	lsls	r1, r0, #30
 800a324:	bf58      	it	pl
 800a326:	6963      	ldrpl	r3, [r4, #20]
 800a328:	60a3      	str	r3, [r4, #8]
 800a32a:	e7f4      	b.n	800a316 <__swsetup_r+0x92>
 800a32c:	2000      	movs	r0, #0
 800a32e:	e7f7      	b.n	800a320 <__swsetup_r+0x9c>
 800a330:	20000310 	.word	0x20000310

0800a334 <memset>:
 800a334:	4603      	mov	r3, r0
 800a336:	4402      	add	r2, r0
 800a338:	4293      	cmp	r3, r2
 800a33a:	d100      	bne.n	800a33e <memset+0xa>
 800a33c:	4770      	bx	lr
 800a33e:	f803 1b01 	strb.w	r1, [r3], #1
 800a342:	e7f9      	b.n	800a338 <memset+0x4>

0800a344 <strchr>:
 800a344:	4603      	mov	r3, r0
 800a346:	b2c9      	uxtb	r1, r1
 800a348:	4618      	mov	r0, r3
 800a34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a34e:	b112      	cbz	r2, 800a356 <strchr+0x12>
 800a350:	428a      	cmp	r2, r1
 800a352:	d1f9      	bne.n	800a348 <strchr+0x4>
 800a354:	4770      	bx	lr
 800a356:	2900      	cmp	r1, #0
 800a358:	bf18      	it	ne
 800a35a:	2000      	movne	r0, #0
 800a35c:	4770      	bx	lr

0800a35e <strstr>:
 800a35e:	780a      	ldrb	r2, [r1, #0]
 800a360:	b570      	push	{r4, r5, r6, lr}
 800a362:	b96a      	cbnz	r2, 800a380 <strstr+0x22>
 800a364:	bd70      	pop	{r4, r5, r6, pc}
 800a366:	429a      	cmp	r2, r3
 800a368:	d109      	bne.n	800a37e <strstr+0x20>
 800a36a:	460c      	mov	r4, r1
 800a36c:	4605      	mov	r5, r0
 800a36e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a372:	2b00      	cmp	r3, #0
 800a374:	d0f6      	beq.n	800a364 <strstr+0x6>
 800a376:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a37a:	429e      	cmp	r6, r3
 800a37c:	d0f7      	beq.n	800a36e <strstr+0x10>
 800a37e:	3001      	adds	r0, #1
 800a380:	7803      	ldrb	r3, [r0, #0]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d1ef      	bne.n	800a366 <strstr+0x8>
 800a386:	4618      	mov	r0, r3
 800a388:	e7ec      	b.n	800a364 <strstr+0x6>
	...

0800a38c <_localeconv_r>:
 800a38c:	4800      	ldr	r0, [pc, #0]	; (800a390 <_localeconv_r+0x4>)
 800a38e:	4770      	bx	lr
 800a390:	20000404 	.word	0x20000404

0800a394 <_close_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	2300      	movs	r3, #0
 800a398:	4d05      	ldr	r5, [pc, #20]	; (800a3b0 <_close_r+0x1c>)
 800a39a:	4604      	mov	r4, r0
 800a39c:	4608      	mov	r0, r1
 800a39e:	602b      	str	r3, [r5, #0]
 800a3a0:	f7f7 fbfa 	bl	8001b98 <_close>
 800a3a4:	1c43      	adds	r3, r0, #1
 800a3a6:	d102      	bne.n	800a3ae <_close_r+0x1a>
 800a3a8:	682b      	ldr	r3, [r5, #0]
 800a3aa:	b103      	cbz	r3, 800a3ae <_close_r+0x1a>
 800a3ac:	6023      	str	r3, [r4, #0]
 800a3ae:	bd38      	pop	{r3, r4, r5, pc}
 800a3b0:	200015ac 	.word	0x200015ac

0800a3b4 <_lseek_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	2200      	movs	r2, #0
 800a3be:	4d05      	ldr	r5, [pc, #20]	; (800a3d4 <_lseek_r+0x20>)
 800a3c0:	602a      	str	r2, [r5, #0]
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	f7f7 fc0c 	bl	8001be0 <_lseek>
 800a3c8:	1c43      	adds	r3, r0, #1
 800a3ca:	d102      	bne.n	800a3d2 <_lseek_r+0x1e>
 800a3cc:	682b      	ldr	r3, [r5, #0]
 800a3ce:	b103      	cbz	r3, 800a3d2 <_lseek_r+0x1e>
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	bd38      	pop	{r3, r4, r5, pc}
 800a3d4:	200015ac 	.word	0x200015ac

0800a3d8 <_read_r>:
 800a3d8:	b538      	push	{r3, r4, r5, lr}
 800a3da:	4604      	mov	r4, r0
 800a3dc:	4608      	mov	r0, r1
 800a3de:	4611      	mov	r1, r2
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	4d05      	ldr	r5, [pc, #20]	; (800a3f8 <_read_r+0x20>)
 800a3e4:	602a      	str	r2, [r5, #0]
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	f7f7 fbb9 	bl	8001b5e <_read>
 800a3ec:	1c43      	adds	r3, r0, #1
 800a3ee:	d102      	bne.n	800a3f6 <_read_r+0x1e>
 800a3f0:	682b      	ldr	r3, [r5, #0]
 800a3f2:	b103      	cbz	r3, 800a3f6 <_read_r+0x1e>
 800a3f4:	6023      	str	r3, [r4, #0]
 800a3f6:	bd38      	pop	{r3, r4, r5, pc}
 800a3f8:	200015ac 	.word	0x200015ac

0800a3fc <__errno>:
 800a3fc:	4b01      	ldr	r3, [pc, #4]	; (800a404 <__errno+0x8>)
 800a3fe:	6818      	ldr	r0, [r3, #0]
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	20000310 	.word	0x20000310

0800a408 <__libc_init_array>:
 800a408:	b570      	push	{r4, r5, r6, lr}
 800a40a:	2600      	movs	r6, #0
 800a40c:	4d0c      	ldr	r5, [pc, #48]	; (800a440 <__libc_init_array+0x38>)
 800a40e:	4c0d      	ldr	r4, [pc, #52]	; (800a444 <__libc_init_array+0x3c>)
 800a410:	1b64      	subs	r4, r4, r5
 800a412:	10a4      	asrs	r4, r4, #2
 800a414:	42a6      	cmp	r6, r4
 800a416:	d109      	bne.n	800a42c <__libc_init_array+0x24>
 800a418:	f003 ff62 	bl	800e2e0 <_init>
 800a41c:	2600      	movs	r6, #0
 800a41e:	4d0a      	ldr	r5, [pc, #40]	; (800a448 <__libc_init_array+0x40>)
 800a420:	4c0a      	ldr	r4, [pc, #40]	; (800a44c <__libc_init_array+0x44>)
 800a422:	1b64      	subs	r4, r4, r5
 800a424:	10a4      	asrs	r4, r4, #2
 800a426:	42a6      	cmp	r6, r4
 800a428:	d105      	bne.n	800a436 <__libc_init_array+0x2e>
 800a42a:	bd70      	pop	{r4, r5, r6, pc}
 800a42c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a430:	4798      	blx	r3
 800a432:	3601      	adds	r6, #1
 800a434:	e7ee      	b.n	800a414 <__libc_init_array+0xc>
 800a436:	f855 3b04 	ldr.w	r3, [r5], #4
 800a43a:	4798      	blx	r3
 800a43c:	3601      	adds	r6, #1
 800a43e:	e7f2      	b.n	800a426 <__libc_init_array+0x1e>
 800a440:	0800f378 	.word	0x0800f378
 800a444:	0800f378 	.word	0x0800f378
 800a448:	0800f378 	.word	0x0800f378
 800a44c:	0800f37c 	.word	0x0800f37c

0800a450 <__retarget_lock_init_recursive>:
 800a450:	4770      	bx	lr

0800a452 <__retarget_lock_acquire_recursive>:
 800a452:	4770      	bx	lr

0800a454 <__retarget_lock_release_recursive>:
 800a454:	4770      	bx	lr

0800a456 <memchr>:
 800a456:	4603      	mov	r3, r0
 800a458:	b510      	push	{r4, lr}
 800a45a:	b2c9      	uxtb	r1, r1
 800a45c:	4402      	add	r2, r0
 800a45e:	4293      	cmp	r3, r2
 800a460:	4618      	mov	r0, r3
 800a462:	d101      	bne.n	800a468 <memchr+0x12>
 800a464:	2000      	movs	r0, #0
 800a466:	e003      	b.n	800a470 <memchr+0x1a>
 800a468:	7804      	ldrb	r4, [r0, #0]
 800a46a:	3301      	adds	r3, #1
 800a46c:	428c      	cmp	r4, r1
 800a46e:	d1f6      	bne.n	800a45e <memchr+0x8>
 800a470:	bd10      	pop	{r4, pc}

0800a472 <memcpy>:
 800a472:	440a      	add	r2, r1
 800a474:	4291      	cmp	r1, r2
 800a476:	f100 33ff 	add.w	r3, r0, #4294967295
 800a47a:	d100      	bne.n	800a47e <memcpy+0xc>
 800a47c:	4770      	bx	lr
 800a47e:	b510      	push	{r4, lr}
 800a480:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a484:	4291      	cmp	r1, r2
 800a486:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a48a:	d1f9      	bne.n	800a480 <memcpy+0xe>
 800a48c:	bd10      	pop	{r4, pc}
	...

0800a490 <nanf>:
 800a490:	4800      	ldr	r0, [pc, #0]	; (800a494 <nanf+0x4>)
 800a492:	4770      	bx	lr
 800a494:	7fc00000 	.word	0x7fc00000

0800a498 <__assert_func>:
 800a498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a49a:	4614      	mov	r4, r2
 800a49c:	461a      	mov	r2, r3
 800a49e:	4b09      	ldr	r3, [pc, #36]	; (800a4c4 <__assert_func+0x2c>)
 800a4a0:	4605      	mov	r5, r0
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68d8      	ldr	r0, [r3, #12]
 800a4a6:	b14c      	cbz	r4, 800a4bc <__assert_func+0x24>
 800a4a8:	4b07      	ldr	r3, [pc, #28]	; (800a4c8 <__assert_func+0x30>)
 800a4aa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4ae:	9100      	str	r1, [sp, #0]
 800a4b0:	462b      	mov	r3, r5
 800a4b2:	4906      	ldr	r1, [pc, #24]	; (800a4cc <__assert_func+0x34>)
 800a4b4:	f003 f914 	bl	800d6e0 <fiprintf>
 800a4b8:	f003 fa8e 	bl	800d9d8 <abort>
 800a4bc:	4b04      	ldr	r3, [pc, #16]	; (800a4d0 <__assert_func+0x38>)
 800a4be:	461c      	mov	r4, r3
 800a4c0:	e7f3      	b.n	800a4aa <__assert_func+0x12>
 800a4c2:	bf00      	nop
 800a4c4:	20000310 	.word	0x20000310
 800a4c8:	0800ef69 	.word	0x0800ef69
 800a4cc:	0800ef76 	.word	0x0800ef76
 800a4d0:	0800efa4 	.word	0x0800efa4

0800a4d4 <quorem>:
 800a4d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d8:	6903      	ldr	r3, [r0, #16]
 800a4da:	690c      	ldr	r4, [r1, #16]
 800a4dc:	4607      	mov	r7, r0
 800a4de:	42a3      	cmp	r3, r4
 800a4e0:	db7f      	blt.n	800a5e2 <quorem+0x10e>
 800a4e2:	3c01      	subs	r4, #1
 800a4e4:	f100 0514 	add.w	r5, r0, #20
 800a4e8:	f101 0814 	add.w	r8, r1, #20
 800a4ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4f0:	9301      	str	r3, [sp, #4]
 800a4f2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a4f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	fbb2 f6f3 	udiv	r6, r2, r3
 800a502:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a506:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a50a:	d331      	bcc.n	800a570 <quorem+0x9c>
 800a50c:	f04f 0e00 	mov.w	lr, #0
 800a510:	4640      	mov	r0, r8
 800a512:	46ac      	mov	ip, r5
 800a514:	46f2      	mov	sl, lr
 800a516:	f850 2b04 	ldr.w	r2, [r0], #4
 800a51a:	b293      	uxth	r3, r2
 800a51c:	fb06 e303 	mla	r3, r6, r3, lr
 800a520:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a524:	0c1a      	lsrs	r2, r3, #16
 800a526:	b29b      	uxth	r3, r3
 800a528:	fb06 220e 	mla	r2, r6, lr, r2
 800a52c:	ebaa 0303 	sub.w	r3, sl, r3
 800a530:	f8dc a000 	ldr.w	sl, [ip]
 800a534:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a538:	fa1f fa8a 	uxth.w	sl, sl
 800a53c:	4453      	add	r3, sl
 800a53e:	f8dc a000 	ldr.w	sl, [ip]
 800a542:	b292      	uxth	r2, r2
 800a544:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a548:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a552:	4581      	cmp	r9, r0
 800a554:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a558:	f84c 3b04 	str.w	r3, [ip], #4
 800a55c:	d2db      	bcs.n	800a516 <quorem+0x42>
 800a55e:	f855 300b 	ldr.w	r3, [r5, fp]
 800a562:	b92b      	cbnz	r3, 800a570 <quorem+0x9c>
 800a564:	9b01      	ldr	r3, [sp, #4]
 800a566:	3b04      	subs	r3, #4
 800a568:	429d      	cmp	r5, r3
 800a56a:	461a      	mov	r2, r3
 800a56c:	d32d      	bcc.n	800a5ca <quorem+0xf6>
 800a56e:	613c      	str	r4, [r7, #16]
 800a570:	4638      	mov	r0, r7
 800a572:	f001 f9dd 	bl	800b930 <__mcmp>
 800a576:	2800      	cmp	r0, #0
 800a578:	db23      	blt.n	800a5c2 <quorem+0xee>
 800a57a:	4629      	mov	r1, r5
 800a57c:	2000      	movs	r0, #0
 800a57e:	3601      	adds	r6, #1
 800a580:	f858 2b04 	ldr.w	r2, [r8], #4
 800a584:	f8d1 c000 	ldr.w	ip, [r1]
 800a588:	b293      	uxth	r3, r2
 800a58a:	1ac3      	subs	r3, r0, r3
 800a58c:	0c12      	lsrs	r2, r2, #16
 800a58e:	fa1f f08c 	uxth.w	r0, ip
 800a592:	4403      	add	r3, r0
 800a594:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a598:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5a2:	45c1      	cmp	r9, r8
 800a5a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a5a8:	f841 3b04 	str.w	r3, [r1], #4
 800a5ac:	d2e8      	bcs.n	800a580 <quorem+0xac>
 800a5ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5b6:	b922      	cbnz	r2, 800a5c2 <quorem+0xee>
 800a5b8:	3b04      	subs	r3, #4
 800a5ba:	429d      	cmp	r5, r3
 800a5bc:	461a      	mov	r2, r3
 800a5be:	d30a      	bcc.n	800a5d6 <quorem+0x102>
 800a5c0:	613c      	str	r4, [r7, #16]
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	b003      	add	sp, #12
 800a5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ca:	6812      	ldr	r2, [r2, #0]
 800a5cc:	3b04      	subs	r3, #4
 800a5ce:	2a00      	cmp	r2, #0
 800a5d0:	d1cd      	bne.n	800a56e <quorem+0x9a>
 800a5d2:	3c01      	subs	r4, #1
 800a5d4:	e7c8      	b.n	800a568 <quorem+0x94>
 800a5d6:	6812      	ldr	r2, [r2, #0]
 800a5d8:	3b04      	subs	r3, #4
 800a5da:	2a00      	cmp	r2, #0
 800a5dc:	d1f0      	bne.n	800a5c0 <quorem+0xec>
 800a5de:	3c01      	subs	r4, #1
 800a5e0:	e7eb      	b.n	800a5ba <quorem+0xe6>
 800a5e2:	2000      	movs	r0, #0
 800a5e4:	e7ee      	b.n	800a5c4 <quorem+0xf0>
	...

0800a5e8 <_dtoa_r>:
 800a5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ec:	4616      	mov	r6, r2
 800a5ee:	461f      	mov	r7, r3
 800a5f0:	69c4      	ldr	r4, [r0, #28]
 800a5f2:	b099      	sub	sp, #100	; 0x64
 800a5f4:	4605      	mov	r5, r0
 800a5f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a5fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a5fe:	b974      	cbnz	r4, 800a61e <_dtoa_r+0x36>
 800a600:	2010      	movs	r0, #16
 800a602:	f000 fe1d 	bl	800b240 <malloc>
 800a606:	4602      	mov	r2, r0
 800a608:	61e8      	str	r0, [r5, #28]
 800a60a:	b920      	cbnz	r0, 800a616 <_dtoa_r+0x2e>
 800a60c:	21ef      	movs	r1, #239	; 0xef
 800a60e:	4bac      	ldr	r3, [pc, #688]	; (800a8c0 <_dtoa_r+0x2d8>)
 800a610:	48ac      	ldr	r0, [pc, #688]	; (800a8c4 <_dtoa_r+0x2dc>)
 800a612:	f7ff ff41 	bl	800a498 <__assert_func>
 800a616:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a61a:	6004      	str	r4, [r0, #0]
 800a61c:	60c4      	str	r4, [r0, #12]
 800a61e:	69eb      	ldr	r3, [r5, #28]
 800a620:	6819      	ldr	r1, [r3, #0]
 800a622:	b151      	cbz	r1, 800a63a <_dtoa_r+0x52>
 800a624:	685a      	ldr	r2, [r3, #4]
 800a626:	2301      	movs	r3, #1
 800a628:	4093      	lsls	r3, r2
 800a62a:	604a      	str	r2, [r1, #4]
 800a62c:	608b      	str	r3, [r1, #8]
 800a62e:	4628      	mov	r0, r5
 800a630:	f000 fefa 	bl	800b428 <_Bfree>
 800a634:	2200      	movs	r2, #0
 800a636:	69eb      	ldr	r3, [r5, #28]
 800a638:	601a      	str	r2, [r3, #0]
 800a63a:	1e3b      	subs	r3, r7, #0
 800a63c:	bfaf      	iteee	ge
 800a63e:	2300      	movge	r3, #0
 800a640:	2201      	movlt	r2, #1
 800a642:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a646:	9305      	strlt	r3, [sp, #20]
 800a648:	bfa8      	it	ge
 800a64a:	f8c8 3000 	strge.w	r3, [r8]
 800a64e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a652:	4b9d      	ldr	r3, [pc, #628]	; (800a8c8 <_dtoa_r+0x2e0>)
 800a654:	bfb8      	it	lt
 800a656:	f8c8 2000 	strlt.w	r2, [r8]
 800a65a:	ea33 0309 	bics.w	r3, r3, r9
 800a65e:	d119      	bne.n	800a694 <_dtoa_r+0xac>
 800a660:	f242 730f 	movw	r3, #9999	; 0x270f
 800a664:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a666:	6013      	str	r3, [r2, #0]
 800a668:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a66c:	4333      	orrs	r3, r6
 800a66e:	f000 8589 	beq.w	800b184 <_dtoa_r+0xb9c>
 800a672:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a674:	b953      	cbnz	r3, 800a68c <_dtoa_r+0xa4>
 800a676:	4b95      	ldr	r3, [pc, #596]	; (800a8cc <_dtoa_r+0x2e4>)
 800a678:	e023      	b.n	800a6c2 <_dtoa_r+0xda>
 800a67a:	4b95      	ldr	r3, [pc, #596]	; (800a8d0 <_dtoa_r+0x2e8>)
 800a67c:	9303      	str	r3, [sp, #12]
 800a67e:	3308      	adds	r3, #8
 800a680:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a682:	6013      	str	r3, [r2, #0]
 800a684:	9803      	ldr	r0, [sp, #12]
 800a686:	b019      	add	sp, #100	; 0x64
 800a688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68c:	4b8f      	ldr	r3, [pc, #572]	; (800a8cc <_dtoa_r+0x2e4>)
 800a68e:	9303      	str	r3, [sp, #12]
 800a690:	3303      	adds	r3, #3
 800a692:	e7f5      	b.n	800a680 <_dtoa_r+0x98>
 800a694:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a698:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a69c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f7f6 faa0 	bl	8000be8 <__aeabi_dcmpeq>
 800a6a8:	4680      	mov	r8, r0
 800a6aa:	b160      	cbz	r0, 800a6c6 <_dtoa_r+0xde>
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a6b0:	6013      	str	r3, [r2, #0]
 800a6b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f000 8562 	beq.w	800b17e <_dtoa_r+0xb96>
 800a6ba:	4b86      	ldr	r3, [pc, #536]	; (800a8d4 <_dtoa_r+0x2ec>)
 800a6bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a6be:	6013      	str	r3, [r2, #0]
 800a6c0:	3b01      	subs	r3, #1
 800a6c2:	9303      	str	r3, [sp, #12]
 800a6c4:	e7de      	b.n	800a684 <_dtoa_r+0x9c>
 800a6c6:	ab16      	add	r3, sp, #88	; 0x58
 800a6c8:	9301      	str	r3, [sp, #4]
 800a6ca:	ab17      	add	r3, sp, #92	; 0x5c
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	4628      	mov	r0, r5
 800a6d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a6d4:	f001 fa3c 	bl	800bb50 <__d2b>
 800a6d8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a6dc:	4682      	mov	sl, r0
 800a6de:	2c00      	cmp	r4, #0
 800a6e0:	d07e      	beq.n	800a7e0 <_dtoa_r+0x1f8>
 800a6e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a6e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6e8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a6ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6f0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a6f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a6f8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	2200      	movs	r2, #0
 800a700:	4b75      	ldr	r3, [pc, #468]	; (800a8d8 <_dtoa_r+0x2f0>)
 800a702:	f7f5 fe51 	bl	80003a8 <__aeabi_dsub>
 800a706:	a368      	add	r3, pc, #416	; (adr r3, 800a8a8 <_dtoa_r+0x2c0>)
 800a708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70c:	f7f6 f804 	bl	8000718 <__aeabi_dmul>
 800a710:	a367      	add	r3, pc, #412	; (adr r3, 800a8b0 <_dtoa_r+0x2c8>)
 800a712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a716:	f7f5 fe49 	bl	80003ac <__adddf3>
 800a71a:	4606      	mov	r6, r0
 800a71c:	4620      	mov	r0, r4
 800a71e:	460f      	mov	r7, r1
 800a720:	f7f5 ff90 	bl	8000644 <__aeabi_i2d>
 800a724:	a364      	add	r3, pc, #400	; (adr r3, 800a8b8 <_dtoa_r+0x2d0>)
 800a726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72a:	f7f5 fff5 	bl	8000718 <__aeabi_dmul>
 800a72e:	4602      	mov	r2, r0
 800a730:	460b      	mov	r3, r1
 800a732:	4630      	mov	r0, r6
 800a734:	4639      	mov	r1, r7
 800a736:	f7f5 fe39 	bl	80003ac <__adddf3>
 800a73a:	4606      	mov	r6, r0
 800a73c:	460f      	mov	r7, r1
 800a73e:	f7f6 fa9b 	bl	8000c78 <__aeabi_d2iz>
 800a742:	2200      	movs	r2, #0
 800a744:	4683      	mov	fp, r0
 800a746:	2300      	movs	r3, #0
 800a748:	4630      	mov	r0, r6
 800a74a:	4639      	mov	r1, r7
 800a74c:	f7f6 fa56 	bl	8000bfc <__aeabi_dcmplt>
 800a750:	b148      	cbz	r0, 800a766 <_dtoa_r+0x17e>
 800a752:	4658      	mov	r0, fp
 800a754:	f7f5 ff76 	bl	8000644 <__aeabi_i2d>
 800a758:	4632      	mov	r2, r6
 800a75a:	463b      	mov	r3, r7
 800a75c:	f7f6 fa44 	bl	8000be8 <__aeabi_dcmpeq>
 800a760:	b908      	cbnz	r0, 800a766 <_dtoa_r+0x17e>
 800a762:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a766:	f1bb 0f16 	cmp.w	fp, #22
 800a76a:	d857      	bhi.n	800a81c <_dtoa_r+0x234>
 800a76c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a770:	4b5a      	ldr	r3, [pc, #360]	; (800a8dc <_dtoa_r+0x2f4>)
 800a772:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	f7f6 fa3f 	bl	8000bfc <__aeabi_dcmplt>
 800a77e:	2800      	cmp	r0, #0
 800a780:	d04e      	beq.n	800a820 <_dtoa_r+0x238>
 800a782:	2300      	movs	r3, #0
 800a784:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a788:	930f      	str	r3, [sp, #60]	; 0x3c
 800a78a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a78c:	1b1b      	subs	r3, r3, r4
 800a78e:	1e5a      	subs	r2, r3, #1
 800a790:	bf46      	itte	mi
 800a792:	f1c3 0901 	rsbmi	r9, r3, #1
 800a796:	2300      	movmi	r3, #0
 800a798:	f04f 0900 	movpl.w	r9, #0
 800a79c:	9209      	str	r2, [sp, #36]	; 0x24
 800a79e:	bf48      	it	mi
 800a7a0:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a7a2:	f1bb 0f00 	cmp.w	fp, #0
 800a7a6:	db3d      	blt.n	800a824 <_dtoa_r+0x23c>
 800a7a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7aa:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a7ae:	445b      	add	r3, fp
 800a7b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	930a      	str	r3, [sp, #40]	; 0x28
 800a7b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a7b8:	2b09      	cmp	r3, #9
 800a7ba:	d867      	bhi.n	800a88c <_dtoa_r+0x2a4>
 800a7bc:	2b05      	cmp	r3, #5
 800a7be:	bfc4      	itt	gt
 800a7c0:	3b04      	subgt	r3, #4
 800a7c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800a7c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a7c6:	bfc8      	it	gt
 800a7c8:	2400      	movgt	r4, #0
 800a7ca:	f1a3 0302 	sub.w	r3, r3, #2
 800a7ce:	bfd8      	it	le
 800a7d0:	2401      	movle	r4, #1
 800a7d2:	2b03      	cmp	r3, #3
 800a7d4:	f200 8086 	bhi.w	800a8e4 <_dtoa_r+0x2fc>
 800a7d8:	e8df f003 	tbb	[pc, r3]
 800a7dc:	5637392c 	.word	0x5637392c
 800a7e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800a7e4:	441c      	add	r4, r3
 800a7e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800a7ea:	2b20      	cmp	r3, #32
 800a7ec:	bfc1      	itttt	gt
 800a7ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a7f2:	fa09 f903 	lslgt.w	r9, r9, r3
 800a7f6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800a7fa:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a7fe:	bfd6      	itet	le
 800a800:	f1c3 0320 	rsble	r3, r3, #32
 800a804:	ea49 0003 	orrgt.w	r0, r9, r3
 800a808:	fa06 f003 	lslle.w	r0, r6, r3
 800a80c:	f7f5 ff0a 	bl	8000624 <__aeabi_ui2d>
 800a810:	2201      	movs	r2, #1
 800a812:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a816:	3c01      	subs	r4, #1
 800a818:	9213      	str	r2, [sp, #76]	; 0x4c
 800a81a:	e76f      	b.n	800a6fc <_dtoa_r+0x114>
 800a81c:	2301      	movs	r3, #1
 800a81e:	e7b3      	b.n	800a788 <_dtoa_r+0x1a0>
 800a820:	900f      	str	r0, [sp, #60]	; 0x3c
 800a822:	e7b2      	b.n	800a78a <_dtoa_r+0x1a2>
 800a824:	f1cb 0300 	rsb	r3, fp, #0
 800a828:	930a      	str	r3, [sp, #40]	; 0x28
 800a82a:	2300      	movs	r3, #0
 800a82c:	eba9 090b 	sub.w	r9, r9, fp
 800a830:	930e      	str	r3, [sp, #56]	; 0x38
 800a832:	e7c0      	b.n	800a7b6 <_dtoa_r+0x1ce>
 800a834:	2300      	movs	r3, #0
 800a836:	930b      	str	r3, [sp, #44]	; 0x2c
 800a838:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	dc55      	bgt.n	800a8ea <_dtoa_r+0x302>
 800a83e:	2301      	movs	r3, #1
 800a840:	461a      	mov	r2, r3
 800a842:	9306      	str	r3, [sp, #24]
 800a844:	9308      	str	r3, [sp, #32]
 800a846:	9223      	str	r2, [sp, #140]	; 0x8c
 800a848:	e00b      	b.n	800a862 <_dtoa_r+0x27a>
 800a84a:	2301      	movs	r3, #1
 800a84c:	e7f3      	b.n	800a836 <_dtoa_r+0x24e>
 800a84e:	2300      	movs	r3, #0
 800a850:	930b      	str	r3, [sp, #44]	; 0x2c
 800a852:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a854:	445b      	add	r3, fp
 800a856:	9306      	str	r3, [sp, #24]
 800a858:	3301      	adds	r3, #1
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	9308      	str	r3, [sp, #32]
 800a85e:	bfb8      	it	lt
 800a860:	2301      	movlt	r3, #1
 800a862:	2100      	movs	r1, #0
 800a864:	2204      	movs	r2, #4
 800a866:	69e8      	ldr	r0, [r5, #28]
 800a868:	f102 0614 	add.w	r6, r2, #20
 800a86c:	429e      	cmp	r6, r3
 800a86e:	d940      	bls.n	800a8f2 <_dtoa_r+0x30a>
 800a870:	6041      	str	r1, [r0, #4]
 800a872:	4628      	mov	r0, r5
 800a874:	f000 fd98 	bl	800b3a8 <_Balloc>
 800a878:	9003      	str	r0, [sp, #12]
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d13c      	bne.n	800a8f8 <_dtoa_r+0x310>
 800a87e:	4602      	mov	r2, r0
 800a880:	f240 11af 	movw	r1, #431	; 0x1af
 800a884:	4b16      	ldr	r3, [pc, #88]	; (800a8e0 <_dtoa_r+0x2f8>)
 800a886:	e6c3      	b.n	800a610 <_dtoa_r+0x28>
 800a888:	2301      	movs	r3, #1
 800a88a:	e7e1      	b.n	800a850 <_dtoa_r+0x268>
 800a88c:	2401      	movs	r4, #1
 800a88e:	2300      	movs	r3, #0
 800a890:	940b      	str	r4, [sp, #44]	; 0x2c
 800a892:	9322      	str	r3, [sp, #136]	; 0x88
 800a894:	f04f 33ff 	mov.w	r3, #4294967295
 800a898:	2200      	movs	r2, #0
 800a89a:	9306      	str	r3, [sp, #24]
 800a89c:	9308      	str	r3, [sp, #32]
 800a89e:	2312      	movs	r3, #18
 800a8a0:	e7d1      	b.n	800a846 <_dtoa_r+0x25e>
 800a8a2:	bf00      	nop
 800a8a4:	f3af 8000 	nop.w
 800a8a8:	636f4361 	.word	0x636f4361
 800a8ac:	3fd287a7 	.word	0x3fd287a7
 800a8b0:	8b60c8b3 	.word	0x8b60c8b3
 800a8b4:	3fc68a28 	.word	0x3fc68a28
 800a8b8:	509f79fb 	.word	0x509f79fb
 800a8bc:	3fd34413 	.word	0x3fd34413
 800a8c0:	0800efb2 	.word	0x0800efb2
 800a8c4:	0800efc9 	.word	0x0800efc9
 800a8c8:	7ff00000 	.word	0x7ff00000
 800a8cc:	0800efae 	.word	0x0800efae
 800a8d0:	0800efa5 	.word	0x0800efa5
 800a8d4:	0800f309 	.word	0x0800f309
 800a8d8:	3ff80000 	.word	0x3ff80000
 800a8dc:	0800f0b8 	.word	0x0800f0b8
 800a8e0:	0800f021 	.word	0x0800f021
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8e8:	e7d4      	b.n	800a894 <_dtoa_r+0x2ac>
 800a8ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a8ec:	9306      	str	r3, [sp, #24]
 800a8ee:	9308      	str	r3, [sp, #32]
 800a8f0:	e7b7      	b.n	800a862 <_dtoa_r+0x27a>
 800a8f2:	3101      	adds	r1, #1
 800a8f4:	0052      	lsls	r2, r2, #1
 800a8f6:	e7b7      	b.n	800a868 <_dtoa_r+0x280>
 800a8f8:	69eb      	ldr	r3, [r5, #28]
 800a8fa:	9a03      	ldr	r2, [sp, #12]
 800a8fc:	601a      	str	r2, [r3, #0]
 800a8fe:	9b08      	ldr	r3, [sp, #32]
 800a900:	2b0e      	cmp	r3, #14
 800a902:	f200 80a8 	bhi.w	800aa56 <_dtoa_r+0x46e>
 800a906:	2c00      	cmp	r4, #0
 800a908:	f000 80a5 	beq.w	800aa56 <_dtoa_r+0x46e>
 800a90c:	f1bb 0f00 	cmp.w	fp, #0
 800a910:	dd34      	ble.n	800a97c <_dtoa_r+0x394>
 800a912:	4b9a      	ldr	r3, [pc, #616]	; (800ab7c <_dtoa_r+0x594>)
 800a914:	f00b 020f 	and.w	r2, fp, #15
 800a918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a91c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a920:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a924:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a928:	ea4f 142b 	mov.w	r4, fp, asr #4
 800a92c:	d016      	beq.n	800a95c <_dtoa_r+0x374>
 800a92e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a932:	4b93      	ldr	r3, [pc, #588]	; (800ab80 <_dtoa_r+0x598>)
 800a934:	2703      	movs	r7, #3
 800a936:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a93a:	f7f6 f817 	bl	800096c <__aeabi_ddiv>
 800a93e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a942:	f004 040f 	and.w	r4, r4, #15
 800a946:	4e8e      	ldr	r6, [pc, #568]	; (800ab80 <_dtoa_r+0x598>)
 800a948:	b954      	cbnz	r4, 800a960 <_dtoa_r+0x378>
 800a94a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a94e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a952:	f7f6 f80b 	bl	800096c <__aeabi_ddiv>
 800a956:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a95a:	e029      	b.n	800a9b0 <_dtoa_r+0x3c8>
 800a95c:	2702      	movs	r7, #2
 800a95e:	e7f2      	b.n	800a946 <_dtoa_r+0x35e>
 800a960:	07e1      	lsls	r1, r4, #31
 800a962:	d508      	bpl.n	800a976 <_dtoa_r+0x38e>
 800a964:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a968:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a96c:	f7f5 fed4 	bl	8000718 <__aeabi_dmul>
 800a970:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a974:	3701      	adds	r7, #1
 800a976:	1064      	asrs	r4, r4, #1
 800a978:	3608      	adds	r6, #8
 800a97a:	e7e5      	b.n	800a948 <_dtoa_r+0x360>
 800a97c:	f000 80a5 	beq.w	800aaca <_dtoa_r+0x4e2>
 800a980:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a984:	f1cb 0400 	rsb	r4, fp, #0
 800a988:	4b7c      	ldr	r3, [pc, #496]	; (800ab7c <_dtoa_r+0x594>)
 800a98a:	f004 020f 	and.w	r2, r4, #15
 800a98e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a996:	f7f5 febf 	bl	8000718 <__aeabi_dmul>
 800a99a:	2702      	movs	r7, #2
 800a99c:	2300      	movs	r3, #0
 800a99e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9a2:	4e77      	ldr	r6, [pc, #476]	; (800ab80 <_dtoa_r+0x598>)
 800a9a4:	1124      	asrs	r4, r4, #4
 800a9a6:	2c00      	cmp	r4, #0
 800a9a8:	f040 8084 	bne.w	800aab4 <_dtoa_r+0x4cc>
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1d2      	bne.n	800a956 <_dtoa_r+0x36e>
 800a9b0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a9b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a9b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f000 8087 	beq.w	800aace <_dtoa_r+0x4e6>
 800a9c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	4b6f      	ldr	r3, [pc, #444]	; (800ab84 <_dtoa_r+0x59c>)
 800a9c8:	f7f6 f918 	bl	8000bfc <__aeabi_dcmplt>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d07e      	beq.n	800aace <_dtoa_r+0x4e6>
 800a9d0:	9b08      	ldr	r3, [sp, #32]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d07b      	beq.n	800aace <_dtoa_r+0x4e6>
 800a9d6:	9b06      	ldr	r3, [sp, #24]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	dd38      	ble.n	800aa4e <_dtoa_r+0x466>
 800a9dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	4b69      	ldr	r3, [pc, #420]	; (800ab88 <_dtoa_r+0x5a0>)
 800a9e4:	f7f5 fe98 	bl	8000718 <__aeabi_dmul>
 800a9e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9ec:	9c06      	ldr	r4, [sp, #24]
 800a9ee:	f10b 38ff 	add.w	r8, fp, #4294967295
 800a9f2:	3701      	adds	r7, #1
 800a9f4:	4638      	mov	r0, r7
 800a9f6:	f7f5 fe25 	bl	8000644 <__aeabi_i2d>
 800a9fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9fe:	f7f5 fe8b 	bl	8000718 <__aeabi_dmul>
 800aa02:	2200      	movs	r2, #0
 800aa04:	4b61      	ldr	r3, [pc, #388]	; (800ab8c <_dtoa_r+0x5a4>)
 800aa06:	f7f5 fcd1 	bl	80003ac <__adddf3>
 800aa0a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800aa0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aa12:	9611      	str	r6, [sp, #68]	; 0x44
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d15d      	bne.n	800aad4 <_dtoa_r+0x4ec>
 800aa18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	4b5c      	ldr	r3, [pc, #368]	; (800ab90 <_dtoa_r+0x5a8>)
 800aa20:	f7f5 fcc2 	bl	80003a8 <__aeabi_dsub>
 800aa24:	4602      	mov	r2, r0
 800aa26:	460b      	mov	r3, r1
 800aa28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa2c:	4633      	mov	r3, r6
 800aa2e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa30:	f7f6 f902 	bl	8000c38 <__aeabi_dcmpgt>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	f040 8295 	bne.w	800af64 <_dtoa_r+0x97c>
 800aa3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa3e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa40:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800aa44:	f7f6 f8da 	bl	8000bfc <__aeabi_dcmplt>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	f040 8289 	bne.w	800af60 <_dtoa_r+0x978>
 800aa4e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800aa52:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aa56:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f2c0 8151 	blt.w	800ad00 <_dtoa_r+0x718>
 800aa5e:	f1bb 0f0e 	cmp.w	fp, #14
 800aa62:	f300 814d 	bgt.w	800ad00 <_dtoa_r+0x718>
 800aa66:	4b45      	ldr	r3, [pc, #276]	; (800ab7c <_dtoa_r+0x594>)
 800aa68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aa6c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aa70:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800aa74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	f280 80da 	bge.w	800ac30 <_dtoa_r+0x648>
 800aa7c:	9b08      	ldr	r3, [sp, #32]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	f300 80d6 	bgt.w	800ac30 <_dtoa_r+0x648>
 800aa84:	f040 826b 	bne.w	800af5e <_dtoa_r+0x976>
 800aa88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	4b40      	ldr	r3, [pc, #256]	; (800ab90 <_dtoa_r+0x5a8>)
 800aa90:	f7f5 fe42 	bl	8000718 <__aeabi_dmul>
 800aa94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa98:	f7f6 f8c4 	bl	8000c24 <__aeabi_dcmpge>
 800aa9c:	9c08      	ldr	r4, [sp, #32]
 800aa9e:	4626      	mov	r6, r4
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	f040 8241 	bne.w	800af28 <_dtoa_r+0x940>
 800aaa6:	2331      	movs	r3, #49	; 0x31
 800aaa8:	9f03      	ldr	r7, [sp, #12]
 800aaaa:	f10b 0b01 	add.w	fp, fp, #1
 800aaae:	f807 3b01 	strb.w	r3, [r7], #1
 800aab2:	e23d      	b.n	800af30 <_dtoa_r+0x948>
 800aab4:	07e2      	lsls	r2, r4, #31
 800aab6:	d505      	bpl.n	800aac4 <_dtoa_r+0x4dc>
 800aab8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aabc:	f7f5 fe2c 	bl	8000718 <__aeabi_dmul>
 800aac0:	2301      	movs	r3, #1
 800aac2:	3701      	adds	r7, #1
 800aac4:	1064      	asrs	r4, r4, #1
 800aac6:	3608      	adds	r6, #8
 800aac8:	e76d      	b.n	800a9a6 <_dtoa_r+0x3be>
 800aaca:	2702      	movs	r7, #2
 800aacc:	e770      	b.n	800a9b0 <_dtoa_r+0x3c8>
 800aace:	46d8      	mov	r8, fp
 800aad0:	9c08      	ldr	r4, [sp, #32]
 800aad2:	e78f      	b.n	800a9f4 <_dtoa_r+0x40c>
 800aad4:	9903      	ldr	r1, [sp, #12]
 800aad6:	4b29      	ldr	r3, [pc, #164]	; (800ab7c <_dtoa_r+0x594>)
 800aad8:	4421      	add	r1, r4
 800aada:	9112      	str	r1, [sp, #72]	; 0x48
 800aadc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aade:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aae2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800aae6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aaea:	2900      	cmp	r1, #0
 800aaec:	d054      	beq.n	800ab98 <_dtoa_r+0x5b0>
 800aaee:	2000      	movs	r0, #0
 800aaf0:	4928      	ldr	r1, [pc, #160]	; (800ab94 <_dtoa_r+0x5ac>)
 800aaf2:	f7f5 ff3b 	bl	800096c <__aeabi_ddiv>
 800aaf6:	463b      	mov	r3, r7
 800aaf8:	4632      	mov	r2, r6
 800aafa:	f7f5 fc55 	bl	80003a8 <__aeabi_dsub>
 800aafe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ab02:	9f03      	ldr	r7, [sp, #12]
 800ab04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab08:	f7f6 f8b6 	bl	8000c78 <__aeabi_d2iz>
 800ab0c:	4604      	mov	r4, r0
 800ab0e:	f7f5 fd99 	bl	8000644 <__aeabi_i2d>
 800ab12:	4602      	mov	r2, r0
 800ab14:	460b      	mov	r3, r1
 800ab16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab1a:	f7f5 fc45 	bl	80003a8 <__aeabi_dsub>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	460b      	mov	r3, r1
 800ab22:	3430      	adds	r4, #48	; 0x30
 800ab24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab2c:	f807 4b01 	strb.w	r4, [r7], #1
 800ab30:	f7f6 f864 	bl	8000bfc <__aeabi_dcmplt>
 800ab34:	2800      	cmp	r0, #0
 800ab36:	d173      	bne.n	800ac20 <_dtoa_r+0x638>
 800ab38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	4911      	ldr	r1, [pc, #68]	; (800ab84 <_dtoa_r+0x59c>)
 800ab40:	f7f5 fc32 	bl	80003a8 <__aeabi_dsub>
 800ab44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab48:	f7f6 f858 	bl	8000bfc <__aeabi_dcmplt>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	f040 80b6 	bne.w	800acbe <_dtoa_r+0x6d6>
 800ab52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab54:	429f      	cmp	r7, r3
 800ab56:	f43f af7a 	beq.w	800aa4e <_dtoa_r+0x466>
 800ab5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab5e:	2200      	movs	r2, #0
 800ab60:	4b09      	ldr	r3, [pc, #36]	; (800ab88 <_dtoa_r+0x5a0>)
 800ab62:	f7f5 fdd9 	bl	8000718 <__aeabi_dmul>
 800ab66:	2200      	movs	r2, #0
 800ab68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ab6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab70:	4b05      	ldr	r3, [pc, #20]	; (800ab88 <_dtoa_r+0x5a0>)
 800ab72:	f7f5 fdd1 	bl	8000718 <__aeabi_dmul>
 800ab76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab7a:	e7c3      	b.n	800ab04 <_dtoa_r+0x51c>
 800ab7c:	0800f0b8 	.word	0x0800f0b8
 800ab80:	0800f090 	.word	0x0800f090
 800ab84:	3ff00000 	.word	0x3ff00000
 800ab88:	40240000 	.word	0x40240000
 800ab8c:	401c0000 	.word	0x401c0000
 800ab90:	40140000 	.word	0x40140000
 800ab94:	3fe00000 	.word	0x3fe00000
 800ab98:	4630      	mov	r0, r6
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	f7f5 fdbc 	bl	8000718 <__aeabi_dmul>
 800aba0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aba2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aba6:	9c03      	ldr	r4, [sp, #12]
 800aba8:	9314      	str	r3, [sp, #80]	; 0x50
 800abaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abae:	f7f6 f863 	bl	8000c78 <__aeabi_d2iz>
 800abb2:	9015      	str	r0, [sp, #84]	; 0x54
 800abb4:	f7f5 fd46 	bl	8000644 <__aeabi_i2d>
 800abb8:	4602      	mov	r2, r0
 800abba:	460b      	mov	r3, r1
 800abbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abc0:	f7f5 fbf2 	bl	80003a8 <__aeabi_dsub>
 800abc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abc6:	4606      	mov	r6, r0
 800abc8:	3330      	adds	r3, #48	; 0x30
 800abca:	f804 3b01 	strb.w	r3, [r4], #1
 800abce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abd0:	460f      	mov	r7, r1
 800abd2:	429c      	cmp	r4, r3
 800abd4:	f04f 0200 	mov.w	r2, #0
 800abd8:	d124      	bne.n	800ac24 <_dtoa_r+0x63c>
 800abda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800abde:	4baf      	ldr	r3, [pc, #700]	; (800ae9c <_dtoa_r+0x8b4>)
 800abe0:	f7f5 fbe4 	bl	80003ac <__adddf3>
 800abe4:	4602      	mov	r2, r0
 800abe6:	460b      	mov	r3, r1
 800abe8:	4630      	mov	r0, r6
 800abea:	4639      	mov	r1, r7
 800abec:	f7f6 f824 	bl	8000c38 <__aeabi_dcmpgt>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	d163      	bne.n	800acbc <_dtoa_r+0x6d4>
 800abf4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800abf8:	2000      	movs	r0, #0
 800abfa:	49a8      	ldr	r1, [pc, #672]	; (800ae9c <_dtoa_r+0x8b4>)
 800abfc:	f7f5 fbd4 	bl	80003a8 <__aeabi_dsub>
 800ac00:	4602      	mov	r2, r0
 800ac02:	460b      	mov	r3, r1
 800ac04:	4630      	mov	r0, r6
 800ac06:	4639      	mov	r1, r7
 800ac08:	f7f5 fff8 	bl	8000bfc <__aeabi_dcmplt>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	f43f af1e 	beq.w	800aa4e <_dtoa_r+0x466>
 800ac12:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ac14:	1e7b      	subs	r3, r7, #1
 800ac16:	9314      	str	r3, [sp, #80]	; 0x50
 800ac18:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800ac1c:	2b30      	cmp	r3, #48	; 0x30
 800ac1e:	d0f8      	beq.n	800ac12 <_dtoa_r+0x62a>
 800ac20:	46c3      	mov	fp, r8
 800ac22:	e03b      	b.n	800ac9c <_dtoa_r+0x6b4>
 800ac24:	4b9e      	ldr	r3, [pc, #632]	; (800aea0 <_dtoa_r+0x8b8>)
 800ac26:	f7f5 fd77 	bl	8000718 <__aeabi_dmul>
 800ac2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac2e:	e7bc      	b.n	800abaa <_dtoa_r+0x5c2>
 800ac30:	9f03      	ldr	r7, [sp, #12]
 800ac32:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800ac36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac3a:	4640      	mov	r0, r8
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	f7f5 fe95 	bl	800096c <__aeabi_ddiv>
 800ac42:	f7f6 f819 	bl	8000c78 <__aeabi_d2iz>
 800ac46:	4604      	mov	r4, r0
 800ac48:	f7f5 fcfc 	bl	8000644 <__aeabi_i2d>
 800ac4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac50:	f7f5 fd62 	bl	8000718 <__aeabi_dmul>
 800ac54:	4602      	mov	r2, r0
 800ac56:	460b      	mov	r3, r1
 800ac58:	4640      	mov	r0, r8
 800ac5a:	4649      	mov	r1, r9
 800ac5c:	f7f5 fba4 	bl	80003a8 <__aeabi_dsub>
 800ac60:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ac64:	f807 6b01 	strb.w	r6, [r7], #1
 800ac68:	9e03      	ldr	r6, [sp, #12]
 800ac6a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800ac6e:	1bbe      	subs	r6, r7, r6
 800ac70:	45b4      	cmp	ip, r6
 800ac72:	4602      	mov	r2, r0
 800ac74:	460b      	mov	r3, r1
 800ac76:	d136      	bne.n	800ace6 <_dtoa_r+0x6fe>
 800ac78:	f7f5 fb98 	bl	80003ac <__adddf3>
 800ac7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac80:	4680      	mov	r8, r0
 800ac82:	4689      	mov	r9, r1
 800ac84:	f7f5 ffd8 	bl	8000c38 <__aeabi_dcmpgt>
 800ac88:	bb58      	cbnz	r0, 800ace2 <_dtoa_r+0x6fa>
 800ac8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac8e:	4640      	mov	r0, r8
 800ac90:	4649      	mov	r1, r9
 800ac92:	f7f5 ffa9 	bl	8000be8 <__aeabi_dcmpeq>
 800ac96:	b108      	cbz	r0, 800ac9c <_dtoa_r+0x6b4>
 800ac98:	07e3      	lsls	r3, r4, #31
 800ac9a:	d422      	bmi.n	800ace2 <_dtoa_r+0x6fa>
 800ac9c:	4651      	mov	r1, sl
 800ac9e:	4628      	mov	r0, r5
 800aca0:	f000 fbc2 	bl	800b428 <_Bfree>
 800aca4:	2300      	movs	r3, #0
 800aca6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aca8:	703b      	strb	r3, [r7, #0]
 800acaa:	f10b 0301 	add.w	r3, fp, #1
 800acae:	6013      	str	r3, [r2, #0]
 800acb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	f43f ace6 	beq.w	800a684 <_dtoa_r+0x9c>
 800acb8:	601f      	str	r7, [r3, #0]
 800acba:	e4e3      	b.n	800a684 <_dtoa_r+0x9c>
 800acbc:	4627      	mov	r7, r4
 800acbe:	463b      	mov	r3, r7
 800acc0:	461f      	mov	r7, r3
 800acc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acc6:	2a39      	cmp	r2, #57	; 0x39
 800acc8:	d107      	bne.n	800acda <_dtoa_r+0x6f2>
 800acca:	9a03      	ldr	r2, [sp, #12]
 800accc:	429a      	cmp	r2, r3
 800acce:	d1f7      	bne.n	800acc0 <_dtoa_r+0x6d8>
 800acd0:	2230      	movs	r2, #48	; 0x30
 800acd2:	9903      	ldr	r1, [sp, #12]
 800acd4:	f108 0801 	add.w	r8, r8, #1
 800acd8:	700a      	strb	r2, [r1, #0]
 800acda:	781a      	ldrb	r2, [r3, #0]
 800acdc:	3201      	adds	r2, #1
 800acde:	701a      	strb	r2, [r3, #0]
 800ace0:	e79e      	b.n	800ac20 <_dtoa_r+0x638>
 800ace2:	46d8      	mov	r8, fp
 800ace4:	e7eb      	b.n	800acbe <_dtoa_r+0x6d6>
 800ace6:	2200      	movs	r2, #0
 800ace8:	4b6d      	ldr	r3, [pc, #436]	; (800aea0 <_dtoa_r+0x8b8>)
 800acea:	f7f5 fd15 	bl	8000718 <__aeabi_dmul>
 800acee:	2200      	movs	r2, #0
 800acf0:	2300      	movs	r3, #0
 800acf2:	4680      	mov	r8, r0
 800acf4:	4689      	mov	r9, r1
 800acf6:	f7f5 ff77 	bl	8000be8 <__aeabi_dcmpeq>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	d09b      	beq.n	800ac36 <_dtoa_r+0x64e>
 800acfe:	e7cd      	b.n	800ac9c <_dtoa_r+0x6b4>
 800ad00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ad02:	2a00      	cmp	r2, #0
 800ad04:	f000 80c4 	beq.w	800ae90 <_dtoa_r+0x8a8>
 800ad08:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ad0a:	2a01      	cmp	r2, #1
 800ad0c:	f300 80a8 	bgt.w	800ae60 <_dtoa_r+0x878>
 800ad10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad12:	2a00      	cmp	r2, #0
 800ad14:	f000 80a0 	beq.w	800ae58 <_dtoa_r+0x870>
 800ad18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ad1c:	464f      	mov	r7, r9
 800ad1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ad20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad22:	2101      	movs	r1, #1
 800ad24:	441a      	add	r2, r3
 800ad26:	4628      	mov	r0, r5
 800ad28:	4499      	add	r9, r3
 800ad2a:	9209      	str	r2, [sp, #36]	; 0x24
 800ad2c:	f000 fc7c 	bl	800b628 <__i2b>
 800ad30:	4606      	mov	r6, r0
 800ad32:	b15f      	cbz	r7, 800ad4c <_dtoa_r+0x764>
 800ad34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	dd08      	ble.n	800ad4c <_dtoa_r+0x764>
 800ad3a:	42bb      	cmp	r3, r7
 800ad3c:	bfa8      	it	ge
 800ad3e:	463b      	movge	r3, r7
 800ad40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad42:	eba9 0903 	sub.w	r9, r9, r3
 800ad46:	1aff      	subs	r7, r7, r3
 800ad48:	1ad3      	subs	r3, r2, r3
 800ad4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad4e:	b1f3      	cbz	r3, 800ad8e <_dtoa_r+0x7a6>
 800ad50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	f000 80a0 	beq.w	800ae98 <_dtoa_r+0x8b0>
 800ad58:	2c00      	cmp	r4, #0
 800ad5a:	dd10      	ble.n	800ad7e <_dtoa_r+0x796>
 800ad5c:	4631      	mov	r1, r6
 800ad5e:	4622      	mov	r2, r4
 800ad60:	4628      	mov	r0, r5
 800ad62:	f000 fd1f 	bl	800b7a4 <__pow5mult>
 800ad66:	4652      	mov	r2, sl
 800ad68:	4601      	mov	r1, r0
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	4628      	mov	r0, r5
 800ad6e:	f000 fc71 	bl	800b654 <__multiply>
 800ad72:	4680      	mov	r8, r0
 800ad74:	4651      	mov	r1, sl
 800ad76:	4628      	mov	r0, r5
 800ad78:	f000 fb56 	bl	800b428 <_Bfree>
 800ad7c:	46c2      	mov	sl, r8
 800ad7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad80:	1b1a      	subs	r2, r3, r4
 800ad82:	d004      	beq.n	800ad8e <_dtoa_r+0x7a6>
 800ad84:	4651      	mov	r1, sl
 800ad86:	4628      	mov	r0, r5
 800ad88:	f000 fd0c 	bl	800b7a4 <__pow5mult>
 800ad8c:	4682      	mov	sl, r0
 800ad8e:	2101      	movs	r1, #1
 800ad90:	4628      	mov	r0, r5
 800ad92:	f000 fc49 	bl	800b628 <__i2b>
 800ad96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad98:	4604      	mov	r4, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	f340 8082 	ble.w	800aea4 <_dtoa_r+0x8bc>
 800ada0:	461a      	mov	r2, r3
 800ada2:	4601      	mov	r1, r0
 800ada4:	4628      	mov	r0, r5
 800ada6:	f000 fcfd 	bl	800b7a4 <__pow5mult>
 800adaa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adac:	4604      	mov	r4, r0
 800adae:	2b01      	cmp	r3, #1
 800adb0:	dd7b      	ble.n	800aeaa <_dtoa_r+0x8c2>
 800adb2:	f04f 0800 	mov.w	r8, #0
 800adb6:	6923      	ldr	r3, [r4, #16]
 800adb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800adbc:	6918      	ldr	r0, [r3, #16]
 800adbe:	f000 fbe5 	bl	800b58c <__hi0bits>
 800adc2:	f1c0 0020 	rsb	r0, r0, #32
 800adc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc8:	4418      	add	r0, r3
 800adca:	f010 001f 	ands.w	r0, r0, #31
 800adce:	f000 8092 	beq.w	800aef6 <_dtoa_r+0x90e>
 800add2:	f1c0 0320 	rsb	r3, r0, #32
 800add6:	2b04      	cmp	r3, #4
 800add8:	f340 8085 	ble.w	800aee6 <_dtoa_r+0x8fe>
 800addc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adde:	f1c0 001c 	rsb	r0, r0, #28
 800ade2:	4403      	add	r3, r0
 800ade4:	4481      	add	r9, r0
 800ade6:	4407      	add	r7, r0
 800ade8:	9309      	str	r3, [sp, #36]	; 0x24
 800adea:	f1b9 0f00 	cmp.w	r9, #0
 800adee:	dd05      	ble.n	800adfc <_dtoa_r+0x814>
 800adf0:	4651      	mov	r1, sl
 800adf2:	464a      	mov	r2, r9
 800adf4:	4628      	mov	r0, r5
 800adf6:	f000 fd2f 	bl	800b858 <__lshift>
 800adfa:	4682      	mov	sl, r0
 800adfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	dd05      	ble.n	800ae0e <_dtoa_r+0x826>
 800ae02:	4621      	mov	r1, r4
 800ae04:	461a      	mov	r2, r3
 800ae06:	4628      	mov	r0, r5
 800ae08:	f000 fd26 	bl	800b858 <__lshift>
 800ae0c:	4604      	mov	r4, r0
 800ae0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d072      	beq.n	800aefa <_dtoa_r+0x912>
 800ae14:	4621      	mov	r1, r4
 800ae16:	4650      	mov	r0, sl
 800ae18:	f000 fd8a 	bl	800b930 <__mcmp>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	da6c      	bge.n	800aefa <_dtoa_r+0x912>
 800ae20:	2300      	movs	r3, #0
 800ae22:	4651      	mov	r1, sl
 800ae24:	220a      	movs	r2, #10
 800ae26:	4628      	mov	r0, r5
 800ae28:	f000 fb20 	bl	800b46c <__multadd>
 800ae2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae2e:	4682      	mov	sl, r0
 800ae30:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f000 81ac 	beq.w	800b192 <_dtoa_r+0xbaa>
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	4631      	mov	r1, r6
 800ae3e:	220a      	movs	r2, #10
 800ae40:	4628      	mov	r0, r5
 800ae42:	f000 fb13 	bl	800b46c <__multadd>
 800ae46:	9b06      	ldr	r3, [sp, #24]
 800ae48:	4606      	mov	r6, r0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	f300 8093 	bgt.w	800af76 <_dtoa_r+0x98e>
 800ae50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae52:	2b02      	cmp	r3, #2
 800ae54:	dc59      	bgt.n	800af0a <_dtoa_r+0x922>
 800ae56:	e08e      	b.n	800af76 <_dtoa_r+0x98e>
 800ae58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ae5a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ae5e:	e75d      	b.n	800ad1c <_dtoa_r+0x734>
 800ae60:	9b08      	ldr	r3, [sp, #32]
 800ae62:	1e5c      	subs	r4, r3, #1
 800ae64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae66:	42a3      	cmp	r3, r4
 800ae68:	bfbf      	itttt	lt
 800ae6a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ae6c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800ae6e:	1ae3      	sublt	r3, r4, r3
 800ae70:	18d2      	addlt	r2, r2, r3
 800ae72:	bfa8      	it	ge
 800ae74:	1b1c      	subge	r4, r3, r4
 800ae76:	9b08      	ldr	r3, [sp, #32]
 800ae78:	bfbe      	ittt	lt
 800ae7a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800ae7c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800ae7e:	2400      	movlt	r4, #0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	bfb5      	itete	lt
 800ae84:	eba9 0703 	sublt.w	r7, r9, r3
 800ae88:	464f      	movge	r7, r9
 800ae8a:	2300      	movlt	r3, #0
 800ae8c:	9b08      	ldrge	r3, [sp, #32]
 800ae8e:	e747      	b.n	800ad20 <_dtoa_r+0x738>
 800ae90:	464f      	mov	r7, r9
 800ae92:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ae94:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ae96:	e74c      	b.n	800ad32 <_dtoa_r+0x74a>
 800ae98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae9a:	e773      	b.n	800ad84 <_dtoa_r+0x79c>
 800ae9c:	3fe00000 	.word	0x3fe00000
 800aea0:	40240000 	.word	0x40240000
 800aea4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	dc18      	bgt.n	800aedc <_dtoa_r+0x8f4>
 800aeaa:	9b04      	ldr	r3, [sp, #16]
 800aeac:	b9b3      	cbnz	r3, 800aedc <_dtoa_r+0x8f4>
 800aeae:	9b05      	ldr	r3, [sp, #20]
 800aeb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeb4:	b993      	cbnz	r3, 800aedc <_dtoa_r+0x8f4>
 800aeb6:	9b05      	ldr	r3, [sp, #20]
 800aeb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aebc:	0d1b      	lsrs	r3, r3, #20
 800aebe:	051b      	lsls	r3, r3, #20
 800aec0:	b17b      	cbz	r3, 800aee2 <_dtoa_r+0x8fa>
 800aec2:	f04f 0801 	mov.w	r8, #1
 800aec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aec8:	f109 0901 	add.w	r9, r9, #1
 800aecc:	3301      	adds	r3, #1
 800aece:	9309      	str	r3, [sp, #36]	; 0x24
 800aed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f47f af6f 	bne.w	800adb6 <_dtoa_r+0x7ce>
 800aed8:	2001      	movs	r0, #1
 800aeda:	e774      	b.n	800adc6 <_dtoa_r+0x7de>
 800aedc:	f04f 0800 	mov.w	r8, #0
 800aee0:	e7f6      	b.n	800aed0 <_dtoa_r+0x8e8>
 800aee2:	4698      	mov	r8, r3
 800aee4:	e7f4      	b.n	800aed0 <_dtoa_r+0x8e8>
 800aee6:	d080      	beq.n	800adea <_dtoa_r+0x802>
 800aee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aeea:	331c      	adds	r3, #28
 800aeec:	441a      	add	r2, r3
 800aeee:	4499      	add	r9, r3
 800aef0:	441f      	add	r7, r3
 800aef2:	9209      	str	r2, [sp, #36]	; 0x24
 800aef4:	e779      	b.n	800adea <_dtoa_r+0x802>
 800aef6:	4603      	mov	r3, r0
 800aef8:	e7f6      	b.n	800aee8 <_dtoa_r+0x900>
 800aefa:	9b08      	ldr	r3, [sp, #32]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	dc34      	bgt.n	800af6a <_dtoa_r+0x982>
 800af00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af02:	2b02      	cmp	r3, #2
 800af04:	dd31      	ble.n	800af6a <_dtoa_r+0x982>
 800af06:	9b08      	ldr	r3, [sp, #32]
 800af08:	9306      	str	r3, [sp, #24]
 800af0a:	9b06      	ldr	r3, [sp, #24]
 800af0c:	b963      	cbnz	r3, 800af28 <_dtoa_r+0x940>
 800af0e:	4621      	mov	r1, r4
 800af10:	2205      	movs	r2, #5
 800af12:	4628      	mov	r0, r5
 800af14:	f000 faaa 	bl	800b46c <__multadd>
 800af18:	4601      	mov	r1, r0
 800af1a:	4604      	mov	r4, r0
 800af1c:	4650      	mov	r0, sl
 800af1e:	f000 fd07 	bl	800b930 <__mcmp>
 800af22:	2800      	cmp	r0, #0
 800af24:	f73f adbf 	bgt.w	800aaa6 <_dtoa_r+0x4be>
 800af28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800af2a:	9f03      	ldr	r7, [sp, #12]
 800af2c:	ea6f 0b03 	mvn.w	fp, r3
 800af30:	f04f 0800 	mov.w	r8, #0
 800af34:	4621      	mov	r1, r4
 800af36:	4628      	mov	r0, r5
 800af38:	f000 fa76 	bl	800b428 <_Bfree>
 800af3c:	2e00      	cmp	r6, #0
 800af3e:	f43f aead 	beq.w	800ac9c <_dtoa_r+0x6b4>
 800af42:	f1b8 0f00 	cmp.w	r8, #0
 800af46:	d005      	beq.n	800af54 <_dtoa_r+0x96c>
 800af48:	45b0      	cmp	r8, r6
 800af4a:	d003      	beq.n	800af54 <_dtoa_r+0x96c>
 800af4c:	4641      	mov	r1, r8
 800af4e:	4628      	mov	r0, r5
 800af50:	f000 fa6a 	bl	800b428 <_Bfree>
 800af54:	4631      	mov	r1, r6
 800af56:	4628      	mov	r0, r5
 800af58:	f000 fa66 	bl	800b428 <_Bfree>
 800af5c:	e69e      	b.n	800ac9c <_dtoa_r+0x6b4>
 800af5e:	2400      	movs	r4, #0
 800af60:	4626      	mov	r6, r4
 800af62:	e7e1      	b.n	800af28 <_dtoa_r+0x940>
 800af64:	46c3      	mov	fp, r8
 800af66:	4626      	mov	r6, r4
 800af68:	e59d      	b.n	800aaa6 <_dtoa_r+0x4be>
 800af6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f000 80c8 	beq.w	800b102 <_dtoa_r+0xb1a>
 800af72:	9b08      	ldr	r3, [sp, #32]
 800af74:	9306      	str	r3, [sp, #24]
 800af76:	2f00      	cmp	r7, #0
 800af78:	dd05      	ble.n	800af86 <_dtoa_r+0x99e>
 800af7a:	4631      	mov	r1, r6
 800af7c:	463a      	mov	r2, r7
 800af7e:	4628      	mov	r0, r5
 800af80:	f000 fc6a 	bl	800b858 <__lshift>
 800af84:	4606      	mov	r6, r0
 800af86:	f1b8 0f00 	cmp.w	r8, #0
 800af8a:	d05b      	beq.n	800b044 <_dtoa_r+0xa5c>
 800af8c:	4628      	mov	r0, r5
 800af8e:	6871      	ldr	r1, [r6, #4]
 800af90:	f000 fa0a 	bl	800b3a8 <_Balloc>
 800af94:	4607      	mov	r7, r0
 800af96:	b928      	cbnz	r0, 800afa4 <_dtoa_r+0x9bc>
 800af98:	4602      	mov	r2, r0
 800af9a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800af9e:	4b81      	ldr	r3, [pc, #516]	; (800b1a4 <_dtoa_r+0xbbc>)
 800afa0:	f7ff bb36 	b.w	800a610 <_dtoa_r+0x28>
 800afa4:	6932      	ldr	r2, [r6, #16]
 800afa6:	f106 010c 	add.w	r1, r6, #12
 800afaa:	3202      	adds	r2, #2
 800afac:	0092      	lsls	r2, r2, #2
 800afae:	300c      	adds	r0, #12
 800afb0:	f7ff fa5f 	bl	800a472 <memcpy>
 800afb4:	2201      	movs	r2, #1
 800afb6:	4639      	mov	r1, r7
 800afb8:	4628      	mov	r0, r5
 800afba:	f000 fc4d 	bl	800b858 <__lshift>
 800afbe:	46b0      	mov	r8, r6
 800afc0:	4606      	mov	r6, r0
 800afc2:	9b03      	ldr	r3, [sp, #12]
 800afc4:	9a03      	ldr	r2, [sp, #12]
 800afc6:	3301      	adds	r3, #1
 800afc8:	9308      	str	r3, [sp, #32]
 800afca:	9b06      	ldr	r3, [sp, #24]
 800afcc:	4413      	add	r3, r2
 800afce:	930b      	str	r3, [sp, #44]	; 0x2c
 800afd0:	9b04      	ldr	r3, [sp, #16]
 800afd2:	f003 0301 	and.w	r3, r3, #1
 800afd6:	930a      	str	r3, [sp, #40]	; 0x28
 800afd8:	9b08      	ldr	r3, [sp, #32]
 800afda:	4621      	mov	r1, r4
 800afdc:	3b01      	subs	r3, #1
 800afde:	4650      	mov	r0, sl
 800afe0:	9304      	str	r3, [sp, #16]
 800afe2:	f7ff fa77 	bl	800a4d4 <quorem>
 800afe6:	4641      	mov	r1, r8
 800afe8:	9006      	str	r0, [sp, #24]
 800afea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800afee:	4650      	mov	r0, sl
 800aff0:	f000 fc9e 	bl	800b930 <__mcmp>
 800aff4:	4632      	mov	r2, r6
 800aff6:	9009      	str	r0, [sp, #36]	; 0x24
 800aff8:	4621      	mov	r1, r4
 800affa:	4628      	mov	r0, r5
 800affc:	f000 fcb4 	bl	800b968 <__mdiff>
 800b000:	68c2      	ldr	r2, [r0, #12]
 800b002:	4607      	mov	r7, r0
 800b004:	bb02      	cbnz	r2, 800b048 <_dtoa_r+0xa60>
 800b006:	4601      	mov	r1, r0
 800b008:	4650      	mov	r0, sl
 800b00a:	f000 fc91 	bl	800b930 <__mcmp>
 800b00e:	4602      	mov	r2, r0
 800b010:	4639      	mov	r1, r7
 800b012:	4628      	mov	r0, r5
 800b014:	920c      	str	r2, [sp, #48]	; 0x30
 800b016:	f000 fa07 	bl	800b428 <_Bfree>
 800b01a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b01c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b01e:	9f08      	ldr	r7, [sp, #32]
 800b020:	ea43 0102 	orr.w	r1, r3, r2
 800b024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b026:	4319      	orrs	r1, r3
 800b028:	d110      	bne.n	800b04c <_dtoa_r+0xa64>
 800b02a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b02e:	d029      	beq.n	800b084 <_dtoa_r+0xa9c>
 800b030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b032:	2b00      	cmp	r3, #0
 800b034:	dd02      	ble.n	800b03c <_dtoa_r+0xa54>
 800b036:	9b06      	ldr	r3, [sp, #24]
 800b038:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b03c:	9b04      	ldr	r3, [sp, #16]
 800b03e:	f883 9000 	strb.w	r9, [r3]
 800b042:	e777      	b.n	800af34 <_dtoa_r+0x94c>
 800b044:	4630      	mov	r0, r6
 800b046:	e7ba      	b.n	800afbe <_dtoa_r+0x9d6>
 800b048:	2201      	movs	r2, #1
 800b04a:	e7e1      	b.n	800b010 <_dtoa_r+0xa28>
 800b04c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b04e:	2b00      	cmp	r3, #0
 800b050:	db04      	blt.n	800b05c <_dtoa_r+0xa74>
 800b052:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b054:	430b      	orrs	r3, r1
 800b056:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b058:	430b      	orrs	r3, r1
 800b05a:	d120      	bne.n	800b09e <_dtoa_r+0xab6>
 800b05c:	2a00      	cmp	r2, #0
 800b05e:	dded      	ble.n	800b03c <_dtoa_r+0xa54>
 800b060:	4651      	mov	r1, sl
 800b062:	2201      	movs	r2, #1
 800b064:	4628      	mov	r0, r5
 800b066:	f000 fbf7 	bl	800b858 <__lshift>
 800b06a:	4621      	mov	r1, r4
 800b06c:	4682      	mov	sl, r0
 800b06e:	f000 fc5f 	bl	800b930 <__mcmp>
 800b072:	2800      	cmp	r0, #0
 800b074:	dc03      	bgt.n	800b07e <_dtoa_r+0xa96>
 800b076:	d1e1      	bne.n	800b03c <_dtoa_r+0xa54>
 800b078:	f019 0f01 	tst.w	r9, #1
 800b07c:	d0de      	beq.n	800b03c <_dtoa_r+0xa54>
 800b07e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b082:	d1d8      	bne.n	800b036 <_dtoa_r+0xa4e>
 800b084:	2339      	movs	r3, #57	; 0x39
 800b086:	9a04      	ldr	r2, [sp, #16]
 800b088:	7013      	strb	r3, [r2, #0]
 800b08a:	463b      	mov	r3, r7
 800b08c:	461f      	mov	r7, r3
 800b08e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b092:	3b01      	subs	r3, #1
 800b094:	2a39      	cmp	r2, #57	; 0x39
 800b096:	d06b      	beq.n	800b170 <_dtoa_r+0xb88>
 800b098:	3201      	adds	r2, #1
 800b09a:	701a      	strb	r2, [r3, #0]
 800b09c:	e74a      	b.n	800af34 <_dtoa_r+0x94c>
 800b09e:	2a00      	cmp	r2, #0
 800b0a0:	dd07      	ble.n	800b0b2 <_dtoa_r+0xaca>
 800b0a2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b0a6:	d0ed      	beq.n	800b084 <_dtoa_r+0xa9c>
 800b0a8:	9a04      	ldr	r2, [sp, #16]
 800b0aa:	f109 0301 	add.w	r3, r9, #1
 800b0ae:	7013      	strb	r3, [r2, #0]
 800b0b0:	e740      	b.n	800af34 <_dtoa_r+0x94c>
 800b0b2:	9b08      	ldr	r3, [sp, #32]
 800b0b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0b6:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d042      	beq.n	800b144 <_dtoa_r+0xb5c>
 800b0be:	4651      	mov	r1, sl
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	220a      	movs	r2, #10
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	f000 f9d1 	bl	800b46c <__multadd>
 800b0ca:	45b0      	cmp	r8, r6
 800b0cc:	4682      	mov	sl, r0
 800b0ce:	f04f 0300 	mov.w	r3, #0
 800b0d2:	f04f 020a 	mov.w	r2, #10
 800b0d6:	4641      	mov	r1, r8
 800b0d8:	4628      	mov	r0, r5
 800b0da:	d107      	bne.n	800b0ec <_dtoa_r+0xb04>
 800b0dc:	f000 f9c6 	bl	800b46c <__multadd>
 800b0e0:	4680      	mov	r8, r0
 800b0e2:	4606      	mov	r6, r0
 800b0e4:	9b08      	ldr	r3, [sp, #32]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	9308      	str	r3, [sp, #32]
 800b0ea:	e775      	b.n	800afd8 <_dtoa_r+0x9f0>
 800b0ec:	f000 f9be 	bl	800b46c <__multadd>
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	4680      	mov	r8, r0
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	220a      	movs	r2, #10
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	f000 f9b7 	bl	800b46c <__multadd>
 800b0fe:	4606      	mov	r6, r0
 800b100:	e7f0      	b.n	800b0e4 <_dtoa_r+0xafc>
 800b102:	9b08      	ldr	r3, [sp, #32]
 800b104:	9306      	str	r3, [sp, #24]
 800b106:	9f03      	ldr	r7, [sp, #12]
 800b108:	4621      	mov	r1, r4
 800b10a:	4650      	mov	r0, sl
 800b10c:	f7ff f9e2 	bl	800a4d4 <quorem>
 800b110:	9b03      	ldr	r3, [sp, #12]
 800b112:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b116:	f807 9b01 	strb.w	r9, [r7], #1
 800b11a:	1afa      	subs	r2, r7, r3
 800b11c:	9b06      	ldr	r3, [sp, #24]
 800b11e:	4293      	cmp	r3, r2
 800b120:	dd07      	ble.n	800b132 <_dtoa_r+0xb4a>
 800b122:	4651      	mov	r1, sl
 800b124:	2300      	movs	r3, #0
 800b126:	220a      	movs	r2, #10
 800b128:	4628      	mov	r0, r5
 800b12a:	f000 f99f 	bl	800b46c <__multadd>
 800b12e:	4682      	mov	sl, r0
 800b130:	e7ea      	b.n	800b108 <_dtoa_r+0xb20>
 800b132:	9b06      	ldr	r3, [sp, #24]
 800b134:	f04f 0800 	mov.w	r8, #0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	bfcc      	ite	gt
 800b13c:	461f      	movgt	r7, r3
 800b13e:	2701      	movle	r7, #1
 800b140:	9b03      	ldr	r3, [sp, #12]
 800b142:	441f      	add	r7, r3
 800b144:	4651      	mov	r1, sl
 800b146:	2201      	movs	r2, #1
 800b148:	4628      	mov	r0, r5
 800b14a:	f000 fb85 	bl	800b858 <__lshift>
 800b14e:	4621      	mov	r1, r4
 800b150:	4682      	mov	sl, r0
 800b152:	f000 fbed 	bl	800b930 <__mcmp>
 800b156:	2800      	cmp	r0, #0
 800b158:	dc97      	bgt.n	800b08a <_dtoa_r+0xaa2>
 800b15a:	d102      	bne.n	800b162 <_dtoa_r+0xb7a>
 800b15c:	f019 0f01 	tst.w	r9, #1
 800b160:	d193      	bne.n	800b08a <_dtoa_r+0xaa2>
 800b162:	463b      	mov	r3, r7
 800b164:	461f      	mov	r7, r3
 800b166:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b16a:	2a30      	cmp	r2, #48	; 0x30
 800b16c:	d0fa      	beq.n	800b164 <_dtoa_r+0xb7c>
 800b16e:	e6e1      	b.n	800af34 <_dtoa_r+0x94c>
 800b170:	9a03      	ldr	r2, [sp, #12]
 800b172:	429a      	cmp	r2, r3
 800b174:	d18a      	bne.n	800b08c <_dtoa_r+0xaa4>
 800b176:	2331      	movs	r3, #49	; 0x31
 800b178:	f10b 0b01 	add.w	fp, fp, #1
 800b17c:	e797      	b.n	800b0ae <_dtoa_r+0xac6>
 800b17e:	4b0a      	ldr	r3, [pc, #40]	; (800b1a8 <_dtoa_r+0xbc0>)
 800b180:	f7ff ba9f 	b.w	800a6c2 <_dtoa_r+0xda>
 800b184:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b186:	2b00      	cmp	r3, #0
 800b188:	f47f aa77 	bne.w	800a67a <_dtoa_r+0x92>
 800b18c:	4b07      	ldr	r3, [pc, #28]	; (800b1ac <_dtoa_r+0xbc4>)
 800b18e:	f7ff ba98 	b.w	800a6c2 <_dtoa_r+0xda>
 800b192:	9b06      	ldr	r3, [sp, #24]
 800b194:	2b00      	cmp	r3, #0
 800b196:	dcb6      	bgt.n	800b106 <_dtoa_r+0xb1e>
 800b198:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	f73f aeb5 	bgt.w	800af0a <_dtoa_r+0x922>
 800b1a0:	e7b1      	b.n	800b106 <_dtoa_r+0xb1e>
 800b1a2:	bf00      	nop
 800b1a4:	0800f021 	.word	0x0800f021
 800b1a8:	0800f308 	.word	0x0800f308
 800b1ac:	0800efa5 	.word	0x0800efa5

0800b1b0 <_free_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4605      	mov	r5, r0
 800b1b4:	2900      	cmp	r1, #0
 800b1b6:	d040      	beq.n	800b23a <_free_r+0x8a>
 800b1b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1bc:	1f0c      	subs	r4, r1, #4
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	bfb8      	it	lt
 800b1c2:	18e4      	addlt	r4, r4, r3
 800b1c4:	f000 f8e4 	bl	800b390 <__malloc_lock>
 800b1c8:	4a1c      	ldr	r2, [pc, #112]	; (800b23c <_free_r+0x8c>)
 800b1ca:	6813      	ldr	r3, [r2, #0]
 800b1cc:	b933      	cbnz	r3, 800b1dc <_free_r+0x2c>
 800b1ce:	6063      	str	r3, [r4, #4]
 800b1d0:	6014      	str	r4, [r2, #0]
 800b1d2:	4628      	mov	r0, r5
 800b1d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1d8:	f000 b8e0 	b.w	800b39c <__malloc_unlock>
 800b1dc:	42a3      	cmp	r3, r4
 800b1de:	d908      	bls.n	800b1f2 <_free_r+0x42>
 800b1e0:	6820      	ldr	r0, [r4, #0]
 800b1e2:	1821      	adds	r1, r4, r0
 800b1e4:	428b      	cmp	r3, r1
 800b1e6:	bf01      	itttt	eq
 800b1e8:	6819      	ldreq	r1, [r3, #0]
 800b1ea:	685b      	ldreq	r3, [r3, #4]
 800b1ec:	1809      	addeq	r1, r1, r0
 800b1ee:	6021      	streq	r1, [r4, #0]
 800b1f0:	e7ed      	b.n	800b1ce <_free_r+0x1e>
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	b10b      	cbz	r3, 800b1fc <_free_r+0x4c>
 800b1f8:	42a3      	cmp	r3, r4
 800b1fa:	d9fa      	bls.n	800b1f2 <_free_r+0x42>
 800b1fc:	6811      	ldr	r1, [r2, #0]
 800b1fe:	1850      	adds	r0, r2, r1
 800b200:	42a0      	cmp	r0, r4
 800b202:	d10b      	bne.n	800b21c <_free_r+0x6c>
 800b204:	6820      	ldr	r0, [r4, #0]
 800b206:	4401      	add	r1, r0
 800b208:	1850      	adds	r0, r2, r1
 800b20a:	4283      	cmp	r3, r0
 800b20c:	6011      	str	r1, [r2, #0]
 800b20e:	d1e0      	bne.n	800b1d2 <_free_r+0x22>
 800b210:	6818      	ldr	r0, [r3, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	4408      	add	r0, r1
 800b216:	6010      	str	r0, [r2, #0]
 800b218:	6053      	str	r3, [r2, #4]
 800b21a:	e7da      	b.n	800b1d2 <_free_r+0x22>
 800b21c:	d902      	bls.n	800b224 <_free_r+0x74>
 800b21e:	230c      	movs	r3, #12
 800b220:	602b      	str	r3, [r5, #0]
 800b222:	e7d6      	b.n	800b1d2 <_free_r+0x22>
 800b224:	6820      	ldr	r0, [r4, #0]
 800b226:	1821      	adds	r1, r4, r0
 800b228:	428b      	cmp	r3, r1
 800b22a:	bf01      	itttt	eq
 800b22c:	6819      	ldreq	r1, [r3, #0]
 800b22e:	685b      	ldreq	r3, [r3, #4]
 800b230:	1809      	addeq	r1, r1, r0
 800b232:	6021      	streq	r1, [r4, #0]
 800b234:	6063      	str	r3, [r4, #4]
 800b236:	6054      	str	r4, [r2, #4]
 800b238:	e7cb      	b.n	800b1d2 <_free_r+0x22>
 800b23a:	bd38      	pop	{r3, r4, r5, pc}
 800b23c:	200015b4 	.word	0x200015b4

0800b240 <malloc>:
 800b240:	4b02      	ldr	r3, [pc, #8]	; (800b24c <malloc+0xc>)
 800b242:	4601      	mov	r1, r0
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	f000 b823 	b.w	800b290 <_malloc_r>
 800b24a:	bf00      	nop
 800b24c:	20000310 	.word	0x20000310

0800b250 <sbrk_aligned>:
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	4e0e      	ldr	r6, [pc, #56]	; (800b28c <sbrk_aligned+0x3c>)
 800b254:	460c      	mov	r4, r1
 800b256:	6831      	ldr	r1, [r6, #0]
 800b258:	4605      	mov	r5, r0
 800b25a:	b911      	cbnz	r1, 800b262 <sbrk_aligned+0x12>
 800b25c:	f002 fba6 	bl	800d9ac <_sbrk_r>
 800b260:	6030      	str	r0, [r6, #0]
 800b262:	4621      	mov	r1, r4
 800b264:	4628      	mov	r0, r5
 800b266:	f002 fba1 	bl	800d9ac <_sbrk_r>
 800b26a:	1c43      	adds	r3, r0, #1
 800b26c:	d00a      	beq.n	800b284 <sbrk_aligned+0x34>
 800b26e:	1cc4      	adds	r4, r0, #3
 800b270:	f024 0403 	bic.w	r4, r4, #3
 800b274:	42a0      	cmp	r0, r4
 800b276:	d007      	beq.n	800b288 <sbrk_aligned+0x38>
 800b278:	1a21      	subs	r1, r4, r0
 800b27a:	4628      	mov	r0, r5
 800b27c:	f002 fb96 	bl	800d9ac <_sbrk_r>
 800b280:	3001      	adds	r0, #1
 800b282:	d101      	bne.n	800b288 <sbrk_aligned+0x38>
 800b284:	f04f 34ff 	mov.w	r4, #4294967295
 800b288:	4620      	mov	r0, r4
 800b28a:	bd70      	pop	{r4, r5, r6, pc}
 800b28c:	200015b8 	.word	0x200015b8

0800b290 <_malloc_r>:
 800b290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b294:	1ccd      	adds	r5, r1, #3
 800b296:	f025 0503 	bic.w	r5, r5, #3
 800b29a:	3508      	adds	r5, #8
 800b29c:	2d0c      	cmp	r5, #12
 800b29e:	bf38      	it	cc
 800b2a0:	250c      	movcc	r5, #12
 800b2a2:	2d00      	cmp	r5, #0
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	db01      	blt.n	800b2ac <_malloc_r+0x1c>
 800b2a8:	42a9      	cmp	r1, r5
 800b2aa:	d905      	bls.n	800b2b8 <_malloc_r+0x28>
 800b2ac:	230c      	movs	r3, #12
 800b2ae:	2600      	movs	r6, #0
 800b2b0:	603b      	str	r3, [r7, #0]
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b38c <_malloc_r+0xfc>
 800b2bc:	f000 f868 	bl	800b390 <__malloc_lock>
 800b2c0:	f8d8 3000 	ldr.w	r3, [r8]
 800b2c4:	461c      	mov	r4, r3
 800b2c6:	bb5c      	cbnz	r4, 800b320 <_malloc_r+0x90>
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	f7ff ffc0 	bl	800b250 <sbrk_aligned>
 800b2d0:	1c43      	adds	r3, r0, #1
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	d155      	bne.n	800b382 <_malloc_r+0xf2>
 800b2d6:	f8d8 4000 	ldr.w	r4, [r8]
 800b2da:	4626      	mov	r6, r4
 800b2dc:	2e00      	cmp	r6, #0
 800b2de:	d145      	bne.n	800b36c <_malloc_r+0xdc>
 800b2e0:	2c00      	cmp	r4, #0
 800b2e2:	d048      	beq.n	800b376 <_malloc_r+0xe6>
 800b2e4:	6823      	ldr	r3, [r4, #0]
 800b2e6:	4631      	mov	r1, r6
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	eb04 0903 	add.w	r9, r4, r3
 800b2ee:	f002 fb5d 	bl	800d9ac <_sbrk_r>
 800b2f2:	4581      	cmp	r9, r0
 800b2f4:	d13f      	bne.n	800b376 <_malloc_r+0xe6>
 800b2f6:	6821      	ldr	r1, [r4, #0]
 800b2f8:	4638      	mov	r0, r7
 800b2fa:	1a6d      	subs	r5, r5, r1
 800b2fc:	4629      	mov	r1, r5
 800b2fe:	f7ff ffa7 	bl	800b250 <sbrk_aligned>
 800b302:	3001      	adds	r0, #1
 800b304:	d037      	beq.n	800b376 <_malloc_r+0xe6>
 800b306:	6823      	ldr	r3, [r4, #0]
 800b308:	442b      	add	r3, r5
 800b30a:	6023      	str	r3, [r4, #0]
 800b30c:	f8d8 3000 	ldr.w	r3, [r8]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d038      	beq.n	800b386 <_malloc_r+0xf6>
 800b314:	685a      	ldr	r2, [r3, #4]
 800b316:	42a2      	cmp	r2, r4
 800b318:	d12b      	bne.n	800b372 <_malloc_r+0xe2>
 800b31a:	2200      	movs	r2, #0
 800b31c:	605a      	str	r2, [r3, #4]
 800b31e:	e00f      	b.n	800b340 <_malloc_r+0xb0>
 800b320:	6822      	ldr	r2, [r4, #0]
 800b322:	1b52      	subs	r2, r2, r5
 800b324:	d41f      	bmi.n	800b366 <_malloc_r+0xd6>
 800b326:	2a0b      	cmp	r2, #11
 800b328:	d917      	bls.n	800b35a <_malloc_r+0xca>
 800b32a:	1961      	adds	r1, r4, r5
 800b32c:	42a3      	cmp	r3, r4
 800b32e:	6025      	str	r5, [r4, #0]
 800b330:	bf18      	it	ne
 800b332:	6059      	strne	r1, [r3, #4]
 800b334:	6863      	ldr	r3, [r4, #4]
 800b336:	bf08      	it	eq
 800b338:	f8c8 1000 	streq.w	r1, [r8]
 800b33c:	5162      	str	r2, [r4, r5]
 800b33e:	604b      	str	r3, [r1, #4]
 800b340:	4638      	mov	r0, r7
 800b342:	f104 060b 	add.w	r6, r4, #11
 800b346:	f000 f829 	bl	800b39c <__malloc_unlock>
 800b34a:	f026 0607 	bic.w	r6, r6, #7
 800b34e:	1d23      	adds	r3, r4, #4
 800b350:	1af2      	subs	r2, r6, r3
 800b352:	d0ae      	beq.n	800b2b2 <_malloc_r+0x22>
 800b354:	1b9b      	subs	r3, r3, r6
 800b356:	50a3      	str	r3, [r4, r2]
 800b358:	e7ab      	b.n	800b2b2 <_malloc_r+0x22>
 800b35a:	42a3      	cmp	r3, r4
 800b35c:	6862      	ldr	r2, [r4, #4]
 800b35e:	d1dd      	bne.n	800b31c <_malloc_r+0x8c>
 800b360:	f8c8 2000 	str.w	r2, [r8]
 800b364:	e7ec      	b.n	800b340 <_malloc_r+0xb0>
 800b366:	4623      	mov	r3, r4
 800b368:	6864      	ldr	r4, [r4, #4]
 800b36a:	e7ac      	b.n	800b2c6 <_malloc_r+0x36>
 800b36c:	4634      	mov	r4, r6
 800b36e:	6876      	ldr	r6, [r6, #4]
 800b370:	e7b4      	b.n	800b2dc <_malloc_r+0x4c>
 800b372:	4613      	mov	r3, r2
 800b374:	e7cc      	b.n	800b310 <_malloc_r+0x80>
 800b376:	230c      	movs	r3, #12
 800b378:	4638      	mov	r0, r7
 800b37a:	603b      	str	r3, [r7, #0]
 800b37c:	f000 f80e 	bl	800b39c <__malloc_unlock>
 800b380:	e797      	b.n	800b2b2 <_malloc_r+0x22>
 800b382:	6025      	str	r5, [r4, #0]
 800b384:	e7dc      	b.n	800b340 <_malloc_r+0xb0>
 800b386:	605b      	str	r3, [r3, #4]
 800b388:	deff      	udf	#255	; 0xff
 800b38a:	bf00      	nop
 800b38c:	200015b4 	.word	0x200015b4

0800b390 <__malloc_lock>:
 800b390:	4801      	ldr	r0, [pc, #4]	; (800b398 <__malloc_lock+0x8>)
 800b392:	f7ff b85e 	b.w	800a452 <__retarget_lock_acquire_recursive>
 800b396:	bf00      	nop
 800b398:	200015b0 	.word	0x200015b0

0800b39c <__malloc_unlock>:
 800b39c:	4801      	ldr	r0, [pc, #4]	; (800b3a4 <__malloc_unlock+0x8>)
 800b39e:	f7ff b859 	b.w	800a454 <__retarget_lock_release_recursive>
 800b3a2:	bf00      	nop
 800b3a4:	200015b0 	.word	0x200015b0

0800b3a8 <_Balloc>:
 800b3a8:	b570      	push	{r4, r5, r6, lr}
 800b3aa:	69c6      	ldr	r6, [r0, #28]
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	460d      	mov	r5, r1
 800b3b0:	b976      	cbnz	r6, 800b3d0 <_Balloc+0x28>
 800b3b2:	2010      	movs	r0, #16
 800b3b4:	f7ff ff44 	bl	800b240 <malloc>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	61e0      	str	r0, [r4, #28]
 800b3bc:	b920      	cbnz	r0, 800b3c8 <_Balloc+0x20>
 800b3be:	216b      	movs	r1, #107	; 0x6b
 800b3c0:	4b17      	ldr	r3, [pc, #92]	; (800b420 <_Balloc+0x78>)
 800b3c2:	4818      	ldr	r0, [pc, #96]	; (800b424 <_Balloc+0x7c>)
 800b3c4:	f7ff f868 	bl	800a498 <__assert_func>
 800b3c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3cc:	6006      	str	r6, [r0, #0]
 800b3ce:	60c6      	str	r6, [r0, #12]
 800b3d0:	69e6      	ldr	r6, [r4, #28]
 800b3d2:	68f3      	ldr	r3, [r6, #12]
 800b3d4:	b183      	cbz	r3, 800b3f8 <_Balloc+0x50>
 800b3d6:	69e3      	ldr	r3, [r4, #28]
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b3de:	b9b8      	cbnz	r0, 800b410 <_Balloc+0x68>
 800b3e0:	2101      	movs	r1, #1
 800b3e2:	fa01 f605 	lsl.w	r6, r1, r5
 800b3e6:	1d72      	adds	r2, r6, #5
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	0092      	lsls	r2, r2, #2
 800b3ec:	f002 fafb 	bl	800d9e6 <_calloc_r>
 800b3f0:	b160      	cbz	r0, 800b40c <_Balloc+0x64>
 800b3f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3f6:	e00e      	b.n	800b416 <_Balloc+0x6e>
 800b3f8:	2221      	movs	r2, #33	; 0x21
 800b3fa:	2104      	movs	r1, #4
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f002 faf2 	bl	800d9e6 <_calloc_r>
 800b402:	69e3      	ldr	r3, [r4, #28]
 800b404:	60f0      	str	r0, [r6, #12]
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1e4      	bne.n	800b3d6 <_Balloc+0x2e>
 800b40c:	2000      	movs	r0, #0
 800b40e:	bd70      	pop	{r4, r5, r6, pc}
 800b410:	6802      	ldr	r2, [r0, #0]
 800b412:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b416:	2300      	movs	r3, #0
 800b418:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b41c:	e7f7      	b.n	800b40e <_Balloc+0x66>
 800b41e:	bf00      	nop
 800b420:	0800efb2 	.word	0x0800efb2
 800b424:	0800f032 	.word	0x0800f032

0800b428 <_Bfree>:
 800b428:	b570      	push	{r4, r5, r6, lr}
 800b42a:	69c6      	ldr	r6, [r0, #28]
 800b42c:	4605      	mov	r5, r0
 800b42e:	460c      	mov	r4, r1
 800b430:	b976      	cbnz	r6, 800b450 <_Bfree+0x28>
 800b432:	2010      	movs	r0, #16
 800b434:	f7ff ff04 	bl	800b240 <malloc>
 800b438:	4602      	mov	r2, r0
 800b43a:	61e8      	str	r0, [r5, #28]
 800b43c:	b920      	cbnz	r0, 800b448 <_Bfree+0x20>
 800b43e:	218f      	movs	r1, #143	; 0x8f
 800b440:	4b08      	ldr	r3, [pc, #32]	; (800b464 <_Bfree+0x3c>)
 800b442:	4809      	ldr	r0, [pc, #36]	; (800b468 <_Bfree+0x40>)
 800b444:	f7ff f828 	bl	800a498 <__assert_func>
 800b448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b44c:	6006      	str	r6, [r0, #0]
 800b44e:	60c6      	str	r6, [r0, #12]
 800b450:	b13c      	cbz	r4, 800b462 <_Bfree+0x3a>
 800b452:	69eb      	ldr	r3, [r5, #28]
 800b454:	6862      	ldr	r2, [r4, #4]
 800b456:	68db      	ldr	r3, [r3, #12]
 800b458:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b45c:	6021      	str	r1, [r4, #0]
 800b45e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b462:	bd70      	pop	{r4, r5, r6, pc}
 800b464:	0800efb2 	.word	0x0800efb2
 800b468:	0800f032 	.word	0x0800f032

0800b46c <__multadd>:
 800b46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b470:	4607      	mov	r7, r0
 800b472:	460c      	mov	r4, r1
 800b474:	461e      	mov	r6, r3
 800b476:	2000      	movs	r0, #0
 800b478:	690d      	ldr	r5, [r1, #16]
 800b47a:	f101 0c14 	add.w	ip, r1, #20
 800b47e:	f8dc 3000 	ldr.w	r3, [ip]
 800b482:	3001      	adds	r0, #1
 800b484:	b299      	uxth	r1, r3
 800b486:	fb02 6101 	mla	r1, r2, r1, r6
 800b48a:	0c1e      	lsrs	r6, r3, #16
 800b48c:	0c0b      	lsrs	r3, r1, #16
 800b48e:	fb02 3306 	mla	r3, r2, r6, r3
 800b492:	b289      	uxth	r1, r1
 800b494:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b498:	4285      	cmp	r5, r0
 800b49a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b49e:	f84c 1b04 	str.w	r1, [ip], #4
 800b4a2:	dcec      	bgt.n	800b47e <__multadd+0x12>
 800b4a4:	b30e      	cbz	r6, 800b4ea <__multadd+0x7e>
 800b4a6:	68a3      	ldr	r3, [r4, #8]
 800b4a8:	42ab      	cmp	r3, r5
 800b4aa:	dc19      	bgt.n	800b4e0 <__multadd+0x74>
 800b4ac:	6861      	ldr	r1, [r4, #4]
 800b4ae:	4638      	mov	r0, r7
 800b4b0:	3101      	adds	r1, #1
 800b4b2:	f7ff ff79 	bl	800b3a8 <_Balloc>
 800b4b6:	4680      	mov	r8, r0
 800b4b8:	b928      	cbnz	r0, 800b4c6 <__multadd+0x5a>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	21ba      	movs	r1, #186	; 0xba
 800b4be:	4b0c      	ldr	r3, [pc, #48]	; (800b4f0 <__multadd+0x84>)
 800b4c0:	480c      	ldr	r0, [pc, #48]	; (800b4f4 <__multadd+0x88>)
 800b4c2:	f7fe ffe9 	bl	800a498 <__assert_func>
 800b4c6:	6922      	ldr	r2, [r4, #16]
 800b4c8:	f104 010c 	add.w	r1, r4, #12
 800b4cc:	3202      	adds	r2, #2
 800b4ce:	0092      	lsls	r2, r2, #2
 800b4d0:	300c      	adds	r0, #12
 800b4d2:	f7fe ffce 	bl	800a472 <memcpy>
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	4638      	mov	r0, r7
 800b4da:	f7ff ffa5 	bl	800b428 <_Bfree>
 800b4de:	4644      	mov	r4, r8
 800b4e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b4e4:	3501      	adds	r5, #1
 800b4e6:	615e      	str	r6, [r3, #20]
 800b4e8:	6125      	str	r5, [r4, #16]
 800b4ea:	4620      	mov	r0, r4
 800b4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4f0:	0800f021 	.word	0x0800f021
 800b4f4:	0800f032 	.word	0x0800f032

0800b4f8 <__s2b>:
 800b4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4fc:	4615      	mov	r5, r2
 800b4fe:	2209      	movs	r2, #9
 800b500:	461f      	mov	r7, r3
 800b502:	3308      	adds	r3, #8
 800b504:	460c      	mov	r4, r1
 800b506:	fb93 f3f2 	sdiv	r3, r3, r2
 800b50a:	4606      	mov	r6, r0
 800b50c:	2201      	movs	r2, #1
 800b50e:	2100      	movs	r1, #0
 800b510:	429a      	cmp	r2, r3
 800b512:	db09      	blt.n	800b528 <__s2b+0x30>
 800b514:	4630      	mov	r0, r6
 800b516:	f7ff ff47 	bl	800b3a8 <_Balloc>
 800b51a:	b940      	cbnz	r0, 800b52e <__s2b+0x36>
 800b51c:	4602      	mov	r2, r0
 800b51e:	21d3      	movs	r1, #211	; 0xd3
 800b520:	4b18      	ldr	r3, [pc, #96]	; (800b584 <__s2b+0x8c>)
 800b522:	4819      	ldr	r0, [pc, #100]	; (800b588 <__s2b+0x90>)
 800b524:	f7fe ffb8 	bl	800a498 <__assert_func>
 800b528:	0052      	lsls	r2, r2, #1
 800b52a:	3101      	adds	r1, #1
 800b52c:	e7f0      	b.n	800b510 <__s2b+0x18>
 800b52e:	9b08      	ldr	r3, [sp, #32]
 800b530:	2d09      	cmp	r5, #9
 800b532:	6143      	str	r3, [r0, #20]
 800b534:	f04f 0301 	mov.w	r3, #1
 800b538:	6103      	str	r3, [r0, #16]
 800b53a:	dd16      	ble.n	800b56a <__s2b+0x72>
 800b53c:	f104 0909 	add.w	r9, r4, #9
 800b540:	46c8      	mov	r8, r9
 800b542:	442c      	add	r4, r5
 800b544:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b548:	4601      	mov	r1, r0
 800b54a:	220a      	movs	r2, #10
 800b54c:	4630      	mov	r0, r6
 800b54e:	3b30      	subs	r3, #48	; 0x30
 800b550:	f7ff ff8c 	bl	800b46c <__multadd>
 800b554:	45a0      	cmp	r8, r4
 800b556:	d1f5      	bne.n	800b544 <__s2b+0x4c>
 800b558:	f1a5 0408 	sub.w	r4, r5, #8
 800b55c:	444c      	add	r4, r9
 800b55e:	1b2d      	subs	r5, r5, r4
 800b560:	1963      	adds	r3, r4, r5
 800b562:	42bb      	cmp	r3, r7
 800b564:	db04      	blt.n	800b570 <__s2b+0x78>
 800b566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b56a:	2509      	movs	r5, #9
 800b56c:	340a      	adds	r4, #10
 800b56e:	e7f6      	b.n	800b55e <__s2b+0x66>
 800b570:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b574:	4601      	mov	r1, r0
 800b576:	220a      	movs	r2, #10
 800b578:	4630      	mov	r0, r6
 800b57a:	3b30      	subs	r3, #48	; 0x30
 800b57c:	f7ff ff76 	bl	800b46c <__multadd>
 800b580:	e7ee      	b.n	800b560 <__s2b+0x68>
 800b582:	bf00      	nop
 800b584:	0800f021 	.word	0x0800f021
 800b588:	0800f032 	.word	0x0800f032

0800b58c <__hi0bits>:
 800b58c:	0c02      	lsrs	r2, r0, #16
 800b58e:	0412      	lsls	r2, r2, #16
 800b590:	4603      	mov	r3, r0
 800b592:	b9ca      	cbnz	r2, 800b5c8 <__hi0bits+0x3c>
 800b594:	0403      	lsls	r3, r0, #16
 800b596:	2010      	movs	r0, #16
 800b598:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b59c:	bf04      	itt	eq
 800b59e:	021b      	lsleq	r3, r3, #8
 800b5a0:	3008      	addeq	r0, #8
 800b5a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b5a6:	bf04      	itt	eq
 800b5a8:	011b      	lsleq	r3, r3, #4
 800b5aa:	3004      	addeq	r0, #4
 800b5ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b5b0:	bf04      	itt	eq
 800b5b2:	009b      	lsleq	r3, r3, #2
 800b5b4:	3002      	addeq	r0, #2
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	db05      	blt.n	800b5c6 <__hi0bits+0x3a>
 800b5ba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b5be:	f100 0001 	add.w	r0, r0, #1
 800b5c2:	bf08      	it	eq
 800b5c4:	2020      	moveq	r0, #32
 800b5c6:	4770      	bx	lr
 800b5c8:	2000      	movs	r0, #0
 800b5ca:	e7e5      	b.n	800b598 <__hi0bits+0xc>

0800b5cc <__lo0bits>:
 800b5cc:	6803      	ldr	r3, [r0, #0]
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	f013 0007 	ands.w	r0, r3, #7
 800b5d4:	d00b      	beq.n	800b5ee <__lo0bits+0x22>
 800b5d6:	07d9      	lsls	r1, r3, #31
 800b5d8:	d421      	bmi.n	800b61e <__lo0bits+0x52>
 800b5da:	0798      	lsls	r0, r3, #30
 800b5dc:	bf49      	itett	mi
 800b5de:	085b      	lsrmi	r3, r3, #1
 800b5e0:	089b      	lsrpl	r3, r3, #2
 800b5e2:	2001      	movmi	r0, #1
 800b5e4:	6013      	strmi	r3, [r2, #0]
 800b5e6:	bf5c      	itt	pl
 800b5e8:	2002      	movpl	r0, #2
 800b5ea:	6013      	strpl	r3, [r2, #0]
 800b5ec:	4770      	bx	lr
 800b5ee:	b299      	uxth	r1, r3
 800b5f0:	b909      	cbnz	r1, 800b5f6 <__lo0bits+0x2a>
 800b5f2:	2010      	movs	r0, #16
 800b5f4:	0c1b      	lsrs	r3, r3, #16
 800b5f6:	b2d9      	uxtb	r1, r3
 800b5f8:	b909      	cbnz	r1, 800b5fe <__lo0bits+0x32>
 800b5fa:	3008      	adds	r0, #8
 800b5fc:	0a1b      	lsrs	r3, r3, #8
 800b5fe:	0719      	lsls	r1, r3, #28
 800b600:	bf04      	itt	eq
 800b602:	091b      	lsreq	r3, r3, #4
 800b604:	3004      	addeq	r0, #4
 800b606:	0799      	lsls	r1, r3, #30
 800b608:	bf04      	itt	eq
 800b60a:	089b      	lsreq	r3, r3, #2
 800b60c:	3002      	addeq	r0, #2
 800b60e:	07d9      	lsls	r1, r3, #31
 800b610:	d403      	bmi.n	800b61a <__lo0bits+0x4e>
 800b612:	085b      	lsrs	r3, r3, #1
 800b614:	f100 0001 	add.w	r0, r0, #1
 800b618:	d003      	beq.n	800b622 <__lo0bits+0x56>
 800b61a:	6013      	str	r3, [r2, #0]
 800b61c:	4770      	bx	lr
 800b61e:	2000      	movs	r0, #0
 800b620:	4770      	bx	lr
 800b622:	2020      	movs	r0, #32
 800b624:	4770      	bx	lr
	...

0800b628 <__i2b>:
 800b628:	b510      	push	{r4, lr}
 800b62a:	460c      	mov	r4, r1
 800b62c:	2101      	movs	r1, #1
 800b62e:	f7ff febb 	bl	800b3a8 <_Balloc>
 800b632:	4602      	mov	r2, r0
 800b634:	b928      	cbnz	r0, 800b642 <__i2b+0x1a>
 800b636:	f240 1145 	movw	r1, #325	; 0x145
 800b63a:	4b04      	ldr	r3, [pc, #16]	; (800b64c <__i2b+0x24>)
 800b63c:	4804      	ldr	r0, [pc, #16]	; (800b650 <__i2b+0x28>)
 800b63e:	f7fe ff2b 	bl	800a498 <__assert_func>
 800b642:	2301      	movs	r3, #1
 800b644:	6144      	str	r4, [r0, #20]
 800b646:	6103      	str	r3, [r0, #16]
 800b648:	bd10      	pop	{r4, pc}
 800b64a:	bf00      	nop
 800b64c:	0800f021 	.word	0x0800f021
 800b650:	0800f032 	.word	0x0800f032

0800b654 <__multiply>:
 800b654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b658:	4691      	mov	r9, r2
 800b65a:	690a      	ldr	r2, [r1, #16]
 800b65c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b660:	460c      	mov	r4, r1
 800b662:	429a      	cmp	r2, r3
 800b664:	bfbe      	ittt	lt
 800b666:	460b      	movlt	r3, r1
 800b668:	464c      	movlt	r4, r9
 800b66a:	4699      	movlt	r9, r3
 800b66c:	6927      	ldr	r7, [r4, #16]
 800b66e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b672:	68a3      	ldr	r3, [r4, #8]
 800b674:	6861      	ldr	r1, [r4, #4]
 800b676:	eb07 060a 	add.w	r6, r7, sl
 800b67a:	42b3      	cmp	r3, r6
 800b67c:	b085      	sub	sp, #20
 800b67e:	bfb8      	it	lt
 800b680:	3101      	addlt	r1, #1
 800b682:	f7ff fe91 	bl	800b3a8 <_Balloc>
 800b686:	b930      	cbnz	r0, 800b696 <__multiply+0x42>
 800b688:	4602      	mov	r2, r0
 800b68a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b68e:	4b43      	ldr	r3, [pc, #268]	; (800b79c <__multiply+0x148>)
 800b690:	4843      	ldr	r0, [pc, #268]	; (800b7a0 <__multiply+0x14c>)
 800b692:	f7fe ff01 	bl	800a498 <__assert_func>
 800b696:	f100 0514 	add.w	r5, r0, #20
 800b69a:	462b      	mov	r3, r5
 800b69c:	2200      	movs	r2, #0
 800b69e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b6a2:	4543      	cmp	r3, r8
 800b6a4:	d321      	bcc.n	800b6ea <__multiply+0x96>
 800b6a6:	f104 0314 	add.w	r3, r4, #20
 800b6aa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b6ae:	f109 0314 	add.w	r3, r9, #20
 800b6b2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b6b6:	9202      	str	r2, [sp, #8]
 800b6b8:	1b3a      	subs	r2, r7, r4
 800b6ba:	3a15      	subs	r2, #21
 800b6bc:	f022 0203 	bic.w	r2, r2, #3
 800b6c0:	3204      	adds	r2, #4
 800b6c2:	f104 0115 	add.w	r1, r4, #21
 800b6c6:	428f      	cmp	r7, r1
 800b6c8:	bf38      	it	cc
 800b6ca:	2204      	movcc	r2, #4
 800b6cc:	9201      	str	r2, [sp, #4]
 800b6ce:	9a02      	ldr	r2, [sp, #8]
 800b6d0:	9303      	str	r3, [sp, #12]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d80c      	bhi.n	800b6f0 <__multiply+0x9c>
 800b6d6:	2e00      	cmp	r6, #0
 800b6d8:	dd03      	ble.n	800b6e2 <__multiply+0x8e>
 800b6da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d05a      	beq.n	800b798 <__multiply+0x144>
 800b6e2:	6106      	str	r6, [r0, #16]
 800b6e4:	b005      	add	sp, #20
 800b6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ea:	f843 2b04 	str.w	r2, [r3], #4
 800b6ee:	e7d8      	b.n	800b6a2 <__multiply+0x4e>
 800b6f0:	f8b3 a000 	ldrh.w	sl, [r3]
 800b6f4:	f1ba 0f00 	cmp.w	sl, #0
 800b6f8:	d023      	beq.n	800b742 <__multiply+0xee>
 800b6fa:	46a9      	mov	r9, r5
 800b6fc:	f04f 0c00 	mov.w	ip, #0
 800b700:	f104 0e14 	add.w	lr, r4, #20
 800b704:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b708:	f8d9 1000 	ldr.w	r1, [r9]
 800b70c:	fa1f fb82 	uxth.w	fp, r2
 800b710:	b289      	uxth	r1, r1
 800b712:	fb0a 110b 	mla	r1, sl, fp, r1
 800b716:	4461      	add	r1, ip
 800b718:	f8d9 c000 	ldr.w	ip, [r9]
 800b71c:	0c12      	lsrs	r2, r2, #16
 800b71e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b722:	fb0a c202 	mla	r2, sl, r2, ip
 800b726:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b72a:	b289      	uxth	r1, r1
 800b72c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b730:	4577      	cmp	r7, lr
 800b732:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b736:	f849 1b04 	str.w	r1, [r9], #4
 800b73a:	d8e3      	bhi.n	800b704 <__multiply+0xb0>
 800b73c:	9a01      	ldr	r2, [sp, #4]
 800b73e:	f845 c002 	str.w	ip, [r5, r2]
 800b742:	9a03      	ldr	r2, [sp, #12]
 800b744:	3304      	adds	r3, #4
 800b746:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b74a:	f1b9 0f00 	cmp.w	r9, #0
 800b74e:	d021      	beq.n	800b794 <__multiply+0x140>
 800b750:	46ae      	mov	lr, r5
 800b752:	f04f 0a00 	mov.w	sl, #0
 800b756:	6829      	ldr	r1, [r5, #0]
 800b758:	f104 0c14 	add.w	ip, r4, #20
 800b75c:	f8bc b000 	ldrh.w	fp, [ip]
 800b760:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b764:	b289      	uxth	r1, r1
 800b766:	fb09 220b 	mla	r2, r9, fp, r2
 800b76a:	4452      	add	r2, sl
 800b76c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b770:	f84e 1b04 	str.w	r1, [lr], #4
 800b774:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b778:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b77c:	f8be 1000 	ldrh.w	r1, [lr]
 800b780:	4567      	cmp	r7, ip
 800b782:	fb09 110a 	mla	r1, r9, sl, r1
 800b786:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b78a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b78e:	d8e5      	bhi.n	800b75c <__multiply+0x108>
 800b790:	9a01      	ldr	r2, [sp, #4]
 800b792:	50a9      	str	r1, [r5, r2]
 800b794:	3504      	adds	r5, #4
 800b796:	e79a      	b.n	800b6ce <__multiply+0x7a>
 800b798:	3e01      	subs	r6, #1
 800b79a:	e79c      	b.n	800b6d6 <__multiply+0x82>
 800b79c:	0800f021 	.word	0x0800f021
 800b7a0:	0800f032 	.word	0x0800f032

0800b7a4 <__pow5mult>:
 800b7a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7a8:	4615      	mov	r5, r2
 800b7aa:	f012 0203 	ands.w	r2, r2, #3
 800b7ae:	4606      	mov	r6, r0
 800b7b0:	460f      	mov	r7, r1
 800b7b2:	d007      	beq.n	800b7c4 <__pow5mult+0x20>
 800b7b4:	4c25      	ldr	r4, [pc, #148]	; (800b84c <__pow5mult+0xa8>)
 800b7b6:	3a01      	subs	r2, #1
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7be:	f7ff fe55 	bl	800b46c <__multadd>
 800b7c2:	4607      	mov	r7, r0
 800b7c4:	10ad      	asrs	r5, r5, #2
 800b7c6:	d03d      	beq.n	800b844 <__pow5mult+0xa0>
 800b7c8:	69f4      	ldr	r4, [r6, #28]
 800b7ca:	b97c      	cbnz	r4, 800b7ec <__pow5mult+0x48>
 800b7cc:	2010      	movs	r0, #16
 800b7ce:	f7ff fd37 	bl	800b240 <malloc>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	61f0      	str	r0, [r6, #28]
 800b7d6:	b928      	cbnz	r0, 800b7e4 <__pow5mult+0x40>
 800b7d8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b7dc:	4b1c      	ldr	r3, [pc, #112]	; (800b850 <__pow5mult+0xac>)
 800b7de:	481d      	ldr	r0, [pc, #116]	; (800b854 <__pow5mult+0xb0>)
 800b7e0:	f7fe fe5a 	bl	800a498 <__assert_func>
 800b7e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7e8:	6004      	str	r4, [r0, #0]
 800b7ea:	60c4      	str	r4, [r0, #12]
 800b7ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b7f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7f4:	b94c      	cbnz	r4, 800b80a <__pow5mult+0x66>
 800b7f6:	f240 2171 	movw	r1, #625	; 0x271
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	f7ff ff14 	bl	800b628 <__i2b>
 800b800:	2300      	movs	r3, #0
 800b802:	4604      	mov	r4, r0
 800b804:	f8c8 0008 	str.w	r0, [r8, #8]
 800b808:	6003      	str	r3, [r0, #0]
 800b80a:	f04f 0900 	mov.w	r9, #0
 800b80e:	07eb      	lsls	r3, r5, #31
 800b810:	d50a      	bpl.n	800b828 <__pow5mult+0x84>
 800b812:	4639      	mov	r1, r7
 800b814:	4622      	mov	r2, r4
 800b816:	4630      	mov	r0, r6
 800b818:	f7ff ff1c 	bl	800b654 <__multiply>
 800b81c:	4680      	mov	r8, r0
 800b81e:	4639      	mov	r1, r7
 800b820:	4630      	mov	r0, r6
 800b822:	f7ff fe01 	bl	800b428 <_Bfree>
 800b826:	4647      	mov	r7, r8
 800b828:	106d      	asrs	r5, r5, #1
 800b82a:	d00b      	beq.n	800b844 <__pow5mult+0xa0>
 800b82c:	6820      	ldr	r0, [r4, #0]
 800b82e:	b938      	cbnz	r0, 800b840 <__pow5mult+0x9c>
 800b830:	4622      	mov	r2, r4
 800b832:	4621      	mov	r1, r4
 800b834:	4630      	mov	r0, r6
 800b836:	f7ff ff0d 	bl	800b654 <__multiply>
 800b83a:	6020      	str	r0, [r4, #0]
 800b83c:	f8c0 9000 	str.w	r9, [r0]
 800b840:	4604      	mov	r4, r0
 800b842:	e7e4      	b.n	800b80e <__pow5mult+0x6a>
 800b844:	4638      	mov	r0, r7
 800b846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b84a:	bf00      	nop
 800b84c:	0800f180 	.word	0x0800f180
 800b850:	0800efb2 	.word	0x0800efb2
 800b854:	0800f032 	.word	0x0800f032

0800b858 <__lshift>:
 800b858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b85c:	460c      	mov	r4, r1
 800b85e:	4607      	mov	r7, r0
 800b860:	4691      	mov	r9, r2
 800b862:	6923      	ldr	r3, [r4, #16]
 800b864:	6849      	ldr	r1, [r1, #4]
 800b866:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b86a:	68a3      	ldr	r3, [r4, #8]
 800b86c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b870:	f108 0601 	add.w	r6, r8, #1
 800b874:	42b3      	cmp	r3, r6
 800b876:	db0b      	blt.n	800b890 <__lshift+0x38>
 800b878:	4638      	mov	r0, r7
 800b87a:	f7ff fd95 	bl	800b3a8 <_Balloc>
 800b87e:	4605      	mov	r5, r0
 800b880:	b948      	cbnz	r0, 800b896 <__lshift+0x3e>
 800b882:	4602      	mov	r2, r0
 800b884:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b888:	4b27      	ldr	r3, [pc, #156]	; (800b928 <__lshift+0xd0>)
 800b88a:	4828      	ldr	r0, [pc, #160]	; (800b92c <__lshift+0xd4>)
 800b88c:	f7fe fe04 	bl	800a498 <__assert_func>
 800b890:	3101      	adds	r1, #1
 800b892:	005b      	lsls	r3, r3, #1
 800b894:	e7ee      	b.n	800b874 <__lshift+0x1c>
 800b896:	2300      	movs	r3, #0
 800b898:	f100 0114 	add.w	r1, r0, #20
 800b89c:	f100 0210 	add.w	r2, r0, #16
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	4553      	cmp	r3, sl
 800b8a4:	db33      	blt.n	800b90e <__lshift+0xb6>
 800b8a6:	6920      	ldr	r0, [r4, #16]
 800b8a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8ac:	f104 0314 	add.w	r3, r4, #20
 800b8b0:	f019 091f 	ands.w	r9, r9, #31
 800b8b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b8bc:	d02b      	beq.n	800b916 <__lshift+0xbe>
 800b8be:	468a      	mov	sl, r1
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	f1c9 0e20 	rsb	lr, r9, #32
 800b8c6:	6818      	ldr	r0, [r3, #0]
 800b8c8:	fa00 f009 	lsl.w	r0, r0, r9
 800b8cc:	4310      	orrs	r0, r2
 800b8ce:	f84a 0b04 	str.w	r0, [sl], #4
 800b8d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8d6:	459c      	cmp	ip, r3
 800b8d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8dc:	d8f3      	bhi.n	800b8c6 <__lshift+0x6e>
 800b8de:	ebac 0304 	sub.w	r3, ip, r4
 800b8e2:	3b15      	subs	r3, #21
 800b8e4:	f023 0303 	bic.w	r3, r3, #3
 800b8e8:	3304      	adds	r3, #4
 800b8ea:	f104 0015 	add.w	r0, r4, #21
 800b8ee:	4584      	cmp	ip, r0
 800b8f0:	bf38      	it	cc
 800b8f2:	2304      	movcc	r3, #4
 800b8f4:	50ca      	str	r2, [r1, r3]
 800b8f6:	b10a      	cbz	r2, 800b8fc <__lshift+0xa4>
 800b8f8:	f108 0602 	add.w	r6, r8, #2
 800b8fc:	3e01      	subs	r6, #1
 800b8fe:	4638      	mov	r0, r7
 800b900:	4621      	mov	r1, r4
 800b902:	612e      	str	r6, [r5, #16]
 800b904:	f7ff fd90 	bl	800b428 <_Bfree>
 800b908:	4628      	mov	r0, r5
 800b90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b90e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b912:	3301      	adds	r3, #1
 800b914:	e7c5      	b.n	800b8a2 <__lshift+0x4a>
 800b916:	3904      	subs	r1, #4
 800b918:	f853 2b04 	ldr.w	r2, [r3], #4
 800b91c:	459c      	cmp	ip, r3
 800b91e:	f841 2f04 	str.w	r2, [r1, #4]!
 800b922:	d8f9      	bhi.n	800b918 <__lshift+0xc0>
 800b924:	e7ea      	b.n	800b8fc <__lshift+0xa4>
 800b926:	bf00      	nop
 800b928:	0800f021 	.word	0x0800f021
 800b92c:	0800f032 	.word	0x0800f032

0800b930 <__mcmp>:
 800b930:	4603      	mov	r3, r0
 800b932:	690a      	ldr	r2, [r1, #16]
 800b934:	6900      	ldr	r0, [r0, #16]
 800b936:	b530      	push	{r4, r5, lr}
 800b938:	1a80      	subs	r0, r0, r2
 800b93a:	d10d      	bne.n	800b958 <__mcmp+0x28>
 800b93c:	3314      	adds	r3, #20
 800b93e:	3114      	adds	r1, #20
 800b940:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b944:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b948:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b94c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b950:	4295      	cmp	r5, r2
 800b952:	d002      	beq.n	800b95a <__mcmp+0x2a>
 800b954:	d304      	bcc.n	800b960 <__mcmp+0x30>
 800b956:	2001      	movs	r0, #1
 800b958:	bd30      	pop	{r4, r5, pc}
 800b95a:	42a3      	cmp	r3, r4
 800b95c:	d3f4      	bcc.n	800b948 <__mcmp+0x18>
 800b95e:	e7fb      	b.n	800b958 <__mcmp+0x28>
 800b960:	f04f 30ff 	mov.w	r0, #4294967295
 800b964:	e7f8      	b.n	800b958 <__mcmp+0x28>
	...

0800b968 <__mdiff>:
 800b968:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b96c:	460d      	mov	r5, r1
 800b96e:	4607      	mov	r7, r0
 800b970:	4611      	mov	r1, r2
 800b972:	4628      	mov	r0, r5
 800b974:	4614      	mov	r4, r2
 800b976:	f7ff ffdb 	bl	800b930 <__mcmp>
 800b97a:	1e06      	subs	r6, r0, #0
 800b97c:	d111      	bne.n	800b9a2 <__mdiff+0x3a>
 800b97e:	4631      	mov	r1, r6
 800b980:	4638      	mov	r0, r7
 800b982:	f7ff fd11 	bl	800b3a8 <_Balloc>
 800b986:	4602      	mov	r2, r0
 800b988:	b928      	cbnz	r0, 800b996 <__mdiff+0x2e>
 800b98a:	f240 2137 	movw	r1, #567	; 0x237
 800b98e:	4b3a      	ldr	r3, [pc, #232]	; (800ba78 <__mdiff+0x110>)
 800b990:	483a      	ldr	r0, [pc, #232]	; (800ba7c <__mdiff+0x114>)
 800b992:	f7fe fd81 	bl	800a498 <__assert_func>
 800b996:	2301      	movs	r3, #1
 800b998:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b99c:	4610      	mov	r0, r2
 800b99e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a2:	bfa4      	itt	ge
 800b9a4:	4623      	movge	r3, r4
 800b9a6:	462c      	movge	r4, r5
 800b9a8:	4638      	mov	r0, r7
 800b9aa:	6861      	ldr	r1, [r4, #4]
 800b9ac:	bfa6      	itte	ge
 800b9ae:	461d      	movge	r5, r3
 800b9b0:	2600      	movge	r6, #0
 800b9b2:	2601      	movlt	r6, #1
 800b9b4:	f7ff fcf8 	bl	800b3a8 <_Balloc>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	b918      	cbnz	r0, 800b9c4 <__mdiff+0x5c>
 800b9bc:	f240 2145 	movw	r1, #581	; 0x245
 800b9c0:	4b2d      	ldr	r3, [pc, #180]	; (800ba78 <__mdiff+0x110>)
 800b9c2:	e7e5      	b.n	800b990 <__mdiff+0x28>
 800b9c4:	f102 0814 	add.w	r8, r2, #20
 800b9c8:	46c2      	mov	sl, r8
 800b9ca:	f04f 0c00 	mov.w	ip, #0
 800b9ce:	6927      	ldr	r7, [r4, #16]
 800b9d0:	60c6      	str	r6, [r0, #12]
 800b9d2:	692e      	ldr	r6, [r5, #16]
 800b9d4:	f104 0014 	add.w	r0, r4, #20
 800b9d8:	f105 0914 	add.w	r9, r5, #20
 800b9dc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800b9e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9e4:	3410      	adds	r4, #16
 800b9e6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b9ea:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9ee:	fa1f f18b 	uxth.w	r1, fp
 800b9f2:	4461      	add	r1, ip
 800b9f4:	fa1f fc83 	uxth.w	ip, r3
 800b9f8:	0c1b      	lsrs	r3, r3, #16
 800b9fa:	eba1 010c 	sub.w	r1, r1, ip
 800b9fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ba02:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ba06:	b289      	uxth	r1, r1
 800ba08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800ba0c:	454e      	cmp	r6, r9
 800ba0e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ba12:	f84a 1b04 	str.w	r1, [sl], #4
 800ba16:	d8e6      	bhi.n	800b9e6 <__mdiff+0x7e>
 800ba18:	1b73      	subs	r3, r6, r5
 800ba1a:	3b15      	subs	r3, #21
 800ba1c:	f023 0303 	bic.w	r3, r3, #3
 800ba20:	3515      	adds	r5, #21
 800ba22:	3304      	adds	r3, #4
 800ba24:	42ae      	cmp	r6, r5
 800ba26:	bf38      	it	cc
 800ba28:	2304      	movcc	r3, #4
 800ba2a:	4418      	add	r0, r3
 800ba2c:	4443      	add	r3, r8
 800ba2e:	461e      	mov	r6, r3
 800ba30:	4605      	mov	r5, r0
 800ba32:	4575      	cmp	r5, lr
 800ba34:	d30e      	bcc.n	800ba54 <__mdiff+0xec>
 800ba36:	f10e 0103 	add.w	r1, lr, #3
 800ba3a:	1a09      	subs	r1, r1, r0
 800ba3c:	f021 0103 	bic.w	r1, r1, #3
 800ba40:	3803      	subs	r0, #3
 800ba42:	4586      	cmp	lr, r0
 800ba44:	bf38      	it	cc
 800ba46:	2100      	movcc	r1, #0
 800ba48:	440b      	add	r3, r1
 800ba4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba4e:	b189      	cbz	r1, 800ba74 <__mdiff+0x10c>
 800ba50:	6117      	str	r7, [r2, #16]
 800ba52:	e7a3      	b.n	800b99c <__mdiff+0x34>
 800ba54:	f855 8b04 	ldr.w	r8, [r5], #4
 800ba58:	fa1f f188 	uxth.w	r1, r8
 800ba5c:	4461      	add	r1, ip
 800ba5e:	140c      	asrs	r4, r1, #16
 800ba60:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba64:	b289      	uxth	r1, r1
 800ba66:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ba6a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ba6e:	f846 1b04 	str.w	r1, [r6], #4
 800ba72:	e7de      	b.n	800ba32 <__mdiff+0xca>
 800ba74:	3f01      	subs	r7, #1
 800ba76:	e7e8      	b.n	800ba4a <__mdiff+0xe2>
 800ba78:	0800f021 	.word	0x0800f021
 800ba7c:	0800f032 	.word	0x0800f032

0800ba80 <__ulp>:
 800ba80:	4b0e      	ldr	r3, [pc, #56]	; (800babc <__ulp+0x3c>)
 800ba82:	400b      	ands	r3, r1
 800ba84:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	dc08      	bgt.n	800ba9e <__ulp+0x1e>
 800ba8c:	425b      	negs	r3, r3
 800ba8e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ba92:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ba96:	da04      	bge.n	800baa2 <__ulp+0x22>
 800ba98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ba9c:	4113      	asrs	r3, r2
 800ba9e:	2200      	movs	r2, #0
 800baa0:	e008      	b.n	800bab4 <__ulp+0x34>
 800baa2:	f1a2 0314 	sub.w	r3, r2, #20
 800baa6:	2b1e      	cmp	r3, #30
 800baa8:	bfd6      	itet	le
 800baaa:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800baae:	2201      	movgt	r2, #1
 800bab0:	40da      	lsrle	r2, r3
 800bab2:	2300      	movs	r3, #0
 800bab4:	4619      	mov	r1, r3
 800bab6:	4610      	mov	r0, r2
 800bab8:	4770      	bx	lr
 800baba:	bf00      	nop
 800babc:	7ff00000 	.word	0x7ff00000

0800bac0 <__b2d>:
 800bac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bac2:	6905      	ldr	r5, [r0, #16]
 800bac4:	f100 0714 	add.w	r7, r0, #20
 800bac8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bacc:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bad0:	1f2e      	subs	r6, r5, #4
 800bad2:	4620      	mov	r0, r4
 800bad4:	f7ff fd5a 	bl	800b58c <__hi0bits>
 800bad8:	f1c0 0220 	rsb	r2, r0, #32
 800badc:	280a      	cmp	r0, #10
 800bade:	4603      	mov	r3, r0
 800bae0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800bb4c <__b2d+0x8c>
 800bae4:	600a      	str	r2, [r1, #0]
 800bae6:	dc12      	bgt.n	800bb0e <__b2d+0x4e>
 800bae8:	f1c0 0e0b 	rsb	lr, r0, #11
 800baec:	fa24 f20e 	lsr.w	r2, r4, lr
 800baf0:	42b7      	cmp	r7, r6
 800baf2:	ea42 010c 	orr.w	r1, r2, ip
 800baf6:	bf2c      	ite	cs
 800baf8:	2200      	movcs	r2, #0
 800bafa:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800bafe:	3315      	adds	r3, #21
 800bb00:	fa04 f303 	lsl.w	r3, r4, r3
 800bb04:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb08:	431a      	orrs	r2, r3
 800bb0a:	4610      	mov	r0, r2
 800bb0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb0e:	42b7      	cmp	r7, r6
 800bb10:	bf2e      	itee	cs
 800bb12:	2200      	movcs	r2, #0
 800bb14:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800bb18:	f1a5 0608 	subcc.w	r6, r5, #8
 800bb1c:	3b0b      	subs	r3, #11
 800bb1e:	d012      	beq.n	800bb46 <__b2d+0x86>
 800bb20:	f1c3 0520 	rsb	r5, r3, #32
 800bb24:	fa22 f105 	lsr.w	r1, r2, r5
 800bb28:	409c      	lsls	r4, r3
 800bb2a:	430c      	orrs	r4, r1
 800bb2c:	42be      	cmp	r6, r7
 800bb2e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800bb32:	bf94      	ite	ls
 800bb34:	2400      	movls	r4, #0
 800bb36:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bb3a:	409a      	lsls	r2, r3
 800bb3c:	40ec      	lsrs	r4, r5
 800bb3e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bb42:	4322      	orrs	r2, r4
 800bb44:	e7e1      	b.n	800bb0a <__b2d+0x4a>
 800bb46:	ea44 010c 	orr.w	r1, r4, ip
 800bb4a:	e7de      	b.n	800bb0a <__b2d+0x4a>
 800bb4c:	3ff00000 	.word	0x3ff00000

0800bb50 <__d2b>:
 800bb50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb52:	2101      	movs	r1, #1
 800bb54:	4617      	mov	r7, r2
 800bb56:	461c      	mov	r4, r3
 800bb58:	9e08      	ldr	r6, [sp, #32]
 800bb5a:	f7ff fc25 	bl	800b3a8 <_Balloc>
 800bb5e:	4605      	mov	r5, r0
 800bb60:	b930      	cbnz	r0, 800bb70 <__d2b+0x20>
 800bb62:	4602      	mov	r2, r0
 800bb64:	f240 310f 	movw	r1, #783	; 0x30f
 800bb68:	4b22      	ldr	r3, [pc, #136]	; (800bbf4 <__d2b+0xa4>)
 800bb6a:	4823      	ldr	r0, [pc, #140]	; (800bbf8 <__d2b+0xa8>)
 800bb6c:	f7fe fc94 	bl	800a498 <__assert_func>
 800bb70:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bb74:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800bb78:	bb24      	cbnz	r4, 800bbc4 <__d2b+0x74>
 800bb7a:	2f00      	cmp	r7, #0
 800bb7c:	9301      	str	r3, [sp, #4]
 800bb7e:	d026      	beq.n	800bbce <__d2b+0x7e>
 800bb80:	4668      	mov	r0, sp
 800bb82:	9700      	str	r7, [sp, #0]
 800bb84:	f7ff fd22 	bl	800b5cc <__lo0bits>
 800bb88:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb8c:	b1e8      	cbz	r0, 800bbca <__d2b+0x7a>
 800bb8e:	f1c0 0320 	rsb	r3, r0, #32
 800bb92:	fa02 f303 	lsl.w	r3, r2, r3
 800bb96:	430b      	orrs	r3, r1
 800bb98:	40c2      	lsrs	r2, r0
 800bb9a:	616b      	str	r3, [r5, #20]
 800bb9c:	9201      	str	r2, [sp, #4]
 800bb9e:	9b01      	ldr	r3, [sp, #4]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	bf14      	ite	ne
 800bba4:	2102      	movne	r1, #2
 800bba6:	2101      	moveq	r1, #1
 800bba8:	61ab      	str	r3, [r5, #24]
 800bbaa:	6129      	str	r1, [r5, #16]
 800bbac:	b1bc      	cbz	r4, 800bbde <__d2b+0x8e>
 800bbae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bbb2:	4404      	add	r4, r0
 800bbb4:	6034      	str	r4, [r6, #0]
 800bbb6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bbba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbbc:	6018      	str	r0, [r3, #0]
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	b003      	add	sp, #12
 800bbc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbc8:	e7d7      	b.n	800bb7a <__d2b+0x2a>
 800bbca:	6169      	str	r1, [r5, #20]
 800bbcc:	e7e7      	b.n	800bb9e <__d2b+0x4e>
 800bbce:	a801      	add	r0, sp, #4
 800bbd0:	f7ff fcfc 	bl	800b5cc <__lo0bits>
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	2101      	movs	r1, #1
 800bbd8:	616b      	str	r3, [r5, #20]
 800bbda:	3020      	adds	r0, #32
 800bbdc:	e7e5      	b.n	800bbaa <__d2b+0x5a>
 800bbde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bbe2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800bbe6:	6030      	str	r0, [r6, #0]
 800bbe8:	6918      	ldr	r0, [r3, #16]
 800bbea:	f7ff fccf 	bl	800b58c <__hi0bits>
 800bbee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bbf2:	e7e2      	b.n	800bbba <__d2b+0x6a>
 800bbf4:	0800f021 	.word	0x0800f021
 800bbf8:	0800f032 	.word	0x0800f032

0800bbfc <__ratio>:
 800bbfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc00:	4688      	mov	r8, r1
 800bc02:	4669      	mov	r1, sp
 800bc04:	4681      	mov	r9, r0
 800bc06:	f7ff ff5b 	bl	800bac0 <__b2d>
 800bc0a:	460f      	mov	r7, r1
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	460d      	mov	r5, r1
 800bc10:	4640      	mov	r0, r8
 800bc12:	a901      	add	r1, sp, #4
 800bc14:	f7ff ff54 	bl	800bac0 <__b2d>
 800bc18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bc20:	468b      	mov	fp, r1
 800bc22:	eba3 0c02 	sub.w	ip, r3, r2
 800bc26:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bc2a:	1a9b      	subs	r3, r3, r2
 800bc2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	bfd5      	itete	le
 800bc34:	460a      	movle	r2, r1
 800bc36:	462a      	movgt	r2, r5
 800bc38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bc3c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bc40:	bfd8      	it	le
 800bc42:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bc46:	465b      	mov	r3, fp
 800bc48:	4602      	mov	r2, r0
 800bc4a:	4639      	mov	r1, r7
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	f7f4 fe8d 	bl	800096c <__aeabi_ddiv>
 800bc52:	b003      	add	sp, #12
 800bc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bc58 <__copybits>:
 800bc58:	3901      	subs	r1, #1
 800bc5a:	b570      	push	{r4, r5, r6, lr}
 800bc5c:	1149      	asrs	r1, r1, #5
 800bc5e:	6914      	ldr	r4, [r2, #16]
 800bc60:	3101      	adds	r1, #1
 800bc62:	f102 0314 	add.w	r3, r2, #20
 800bc66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bc6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bc6e:	1f05      	subs	r5, r0, #4
 800bc70:	42a3      	cmp	r3, r4
 800bc72:	d30c      	bcc.n	800bc8e <__copybits+0x36>
 800bc74:	1aa3      	subs	r3, r4, r2
 800bc76:	3b11      	subs	r3, #17
 800bc78:	f023 0303 	bic.w	r3, r3, #3
 800bc7c:	3211      	adds	r2, #17
 800bc7e:	42a2      	cmp	r2, r4
 800bc80:	bf88      	it	hi
 800bc82:	2300      	movhi	r3, #0
 800bc84:	4418      	add	r0, r3
 800bc86:	2300      	movs	r3, #0
 800bc88:	4288      	cmp	r0, r1
 800bc8a:	d305      	bcc.n	800bc98 <__copybits+0x40>
 800bc8c:	bd70      	pop	{r4, r5, r6, pc}
 800bc8e:	f853 6b04 	ldr.w	r6, [r3], #4
 800bc92:	f845 6f04 	str.w	r6, [r5, #4]!
 800bc96:	e7eb      	b.n	800bc70 <__copybits+0x18>
 800bc98:	f840 3b04 	str.w	r3, [r0], #4
 800bc9c:	e7f4      	b.n	800bc88 <__copybits+0x30>

0800bc9e <__any_on>:
 800bc9e:	f100 0214 	add.w	r2, r0, #20
 800bca2:	6900      	ldr	r0, [r0, #16]
 800bca4:	114b      	asrs	r3, r1, #5
 800bca6:	4298      	cmp	r0, r3
 800bca8:	b510      	push	{r4, lr}
 800bcaa:	db11      	blt.n	800bcd0 <__any_on+0x32>
 800bcac:	dd0a      	ble.n	800bcc4 <__any_on+0x26>
 800bcae:	f011 011f 	ands.w	r1, r1, #31
 800bcb2:	d007      	beq.n	800bcc4 <__any_on+0x26>
 800bcb4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bcb8:	fa24 f001 	lsr.w	r0, r4, r1
 800bcbc:	fa00 f101 	lsl.w	r1, r0, r1
 800bcc0:	428c      	cmp	r4, r1
 800bcc2:	d10b      	bne.n	800bcdc <__any_on+0x3e>
 800bcc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d803      	bhi.n	800bcd4 <__any_on+0x36>
 800bccc:	2000      	movs	r0, #0
 800bcce:	bd10      	pop	{r4, pc}
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	e7f7      	b.n	800bcc4 <__any_on+0x26>
 800bcd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bcd8:	2900      	cmp	r1, #0
 800bcda:	d0f5      	beq.n	800bcc8 <__any_on+0x2a>
 800bcdc:	2001      	movs	r0, #1
 800bcde:	e7f6      	b.n	800bcce <__any_on+0x30>

0800bce0 <sulp>:
 800bce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bce4:	460f      	mov	r7, r1
 800bce6:	4690      	mov	r8, r2
 800bce8:	f7ff feca 	bl	800ba80 <__ulp>
 800bcec:	4604      	mov	r4, r0
 800bcee:	460d      	mov	r5, r1
 800bcf0:	f1b8 0f00 	cmp.w	r8, #0
 800bcf4:	d011      	beq.n	800bd1a <sulp+0x3a>
 800bcf6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800bcfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	dd0b      	ble.n	800bd1a <sulp+0x3a>
 800bd02:	2400      	movs	r4, #0
 800bd04:	051b      	lsls	r3, r3, #20
 800bd06:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bd0a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bd0e:	4622      	mov	r2, r4
 800bd10:	462b      	mov	r3, r5
 800bd12:	f7f4 fd01 	bl	8000718 <__aeabi_dmul>
 800bd16:	4604      	mov	r4, r0
 800bd18:	460d      	mov	r5, r1
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd22:	0000      	movs	r0, r0
 800bd24:	0000      	movs	r0, r0
	...

0800bd28 <_strtod_l>:
 800bd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd2c:	b09f      	sub	sp, #124	; 0x7c
 800bd2e:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd30:	2200      	movs	r2, #0
 800bd32:	4604      	mov	r4, r0
 800bd34:	921a      	str	r2, [sp, #104]	; 0x68
 800bd36:	460d      	mov	r5, r1
 800bd38:	f04f 0800 	mov.w	r8, #0
 800bd3c:	f04f 0900 	mov.w	r9, #0
 800bd40:	460a      	mov	r2, r1
 800bd42:	9219      	str	r2, [sp, #100]	; 0x64
 800bd44:	7811      	ldrb	r1, [r2, #0]
 800bd46:	292b      	cmp	r1, #43	; 0x2b
 800bd48:	d04a      	beq.n	800bde0 <_strtod_l+0xb8>
 800bd4a:	d838      	bhi.n	800bdbe <_strtod_l+0x96>
 800bd4c:	290d      	cmp	r1, #13
 800bd4e:	d832      	bhi.n	800bdb6 <_strtod_l+0x8e>
 800bd50:	2908      	cmp	r1, #8
 800bd52:	d832      	bhi.n	800bdba <_strtod_l+0x92>
 800bd54:	2900      	cmp	r1, #0
 800bd56:	d03b      	beq.n	800bdd0 <_strtod_l+0xa8>
 800bd58:	2200      	movs	r2, #0
 800bd5a:	920e      	str	r2, [sp, #56]	; 0x38
 800bd5c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800bd5e:	7832      	ldrb	r2, [r6, #0]
 800bd60:	2a30      	cmp	r2, #48	; 0x30
 800bd62:	f040 80b2 	bne.w	800beca <_strtod_l+0x1a2>
 800bd66:	7872      	ldrb	r2, [r6, #1]
 800bd68:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bd6c:	2a58      	cmp	r2, #88	; 0x58
 800bd6e:	d16e      	bne.n	800be4e <_strtod_l+0x126>
 800bd70:	9302      	str	r3, [sp, #8]
 800bd72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd74:	4620      	mov	r0, r4
 800bd76:	9301      	str	r3, [sp, #4]
 800bd78:	ab1a      	add	r3, sp, #104	; 0x68
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	4a8c      	ldr	r2, [pc, #560]	; (800bfb0 <_strtod_l+0x288>)
 800bd7e:	ab1b      	add	r3, sp, #108	; 0x6c
 800bd80:	a919      	add	r1, sp, #100	; 0x64
 800bd82:	f001 fead 	bl	800dae0 <__gethex>
 800bd86:	f010 070f 	ands.w	r7, r0, #15
 800bd8a:	4605      	mov	r5, r0
 800bd8c:	d005      	beq.n	800bd9a <_strtod_l+0x72>
 800bd8e:	2f06      	cmp	r7, #6
 800bd90:	d128      	bne.n	800bde4 <_strtod_l+0xbc>
 800bd92:	2300      	movs	r3, #0
 800bd94:	3601      	adds	r6, #1
 800bd96:	9619      	str	r6, [sp, #100]	; 0x64
 800bd98:	930e      	str	r3, [sp, #56]	; 0x38
 800bd9a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	f040 85a0 	bne.w	800c8e2 <_strtod_l+0xbba>
 800bda2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bda4:	b1cb      	cbz	r3, 800bdda <_strtod_l+0xb2>
 800bda6:	4642      	mov	r2, r8
 800bda8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdac:	4610      	mov	r0, r2
 800bdae:	4619      	mov	r1, r3
 800bdb0:	b01f      	add	sp, #124	; 0x7c
 800bdb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb6:	2920      	cmp	r1, #32
 800bdb8:	d1ce      	bne.n	800bd58 <_strtod_l+0x30>
 800bdba:	3201      	adds	r2, #1
 800bdbc:	e7c1      	b.n	800bd42 <_strtod_l+0x1a>
 800bdbe:	292d      	cmp	r1, #45	; 0x2d
 800bdc0:	d1ca      	bne.n	800bd58 <_strtod_l+0x30>
 800bdc2:	2101      	movs	r1, #1
 800bdc4:	910e      	str	r1, [sp, #56]	; 0x38
 800bdc6:	1c51      	adds	r1, r2, #1
 800bdc8:	9119      	str	r1, [sp, #100]	; 0x64
 800bdca:	7852      	ldrb	r2, [r2, #1]
 800bdcc:	2a00      	cmp	r2, #0
 800bdce:	d1c5      	bne.n	800bd5c <_strtod_l+0x34>
 800bdd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bdd2:	9519      	str	r5, [sp, #100]	; 0x64
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f040 8582 	bne.w	800c8de <_strtod_l+0xbb6>
 800bdda:	4642      	mov	r2, r8
 800bddc:	464b      	mov	r3, r9
 800bdde:	e7e5      	b.n	800bdac <_strtod_l+0x84>
 800bde0:	2100      	movs	r1, #0
 800bde2:	e7ef      	b.n	800bdc4 <_strtod_l+0x9c>
 800bde4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bde6:	b13a      	cbz	r2, 800bdf8 <_strtod_l+0xd0>
 800bde8:	2135      	movs	r1, #53	; 0x35
 800bdea:	a81c      	add	r0, sp, #112	; 0x70
 800bdec:	f7ff ff34 	bl	800bc58 <__copybits>
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bdf4:	f7ff fb18 	bl	800b428 <_Bfree>
 800bdf8:	3f01      	subs	r7, #1
 800bdfa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800bdfc:	2f04      	cmp	r7, #4
 800bdfe:	d806      	bhi.n	800be0e <_strtod_l+0xe6>
 800be00:	e8df f007 	tbb	[pc, r7]
 800be04:	201d0314 	.word	0x201d0314
 800be08:	14          	.byte	0x14
 800be09:	00          	.byte	0x00
 800be0a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800be0e:	05e9      	lsls	r1, r5, #23
 800be10:	bf48      	it	mi
 800be12:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800be16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be1a:	0d1b      	lsrs	r3, r3, #20
 800be1c:	051b      	lsls	r3, r3, #20
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1bb      	bne.n	800bd9a <_strtod_l+0x72>
 800be22:	f7fe faeb 	bl	800a3fc <__errno>
 800be26:	2322      	movs	r3, #34	; 0x22
 800be28:	6003      	str	r3, [r0, #0]
 800be2a:	e7b6      	b.n	800bd9a <_strtod_l+0x72>
 800be2c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800be30:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800be34:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800be38:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800be3c:	e7e7      	b.n	800be0e <_strtod_l+0xe6>
 800be3e:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800bfb4 <_strtod_l+0x28c>
 800be42:	e7e4      	b.n	800be0e <_strtod_l+0xe6>
 800be44:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800be48:	f04f 38ff 	mov.w	r8, #4294967295
 800be4c:	e7df      	b.n	800be0e <_strtod_l+0xe6>
 800be4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800be50:	1c5a      	adds	r2, r3, #1
 800be52:	9219      	str	r2, [sp, #100]	; 0x64
 800be54:	785b      	ldrb	r3, [r3, #1]
 800be56:	2b30      	cmp	r3, #48	; 0x30
 800be58:	d0f9      	beq.n	800be4e <_strtod_l+0x126>
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d09d      	beq.n	800bd9a <_strtod_l+0x72>
 800be5e:	2301      	movs	r3, #1
 800be60:	f04f 0a00 	mov.w	sl, #0
 800be64:	220a      	movs	r2, #10
 800be66:	46d3      	mov	fp, sl
 800be68:	9305      	str	r3, [sp, #20]
 800be6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800be6c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800be70:	930b      	str	r3, [sp, #44]	; 0x2c
 800be72:	9819      	ldr	r0, [sp, #100]	; 0x64
 800be74:	7806      	ldrb	r6, [r0, #0]
 800be76:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800be7a:	b2d9      	uxtb	r1, r3
 800be7c:	2909      	cmp	r1, #9
 800be7e:	d926      	bls.n	800bece <_strtod_l+0x1a6>
 800be80:	2201      	movs	r2, #1
 800be82:	494d      	ldr	r1, [pc, #308]	; (800bfb8 <_strtod_l+0x290>)
 800be84:	f001 fd5e 	bl	800d944 <strncmp>
 800be88:	2800      	cmp	r0, #0
 800be8a:	d030      	beq.n	800beee <_strtod_l+0x1c6>
 800be8c:	2000      	movs	r0, #0
 800be8e:	4632      	mov	r2, r6
 800be90:	4603      	mov	r3, r0
 800be92:	465e      	mov	r6, fp
 800be94:	9008      	str	r0, [sp, #32]
 800be96:	2a65      	cmp	r2, #101	; 0x65
 800be98:	d001      	beq.n	800be9e <_strtod_l+0x176>
 800be9a:	2a45      	cmp	r2, #69	; 0x45
 800be9c:	d113      	bne.n	800bec6 <_strtod_l+0x19e>
 800be9e:	b91e      	cbnz	r6, 800bea8 <_strtod_l+0x180>
 800bea0:	9a05      	ldr	r2, [sp, #20]
 800bea2:	4302      	orrs	r2, r0
 800bea4:	d094      	beq.n	800bdd0 <_strtod_l+0xa8>
 800bea6:	2600      	movs	r6, #0
 800bea8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800beaa:	1c6a      	adds	r2, r5, #1
 800beac:	9219      	str	r2, [sp, #100]	; 0x64
 800beae:	786a      	ldrb	r2, [r5, #1]
 800beb0:	2a2b      	cmp	r2, #43	; 0x2b
 800beb2:	d074      	beq.n	800bf9e <_strtod_l+0x276>
 800beb4:	2a2d      	cmp	r2, #45	; 0x2d
 800beb6:	d078      	beq.n	800bfaa <_strtod_l+0x282>
 800beb8:	f04f 0c00 	mov.w	ip, #0
 800bebc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bec0:	2909      	cmp	r1, #9
 800bec2:	d97f      	bls.n	800bfc4 <_strtod_l+0x29c>
 800bec4:	9519      	str	r5, [sp, #100]	; 0x64
 800bec6:	2700      	movs	r7, #0
 800bec8:	e09e      	b.n	800c008 <_strtod_l+0x2e0>
 800beca:	2300      	movs	r3, #0
 800becc:	e7c8      	b.n	800be60 <_strtod_l+0x138>
 800bece:	f1bb 0f08 	cmp.w	fp, #8
 800bed2:	bfd8      	it	le
 800bed4:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800bed6:	f100 0001 	add.w	r0, r0, #1
 800beda:	bfd6      	itet	le
 800bedc:	fb02 3301 	mlale	r3, r2, r1, r3
 800bee0:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800bee4:	930a      	strle	r3, [sp, #40]	; 0x28
 800bee6:	f10b 0b01 	add.w	fp, fp, #1
 800beea:	9019      	str	r0, [sp, #100]	; 0x64
 800beec:	e7c1      	b.n	800be72 <_strtod_l+0x14a>
 800beee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bef0:	1c5a      	adds	r2, r3, #1
 800bef2:	9219      	str	r2, [sp, #100]	; 0x64
 800bef4:	785a      	ldrb	r2, [r3, #1]
 800bef6:	f1bb 0f00 	cmp.w	fp, #0
 800befa:	d037      	beq.n	800bf6c <_strtod_l+0x244>
 800befc:	465e      	mov	r6, fp
 800befe:	9008      	str	r0, [sp, #32]
 800bf00:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bf04:	2b09      	cmp	r3, #9
 800bf06:	d912      	bls.n	800bf2e <_strtod_l+0x206>
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e7c4      	b.n	800be96 <_strtod_l+0x16e>
 800bf0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bf0e:	3001      	adds	r0, #1
 800bf10:	1c5a      	adds	r2, r3, #1
 800bf12:	9219      	str	r2, [sp, #100]	; 0x64
 800bf14:	785a      	ldrb	r2, [r3, #1]
 800bf16:	2a30      	cmp	r2, #48	; 0x30
 800bf18:	d0f8      	beq.n	800bf0c <_strtod_l+0x1e4>
 800bf1a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bf1e:	2b08      	cmp	r3, #8
 800bf20:	f200 84e4 	bhi.w	800c8ec <_strtod_l+0xbc4>
 800bf24:	9008      	str	r0, [sp, #32]
 800bf26:	2000      	movs	r0, #0
 800bf28:	4606      	mov	r6, r0
 800bf2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bf2c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf2e:	3a30      	subs	r2, #48	; 0x30
 800bf30:	f100 0301 	add.w	r3, r0, #1
 800bf34:	d014      	beq.n	800bf60 <_strtod_l+0x238>
 800bf36:	9908      	ldr	r1, [sp, #32]
 800bf38:	eb00 0c06 	add.w	ip, r0, r6
 800bf3c:	4419      	add	r1, r3
 800bf3e:	9108      	str	r1, [sp, #32]
 800bf40:	4633      	mov	r3, r6
 800bf42:	210a      	movs	r1, #10
 800bf44:	4563      	cmp	r3, ip
 800bf46:	d113      	bne.n	800bf70 <_strtod_l+0x248>
 800bf48:	1833      	adds	r3, r6, r0
 800bf4a:	2b08      	cmp	r3, #8
 800bf4c:	f106 0601 	add.w	r6, r6, #1
 800bf50:	4406      	add	r6, r0
 800bf52:	dc1a      	bgt.n	800bf8a <_strtod_l+0x262>
 800bf54:	230a      	movs	r3, #10
 800bf56:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf58:	fb03 2301 	mla	r3, r3, r1, r2
 800bf5c:	930a      	str	r3, [sp, #40]	; 0x28
 800bf5e:	2300      	movs	r3, #0
 800bf60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bf62:	4618      	mov	r0, r3
 800bf64:	1c51      	adds	r1, r2, #1
 800bf66:	9119      	str	r1, [sp, #100]	; 0x64
 800bf68:	7852      	ldrb	r2, [r2, #1]
 800bf6a:	e7c9      	b.n	800bf00 <_strtod_l+0x1d8>
 800bf6c:	4658      	mov	r0, fp
 800bf6e:	e7d2      	b.n	800bf16 <_strtod_l+0x1ee>
 800bf70:	2b08      	cmp	r3, #8
 800bf72:	f103 0301 	add.w	r3, r3, #1
 800bf76:	dc03      	bgt.n	800bf80 <_strtod_l+0x258>
 800bf78:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800bf7a:	434f      	muls	r7, r1
 800bf7c:	970a      	str	r7, [sp, #40]	; 0x28
 800bf7e:	e7e1      	b.n	800bf44 <_strtod_l+0x21c>
 800bf80:	2b10      	cmp	r3, #16
 800bf82:	bfd8      	it	le
 800bf84:	fb01 fa0a 	mulle.w	sl, r1, sl
 800bf88:	e7dc      	b.n	800bf44 <_strtod_l+0x21c>
 800bf8a:	2e10      	cmp	r6, #16
 800bf8c:	bfdc      	itt	le
 800bf8e:	230a      	movle	r3, #10
 800bf90:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800bf94:	e7e3      	b.n	800bf5e <_strtod_l+0x236>
 800bf96:	2300      	movs	r3, #0
 800bf98:	9308      	str	r3, [sp, #32]
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e780      	b.n	800bea0 <_strtod_l+0x178>
 800bf9e:	f04f 0c00 	mov.w	ip, #0
 800bfa2:	1caa      	adds	r2, r5, #2
 800bfa4:	9219      	str	r2, [sp, #100]	; 0x64
 800bfa6:	78aa      	ldrb	r2, [r5, #2]
 800bfa8:	e788      	b.n	800bebc <_strtod_l+0x194>
 800bfaa:	f04f 0c01 	mov.w	ip, #1
 800bfae:	e7f8      	b.n	800bfa2 <_strtod_l+0x27a>
 800bfb0:	0800f190 	.word	0x0800f190
 800bfb4:	7ff00000 	.word	0x7ff00000
 800bfb8:	0800f18c 	.word	0x0800f18c
 800bfbc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bfbe:	1c51      	adds	r1, r2, #1
 800bfc0:	9119      	str	r1, [sp, #100]	; 0x64
 800bfc2:	7852      	ldrb	r2, [r2, #1]
 800bfc4:	2a30      	cmp	r2, #48	; 0x30
 800bfc6:	d0f9      	beq.n	800bfbc <_strtod_l+0x294>
 800bfc8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bfcc:	2908      	cmp	r1, #8
 800bfce:	f63f af7a 	bhi.w	800bec6 <_strtod_l+0x19e>
 800bfd2:	3a30      	subs	r2, #48	; 0x30
 800bfd4:	9209      	str	r2, [sp, #36]	; 0x24
 800bfd6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bfd8:	920c      	str	r2, [sp, #48]	; 0x30
 800bfda:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bfdc:	1c57      	adds	r7, r2, #1
 800bfde:	9719      	str	r7, [sp, #100]	; 0x64
 800bfe0:	7852      	ldrb	r2, [r2, #1]
 800bfe2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bfe6:	f1be 0f09 	cmp.w	lr, #9
 800bfea:	d938      	bls.n	800c05e <_strtod_l+0x336>
 800bfec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bfee:	1a7f      	subs	r7, r7, r1
 800bff0:	2f08      	cmp	r7, #8
 800bff2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bff6:	dc03      	bgt.n	800c000 <_strtod_l+0x2d8>
 800bff8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bffa:	428f      	cmp	r7, r1
 800bffc:	bfa8      	it	ge
 800bffe:	460f      	movge	r7, r1
 800c000:	f1bc 0f00 	cmp.w	ip, #0
 800c004:	d000      	beq.n	800c008 <_strtod_l+0x2e0>
 800c006:	427f      	negs	r7, r7
 800c008:	2e00      	cmp	r6, #0
 800c00a:	d14f      	bne.n	800c0ac <_strtod_l+0x384>
 800c00c:	9905      	ldr	r1, [sp, #20]
 800c00e:	4301      	orrs	r1, r0
 800c010:	f47f aec3 	bne.w	800bd9a <_strtod_l+0x72>
 800c014:	2b00      	cmp	r3, #0
 800c016:	f47f aedb 	bne.w	800bdd0 <_strtod_l+0xa8>
 800c01a:	2a69      	cmp	r2, #105	; 0x69
 800c01c:	d029      	beq.n	800c072 <_strtod_l+0x34a>
 800c01e:	dc26      	bgt.n	800c06e <_strtod_l+0x346>
 800c020:	2a49      	cmp	r2, #73	; 0x49
 800c022:	d026      	beq.n	800c072 <_strtod_l+0x34a>
 800c024:	2a4e      	cmp	r2, #78	; 0x4e
 800c026:	f47f aed3 	bne.w	800bdd0 <_strtod_l+0xa8>
 800c02a:	499a      	ldr	r1, [pc, #616]	; (800c294 <_strtod_l+0x56c>)
 800c02c:	a819      	add	r0, sp, #100	; 0x64
 800c02e:	f001 ff99 	bl	800df64 <__match>
 800c032:	2800      	cmp	r0, #0
 800c034:	f43f aecc 	beq.w	800bdd0 <_strtod_l+0xa8>
 800c038:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b28      	cmp	r3, #40	; 0x28
 800c03e:	d12f      	bne.n	800c0a0 <_strtod_l+0x378>
 800c040:	4995      	ldr	r1, [pc, #596]	; (800c298 <_strtod_l+0x570>)
 800c042:	aa1c      	add	r2, sp, #112	; 0x70
 800c044:	a819      	add	r0, sp, #100	; 0x64
 800c046:	f001 ffa1 	bl	800df8c <__hexnan>
 800c04a:	2805      	cmp	r0, #5
 800c04c:	d128      	bne.n	800c0a0 <_strtod_l+0x378>
 800c04e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c050:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800c054:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c058:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c05c:	e69d      	b.n	800bd9a <_strtod_l+0x72>
 800c05e:	210a      	movs	r1, #10
 800c060:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c062:	fb01 2107 	mla	r1, r1, r7, r2
 800c066:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c06a:	9209      	str	r2, [sp, #36]	; 0x24
 800c06c:	e7b5      	b.n	800bfda <_strtod_l+0x2b2>
 800c06e:	2a6e      	cmp	r2, #110	; 0x6e
 800c070:	e7d9      	b.n	800c026 <_strtod_l+0x2fe>
 800c072:	498a      	ldr	r1, [pc, #552]	; (800c29c <_strtod_l+0x574>)
 800c074:	a819      	add	r0, sp, #100	; 0x64
 800c076:	f001 ff75 	bl	800df64 <__match>
 800c07a:	2800      	cmp	r0, #0
 800c07c:	f43f aea8 	beq.w	800bdd0 <_strtod_l+0xa8>
 800c080:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c082:	4987      	ldr	r1, [pc, #540]	; (800c2a0 <_strtod_l+0x578>)
 800c084:	3b01      	subs	r3, #1
 800c086:	a819      	add	r0, sp, #100	; 0x64
 800c088:	9319      	str	r3, [sp, #100]	; 0x64
 800c08a:	f001 ff6b 	bl	800df64 <__match>
 800c08e:	b910      	cbnz	r0, 800c096 <_strtod_l+0x36e>
 800c090:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c092:	3301      	adds	r3, #1
 800c094:	9319      	str	r3, [sp, #100]	; 0x64
 800c096:	f04f 0800 	mov.w	r8, #0
 800c09a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800c2a4 <_strtod_l+0x57c>
 800c09e:	e67c      	b.n	800bd9a <_strtod_l+0x72>
 800c0a0:	4881      	ldr	r0, [pc, #516]	; (800c2a8 <_strtod_l+0x580>)
 800c0a2:	f001 fc93 	bl	800d9cc <nan>
 800c0a6:	4680      	mov	r8, r0
 800c0a8:	4689      	mov	r9, r1
 800c0aa:	e676      	b.n	800bd9a <_strtod_l+0x72>
 800c0ac:	9b08      	ldr	r3, [sp, #32]
 800c0ae:	f1bb 0f00 	cmp.w	fp, #0
 800c0b2:	bf08      	it	eq
 800c0b4:	46b3      	moveq	fp, r6
 800c0b6:	1afb      	subs	r3, r7, r3
 800c0b8:	2e10      	cmp	r6, #16
 800c0ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c0bc:	4635      	mov	r5, r6
 800c0be:	9309      	str	r3, [sp, #36]	; 0x24
 800c0c0:	bfa8      	it	ge
 800c0c2:	2510      	movge	r5, #16
 800c0c4:	f7f4 faae 	bl	8000624 <__aeabi_ui2d>
 800c0c8:	2e09      	cmp	r6, #9
 800c0ca:	4680      	mov	r8, r0
 800c0cc:	4689      	mov	r9, r1
 800c0ce:	dd13      	ble.n	800c0f8 <_strtod_l+0x3d0>
 800c0d0:	4b76      	ldr	r3, [pc, #472]	; (800c2ac <_strtod_l+0x584>)
 800c0d2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c0d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c0da:	f7f4 fb1d 	bl	8000718 <__aeabi_dmul>
 800c0de:	4680      	mov	r8, r0
 800c0e0:	4650      	mov	r0, sl
 800c0e2:	4689      	mov	r9, r1
 800c0e4:	f7f4 fa9e 	bl	8000624 <__aeabi_ui2d>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	4640      	mov	r0, r8
 800c0ee:	4649      	mov	r1, r9
 800c0f0:	f7f4 f95c 	bl	80003ac <__adddf3>
 800c0f4:	4680      	mov	r8, r0
 800c0f6:	4689      	mov	r9, r1
 800c0f8:	2e0f      	cmp	r6, #15
 800c0fa:	dc36      	bgt.n	800c16a <_strtod_l+0x442>
 800c0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	f43f ae4b 	beq.w	800bd9a <_strtod_l+0x72>
 800c104:	dd22      	ble.n	800c14c <_strtod_l+0x424>
 800c106:	2b16      	cmp	r3, #22
 800c108:	dc09      	bgt.n	800c11e <_strtod_l+0x3f6>
 800c10a:	4968      	ldr	r1, [pc, #416]	; (800c2ac <_strtod_l+0x584>)
 800c10c:	4642      	mov	r2, r8
 800c10e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c112:	464b      	mov	r3, r9
 800c114:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c118:	f7f4 fafe 	bl	8000718 <__aeabi_dmul>
 800c11c:	e7c3      	b.n	800c0a6 <_strtod_l+0x37e>
 800c11e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c120:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800c124:	4293      	cmp	r3, r2
 800c126:	db20      	blt.n	800c16a <_strtod_l+0x442>
 800c128:	4c60      	ldr	r4, [pc, #384]	; (800c2ac <_strtod_l+0x584>)
 800c12a:	f1c6 060f 	rsb	r6, r6, #15
 800c12e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800c132:	4642      	mov	r2, r8
 800c134:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c138:	464b      	mov	r3, r9
 800c13a:	f7f4 faed 	bl	8000718 <__aeabi_dmul>
 800c13e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c140:	1b9e      	subs	r6, r3, r6
 800c142:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800c146:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c14a:	e7e5      	b.n	800c118 <_strtod_l+0x3f0>
 800c14c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c14e:	3316      	adds	r3, #22
 800c150:	db0b      	blt.n	800c16a <_strtod_l+0x442>
 800c152:	9b08      	ldr	r3, [sp, #32]
 800c154:	4640      	mov	r0, r8
 800c156:	1bdf      	subs	r7, r3, r7
 800c158:	4b54      	ldr	r3, [pc, #336]	; (800c2ac <_strtod_l+0x584>)
 800c15a:	4649      	mov	r1, r9
 800c15c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c160:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c164:	f7f4 fc02 	bl	800096c <__aeabi_ddiv>
 800c168:	e79d      	b.n	800c0a6 <_strtod_l+0x37e>
 800c16a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c16c:	1b75      	subs	r5, r6, r5
 800c16e:	441d      	add	r5, r3
 800c170:	2d00      	cmp	r5, #0
 800c172:	dd70      	ble.n	800c256 <_strtod_l+0x52e>
 800c174:	f015 030f 	ands.w	r3, r5, #15
 800c178:	d00a      	beq.n	800c190 <_strtod_l+0x468>
 800c17a:	494c      	ldr	r1, [pc, #304]	; (800c2ac <_strtod_l+0x584>)
 800c17c:	4642      	mov	r2, r8
 800c17e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c182:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c186:	464b      	mov	r3, r9
 800c188:	f7f4 fac6 	bl	8000718 <__aeabi_dmul>
 800c18c:	4680      	mov	r8, r0
 800c18e:	4689      	mov	r9, r1
 800c190:	f035 050f 	bics.w	r5, r5, #15
 800c194:	d04d      	beq.n	800c232 <_strtod_l+0x50a>
 800c196:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800c19a:	dd22      	ble.n	800c1e2 <_strtod_l+0x4ba>
 800c19c:	2600      	movs	r6, #0
 800c19e:	46b3      	mov	fp, r6
 800c1a0:	960b      	str	r6, [sp, #44]	; 0x2c
 800c1a2:	9608      	str	r6, [sp, #32]
 800c1a4:	2322      	movs	r3, #34	; 0x22
 800c1a6:	f04f 0800 	mov.w	r8, #0
 800c1aa:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800c2a4 <_strtod_l+0x57c>
 800c1ae:	6023      	str	r3, [r4, #0]
 800c1b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f43f adf1 	beq.w	800bd9a <_strtod_l+0x72>
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c1bc:	f7ff f934 	bl	800b428 <_Bfree>
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	9908      	ldr	r1, [sp, #32]
 800c1c4:	f7ff f930 	bl	800b428 <_Bfree>
 800c1c8:	4659      	mov	r1, fp
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	f7ff f92c 	bl	800b428 <_Bfree>
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1d4:	f7ff f928 	bl	800b428 <_Bfree>
 800c1d8:	4631      	mov	r1, r6
 800c1da:	4620      	mov	r0, r4
 800c1dc:	f7ff f924 	bl	800b428 <_Bfree>
 800c1e0:	e5db      	b.n	800bd9a <_strtod_l+0x72>
 800c1e2:	4b33      	ldr	r3, [pc, #204]	; (800c2b0 <_strtod_l+0x588>)
 800c1e4:	4640      	mov	r0, r8
 800c1e6:	9305      	str	r3, [sp, #20]
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	4649      	mov	r1, r9
 800c1ec:	469a      	mov	sl, r3
 800c1ee:	112d      	asrs	r5, r5, #4
 800c1f0:	2d01      	cmp	r5, #1
 800c1f2:	dc21      	bgt.n	800c238 <_strtod_l+0x510>
 800c1f4:	b10b      	cbz	r3, 800c1fa <_strtod_l+0x4d2>
 800c1f6:	4680      	mov	r8, r0
 800c1f8:	4689      	mov	r9, r1
 800c1fa:	492d      	ldr	r1, [pc, #180]	; (800c2b0 <_strtod_l+0x588>)
 800c1fc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c200:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c204:	4642      	mov	r2, r8
 800c206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c20a:	464b      	mov	r3, r9
 800c20c:	f7f4 fa84 	bl	8000718 <__aeabi_dmul>
 800c210:	4b24      	ldr	r3, [pc, #144]	; (800c2a4 <_strtod_l+0x57c>)
 800c212:	460a      	mov	r2, r1
 800c214:	400b      	ands	r3, r1
 800c216:	4927      	ldr	r1, [pc, #156]	; (800c2b4 <_strtod_l+0x58c>)
 800c218:	4680      	mov	r8, r0
 800c21a:	428b      	cmp	r3, r1
 800c21c:	d8be      	bhi.n	800c19c <_strtod_l+0x474>
 800c21e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c222:	428b      	cmp	r3, r1
 800c224:	bf86      	itte	hi
 800c226:	f04f 38ff 	movhi.w	r8, #4294967295
 800c22a:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800c2b8 <_strtod_l+0x590>
 800c22e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800c232:	2300      	movs	r3, #0
 800c234:	9305      	str	r3, [sp, #20]
 800c236:	e07b      	b.n	800c330 <_strtod_l+0x608>
 800c238:	07ea      	lsls	r2, r5, #31
 800c23a:	d505      	bpl.n	800c248 <_strtod_l+0x520>
 800c23c:	9b05      	ldr	r3, [sp, #20]
 800c23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c242:	f7f4 fa69 	bl	8000718 <__aeabi_dmul>
 800c246:	2301      	movs	r3, #1
 800c248:	9a05      	ldr	r2, [sp, #20]
 800c24a:	f10a 0a01 	add.w	sl, sl, #1
 800c24e:	3208      	adds	r2, #8
 800c250:	106d      	asrs	r5, r5, #1
 800c252:	9205      	str	r2, [sp, #20]
 800c254:	e7cc      	b.n	800c1f0 <_strtod_l+0x4c8>
 800c256:	d0ec      	beq.n	800c232 <_strtod_l+0x50a>
 800c258:	426d      	negs	r5, r5
 800c25a:	f015 020f 	ands.w	r2, r5, #15
 800c25e:	d00a      	beq.n	800c276 <_strtod_l+0x54e>
 800c260:	4b12      	ldr	r3, [pc, #72]	; (800c2ac <_strtod_l+0x584>)
 800c262:	4640      	mov	r0, r8
 800c264:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c268:	4649      	mov	r1, r9
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	f7f4 fb7d 	bl	800096c <__aeabi_ddiv>
 800c272:	4680      	mov	r8, r0
 800c274:	4689      	mov	r9, r1
 800c276:	112d      	asrs	r5, r5, #4
 800c278:	d0db      	beq.n	800c232 <_strtod_l+0x50a>
 800c27a:	2d1f      	cmp	r5, #31
 800c27c:	dd1e      	ble.n	800c2bc <_strtod_l+0x594>
 800c27e:	2600      	movs	r6, #0
 800c280:	46b3      	mov	fp, r6
 800c282:	960b      	str	r6, [sp, #44]	; 0x2c
 800c284:	9608      	str	r6, [sp, #32]
 800c286:	2322      	movs	r3, #34	; 0x22
 800c288:	f04f 0800 	mov.w	r8, #0
 800c28c:	f04f 0900 	mov.w	r9, #0
 800c290:	6023      	str	r3, [r4, #0]
 800c292:	e78d      	b.n	800c1b0 <_strtod_l+0x488>
 800c294:	0800ef3f 	.word	0x0800ef3f
 800c298:	0800f1a4 	.word	0x0800f1a4
 800c29c:	0800ef37 	.word	0x0800ef37
 800c2a0:	0800efa8 	.word	0x0800efa8
 800c2a4:	7ff00000 	.word	0x7ff00000
 800c2a8:	0800efa4 	.word	0x0800efa4
 800c2ac:	0800f0b8 	.word	0x0800f0b8
 800c2b0:	0800f090 	.word	0x0800f090
 800c2b4:	7ca00000 	.word	0x7ca00000
 800c2b8:	7fefffff 	.word	0x7fefffff
 800c2bc:	f015 0310 	ands.w	r3, r5, #16
 800c2c0:	bf18      	it	ne
 800c2c2:	236a      	movne	r3, #106	; 0x6a
 800c2c4:	4640      	mov	r0, r8
 800c2c6:	9305      	str	r3, [sp, #20]
 800c2c8:	4649      	mov	r1, r9
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800c598 <_strtod_l+0x870>
 800c2d0:	07ea      	lsls	r2, r5, #31
 800c2d2:	d504      	bpl.n	800c2de <_strtod_l+0x5b6>
 800c2d4:	e9da 2300 	ldrd	r2, r3, [sl]
 800c2d8:	f7f4 fa1e 	bl	8000718 <__aeabi_dmul>
 800c2dc:	2301      	movs	r3, #1
 800c2de:	106d      	asrs	r5, r5, #1
 800c2e0:	f10a 0a08 	add.w	sl, sl, #8
 800c2e4:	d1f4      	bne.n	800c2d0 <_strtod_l+0x5a8>
 800c2e6:	b10b      	cbz	r3, 800c2ec <_strtod_l+0x5c4>
 800c2e8:	4680      	mov	r8, r0
 800c2ea:	4689      	mov	r9, r1
 800c2ec:	9b05      	ldr	r3, [sp, #20]
 800c2ee:	b1bb      	cbz	r3, 800c320 <_strtod_l+0x5f8>
 800c2f0:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800c2f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	4649      	mov	r1, r9
 800c2fc:	dd10      	ble.n	800c320 <_strtod_l+0x5f8>
 800c2fe:	2b1f      	cmp	r3, #31
 800c300:	f340 8128 	ble.w	800c554 <_strtod_l+0x82c>
 800c304:	2b34      	cmp	r3, #52	; 0x34
 800c306:	bfd8      	it	le
 800c308:	f04f 33ff 	movle.w	r3, #4294967295
 800c30c:	f04f 0800 	mov.w	r8, #0
 800c310:	bfcf      	iteee	gt
 800c312:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c316:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c31a:	4093      	lslle	r3, r2
 800c31c:	ea03 0901 	andle.w	r9, r3, r1
 800c320:	2200      	movs	r2, #0
 800c322:	2300      	movs	r3, #0
 800c324:	4640      	mov	r0, r8
 800c326:	4649      	mov	r1, r9
 800c328:	f7f4 fc5e 	bl	8000be8 <__aeabi_dcmpeq>
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d1a6      	bne.n	800c27e <_strtod_l+0x556>
 800c330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c332:	465a      	mov	r2, fp
 800c334:	9300      	str	r3, [sp, #0]
 800c336:	4620      	mov	r0, r4
 800c338:	4633      	mov	r3, r6
 800c33a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c33c:	f7ff f8dc 	bl	800b4f8 <__s2b>
 800c340:	900b      	str	r0, [sp, #44]	; 0x2c
 800c342:	2800      	cmp	r0, #0
 800c344:	f43f af2a 	beq.w	800c19c <_strtod_l+0x474>
 800c348:	2600      	movs	r6, #0
 800c34a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c34c:	9b08      	ldr	r3, [sp, #32]
 800c34e:	2a00      	cmp	r2, #0
 800c350:	eba3 0307 	sub.w	r3, r3, r7
 800c354:	bfa8      	it	ge
 800c356:	2300      	movge	r3, #0
 800c358:	46b3      	mov	fp, r6
 800c35a:	9312      	str	r3, [sp, #72]	; 0x48
 800c35c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c360:	9316      	str	r3, [sp, #88]	; 0x58
 800c362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c364:	4620      	mov	r0, r4
 800c366:	6859      	ldr	r1, [r3, #4]
 800c368:	f7ff f81e 	bl	800b3a8 <_Balloc>
 800c36c:	9008      	str	r0, [sp, #32]
 800c36e:	2800      	cmp	r0, #0
 800c370:	f43f af18 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c376:	300c      	adds	r0, #12
 800c378:	691a      	ldr	r2, [r3, #16]
 800c37a:	f103 010c 	add.w	r1, r3, #12
 800c37e:	3202      	adds	r2, #2
 800c380:	0092      	lsls	r2, r2, #2
 800c382:	f7fe f876 	bl	800a472 <memcpy>
 800c386:	ab1c      	add	r3, sp, #112	; 0x70
 800c388:	9301      	str	r3, [sp, #4]
 800c38a:	ab1b      	add	r3, sp, #108	; 0x6c
 800c38c:	9300      	str	r3, [sp, #0]
 800c38e:	4642      	mov	r2, r8
 800c390:	464b      	mov	r3, r9
 800c392:	4620      	mov	r0, r4
 800c394:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800c398:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800c39c:	f7ff fbd8 	bl	800bb50 <__d2b>
 800c3a0:	901a      	str	r0, [sp, #104]	; 0x68
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	f43f aefe 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c3a8:	2101      	movs	r1, #1
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	f7ff f93c 	bl	800b628 <__i2b>
 800c3b0:	4683      	mov	fp, r0
 800c3b2:	2800      	cmp	r0, #0
 800c3b4:	f43f aef6 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c3b8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800c3ba:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c3bc:	2f00      	cmp	r7, #0
 800c3be:	bfab      	itete	ge
 800c3c0:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800c3c2:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800c3c4:	eb07 0a03 	addge.w	sl, r7, r3
 800c3c8:	1bdd      	sublt	r5, r3, r7
 800c3ca:	9b05      	ldr	r3, [sp, #20]
 800c3cc:	bfa8      	it	ge
 800c3ce:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800c3d0:	eba7 0703 	sub.w	r7, r7, r3
 800c3d4:	4417      	add	r7, r2
 800c3d6:	4b71      	ldr	r3, [pc, #452]	; (800c59c <_strtod_l+0x874>)
 800c3d8:	f107 37ff 	add.w	r7, r7, #4294967295
 800c3dc:	bfb8      	it	lt
 800c3de:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800c3e2:	429f      	cmp	r7, r3
 800c3e4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c3e8:	f280 80c7 	bge.w	800c57a <_strtod_l+0x852>
 800c3ec:	1bdb      	subs	r3, r3, r7
 800c3ee:	2b1f      	cmp	r3, #31
 800c3f0:	f04f 0101 	mov.w	r1, #1
 800c3f4:	eba2 0203 	sub.w	r2, r2, r3
 800c3f8:	f300 80b3 	bgt.w	800c562 <_strtod_l+0x83a>
 800c3fc:	fa01 f303 	lsl.w	r3, r1, r3
 800c400:	9313      	str	r3, [sp, #76]	; 0x4c
 800c402:	2300      	movs	r3, #0
 800c404:	9310      	str	r3, [sp, #64]	; 0x40
 800c406:	eb0a 0702 	add.w	r7, sl, r2
 800c40a:	9b05      	ldr	r3, [sp, #20]
 800c40c:	45ba      	cmp	sl, r7
 800c40e:	4415      	add	r5, r2
 800c410:	441d      	add	r5, r3
 800c412:	4653      	mov	r3, sl
 800c414:	bfa8      	it	ge
 800c416:	463b      	movge	r3, r7
 800c418:	42ab      	cmp	r3, r5
 800c41a:	bfa8      	it	ge
 800c41c:	462b      	movge	r3, r5
 800c41e:	2b00      	cmp	r3, #0
 800c420:	bfc2      	ittt	gt
 800c422:	1aff      	subgt	r7, r7, r3
 800c424:	1aed      	subgt	r5, r5, r3
 800c426:	ebaa 0a03 	subgt.w	sl, sl, r3
 800c42a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	dd17      	ble.n	800c460 <_strtod_l+0x738>
 800c430:	4659      	mov	r1, fp
 800c432:	461a      	mov	r2, r3
 800c434:	4620      	mov	r0, r4
 800c436:	f7ff f9b5 	bl	800b7a4 <__pow5mult>
 800c43a:	4683      	mov	fp, r0
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f43f aeb1 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c442:	4601      	mov	r1, r0
 800c444:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c446:	4620      	mov	r0, r4
 800c448:	f7ff f904 	bl	800b654 <__multiply>
 800c44c:	900a      	str	r0, [sp, #40]	; 0x28
 800c44e:	2800      	cmp	r0, #0
 800c450:	f43f aea8 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c454:	4620      	mov	r0, r4
 800c456:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c458:	f7fe ffe6 	bl	800b428 <_Bfree>
 800c45c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c45e:	931a      	str	r3, [sp, #104]	; 0x68
 800c460:	2f00      	cmp	r7, #0
 800c462:	f300 808f 	bgt.w	800c584 <_strtod_l+0x85c>
 800c466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c468:	2b00      	cmp	r3, #0
 800c46a:	dd08      	ble.n	800c47e <_strtod_l+0x756>
 800c46c:	4620      	mov	r0, r4
 800c46e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c470:	9908      	ldr	r1, [sp, #32]
 800c472:	f7ff f997 	bl	800b7a4 <__pow5mult>
 800c476:	9008      	str	r0, [sp, #32]
 800c478:	2800      	cmp	r0, #0
 800c47a:	f43f ae93 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c47e:	2d00      	cmp	r5, #0
 800c480:	dd08      	ble.n	800c494 <_strtod_l+0x76c>
 800c482:	462a      	mov	r2, r5
 800c484:	4620      	mov	r0, r4
 800c486:	9908      	ldr	r1, [sp, #32]
 800c488:	f7ff f9e6 	bl	800b858 <__lshift>
 800c48c:	9008      	str	r0, [sp, #32]
 800c48e:	2800      	cmp	r0, #0
 800c490:	f43f ae88 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c494:	f1ba 0f00 	cmp.w	sl, #0
 800c498:	dd08      	ble.n	800c4ac <_strtod_l+0x784>
 800c49a:	4659      	mov	r1, fp
 800c49c:	4652      	mov	r2, sl
 800c49e:	4620      	mov	r0, r4
 800c4a0:	f7ff f9da 	bl	800b858 <__lshift>
 800c4a4:	4683      	mov	fp, r0
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f43f ae7c 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	9a08      	ldr	r2, [sp, #32]
 800c4b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c4b2:	f7ff fa59 	bl	800b968 <__mdiff>
 800c4b6:	4606      	mov	r6, r0
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	f43f ae73 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c4be:	2500      	movs	r5, #0
 800c4c0:	68c3      	ldr	r3, [r0, #12]
 800c4c2:	4659      	mov	r1, fp
 800c4c4:	60c5      	str	r5, [r0, #12]
 800c4c6:	930a      	str	r3, [sp, #40]	; 0x28
 800c4c8:	f7ff fa32 	bl	800b930 <__mcmp>
 800c4cc:	42a8      	cmp	r0, r5
 800c4ce:	da6b      	bge.n	800c5a8 <_strtod_l+0x880>
 800c4d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4d2:	ea53 0308 	orrs.w	r3, r3, r8
 800c4d6:	f040 808f 	bne.w	800c5f8 <_strtod_l+0x8d0>
 800c4da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	f040 808a 	bne.w	800c5f8 <_strtod_l+0x8d0>
 800c4e4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c4e8:	0d1b      	lsrs	r3, r3, #20
 800c4ea:	051b      	lsls	r3, r3, #20
 800c4ec:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c4f0:	f240 8082 	bls.w	800c5f8 <_strtod_l+0x8d0>
 800c4f4:	6973      	ldr	r3, [r6, #20]
 800c4f6:	b913      	cbnz	r3, 800c4fe <_strtod_l+0x7d6>
 800c4f8:	6933      	ldr	r3, [r6, #16]
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	dd7c      	ble.n	800c5f8 <_strtod_l+0x8d0>
 800c4fe:	4631      	mov	r1, r6
 800c500:	2201      	movs	r2, #1
 800c502:	4620      	mov	r0, r4
 800c504:	f7ff f9a8 	bl	800b858 <__lshift>
 800c508:	4659      	mov	r1, fp
 800c50a:	4606      	mov	r6, r0
 800c50c:	f7ff fa10 	bl	800b930 <__mcmp>
 800c510:	2800      	cmp	r0, #0
 800c512:	dd71      	ble.n	800c5f8 <_strtod_l+0x8d0>
 800c514:	9905      	ldr	r1, [sp, #20]
 800c516:	464b      	mov	r3, r9
 800c518:	4a21      	ldr	r2, [pc, #132]	; (800c5a0 <_strtod_l+0x878>)
 800c51a:	2900      	cmp	r1, #0
 800c51c:	f000 808d 	beq.w	800c63a <_strtod_l+0x912>
 800c520:	ea02 0109 	and.w	r1, r2, r9
 800c524:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c528:	f300 8087 	bgt.w	800c63a <_strtod_l+0x912>
 800c52c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c530:	f77f aea9 	ble.w	800c286 <_strtod_l+0x55e>
 800c534:	4640      	mov	r0, r8
 800c536:	4649      	mov	r1, r9
 800c538:	4b1a      	ldr	r3, [pc, #104]	; (800c5a4 <_strtod_l+0x87c>)
 800c53a:	2200      	movs	r2, #0
 800c53c:	f7f4 f8ec 	bl	8000718 <__aeabi_dmul>
 800c540:	4b17      	ldr	r3, [pc, #92]	; (800c5a0 <_strtod_l+0x878>)
 800c542:	4680      	mov	r8, r0
 800c544:	400b      	ands	r3, r1
 800c546:	4689      	mov	r9, r1
 800c548:	2b00      	cmp	r3, #0
 800c54a:	f47f ae35 	bne.w	800c1b8 <_strtod_l+0x490>
 800c54e:	2322      	movs	r3, #34	; 0x22
 800c550:	6023      	str	r3, [r4, #0]
 800c552:	e631      	b.n	800c1b8 <_strtod_l+0x490>
 800c554:	f04f 32ff 	mov.w	r2, #4294967295
 800c558:	fa02 f303 	lsl.w	r3, r2, r3
 800c55c:	ea03 0808 	and.w	r8, r3, r8
 800c560:	e6de      	b.n	800c320 <_strtod_l+0x5f8>
 800c562:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800c566:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800c56a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800c56e:	37e2      	adds	r7, #226	; 0xe2
 800c570:	fa01 f307 	lsl.w	r3, r1, r7
 800c574:	9310      	str	r3, [sp, #64]	; 0x40
 800c576:	9113      	str	r1, [sp, #76]	; 0x4c
 800c578:	e745      	b.n	800c406 <_strtod_l+0x6de>
 800c57a:	2300      	movs	r3, #0
 800c57c:	9310      	str	r3, [sp, #64]	; 0x40
 800c57e:	2301      	movs	r3, #1
 800c580:	9313      	str	r3, [sp, #76]	; 0x4c
 800c582:	e740      	b.n	800c406 <_strtod_l+0x6de>
 800c584:	463a      	mov	r2, r7
 800c586:	4620      	mov	r0, r4
 800c588:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c58a:	f7ff f965 	bl	800b858 <__lshift>
 800c58e:	901a      	str	r0, [sp, #104]	; 0x68
 800c590:	2800      	cmp	r0, #0
 800c592:	f47f af68 	bne.w	800c466 <_strtod_l+0x73e>
 800c596:	e605      	b.n	800c1a4 <_strtod_l+0x47c>
 800c598:	0800f1b8 	.word	0x0800f1b8
 800c59c:	fffffc02 	.word	0xfffffc02
 800c5a0:	7ff00000 	.word	0x7ff00000
 800c5a4:	39500000 	.word	0x39500000
 800c5a8:	46ca      	mov	sl, r9
 800c5aa:	d165      	bne.n	800c678 <_strtod_l+0x950>
 800c5ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5b2:	b352      	cbz	r2, 800c60a <_strtod_l+0x8e2>
 800c5b4:	4a9e      	ldr	r2, [pc, #632]	; (800c830 <_strtod_l+0xb08>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d12a      	bne.n	800c610 <_strtod_l+0x8e8>
 800c5ba:	9b05      	ldr	r3, [sp, #20]
 800c5bc:	4641      	mov	r1, r8
 800c5be:	b1fb      	cbz	r3, 800c600 <_strtod_l+0x8d8>
 800c5c0:	4b9c      	ldr	r3, [pc, #624]	; (800c834 <_strtod_l+0xb0c>)
 800c5c2:	f04f 32ff 	mov.w	r2, #4294967295
 800c5c6:	ea09 0303 	and.w	r3, r9, r3
 800c5ca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c5ce:	d81a      	bhi.n	800c606 <_strtod_l+0x8de>
 800c5d0:	0d1b      	lsrs	r3, r3, #20
 800c5d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c5d6:	fa02 f303 	lsl.w	r3, r2, r3
 800c5da:	4299      	cmp	r1, r3
 800c5dc:	d118      	bne.n	800c610 <_strtod_l+0x8e8>
 800c5de:	4b96      	ldr	r3, [pc, #600]	; (800c838 <_strtod_l+0xb10>)
 800c5e0:	459a      	cmp	sl, r3
 800c5e2:	d102      	bne.n	800c5ea <_strtod_l+0x8c2>
 800c5e4:	3101      	adds	r1, #1
 800c5e6:	f43f addd 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c5ea:	f04f 0800 	mov.w	r8, #0
 800c5ee:	4b91      	ldr	r3, [pc, #580]	; (800c834 <_strtod_l+0xb0c>)
 800c5f0:	ea0a 0303 	and.w	r3, sl, r3
 800c5f4:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c5f8:	9b05      	ldr	r3, [sp, #20]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d19a      	bne.n	800c534 <_strtod_l+0x80c>
 800c5fe:	e5db      	b.n	800c1b8 <_strtod_l+0x490>
 800c600:	f04f 33ff 	mov.w	r3, #4294967295
 800c604:	e7e9      	b.n	800c5da <_strtod_l+0x8b2>
 800c606:	4613      	mov	r3, r2
 800c608:	e7e7      	b.n	800c5da <_strtod_l+0x8b2>
 800c60a:	ea53 0308 	orrs.w	r3, r3, r8
 800c60e:	d081      	beq.n	800c514 <_strtod_l+0x7ec>
 800c610:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c612:	b1e3      	cbz	r3, 800c64e <_strtod_l+0x926>
 800c614:	ea13 0f0a 	tst.w	r3, sl
 800c618:	d0ee      	beq.n	800c5f8 <_strtod_l+0x8d0>
 800c61a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c61c:	4640      	mov	r0, r8
 800c61e:	4649      	mov	r1, r9
 800c620:	9a05      	ldr	r2, [sp, #20]
 800c622:	b1c3      	cbz	r3, 800c656 <_strtod_l+0x92e>
 800c624:	f7ff fb5c 	bl	800bce0 <sulp>
 800c628:	4602      	mov	r2, r0
 800c62a:	460b      	mov	r3, r1
 800c62c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c62e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c630:	f7f3 febc 	bl	80003ac <__adddf3>
 800c634:	4680      	mov	r8, r0
 800c636:	4689      	mov	r9, r1
 800c638:	e7de      	b.n	800c5f8 <_strtod_l+0x8d0>
 800c63a:	4013      	ands	r3, r2
 800c63c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c640:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c644:	f04f 38ff 	mov.w	r8, #4294967295
 800c648:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c64c:	e7d4      	b.n	800c5f8 <_strtod_l+0x8d0>
 800c64e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c650:	ea13 0f08 	tst.w	r3, r8
 800c654:	e7e0      	b.n	800c618 <_strtod_l+0x8f0>
 800c656:	f7ff fb43 	bl	800bce0 <sulp>
 800c65a:	4602      	mov	r2, r0
 800c65c:	460b      	mov	r3, r1
 800c65e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c660:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c662:	f7f3 fea1 	bl	80003a8 <__aeabi_dsub>
 800c666:	2200      	movs	r2, #0
 800c668:	2300      	movs	r3, #0
 800c66a:	4680      	mov	r8, r0
 800c66c:	4689      	mov	r9, r1
 800c66e:	f7f4 fabb 	bl	8000be8 <__aeabi_dcmpeq>
 800c672:	2800      	cmp	r0, #0
 800c674:	d0c0      	beq.n	800c5f8 <_strtod_l+0x8d0>
 800c676:	e606      	b.n	800c286 <_strtod_l+0x55e>
 800c678:	4659      	mov	r1, fp
 800c67a:	4630      	mov	r0, r6
 800c67c:	f7ff fabe 	bl	800bbfc <__ratio>
 800c680:	4602      	mov	r2, r0
 800c682:	460b      	mov	r3, r1
 800c684:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c688:	2200      	movs	r2, #0
 800c68a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c68e:	f7f4 fabf 	bl	8000c10 <__aeabi_dcmple>
 800c692:	2800      	cmp	r0, #0
 800c694:	d06f      	beq.n	800c776 <_strtod_l+0xa4e>
 800c696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d17c      	bne.n	800c796 <_strtod_l+0xa6e>
 800c69c:	f1b8 0f00 	cmp.w	r8, #0
 800c6a0:	d159      	bne.n	800c756 <_strtod_l+0xa2e>
 800c6a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d17b      	bne.n	800c7a2 <_strtod_l+0xa7a>
 800c6aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	4b62      	ldr	r3, [pc, #392]	; (800c83c <_strtod_l+0xb14>)
 800c6b2:	f7f4 faa3 	bl	8000bfc <__aeabi_dcmplt>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d15a      	bne.n	800c770 <_strtod_l+0xa48>
 800c6ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6be:	2200      	movs	r2, #0
 800c6c0:	4b5f      	ldr	r3, [pc, #380]	; (800c840 <_strtod_l+0xb18>)
 800c6c2:	f7f4 f829 	bl	8000718 <__aeabi_dmul>
 800c6c6:	4605      	mov	r5, r0
 800c6c8:	460f      	mov	r7, r1
 800c6ca:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c6ce:	9506      	str	r5, [sp, #24]
 800c6d0:	9307      	str	r3, [sp, #28]
 800c6d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6d6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c6da:	4b56      	ldr	r3, [pc, #344]	; (800c834 <_strtod_l+0xb0c>)
 800c6dc:	4a55      	ldr	r2, [pc, #340]	; (800c834 <_strtod_l+0xb0c>)
 800c6de:	ea0a 0303 	and.w	r3, sl, r3
 800c6e2:	9313      	str	r3, [sp, #76]	; 0x4c
 800c6e4:	4b57      	ldr	r3, [pc, #348]	; (800c844 <_strtod_l+0xb1c>)
 800c6e6:	ea0a 0202 	and.w	r2, sl, r2
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	f040 80b0 	bne.w	800c850 <_strtod_l+0xb28>
 800c6f0:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	4649      	mov	r1, r9
 800c6f8:	f7ff f9c2 	bl	800ba80 <__ulp>
 800c6fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c700:	f7f4 f80a 	bl	8000718 <__aeabi_dmul>
 800c704:	4642      	mov	r2, r8
 800c706:	464b      	mov	r3, r9
 800c708:	f7f3 fe50 	bl	80003ac <__adddf3>
 800c70c:	f8df a124 	ldr.w	sl, [pc, #292]	; 800c834 <_strtod_l+0xb0c>
 800c710:	4a4d      	ldr	r2, [pc, #308]	; (800c848 <_strtod_l+0xb20>)
 800c712:	ea01 0a0a 	and.w	sl, r1, sl
 800c716:	4592      	cmp	sl, r2
 800c718:	4680      	mov	r8, r0
 800c71a:	d948      	bls.n	800c7ae <_strtod_l+0xa86>
 800c71c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c71e:	4b46      	ldr	r3, [pc, #280]	; (800c838 <_strtod_l+0xb10>)
 800c720:	429a      	cmp	r2, r3
 800c722:	d103      	bne.n	800c72c <_strtod_l+0xa04>
 800c724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c726:	3301      	adds	r3, #1
 800c728:	f43f ad3c 	beq.w	800c1a4 <_strtod_l+0x47c>
 800c72c:	f04f 38ff 	mov.w	r8, #4294967295
 800c730:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800c838 <_strtod_l+0xb10>
 800c734:	4620      	mov	r0, r4
 800c736:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c738:	f7fe fe76 	bl	800b428 <_Bfree>
 800c73c:	4620      	mov	r0, r4
 800c73e:	9908      	ldr	r1, [sp, #32]
 800c740:	f7fe fe72 	bl	800b428 <_Bfree>
 800c744:	4659      	mov	r1, fp
 800c746:	4620      	mov	r0, r4
 800c748:	f7fe fe6e 	bl	800b428 <_Bfree>
 800c74c:	4631      	mov	r1, r6
 800c74e:	4620      	mov	r0, r4
 800c750:	f7fe fe6a 	bl	800b428 <_Bfree>
 800c754:	e605      	b.n	800c362 <_strtod_l+0x63a>
 800c756:	f1b8 0f01 	cmp.w	r8, #1
 800c75a:	d103      	bne.n	800c764 <_strtod_l+0xa3c>
 800c75c:	f1b9 0f00 	cmp.w	r9, #0
 800c760:	f43f ad91 	beq.w	800c286 <_strtod_l+0x55e>
 800c764:	2200      	movs	r2, #0
 800c766:	4b39      	ldr	r3, [pc, #228]	; (800c84c <_strtod_l+0xb24>)
 800c768:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c76a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c76e:	e016      	b.n	800c79e <_strtod_l+0xa76>
 800c770:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c772:	4f33      	ldr	r7, [pc, #204]	; (800c840 <_strtod_l+0xb18>)
 800c774:	e7a9      	b.n	800c6ca <_strtod_l+0x9a2>
 800c776:	4b32      	ldr	r3, [pc, #200]	; (800c840 <_strtod_l+0xb18>)
 800c778:	2200      	movs	r2, #0
 800c77a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c77e:	f7f3 ffcb 	bl	8000718 <__aeabi_dmul>
 800c782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c784:	4605      	mov	r5, r0
 800c786:	460f      	mov	r7, r1
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d09e      	beq.n	800c6ca <_strtod_l+0x9a2>
 800c78c:	4602      	mov	r2, r0
 800c78e:	460b      	mov	r3, r1
 800c790:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c794:	e79d      	b.n	800c6d2 <_strtod_l+0x9aa>
 800c796:	2200      	movs	r2, #0
 800c798:	4b28      	ldr	r3, [pc, #160]	; (800c83c <_strtod_l+0xb14>)
 800c79a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c79e:	4f27      	ldr	r7, [pc, #156]	; (800c83c <_strtod_l+0xb14>)
 800c7a0:	e797      	b.n	800c6d2 <_strtod_l+0x9aa>
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	4b29      	ldr	r3, [pc, #164]	; (800c84c <_strtod_l+0xb24>)
 800c7a6:	4645      	mov	r5, r8
 800c7a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c7ac:	e7f7      	b.n	800c79e <_strtod_l+0xa76>
 800c7ae:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800c7b2:	9b05      	ldr	r3, [sp, #20]
 800c7b4:	46ca      	mov	sl, r9
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d1bc      	bne.n	800c734 <_strtod_l+0xa0c>
 800c7ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c7be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c7c0:	0d1b      	lsrs	r3, r3, #20
 800c7c2:	051b      	lsls	r3, r3, #20
 800c7c4:	429a      	cmp	r2, r3
 800c7c6:	d1b5      	bne.n	800c734 <_strtod_l+0xa0c>
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	f7f4 fc1a 	bl	8001004 <__aeabi_d2lz>
 800c7d0:	f7f3 ff74 	bl	80006bc <__aeabi_l2d>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	4628      	mov	r0, r5
 800c7da:	4639      	mov	r1, r7
 800c7dc:	f7f3 fde4 	bl	80003a8 <__aeabi_dsub>
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800c7e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800c7ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7ee:	ea4a 0a08 	orr.w	sl, sl, r8
 800c7f2:	ea5a 0a03 	orrs.w	sl, sl, r3
 800c7f6:	d06c      	beq.n	800c8d2 <_strtod_l+0xbaa>
 800c7f8:	a309      	add	r3, pc, #36	; (adr r3, 800c820 <_strtod_l+0xaf8>)
 800c7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fe:	f7f4 f9fd 	bl	8000bfc <__aeabi_dcmplt>
 800c802:	2800      	cmp	r0, #0
 800c804:	f47f acd8 	bne.w	800c1b8 <_strtod_l+0x490>
 800c808:	a307      	add	r3, pc, #28	; (adr r3, 800c828 <_strtod_l+0xb00>)
 800c80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c812:	f7f4 fa11 	bl	8000c38 <__aeabi_dcmpgt>
 800c816:	2800      	cmp	r0, #0
 800c818:	d08c      	beq.n	800c734 <_strtod_l+0xa0c>
 800c81a:	e4cd      	b.n	800c1b8 <_strtod_l+0x490>
 800c81c:	f3af 8000 	nop.w
 800c820:	94a03595 	.word	0x94a03595
 800c824:	3fdfffff 	.word	0x3fdfffff
 800c828:	35afe535 	.word	0x35afe535
 800c82c:	3fe00000 	.word	0x3fe00000
 800c830:	000fffff 	.word	0x000fffff
 800c834:	7ff00000 	.word	0x7ff00000
 800c838:	7fefffff 	.word	0x7fefffff
 800c83c:	3ff00000 	.word	0x3ff00000
 800c840:	3fe00000 	.word	0x3fe00000
 800c844:	7fe00000 	.word	0x7fe00000
 800c848:	7c9fffff 	.word	0x7c9fffff
 800c84c:	bff00000 	.word	0xbff00000
 800c850:	9b05      	ldr	r3, [sp, #20]
 800c852:	b333      	cbz	r3, 800c8a2 <_strtod_l+0xb7a>
 800c854:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c856:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c85a:	d822      	bhi.n	800c8a2 <_strtod_l+0xb7a>
 800c85c:	a328      	add	r3, pc, #160	; (adr r3, 800c900 <_strtod_l+0xbd8>)
 800c85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c862:	4628      	mov	r0, r5
 800c864:	4639      	mov	r1, r7
 800c866:	f7f4 f9d3 	bl	8000c10 <__aeabi_dcmple>
 800c86a:	b1a0      	cbz	r0, 800c896 <_strtod_l+0xb6e>
 800c86c:	4639      	mov	r1, r7
 800c86e:	4628      	mov	r0, r5
 800c870:	f7f4 fa2a 	bl	8000cc8 <__aeabi_d2uiz>
 800c874:	2801      	cmp	r0, #1
 800c876:	bf38      	it	cc
 800c878:	2001      	movcc	r0, #1
 800c87a:	f7f3 fed3 	bl	8000624 <__aeabi_ui2d>
 800c87e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c880:	4605      	mov	r5, r0
 800c882:	460f      	mov	r7, r1
 800c884:	bb03      	cbnz	r3, 800c8c8 <_strtod_l+0xba0>
 800c886:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c88a:	9014      	str	r0, [sp, #80]	; 0x50
 800c88c:	9315      	str	r3, [sp, #84]	; 0x54
 800c88e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c892:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c896:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c898:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c89a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c89e:	1a9b      	subs	r3, r3, r2
 800c8a0:	9311      	str	r3, [sp, #68]	; 0x44
 800c8a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c8a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c8a6:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800c8aa:	f7ff f8e9 	bl	800ba80 <__ulp>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	4640      	mov	r0, r8
 800c8b4:	4649      	mov	r1, r9
 800c8b6:	f7f3 ff2f 	bl	8000718 <__aeabi_dmul>
 800c8ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c8bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c8be:	f7f3 fd75 	bl	80003ac <__adddf3>
 800c8c2:	4680      	mov	r8, r0
 800c8c4:	4689      	mov	r9, r1
 800c8c6:	e774      	b.n	800c7b2 <_strtod_l+0xa8a>
 800c8c8:	4602      	mov	r2, r0
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c8d0:	e7dd      	b.n	800c88e <_strtod_l+0xb66>
 800c8d2:	a30d      	add	r3, pc, #52	; (adr r3, 800c908 <_strtod_l+0xbe0>)
 800c8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d8:	f7f4 f990 	bl	8000bfc <__aeabi_dcmplt>
 800c8dc:	e79b      	b.n	800c816 <_strtod_l+0xaee>
 800c8de:	2300      	movs	r3, #0
 800c8e0:	930e      	str	r3, [sp, #56]	; 0x38
 800c8e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c8e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8e6:	6013      	str	r3, [r2, #0]
 800c8e8:	f7ff ba5b 	b.w	800bda2 <_strtod_l+0x7a>
 800c8ec:	2a65      	cmp	r2, #101	; 0x65
 800c8ee:	f43f ab52 	beq.w	800bf96 <_strtod_l+0x26e>
 800c8f2:	2a45      	cmp	r2, #69	; 0x45
 800c8f4:	f43f ab4f 	beq.w	800bf96 <_strtod_l+0x26e>
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	f7ff bb87 	b.w	800c00c <_strtod_l+0x2e4>
 800c8fe:	bf00      	nop
 800c900:	ffc00000 	.word	0xffc00000
 800c904:	41dfffff 	.word	0x41dfffff
 800c908:	94a03595 	.word	0x94a03595
 800c90c:	3fcfffff 	.word	0x3fcfffff

0800c910 <_strtod_r>:
 800c910:	4b01      	ldr	r3, [pc, #4]	; (800c918 <_strtod_r+0x8>)
 800c912:	f7ff ba09 	b.w	800bd28 <_strtod_l>
 800c916:	bf00      	nop
 800c918:	20000314 	.word	0x20000314

0800c91c <_strtol_l.constprop.0>:
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c922:	4686      	mov	lr, r0
 800c924:	4690      	mov	r8, r2
 800c926:	d001      	beq.n	800c92c <_strtol_l.constprop.0+0x10>
 800c928:	2b24      	cmp	r3, #36	; 0x24
 800c92a:	d906      	bls.n	800c93a <_strtol_l.constprop.0+0x1e>
 800c92c:	f7fd fd66 	bl	800a3fc <__errno>
 800c930:	2316      	movs	r3, #22
 800c932:	6003      	str	r3, [r0, #0]
 800c934:	2000      	movs	r0, #0
 800c936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c93a:	460d      	mov	r5, r1
 800c93c:	4835      	ldr	r0, [pc, #212]	; (800ca14 <_strtol_l.constprop.0+0xf8>)
 800c93e:	462a      	mov	r2, r5
 800c940:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c944:	5d06      	ldrb	r6, [r0, r4]
 800c946:	f016 0608 	ands.w	r6, r6, #8
 800c94a:	d1f8      	bne.n	800c93e <_strtol_l.constprop.0+0x22>
 800c94c:	2c2d      	cmp	r4, #45	; 0x2d
 800c94e:	d12e      	bne.n	800c9ae <_strtol_l.constprop.0+0x92>
 800c950:	2601      	movs	r6, #1
 800c952:	782c      	ldrb	r4, [r5, #0]
 800c954:	1c95      	adds	r5, r2, #2
 800c956:	2b00      	cmp	r3, #0
 800c958:	d057      	beq.n	800ca0a <_strtol_l.constprop.0+0xee>
 800c95a:	2b10      	cmp	r3, #16
 800c95c:	d109      	bne.n	800c972 <_strtol_l.constprop.0+0x56>
 800c95e:	2c30      	cmp	r4, #48	; 0x30
 800c960:	d107      	bne.n	800c972 <_strtol_l.constprop.0+0x56>
 800c962:	782a      	ldrb	r2, [r5, #0]
 800c964:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800c968:	2a58      	cmp	r2, #88	; 0x58
 800c96a:	d149      	bne.n	800ca00 <_strtol_l.constprop.0+0xe4>
 800c96c:	2310      	movs	r3, #16
 800c96e:	786c      	ldrb	r4, [r5, #1]
 800c970:	3502      	adds	r5, #2
 800c972:	2200      	movs	r2, #0
 800c974:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800c978:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c97c:	fbbc f9f3 	udiv	r9, ip, r3
 800c980:	4610      	mov	r0, r2
 800c982:	fb03 ca19 	mls	sl, r3, r9, ip
 800c986:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800c98a:	2f09      	cmp	r7, #9
 800c98c:	d814      	bhi.n	800c9b8 <_strtol_l.constprop.0+0x9c>
 800c98e:	463c      	mov	r4, r7
 800c990:	42a3      	cmp	r3, r4
 800c992:	dd20      	ble.n	800c9d6 <_strtol_l.constprop.0+0xba>
 800c994:	1c57      	adds	r7, r2, #1
 800c996:	d007      	beq.n	800c9a8 <_strtol_l.constprop.0+0x8c>
 800c998:	4581      	cmp	r9, r0
 800c99a:	d319      	bcc.n	800c9d0 <_strtol_l.constprop.0+0xb4>
 800c99c:	d101      	bne.n	800c9a2 <_strtol_l.constprop.0+0x86>
 800c99e:	45a2      	cmp	sl, r4
 800c9a0:	db16      	blt.n	800c9d0 <_strtol_l.constprop.0+0xb4>
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	fb00 4003 	mla	r0, r0, r3, r4
 800c9a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9ac:	e7eb      	b.n	800c986 <_strtol_l.constprop.0+0x6a>
 800c9ae:	2c2b      	cmp	r4, #43	; 0x2b
 800c9b0:	bf04      	itt	eq
 800c9b2:	782c      	ldrbeq	r4, [r5, #0]
 800c9b4:	1c95      	addeq	r5, r2, #2
 800c9b6:	e7ce      	b.n	800c956 <_strtol_l.constprop.0+0x3a>
 800c9b8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800c9bc:	2f19      	cmp	r7, #25
 800c9be:	d801      	bhi.n	800c9c4 <_strtol_l.constprop.0+0xa8>
 800c9c0:	3c37      	subs	r4, #55	; 0x37
 800c9c2:	e7e5      	b.n	800c990 <_strtol_l.constprop.0+0x74>
 800c9c4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800c9c8:	2f19      	cmp	r7, #25
 800c9ca:	d804      	bhi.n	800c9d6 <_strtol_l.constprop.0+0xba>
 800c9cc:	3c57      	subs	r4, #87	; 0x57
 800c9ce:	e7df      	b.n	800c990 <_strtol_l.constprop.0+0x74>
 800c9d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c9d4:	e7e8      	b.n	800c9a8 <_strtol_l.constprop.0+0x8c>
 800c9d6:	1c53      	adds	r3, r2, #1
 800c9d8:	d108      	bne.n	800c9ec <_strtol_l.constprop.0+0xd0>
 800c9da:	2322      	movs	r3, #34	; 0x22
 800c9dc:	4660      	mov	r0, ip
 800c9de:	f8ce 3000 	str.w	r3, [lr]
 800c9e2:	f1b8 0f00 	cmp.w	r8, #0
 800c9e6:	d0a6      	beq.n	800c936 <_strtol_l.constprop.0+0x1a>
 800c9e8:	1e69      	subs	r1, r5, #1
 800c9ea:	e006      	b.n	800c9fa <_strtol_l.constprop.0+0xde>
 800c9ec:	b106      	cbz	r6, 800c9f0 <_strtol_l.constprop.0+0xd4>
 800c9ee:	4240      	negs	r0, r0
 800c9f0:	f1b8 0f00 	cmp.w	r8, #0
 800c9f4:	d09f      	beq.n	800c936 <_strtol_l.constprop.0+0x1a>
 800c9f6:	2a00      	cmp	r2, #0
 800c9f8:	d1f6      	bne.n	800c9e8 <_strtol_l.constprop.0+0xcc>
 800c9fa:	f8c8 1000 	str.w	r1, [r8]
 800c9fe:	e79a      	b.n	800c936 <_strtol_l.constprop.0+0x1a>
 800ca00:	2430      	movs	r4, #48	; 0x30
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d1b5      	bne.n	800c972 <_strtol_l.constprop.0+0x56>
 800ca06:	2308      	movs	r3, #8
 800ca08:	e7b3      	b.n	800c972 <_strtol_l.constprop.0+0x56>
 800ca0a:	2c30      	cmp	r4, #48	; 0x30
 800ca0c:	d0a9      	beq.n	800c962 <_strtol_l.constprop.0+0x46>
 800ca0e:	230a      	movs	r3, #10
 800ca10:	e7af      	b.n	800c972 <_strtol_l.constprop.0+0x56>
 800ca12:	bf00      	nop
 800ca14:	0800f1e1 	.word	0x0800f1e1

0800ca18 <_strtol_r>:
 800ca18:	f7ff bf80 	b.w	800c91c <_strtol_l.constprop.0>

0800ca1c <__ssputs_r>:
 800ca1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca20:	461f      	mov	r7, r3
 800ca22:	688e      	ldr	r6, [r1, #8]
 800ca24:	4682      	mov	sl, r0
 800ca26:	42be      	cmp	r6, r7
 800ca28:	460c      	mov	r4, r1
 800ca2a:	4690      	mov	r8, r2
 800ca2c:	680b      	ldr	r3, [r1, #0]
 800ca2e:	d82c      	bhi.n	800ca8a <__ssputs_r+0x6e>
 800ca30:	898a      	ldrh	r2, [r1, #12]
 800ca32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ca36:	d026      	beq.n	800ca86 <__ssputs_r+0x6a>
 800ca38:	6965      	ldr	r5, [r4, #20]
 800ca3a:	6909      	ldr	r1, [r1, #16]
 800ca3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca40:	eba3 0901 	sub.w	r9, r3, r1
 800ca44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ca48:	1c7b      	adds	r3, r7, #1
 800ca4a:	444b      	add	r3, r9
 800ca4c:	106d      	asrs	r5, r5, #1
 800ca4e:	429d      	cmp	r5, r3
 800ca50:	bf38      	it	cc
 800ca52:	461d      	movcc	r5, r3
 800ca54:	0553      	lsls	r3, r2, #21
 800ca56:	d527      	bpl.n	800caa8 <__ssputs_r+0x8c>
 800ca58:	4629      	mov	r1, r5
 800ca5a:	f7fe fc19 	bl	800b290 <_malloc_r>
 800ca5e:	4606      	mov	r6, r0
 800ca60:	b360      	cbz	r0, 800cabc <__ssputs_r+0xa0>
 800ca62:	464a      	mov	r2, r9
 800ca64:	6921      	ldr	r1, [r4, #16]
 800ca66:	f7fd fd04 	bl	800a472 <memcpy>
 800ca6a:	89a3      	ldrh	r3, [r4, #12]
 800ca6c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ca70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca74:	81a3      	strh	r3, [r4, #12]
 800ca76:	6126      	str	r6, [r4, #16]
 800ca78:	444e      	add	r6, r9
 800ca7a:	6026      	str	r6, [r4, #0]
 800ca7c:	463e      	mov	r6, r7
 800ca7e:	6165      	str	r5, [r4, #20]
 800ca80:	eba5 0509 	sub.w	r5, r5, r9
 800ca84:	60a5      	str	r5, [r4, #8]
 800ca86:	42be      	cmp	r6, r7
 800ca88:	d900      	bls.n	800ca8c <__ssputs_r+0x70>
 800ca8a:	463e      	mov	r6, r7
 800ca8c:	4632      	mov	r2, r6
 800ca8e:	4641      	mov	r1, r8
 800ca90:	6820      	ldr	r0, [r4, #0]
 800ca92:	f000 ff3d 	bl	800d910 <memmove>
 800ca96:	2000      	movs	r0, #0
 800ca98:	68a3      	ldr	r3, [r4, #8]
 800ca9a:	1b9b      	subs	r3, r3, r6
 800ca9c:	60a3      	str	r3, [r4, #8]
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	4433      	add	r3, r6
 800caa2:	6023      	str	r3, [r4, #0]
 800caa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caa8:	462a      	mov	r2, r5
 800caaa:	f001 fb1c 	bl	800e0e6 <_realloc_r>
 800caae:	4606      	mov	r6, r0
 800cab0:	2800      	cmp	r0, #0
 800cab2:	d1e0      	bne.n	800ca76 <__ssputs_r+0x5a>
 800cab4:	4650      	mov	r0, sl
 800cab6:	6921      	ldr	r1, [r4, #16]
 800cab8:	f7fe fb7a 	bl	800b1b0 <_free_r>
 800cabc:	230c      	movs	r3, #12
 800cabe:	f8ca 3000 	str.w	r3, [sl]
 800cac2:	89a3      	ldrh	r3, [r4, #12]
 800cac4:	f04f 30ff 	mov.w	r0, #4294967295
 800cac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cacc:	81a3      	strh	r3, [r4, #12]
 800cace:	e7e9      	b.n	800caa4 <__ssputs_r+0x88>

0800cad0 <_svfiprintf_r>:
 800cad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad4:	4698      	mov	r8, r3
 800cad6:	898b      	ldrh	r3, [r1, #12]
 800cad8:	4607      	mov	r7, r0
 800cada:	061b      	lsls	r3, r3, #24
 800cadc:	460d      	mov	r5, r1
 800cade:	4614      	mov	r4, r2
 800cae0:	b09d      	sub	sp, #116	; 0x74
 800cae2:	d50e      	bpl.n	800cb02 <_svfiprintf_r+0x32>
 800cae4:	690b      	ldr	r3, [r1, #16]
 800cae6:	b963      	cbnz	r3, 800cb02 <_svfiprintf_r+0x32>
 800cae8:	2140      	movs	r1, #64	; 0x40
 800caea:	f7fe fbd1 	bl	800b290 <_malloc_r>
 800caee:	6028      	str	r0, [r5, #0]
 800caf0:	6128      	str	r0, [r5, #16]
 800caf2:	b920      	cbnz	r0, 800cafe <_svfiprintf_r+0x2e>
 800caf4:	230c      	movs	r3, #12
 800caf6:	603b      	str	r3, [r7, #0]
 800caf8:	f04f 30ff 	mov.w	r0, #4294967295
 800cafc:	e0d0      	b.n	800cca0 <_svfiprintf_r+0x1d0>
 800cafe:	2340      	movs	r3, #64	; 0x40
 800cb00:	616b      	str	r3, [r5, #20]
 800cb02:	2300      	movs	r3, #0
 800cb04:	9309      	str	r3, [sp, #36]	; 0x24
 800cb06:	2320      	movs	r3, #32
 800cb08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb0c:	2330      	movs	r3, #48	; 0x30
 800cb0e:	f04f 0901 	mov.w	r9, #1
 800cb12:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb16:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800ccb8 <_svfiprintf_r+0x1e8>
 800cb1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb1e:	4623      	mov	r3, r4
 800cb20:	469a      	mov	sl, r3
 800cb22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb26:	b10a      	cbz	r2, 800cb2c <_svfiprintf_r+0x5c>
 800cb28:	2a25      	cmp	r2, #37	; 0x25
 800cb2a:	d1f9      	bne.n	800cb20 <_svfiprintf_r+0x50>
 800cb2c:	ebba 0b04 	subs.w	fp, sl, r4
 800cb30:	d00b      	beq.n	800cb4a <_svfiprintf_r+0x7a>
 800cb32:	465b      	mov	r3, fp
 800cb34:	4622      	mov	r2, r4
 800cb36:	4629      	mov	r1, r5
 800cb38:	4638      	mov	r0, r7
 800cb3a:	f7ff ff6f 	bl	800ca1c <__ssputs_r>
 800cb3e:	3001      	adds	r0, #1
 800cb40:	f000 80a9 	beq.w	800cc96 <_svfiprintf_r+0x1c6>
 800cb44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb46:	445a      	add	r2, fp
 800cb48:	9209      	str	r2, [sp, #36]	; 0x24
 800cb4a:	f89a 3000 	ldrb.w	r3, [sl]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	f000 80a1 	beq.w	800cc96 <_svfiprintf_r+0x1c6>
 800cb54:	2300      	movs	r3, #0
 800cb56:	f04f 32ff 	mov.w	r2, #4294967295
 800cb5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb5e:	f10a 0a01 	add.w	sl, sl, #1
 800cb62:	9304      	str	r3, [sp, #16]
 800cb64:	9307      	str	r3, [sp, #28]
 800cb66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb6a:	931a      	str	r3, [sp, #104]	; 0x68
 800cb6c:	4654      	mov	r4, sl
 800cb6e:	2205      	movs	r2, #5
 800cb70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb74:	4850      	ldr	r0, [pc, #320]	; (800ccb8 <_svfiprintf_r+0x1e8>)
 800cb76:	f7fd fc6e 	bl	800a456 <memchr>
 800cb7a:	9a04      	ldr	r2, [sp, #16]
 800cb7c:	b9d8      	cbnz	r0, 800cbb6 <_svfiprintf_r+0xe6>
 800cb7e:	06d0      	lsls	r0, r2, #27
 800cb80:	bf44      	itt	mi
 800cb82:	2320      	movmi	r3, #32
 800cb84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb88:	0711      	lsls	r1, r2, #28
 800cb8a:	bf44      	itt	mi
 800cb8c:	232b      	movmi	r3, #43	; 0x2b
 800cb8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb92:	f89a 3000 	ldrb.w	r3, [sl]
 800cb96:	2b2a      	cmp	r3, #42	; 0x2a
 800cb98:	d015      	beq.n	800cbc6 <_svfiprintf_r+0xf6>
 800cb9a:	4654      	mov	r4, sl
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	f04f 0c0a 	mov.w	ip, #10
 800cba2:	9a07      	ldr	r2, [sp, #28]
 800cba4:	4621      	mov	r1, r4
 800cba6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbaa:	3b30      	subs	r3, #48	; 0x30
 800cbac:	2b09      	cmp	r3, #9
 800cbae:	d94d      	bls.n	800cc4c <_svfiprintf_r+0x17c>
 800cbb0:	b1b0      	cbz	r0, 800cbe0 <_svfiprintf_r+0x110>
 800cbb2:	9207      	str	r2, [sp, #28]
 800cbb4:	e014      	b.n	800cbe0 <_svfiprintf_r+0x110>
 800cbb6:	eba0 0308 	sub.w	r3, r0, r8
 800cbba:	fa09 f303 	lsl.w	r3, r9, r3
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	46a2      	mov	sl, r4
 800cbc2:	9304      	str	r3, [sp, #16]
 800cbc4:	e7d2      	b.n	800cb6c <_svfiprintf_r+0x9c>
 800cbc6:	9b03      	ldr	r3, [sp, #12]
 800cbc8:	1d19      	adds	r1, r3, #4
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	9103      	str	r1, [sp, #12]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	bfbb      	ittet	lt
 800cbd2:	425b      	neglt	r3, r3
 800cbd4:	f042 0202 	orrlt.w	r2, r2, #2
 800cbd8:	9307      	strge	r3, [sp, #28]
 800cbda:	9307      	strlt	r3, [sp, #28]
 800cbdc:	bfb8      	it	lt
 800cbde:	9204      	strlt	r2, [sp, #16]
 800cbe0:	7823      	ldrb	r3, [r4, #0]
 800cbe2:	2b2e      	cmp	r3, #46	; 0x2e
 800cbe4:	d10c      	bne.n	800cc00 <_svfiprintf_r+0x130>
 800cbe6:	7863      	ldrb	r3, [r4, #1]
 800cbe8:	2b2a      	cmp	r3, #42	; 0x2a
 800cbea:	d134      	bne.n	800cc56 <_svfiprintf_r+0x186>
 800cbec:	9b03      	ldr	r3, [sp, #12]
 800cbee:	3402      	adds	r4, #2
 800cbf0:	1d1a      	adds	r2, r3, #4
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	9203      	str	r2, [sp, #12]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	bfb8      	it	lt
 800cbfa:	f04f 33ff 	movlt.w	r3, #4294967295
 800cbfe:	9305      	str	r3, [sp, #20]
 800cc00:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ccbc <_svfiprintf_r+0x1ec>
 800cc04:	2203      	movs	r2, #3
 800cc06:	4650      	mov	r0, sl
 800cc08:	7821      	ldrb	r1, [r4, #0]
 800cc0a:	f7fd fc24 	bl	800a456 <memchr>
 800cc0e:	b138      	cbz	r0, 800cc20 <_svfiprintf_r+0x150>
 800cc10:	2240      	movs	r2, #64	; 0x40
 800cc12:	9b04      	ldr	r3, [sp, #16]
 800cc14:	eba0 000a 	sub.w	r0, r0, sl
 800cc18:	4082      	lsls	r2, r0
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	3401      	adds	r4, #1
 800cc1e:	9304      	str	r3, [sp, #16]
 800cc20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc24:	2206      	movs	r2, #6
 800cc26:	4826      	ldr	r0, [pc, #152]	; (800ccc0 <_svfiprintf_r+0x1f0>)
 800cc28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc2c:	f7fd fc13 	bl	800a456 <memchr>
 800cc30:	2800      	cmp	r0, #0
 800cc32:	d038      	beq.n	800cca6 <_svfiprintf_r+0x1d6>
 800cc34:	4b23      	ldr	r3, [pc, #140]	; (800ccc4 <_svfiprintf_r+0x1f4>)
 800cc36:	bb1b      	cbnz	r3, 800cc80 <_svfiprintf_r+0x1b0>
 800cc38:	9b03      	ldr	r3, [sp, #12]
 800cc3a:	3307      	adds	r3, #7
 800cc3c:	f023 0307 	bic.w	r3, r3, #7
 800cc40:	3308      	adds	r3, #8
 800cc42:	9303      	str	r3, [sp, #12]
 800cc44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc46:	4433      	add	r3, r6
 800cc48:	9309      	str	r3, [sp, #36]	; 0x24
 800cc4a:	e768      	b.n	800cb1e <_svfiprintf_r+0x4e>
 800cc4c:	460c      	mov	r4, r1
 800cc4e:	2001      	movs	r0, #1
 800cc50:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc54:	e7a6      	b.n	800cba4 <_svfiprintf_r+0xd4>
 800cc56:	2300      	movs	r3, #0
 800cc58:	f04f 0c0a 	mov.w	ip, #10
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	3401      	adds	r4, #1
 800cc60:	9305      	str	r3, [sp, #20]
 800cc62:	4620      	mov	r0, r4
 800cc64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc68:	3a30      	subs	r2, #48	; 0x30
 800cc6a:	2a09      	cmp	r2, #9
 800cc6c:	d903      	bls.n	800cc76 <_svfiprintf_r+0x1a6>
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d0c6      	beq.n	800cc00 <_svfiprintf_r+0x130>
 800cc72:	9105      	str	r1, [sp, #20]
 800cc74:	e7c4      	b.n	800cc00 <_svfiprintf_r+0x130>
 800cc76:	4604      	mov	r4, r0
 800cc78:	2301      	movs	r3, #1
 800cc7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc7e:	e7f0      	b.n	800cc62 <_svfiprintf_r+0x192>
 800cc80:	ab03      	add	r3, sp, #12
 800cc82:	9300      	str	r3, [sp, #0]
 800cc84:	462a      	mov	r2, r5
 800cc86:	4638      	mov	r0, r7
 800cc88:	4b0f      	ldr	r3, [pc, #60]	; (800ccc8 <_svfiprintf_r+0x1f8>)
 800cc8a:	a904      	add	r1, sp, #16
 800cc8c:	f7fc faec 	bl	8009268 <_printf_float>
 800cc90:	1c42      	adds	r2, r0, #1
 800cc92:	4606      	mov	r6, r0
 800cc94:	d1d6      	bne.n	800cc44 <_svfiprintf_r+0x174>
 800cc96:	89ab      	ldrh	r3, [r5, #12]
 800cc98:	065b      	lsls	r3, r3, #25
 800cc9a:	f53f af2d 	bmi.w	800caf8 <_svfiprintf_r+0x28>
 800cc9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cca0:	b01d      	add	sp, #116	; 0x74
 800cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca6:	ab03      	add	r3, sp, #12
 800cca8:	9300      	str	r3, [sp, #0]
 800ccaa:	462a      	mov	r2, r5
 800ccac:	4638      	mov	r0, r7
 800ccae:	4b06      	ldr	r3, [pc, #24]	; (800ccc8 <_svfiprintf_r+0x1f8>)
 800ccb0:	a904      	add	r1, sp, #16
 800ccb2:	f7fc fd79 	bl	80097a8 <_printf_i>
 800ccb6:	e7eb      	b.n	800cc90 <_svfiprintf_r+0x1c0>
 800ccb8:	0800f2e1 	.word	0x0800f2e1
 800ccbc:	0800f2e7 	.word	0x0800f2e7
 800ccc0:	0800f2eb 	.word	0x0800f2eb
 800ccc4:	08009269 	.word	0x08009269
 800ccc8:	0800ca1d 	.word	0x0800ca1d

0800cccc <_sungetc_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	1c4b      	adds	r3, r1, #1
 800ccd0:	4614      	mov	r4, r2
 800ccd2:	d103      	bne.n	800ccdc <_sungetc_r+0x10>
 800ccd4:	f04f 35ff 	mov.w	r5, #4294967295
 800ccd8:	4628      	mov	r0, r5
 800ccda:	bd38      	pop	{r3, r4, r5, pc}
 800ccdc:	8993      	ldrh	r3, [r2, #12]
 800ccde:	b2cd      	uxtb	r5, r1
 800cce0:	f023 0320 	bic.w	r3, r3, #32
 800cce4:	8193      	strh	r3, [r2, #12]
 800cce6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cce8:	6852      	ldr	r2, [r2, #4]
 800ccea:	b18b      	cbz	r3, 800cd10 <_sungetc_r+0x44>
 800ccec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	dd08      	ble.n	800cd04 <_sungetc_r+0x38>
 800ccf2:	6823      	ldr	r3, [r4, #0]
 800ccf4:	1e5a      	subs	r2, r3, #1
 800ccf6:	6022      	str	r2, [r4, #0]
 800ccf8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ccfc:	6863      	ldr	r3, [r4, #4]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	6063      	str	r3, [r4, #4]
 800cd02:	e7e9      	b.n	800ccd8 <_sungetc_r+0xc>
 800cd04:	4621      	mov	r1, r4
 800cd06:	f000 fdcb 	bl	800d8a0 <__submore>
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	d0f1      	beq.n	800ccf2 <_sungetc_r+0x26>
 800cd0e:	e7e1      	b.n	800ccd4 <_sungetc_r+0x8>
 800cd10:	6921      	ldr	r1, [r4, #16]
 800cd12:	6823      	ldr	r3, [r4, #0]
 800cd14:	b151      	cbz	r1, 800cd2c <_sungetc_r+0x60>
 800cd16:	4299      	cmp	r1, r3
 800cd18:	d208      	bcs.n	800cd2c <_sungetc_r+0x60>
 800cd1a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800cd1e:	42a9      	cmp	r1, r5
 800cd20:	d104      	bne.n	800cd2c <_sungetc_r+0x60>
 800cd22:	3b01      	subs	r3, #1
 800cd24:	3201      	adds	r2, #1
 800cd26:	6023      	str	r3, [r4, #0]
 800cd28:	6062      	str	r2, [r4, #4]
 800cd2a:	e7d5      	b.n	800ccd8 <_sungetc_r+0xc>
 800cd2c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cd30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd34:	6363      	str	r3, [r4, #52]	; 0x34
 800cd36:	2303      	movs	r3, #3
 800cd38:	63a3      	str	r3, [r4, #56]	; 0x38
 800cd3a:	4623      	mov	r3, r4
 800cd3c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cd40:	6023      	str	r3, [r4, #0]
 800cd42:	2301      	movs	r3, #1
 800cd44:	e7dc      	b.n	800cd00 <_sungetc_r+0x34>

0800cd46 <__ssrefill_r>:
 800cd46:	b510      	push	{r4, lr}
 800cd48:	460c      	mov	r4, r1
 800cd4a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cd4c:	b169      	cbz	r1, 800cd6a <__ssrefill_r+0x24>
 800cd4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd52:	4299      	cmp	r1, r3
 800cd54:	d001      	beq.n	800cd5a <__ssrefill_r+0x14>
 800cd56:	f7fe fa2b 	bl	800b1b0 <_free_r>
 800cd5a:	2000      	movs	r0, #0
 800cd5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd5e:	6360      	str	r0, [r4, #52]	; 0x34
 800cd60:	6063      	str	r3, [r4, #4]
 800cd62:	b113      	cbz	r3, 800cd6a <__ssrefill_r+0x24>
 800cd64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cd66:	6023      	str	r3, [r4, #0]
 800cd68:	bd10      	pop	{r4, pc}
 800cd6a:	6923      	ldr	r3, [r4, #16]
 800cd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd70:	6023      	str	r3, [r4, #0]
 800cd72:	2300      	movs	r3, #0
 800cd74:	6063      	str	r3, [r4, #4]
 800cd76:	89a3      	ldrh	r3, [r4, #12]
 800cd78:	f043 0320 	orr.w	r3, r3, #32
 800cd7c:	81a3      	strh	r3, [r4, #12]
 800cd7e:	e7f3      	b.n	800cd68 <__ssrefill_r+0x22>

0800cd80 <__ssvfiscanf_r>:
 800cd80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd84:	460c      	mov	r4, r1
 800cd86:	2100      	movs	r1, #0
 800cd88:	4606      	mov	r6, r0
 800cd8a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800cd8e:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800cd92:	49a6      	ldr	r1, [pc, #664]	; (800d02c <__ssvfiscanf_r+0x2ac>)
 800cd94:	f10d 0804 	add.w	r8, sp, #4
 800cd98:	91a0      	str	r1, [sp, #640]	; 0x280
 800cd9a:	49a5      	ldr	r1, [pc, #660]	; (800d030 <__ssvfiscanf_r+0x2b0>)
 800cd9c:	4fa5      	ldr	r7, [pc, #660]	; (800d034 <__ssvfiscanf_r+0x2b4>)
 800cd9e:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d038 <__ssvfiscanf_r+0x2b8>
 800cda2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800cda6:	91a1      	str	r1, [sp, #644]	; 0x284
 800cda8:	9300      	str	r3, [sp, #0]
 800cdaa:	7813      	ldrb	r3, [r2, #0]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	f000 815a 	beq.w	800d066 <__ssvfiscanf_r+0x2e6>
 800cdb2:	5cf9      	ldrb	r1, [r7, r3]
 800cdb4:	1c55      	adds	r5, r2, #1
 800cdb6:	f011 0108 	ands.w	r1, r1, #8
 800cdba:	d019      	beq.n	800cdf0 <__ssvfiscanf_r+0x70>
 800cdbc:	6863      	ldr	r3, [r4, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	dd0f      	ble.n	800cde2 <__ssvfiscanf_r+0x62>
 800cdc2:	6823      	ldr	r3, [r4, #0]
 800cdc4:	781a      	ldrb	r2, [r3, #0]
 800cdc6:	5cba      	ldrb	r2, [r7, r2]
 800cdc8:	0712      	lsls	r2, r2, #28
 800cdca:	d401      	bmi.n	800cdd0 <__ssvfiscanf_r+0x50>
 800cdcc:	462a      	mov	r2, r5
 800cdce:	e7ec      	b.n	800cdaa <__ssvfiscanf_r+0x2a>
 800cdd0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	3201      	adds	r2, #1
 800cdd6:	9245      	str	r2, [sp, #276]	; 0x114
 800cdd8:	6862      	ldr	r2, [r4, #4]
 800cdda:	6023      	str	r3, [r4, #0]
 800cddc:	3a01      	subs	r2, #1
 800cdde:	6062      	str	r2, [r4, #4]
 800cde0:	e7ec      	b.n	800cdbc <__ssvfiscanf_r+0x3c>
 800cde2:	4621      	mov	r1, r4
 800cde4:	4630      	mov	r0, r6
 800cde6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cde8:	4798      	blx	r3
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d0e9      	beq.n	800cdc2 <__ssvfiscanf_r+0x42>
 800cdee:	e7ed      	b.n	800cdcc <__ssvfiscanf_r+0x4c>
 800cdf0:	2b25      	cmp	r3, #37	; 0x25
 800cdf2:	d012      	beq.n	800ce1a <__ssvfiscanf_r+0x9a>
 800cdf4:	469a      	mov	sl, r3
 800cdf6:	6863      	ldr	r3, [r4, #4]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f340 8092 	ble.w	800cf22 <__ssvfiscanf_r+0x1a2>
 800cdfe:	6822      	ldr	r2, [r4, #0]
 800ce00:	7813      	ldrb	r3, [r2, #0]
 800ce02:	4553      	cmp	r3, sl
 800ce04:	f040 812f 	bne.w	800d066 <__ssvfiscanf_r+0x2e6>
 800ce08:	6863      	ldr	r3, [r4, #4]
 800ce0a:	3201      	adds	r2, #1
 800ce0c:	3b01      	subs	r3, #1
 800ce0e:	6063      	str	r3, [r4, #4]
 800ce10:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ce12:	6022      	str	r2, [r4, #0]
 800ce14:	3301      	adds	r3, #1
 800ce16:	9345      	str	r3, [sp, #276]	; 0x114
 800ce18:	e7d8      	b.n	800cdcc <__ssvfiscanf_r+0x4c>
 800ce1a:	9141      	str	r1, [sp, #260]	; 0x104
 800ce1c:	9143      	str	r1, [sp, #268]	; 0x10c
 800ce1e:	7853      	ldrb	r3, [r2, #1]
 800ce20:	2b2a      	cmp	r3, #42	; 0x2a
 800ce22:	bf04      	itt	eq
 800ce24:	2310      	moveq	r3, #16
 800ce26:	1c95      	addeq	r5, r2, #2
 800ce28:	f04f 020a 	mov.w	r2, #10
 800ce2c:	bf08      	it	eq
 800ce2e:	9341      	streq	r3, [sp, #260]	; 0x104
 800ce30:	46aa      	mov	sl, r5
 800ce32:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ce36:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ce3a:	2b09      	cmp	r3, #9
 800ce3c:	d91c      	bls.n	800ce78 <__ssvfiscanf_r+0xf8>
 800ce3e:	2203      	movs	r2, #3
 800ce40:	487d      	ldr	r0, [pc, #500]	; (800d038 <__ssvfiscanf_r+0x2b8>)
 800ce42:	f7fd fb08 	bl	800a456 <memchr>
 800ce46:	b138      	cbz	r0, 800ce58 <__ssvfiscanf_r+0xd8>
 800ce48:	2301      	movs	r3, #1
 800ce4a:	4655      	mov	r5, sl
 800ce4c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ce4e:	eba0 0009 	sub.w	r0, r0, r9
 800ce52:	4083      	lsls	r3, r0
 800ce54:	4313      	orrs	r3, r2
 800ce56:	9341      	str	r3, [sp, #260]	; 0x104
 800ce58:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ce5c:	2b78      	cmp	r3, #120	; 0x78
 800ce5e:	d806      	bhi.n	800ce6e <__ssvfiscanf_r+0xee>
 800ce60:	2b57      	cmp	r3, #87	; 0x57
 800ce62:	d810      	bhi.n	800ce86 <__ssvfiscanf_r+0x106>
 800ce64:	2b25      	cmp	r3, #37	; 0x25
 800ce66:	d0c5      	beq.n	800cdf4 <__ssvfiscanf_r+0x74>
 800ce68:	d856      	bhi.n	800cf18 <__ssvfiscanf_r+0x198>
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d064      	beq.n	800cf38 <__ssvfiscanf_r+0x1b8>
 800ce6e:	2303      	movs	r3, #3
 800ce70:	9347      	str	r3, [sp, #284]	; 0x11c
 800ce72:	230a      	movs	r3, #10
 800ce74:	9342      	str	r3, [sp, #264]	; 0x108
 800ce76:	e075      	b.n	800cf64 <__ssvfiscanf_r+0x1e4>
 800ce78:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ce7a:	4655      	mov	r5, sl
 800ce7c:	fb02 1103 	mla	r1, r2, r3, r1
 800ce80:	3930      	subs	r1, #48	; 0x30
 800ce82:	9143      	str	r1, [sp, #268]	; 0x10c
 800ce84:	e7d4      	b.n	800ce30 <__ssvfiscanf_r+0xb0>
 800ce86:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ce8a:	2a20      	cmp	r2, #32
 800ce8c:	d8ef      	bhi.n	800ce6e <__ssvfiscanf_r+0xee>
 800ce8e:	a101      	add	r1, pc, #4	; (adr r1, 800ce94 <__ssvfiscanf_r+0x114>)
 800ce90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ce94:	0800cf47 	.word	0x0800cf47
 800ce98:	0800ce6f 	.word	0x0800ce6f
 800ce9c:	0800ce6f 	.word	0x0800ce6f
 800cea0:	0800cfa5 	.word	0x0800cfa5
 800cea4:	0800ce6f 	.word	0x0800ce6f
 800cea8:	0800ce6f 	.word	0x0800ce6f
 800ceac:	0800ce6f 	.word	0x0800ce6f
 800ceb0:	0800ce6f 	.word	0x0800ce6f
 800ceb4:	0800ce6f 	.word	0x0800ce6f
 800ceb8:	0800ce6f 	.word	0x0800ce6f
 800cebc:	0800ce6f 	.word	0x0800ce6f
 800cec0:	0800cfbb 	.word	0x0800cfbb
 800cec4:	0800cfa1 	.word	0x0800cfa1
 800cec8:	0800cf1f 	.word	0x0800cf1f
 800cecc:	0800cf1f 	.word	0x0800cf1f
 800ced0:	0800cf1f 	.word	0x0800cf1f
 800ced4:	0800ce6f 	.word	0x0800ce6f
 800ced8:	0800cf5d 	.word	0x0800cf5d
 800cedc:	0800ce6f 	.word	0x0800ce6f
 800cee0:	0800ce6f 	.word	0x0800ce6f
 800cee4:	0800ce6f 	.word	0x0800ce6f
 800cee8:	0800ce6f 	.word	0x0800ce6f
 800ceec:	0800cfcb 	.word	0x0800cfcb
 800cef0:	0800cf99 	.word	0x0800cf99
 800cef4:	0800cf3f 	.word	0x0800cf3f
 800cef8:	0800ce6f 	.word	0x0800ce6f
 800cefc:	0800ce6f 	.word	0x0800ce6f
 800cf00:	0800cfc7 	.word	0x0800cfc7
 800cf04:	0800ce6f 	.word	0x0800ce6f
 800cf08:	0800cfa1 	.word	0x0800cfa1
 800cf0c:	0800ce6f 	.word	0x0800ce6f
 800cf10:	0800ce6f 	.word	0x0800ce6f
 800cf14:	0800cf47 	.word	0x0800cf47
 800cf18:	3b45      	subs	r3, #69	; 0x45
 800cf1a:	2b02      	cmp	r3, #2
 800cf1c:	d8a7      	bhi.n	800ce6e <__ssvfiscanf_r+0xee>
 800cf1e:	2305      	movs	r3, #5
 800cf20:	e01f      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cf22:	4621      	mov	r1, r4
 800cf24:	4630      	mov	r0, r6
 800cf26:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cf28:	4798      	blx	r3
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	f43f af67 	beq.w	800cdfe <__ssvfiscanf_r+0x7e>
 800cf30:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cf32:	2800      	cmp	r0, #0
 800cf34:	f040 808d 	bne.w	800d052 <__ssvfiscanf_r+0x2d2>
 800cf38:	f04f 30ff 	mov.w	r0, #4294967295
 800cf3c:	e08f      	b.n	800d05e <__ssvfiscanf_r+0x2de>
 800cf3e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cf40:	f042 0220 	orr.w	r2, r2, #32
 800cf44:	9241      	str	r2, [sp, #260]	; 0x104
 800cf46:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cf48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf4c:	9241      	str	r2, [sp, #260]	; 0x104
 800cf4e:	2210      	movs	r2, #16
 800cf50:	2b6f      	cmp	r3, #111	; 0x6f
 800cf52:	bf34      	ite	cc
 800cf54:	2303      	movcc	r3, #3
 800cf56:	2304      	movcs	r3, #4
 800cf58:	9242      	str	r2, [sp, #264]	; 0x108
 800cf5a:	e002      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	9342      	str	r3, [sp, #264]	; 0x108
 800cf60:	2303      	movs	r3, #3
 800cf62:	9347      	str	r3, [sp, #284]	; 0x11c
 800cf64:	6863      	ldr	r3, [r4, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	dd3d      	ble.n	800cfe6 <__ssvfiscanf_r+0x266>
 800cf6a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cf6c:	0659      	lsls	r1, r3, #25
 800cf6e:	d404      	bmi.n	800cf7a <__ssvfiscanf_r+0x1fa>
 800cf70:	6823      	ldr	r3, [r4, #0]
 800cf72:	781a      	ldrb	r2, [r3, #0]
 800cf74:	5cba      	ldrb	r2, [r7, r2]
 800cf76:	0712      	lsls	r2, r2, #28
 800cf78:	d43c      	bmi.n	800cff4 <__ssvfiscanf_r+0x274>
 800cf7a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800cf7c:	2b02      	cmp	r3, #2
 800cf7e:	dc4b      	bgt.n	800d018 <__ssvfiscanf_r+0x298>
 800cf80:	466b      	mov	r3, sp
 800cf82:	4622      	mov	r2, r4
 800cf84:	4630      	mov	r0, r6
 800cf86:	a941      	add	r1, sp, #260	; 0x104
 800cf88:	f000 f9b4 	bl	800d2f4 <_scanf_chars>
 800cf8c:	2801      	cmp	r0, #1
 800cf8e:	d06a      	beq.n	800d066 <__ssvfiscanf_r+0x2e6>
 800cf90:	2802      	cmp	r0, #2
 800cf92:	f47f af1b 	bne.w	800cdcc <__ssvfiscanf_r+0x4c>
 800cf96:	e7cb      	b.n	800cf30 <__ssvfiscanf_r+0x1b0>
 800cf98:	2308      	movs	r3, #8
 800cf9a:	9342      	str	r3, [sp, #264]	; 0x108
 800cf9c:	2304      	movs	r3, #4
 800cf9e:	e7e0      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cfa0:	220a      	movs	r2, #10
 800cfa2:	e7d5      	b.n	800cf50 <__ssvfiscanf_r+0x1d0>
 800cfa4:	4629      	mov	r1, r5
 800cfa6:	4640      	mov	r0, r8
 800cfa8:	f000 fc41 	bl	800d82e <__sccl>
 800cfac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cfae:	4605      	mov	r5, r0
 800cfb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfb4:	9341      	str	r3, [sp, #260]	; 0x104
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	e7d3      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cfba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfc0:	9341      	str	r3, [sp, #260]	; 0x104
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	e7cd      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cfc6:	2302      	movs	r3, #2
 800cfc8:	e7cb      	b.n	800cf62 <__ssvfiscanf_r+0x1e2>
 800cfca:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cfcc:	06c3      	lsls	r3, r0, #27
 800cfce:	f53f aefd 	bmi.w	800cdcc <__ssvfiscanf_r+0x4c>
 800cfd2:	9b00      	ldr	r3, [sp, #0]
 800cfd4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cfd6:	1d19      	adds	r1, r3, #4
 800cfd8:	9100      	str	r1, [sp, #0]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	07c0      	lsls	r0, r0, #31
 800cfde:	bf4c      	ite	mi
 800cfe0:	801a      	strhmi	r2, [r3, #0]
 800cfe2:	601a      	strpl	r2, [r3, #0]
 800cfe4:	e6f2      	b.n	800cdcc <__ssvfiscanf_r+0x4c>
 800cfe6:	4621      	mov	r1, r4
 800cfe8:	4630      	mov	r0, r6
 800cfea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cfec:	4798      	blx	r3
 800cfee:	2800      	cmp	r0, #0
 800cff0:	d0bb      	beq.n	800cf6a <__ssvfiscanf_r+0x1ea>
 800cff2:	e79d      	b.n	800cf30 <__ssvfiscanf_r+0x1b0>
 800cff4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cff6:	3201      	adds	r2, #1
 800cff8:	9245      	str	r2, [sp, #276]	; 0x114
 800cffa:	6862      	ldr	r2, [r4, #4]
 800cffc:	3a01      	subs	r2, #1
 800cffe:	2a00      	cmp	r2, #0
 800d000:	6062      	str	r2, [r4, #4]
 800d002:	dd02      	ble.n	800d00a <__ssvfiscanf_r+0x28a>
 800d004:	3301      	adds	r3, #1
 800d006:	6023      	str	r3, [r4, #0]
 800d008:	e7b2      	b.n	800cf70 <__ssvfiscanf_r+0x1f0>
 800d00a:	4621      	mov	r1, r4
 800d00c:	4630      	mov	r0, r6
 800d00e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d010:	4798      	blx	r3
 800d012:	2800      	cmp	r0, #0
 800d014:	d0ac      	beq.n	800cf70 <__ssvfiscanf_r+0x1f0>
 800d016:	e78b      	b.n	800cf30 <__ssvfiscanf_r+0x1b0>
 800d018:	2b04      	cmp	r3, #4
 800d01a:	dc0f      	bgt.n	800d03c <__ssvfiscanf_r+0x2bc>
 800d01c:	466b      	mov	r3, sp
 800d01e:	4622      	mov	r2, r4
 800d020:	4630      	mov	r0, r6
 800d022:	a941      	add	r1, sp, #260	; 0x104
 800d024:	f000 f9c0 	bl	800d3a8 <_scanf_i>
 800d028:	e7b0      	b.n	800cf8c <__ssvfiscanf_r+0x20c>
 800d02a:	bf00      	nop
 800d02c:	0800cccd 	.word	0x0800cccd
 800d030:	0800cd47 	.word	0x0800cd47
 800d034:	0800f1e1 	.word	0x0800f1e1
 800d038:	0800f2e7 	.word	0x0800f2e7
 800d03c:	4b0b      	ldr	r3, [pc, #44]	; (800d06c <__ssvfiscanf_r+0x2ec>)
 800d03e:	2b00      	cmp	r3, #0
 800d040:	f43f aec4 	beq.w	800cdcc <__ssvfiscanf_r+0x4c>
 800d044:	466b      	mov	r3, sp
 800d046:	4622      	mov	r2, r4
 800d048:	4630      	mov	r0, r6
 800d04a:	a941      	add	r1, sp, #260	; 0x104
 800d04c:	f7fc fcce 	bl	80099ec <_scanf_float>
 800d050:	e79c      	b.n	800cf8c <__ssvfiscanf_r+0x20c>
 800d052:	89a3      	ldrh	r3, [r4, #12]
 800d054:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d058:	bf18      	it	ne
 800d05a:	f04f 30ff 	movne.w	r0, #4294967295
 800d05e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d066:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d068:	e7f9      	b.n	800d05e <__ssvfiscanf_r+0x2de>
 800d06a:	bf00      	nop
 800d06c:	080099ed 	.word	0x080099ed

0800d070 <__sfputc_r>:
 800d070:	6893      	ldr	r3, [r2, #8]
 800d072:	b410      	push	{r4}
 800d074:	3b01      	subs	r3, #1
 800d076:	2b00      	cmp	r3, #0
 800d078:	6093      	str	r3, [r2, #8]
 800d07a:	da07      	bge.n	800d08c <__sfputc_r+0x1c>
 800d07c:	6994      	ldr	r4, [r2, #24]
 800d07e:	42a3      	cmp	r3, r4
 800d080:	db01      	blt.n	800d086 <__sfputc_r+0x16>
 800d082:	290a      	cmp	r1, #10
 800d084:	d102      	bne.n	800d08c <__sfputc_r+0x1c>
 800d086:	bc10      	pop	{r4}
 800d088:	f7fd b8be 	b.w	800a208 <__swbuf_r>
 800d08c:	6813      	ldr	r3, [r2, #0]
 800d08e:	1c58      	adds	r0, r3, #1
 800d090:	6010      	str	r0, [r2, #0]
 800d092:	7019      	strb	r1, [r3, #0]
 800d094:	4608      	mov	r0, r1
 800d096:	bc10      	pop	{r4}
 800d098:	4770      	bx	lr

0800d09a <__sfputs_r>:
 800d09a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d09c:	4606      	mov	r6, r0
 800d09e:	460f      	mov	r7, r1
 800d0a0:	4614      	mov	r4, r2
 800d0a2:	18d5      	adds	r5, r2, r3
 800d0a4:	42ac      	cmp	r4, r5
 800d0a6:	d101      	bne.n	800d0ac <__sfputs_r+0x12>
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	e007      	b.n	800d0bc <__sfputs_r+0x22>
 800d0ac:	463a      	mov	r2, r7
 800d0ae:	4630      	mov	r0, r6
 800d0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b4:	f7ff ffdc 	bl	800d070 <__sfputc_r>
 800d0b8:	1c43      	adds	r3, r0, #1
 800d0ba:	d1f3      	bne.n	800d0a4 <__sfputs_r+0xa>
 800d0bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d0c0 <_vfiprintf_r>:
 800d0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c4:	460d      	mov	r5, r1
 800d0c6:	4614      	mov	r4, r2
 800d0c8:	4698      	mov	r8, r3
 800d0ca:	4606      	mov	r6, r0
 800d0cc:	b09d      	sub	sp, #116	; 0x74
 800d0ce:	b118      	cbz	r0, 800d0d8 <_vfiprintf_r+0x18>
 800d0d0:	6a03      	ldr	r3, [r0, #32]
 800d0d2:	b90b      	cbnz	r3, 800d0d8 <_vfiprintf_r+0x18>
 800d0d4:	f7fc ff24 	bl	8009f20 <__sinit>
 800d0d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0da:	07d9      	lsls	r1, r3, #31
 800d0dc:	d405      	bmi.n	800d0ea <_vfiprintf_r+0x2a>
 800d0de:	89ab      	ldrh	r3, [r5, #12]
 800d0e0:	059a      	lsls	r2, r3, #22
 800d0e2:	d402      	bmi.n	800d0ea <_vfiprintf_r+0x2a>
 800d0e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0e6:	f7fd f9b4 	bl	800a452 <__retarget_lock_acquire_recursive>
 800d0ea:	89ab      	ldrh	r3, [r5, #12]
 800d0ec:	071b      	lsls	r3, r3, #28
 800d0ee:	d501      	bpl.n	800d0f4 <_vfiprintf_r+0x34>
 800d0f0:	692b      	ldr	r3, [r5, #16]
 800d0f2:	b99b      	cbnz	r3, 800d11c <_vfiprintf_r+0x5c>
 800d0f4:	4629      	mov	r1, r5
 800d0f6:	4630      	mov	r0, r6
 800d0f8:	f7fd f8c4 	bl	800a284 <__swsetup_r>
 800d0fc:	b170      	cbz	r0, 800d11c <_vfiprintf_r+0x5c>
 800d0fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d100:	07dc      	lsls	r4, r3, #31
 800d102:	d504      	bpl.n	800d10e <_vfiprintf_r+0x4e>
 800d104:	f04f 30ff 	mov.w	r0, #4294967295
 800d108:	b01d      	add	sp, #116	; 0x74
 800d10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d10e:	89ab      	ldrh	r3, [r5, #12]
 800d110:	0598      	lsls	r0, r3, #22
 800d112:	d4f7      	bmi.n	800d104 <_vfiprintf_r+0x44>
 800d114:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d116:	f7fd f99d 	bl	800a454 <__retarget_lock_release_recursive>
 800d11a:	e7f3      	b.n	800d104 <_vfiprintf_r+0x44>
 800d11c:	2300      	movs	r3, #0
 800d11e:	9309      	str	r3, [sp, #36]	; 0x24
 800d120:	2320      	movs	r3, #32
 800d122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d126:	2330      	movs	r3, #48	; 0x30
 800d128:	f04f 0901 	mov.w	r9, #1
 800d12c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d130:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800d2e0 <_vfiprintf_r+0x220>
 800d134:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d138:	4623      	mov	r3, r4
 800d13a:	469a      	mov	sl, r3
 800d13c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d140:	b10a      	cbz	r2, 800d146 <_vfiprintf_r+0x86>
 800d142:	2a25      	cmp	r2, #37	; 0x25
 800d144:	d1f9      	bne.n	800d13a <_vfiprintf_r+0x7a>
 800d146:	ebba 0b04 	subs.w	fp, sl, r4
 800d14a:	d00b      	beq.n	800d164 <_vfiprintf_r+0xa4>
 800d14c:	465b      	mov	r3, fp
 800d14e:	4622      	mov	r2, r4
 800d150:	4629      	mov	r1, r5
 800d152:	4630      	mov	r0, r6
 800d154:	f7ff ffa1 	bl	800d09a <__sfputs_r>
 800d158:	3001      	adds	r0, #1
 800d15a:	f000 80a9 	beq.w	800d2b0 <_vfiprintf_r+0x1f0>
 800d15e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d160:	445a      	add	r2, fp
 800d162:	9209      	str	r2, [sp, #36]	; 0x24
 800d164:	f89a 3000 	ldrb.w	r3, [sl]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	f000 80a1 	beq.w	800d2b0 <_vfiprintf_r+0x1f0>
 800d16e:	2300      	movs	r3, #0
 800d170:	f04f 32ff 	mov.w	r2, #4294967295
 800d174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d178:	f10a 0a01 	add.w	sl, sl, #1
 800d17c:	9304      	str	r3, [sp, #16]
 800d17e:	9307      	str	r3, [sp, #28]
 800d180:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d184:	931a      	str	r3, [sp, #104]	; 0x68
 800d186:	4654      	mov	r4, sl
 800d188:	2205      	movs	r2, #5
 800d18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d18e:	4854      	ldr	r0, [pc, #336]	; (800d2e0 <_vfiprintf_r+0x220>)
 800d190:	f7fd f961 	bl	800a456 <memchr>
 800d194:	9a04      	ldr	r2, [sp, #16]
 800d196:	b9d8      	cbnz	r0, 800d1d0 <_vfiprintf_r+0x110>
 800d198:	06d1      	lsls	r1, r2, #27
 800d19a:	bf44      	itt	mi
 800d19c:	2320      	movmi	r3, #32
 800d19e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1a2:	0713      	lsls	r3, r2, #28
 800d1a4:	bf44      	itt	mi
 800d1a6:	232b      	movmi	r3, #43	; 0x2b
 800d1a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d1b0:	2b2a      	cmp	r3, #42	; 0x2a
 800d1b2:	d015      	beq.n	800d1e0 <_vfiprintf_r+0x120>
 800d1b4:	4654      	mov	r4, sl
 800d1b6:	2000      	movs	r0, #0
 800d1b8:	f04f 0c0a 	mov.w	ip, #10
 800d1bc:	9a07      	ldr	r2, [sp, #28]
 800d1be:	4621      	mov	r1, r4
 800d1c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1c4:	3b30      	subs	r3, #48	; 0x30
 800d1c6:	2b09      	cmp	r3, #9
 800d1c8:	d94d      	bls.n	800d266 <_vfiprintf_r+0x1a6>
 800d1ca:	b1b0      	cbz	r0, 800d1fa <_vfiprintf_r+0x13a>
 800d1cc:	9207      	str	r2, [sp, #28]
 800d1ce:	e014      	b.n	800d1fa <_vfiprintf_r+0x13a>
 800d1d0:	eba0 0308 	sub.w	r3, r0, r8
 800d1d4:	fa09 f303 	lsl.w	r3, r9, r3
 800d1d8:	4313      	orrs	r3, r2
 800d1da:	46a2      	mov	sl, r4
 800d1dc:	9304      	str	r3, [sp, #16]
 800d1de:	e7d2      	b.n	800d186 <_vfiprintf_r+0xc6>
 800d1e0:	9b03      	ldr	r3, [sp, #12]
 800d1e2:	1d19      	adds	r1, r3, #4
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	9103      	str	r1, [sp, #12]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	bfbb      	ittet	lt
 800d1ec:	425b      	neglt	r3, r3
 800d1ee:	f042 0202 	orrlt.w	r2, r2, #2
 800d1f2:	9307      	strge	r3, [sp, #28]
 800d1f4:	9307      	strlt	r3, [sp, #28]
 800d1f6:	bfb8      	it	lt
 800d1f8:	9204      	strlt	r2, [sp, #16]
 800d1fa:	7823      	ldrb	r3, [r4, #0]
 800d1fc:	2b2e      	cmp	r3, #46	; 0x2e
 800d1fe:	d10c      	bne.n	800d21a <_vfiprintf_r+0x15a>
 800d200:	7863      	ldrb	r3, [r4, #1]
 800d202:	2b2a      	cmp	r3, #42	; 0x2a
 800d204:	d134      	bne.n	800d270 <_vfiprintf_r+0x1b0>
 800d206:	9b03      	ldr	r3, [sp, #12]
 800d208:	3402      	adds	r4, #2
 800d20a:	1d1a      	adds	r2, r3, #4
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	9203      	str	r2, [sp, #12]
 800d210:	2b00      	cmp	r3, #0
 800d212:	bfb8      	it	lt
 800d214:	f04f 33ff 	movlt.w	r3, #4294967295
 800d218:	9305      	str	r3, [sp, #20]
 800d21a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d2e4 <_vfiprintf_r+0x224>
 800d21e:	2203      	movs	r2, #3
 800d220:	4650      	mov	r0, sl
 800d222:	7821      	ldrb	r1, [r4, #0]
 800d224:	f7fd f917 	bl	800a456 <memchr>
 800d228:	b138      	cbz	r0, 800d23a <_vfiprintf_r+0x17a>
 800d22a:	2240      	movs	r2, #64	; 0x40
 800d22c:	9b04      	ldr	r3, [sp, #16]
 800d22e:	eba0 000a 	sub.w	r0, r0, sl
 800d232:	4082      	lsls	r2, r0
 800d234:	4313      	orrs	r3, r2
 800d236:	3401      	adds	r4, #1
 800d238:	9304      	str	r3, [sp, #16]
 800d23a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d23e:	2206      	movs	r2, #6
 800d240:	4829      	ldr	r0, [pc, #164]	; (800d2e8 <_vfiprintf_r+0x228>)
 800d242:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d246:	f7fd f906 	bl	800a456 <memchr>
 800d24a:	2800      	cmp	r0, #0
 800d24c:	d03f      	beq.n	800d2ce <_vfiprintf_r+0x20e>
 800d24e:	4b27      	ldr	r3, [pc, #156]	; (800d2ec <_vfiprintf_r+0x22c>)
 800d250:	bb1b      	cbnz	r3, 800d29a <_vfiprintf_r+0x1da>
 800d252:	9b03      	ldr	r3, [sp, #12]
 800d254:	3307      	adds	r3, #7
 800d256:	f023 0307 	bic.w	r3, r3, #7
 800d25a:	3308      	adds	r3, #8
 800d25c:	9303      	str	r3, [sp, #12]
 800d25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d260:	443b      	add	r3, r7
 800d262:	9309      	str	r3, [sp, #36]	; 0x24
 800d264:	e768      	b.n	800d138 <_vfiprintf_r+0x78>
 800d266:	460c      	mov	r4, r1
 800d268:	2001      	movs	r0, #1
 800d26a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d26e:	e7a6      	b.n	800d1be <_vfiprintf_r+0xfe>
 800d270:	2300      	movs	r3, #0
 800d272:	f04f 0c0a 	mov.w	ip, #10
 800d276:	4619      	mov	r1, r3
 800d278:	3401      	adds	r4, #1
 800d27a:	9305      	str	r3, [sp, #20]
 800d27c:	4620      	mov	r0, r4
 800d27e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d282:	3a30      	subs	r2, #48	; 0x30
 800d284:	2a09      	cmp	r2, #9
 800d286:	d903      	bls.n	800d290 <_vfiprintf_r+0x1d0>
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d0c6      	beq.n	800d21a <_vfiprintf_r+0x15a>
 800d28c:	9105      	str	r1, [sp, #20]
 800d28e:	e7c4      	b.n	800d21a <_vfiprintf_r+0x15a>
 800d290:	4604      	mov	r4, r0
 800d292:	2301      	movs	r3, #1
 800d294:	fb0c 2101 	mla	r1, ip, r1, r2
 800d298:	e7f0      	b.n	800d27c <_vfiprintf_r+0x1bc>
 800d29a:	ab03      	add	r3, sp, #12
 800d29c:	9300      	str	r3, [sp, #0]
 800d29e:	462a      	mov	r2, r5
 800d2a0:	4630      	mov	r0, r6
 800d2a2:	4b13      	ldr	r3, [pc, #76]	; (800d2f0 <_vfiprintf_r+0x230>)
 800d2a4:	a904      	add	r1, sp, #16
 800d2a6:	f7fb ffdf 	bl	8009268 <_printf_float>
 800d2aa:	4607      	mov	r7, r0
 800d2ac:	1c78      	adds	r0, r7, #1
 800d2ae:	d1d6      	bne.n	800d25e <_vfiprintf_r+0x19e>
 800d2b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2b2:	07d9      	lsls	r1, r3, #31
 800d2b4:	d405      	bmi.n	800d2c2 <_vfiprintf_r+0x202>
 800d2b6:	89ab      	ldrh	r3, [r5, #12]
 800d2b8:	059a      	lsls	r2, r3, #22
 800d2ba:	d402      	bmi.n	800d2c2 <_vfiprintf_r+0x202>
 800d2bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2be:	f7fd f8c9 	bl	800a454 <__retarget_lock_release_recursive>
 800d2c2:	89ab      	ldrh	r3, [r5, #12]
 800d2c4:	065b      	lsls	r3, r3, #25
 800d2c6:	f53f af1d 	bmi.w	800d104 <_vfiprintf_r+0x44>
 800d2ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2cc:	e71c      	b.n	800d108 <_vfiprintf_r+0x48>
 800d2ce:	ab03      	add	r3, sp, #12
 800d2d0:	9300      	str	r3, [sp, #0]
 800d2d2:	462a      	mov	r2, r5
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	4b06      	ldr	r3, [pc, #24]	; (800d2f0 <_vfiprintf_r+0x230>)
 800d2d8:	a904      	add	r1, sp, #16
 800d2da:	f7fc fa65 	bl	80097a8 <_printf_i>
 800d2de:	e7e4      	b.n	800d2aa <_vfiprintf_r+0x1ea>
 800d2e0:	0800f2e1 	.word	0x0800f2e1
 800d2e4:	0800f2e7 	.word	0x0800f2e7
 800d2e8:	0800f2eb 	.word	0x0800f2eb
 800d2ec:	08009269 	.word	0x08009269
 800d2f0:	0800d09b 	.word	0x0800d09b

0800d2f4 <_scanf_chars>:
 800d2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2f8:	4615      	mov	r5, r2
 800d2fa:	688a      	ldr	r2, [r1, #8]
 800d2fc:	4680      	mov	r8, r0
 800d2fe:	460c      	mov	r4, r1
 800d300:	b932      	cbnz	r2, 800d310 <_scanf_chars+0x1c>
 800d302:	698a      	ldr	r2, [r1, #24]
 800d304:	2a00      	cmp	r2, #0
 800d306:	bf0c      	ite	eq
 800d308:	2201      	moveq	r2, #1
 800d30a:	f04f 32ff 	movne.w	r2, #4294967295
 800d30e:	608a      	str	r2, [r1, #8]
 800d310:	2700      	movs	r7, #0
 800d312:	6822      	ldr	r2, [r4, #0]
 800d314:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d3a4 <_scanf_chars+0xb0>
 800d318:	06d1      	lsls	r1, r2, #27
 800d31a:	bf5f      	itttt	pl
 800d31c:	681a      	ldrpl	r2, [r3, #0]
 800d31e:	1d11      	addpl	r1, r2, #4
 800d320:	6019      	strpl	r1, [r3, #0]
 800d322:	6816      	ldrpl	r6, [r2, #0]
 800d324:	69a0      	ldr	r0, [r4, #24]
 800d326:	b188      	cbz	r0, 800d34c <_scanf_chars+0x58>
 800d328:	2801      	cmp	r0, #1
 800d32a:	d107      	bne.n	800d33c <_scanf_chars+0x48>
 800d32c:	682b      	ldr	r3, [r5, #0]
 800d32e:	781a      	ldrb	r2, [r3, #0]
 800d330:	6963      	ldr	r3, [r4, #20]
 800d332:	5c9b      	ldrb	r3, [r3, r2]
 800d334:	b953      	cbnz	r3, 800d34c <_scanf_chars+0x58>
 800d336:	2f00      	cmp	r7, #0
 800d338:	d031      	beq.n	800d39e <_scanf_chars+0xaa>
 800d33a:	e022      	b.n	800d382 <_scanf_chars+0x8e>
 800d33c:	2802      	cmp	r0, #2
 800d33e:	d120      	bne.n	800d382 <_scanf_chars+0x8e>
 800d340:	682b      	ldr	r3, [r5, #0]
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d348:	071b      	lsls	r3, r3, #28
 800d34a:	d41a      	bmi.n	800d382 <_scanf_chars+0x8e>
 800d34c:	6823      	ldr	r3, [r4, #0]
 800d34e:	3701      	adds	r7, #1
 800d350:	06da      	lsls	r2, r3, #27
 800d352:	bf5e      	ittt	pl
 800d354:	682b      	ldrpl	r3, [r5, #0]
 800d356:	781b      	ldrbpl	r3, [r3, #0]
 800d358:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d35c:	682a      	ldr	r2, [r5, #0]
 800d35e:	686b      	ldr	r3, [r5, #4]
 800d360:	3201      	adds	r2, #1
 800d362:	602a      	str	r2, [r5, #0]
 800d364:	68a2      	ldr	r2, [r4, #8]
 800d366:	3b01      	subs	r3, #1
 800d368:	3a01      	subs	r2, #1
 800d36a:	606b      	str	r3, [r5, #4]
 800d36c:	60a2      	str	r2, [r4, #8]
 800d36e:	b142      	cbz	r2, 800d382 <_scanf_chars+0x8e>
 800d370:	2b00      	cmp	r3, #0
 800d372:	dcd7      	bgt.n	800d324 <_scanf_chars+0x30>
 800d374:	4629      	mov	r1, r5
 800d376:	4640      	mov	r0, r8
 800d378:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d37c:	4798      	blx	r3
 800d37e:	2800      	cmp	r0, #0
 800d380:	d0d0      	beq.n	800d324 <_scanf_chars+0x30>
 800d382:	6823      	ldr	r3, [r4, #0]
 800d384:	f013 0310 	ands.w	r3, r3, #16
 800d388:	d105      	bne.n	800d396 <_scanf_chars+0xa2>
 800d38a:	68e2      	ldr	r2, [r4, #12]
 800d38c:	3201      	adds	r2, #1
 800d38e:	60e2      	str	r2, [r4, #12]
 800d390:	69a2      	ldr	r2, [r4, #24]
 800d392:	b102      	cbz	r2, 800d396 <_scanf_chars+0xa2>
 800d394:	7033      	strb	r3, [r6, #0]
 800d396:	2000      	movs	r0, #0
 800d398:	6923      	ldr	r3, [r4, #16]
 800d39a:	443b      	add	r3, r7
 800d39c:	6123      	str	r3, [r4, #16]
 800d39e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3a2:	bf00      	nop
 800d3a4:	0800f1e1 	.word	0x0800f1e1

0800d3a8 <_scanf_i>:
 800d3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ac:	460c      	mov	r4, r1
 800d3ae:	4698      	mov	r8, r3
 800d3b0:	4b72      	ldr	r3, [pc, #456]	; (800d57c <_scanf_i+0x1d4>)
 800d3b2:	b087      	sub	sp, #28
 800d3b4:	4682      	mov	sl, r0
 800d3b6:	4616      	mov	r6, r2
 800d3b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d3bc:	ab03      	add	r3, sp, #12
 800d3be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d3c2:	4b6f      	ldr	r3, [pc, #444]	; (800d580 <_scanf_i+0x1d8>)
 800d3c4:	69a1      	ldr	r1, [r4, #24]
 800d3c6:	4a6f      	ldr	r2, [pc, #444]	; (800d584 <_scanf_i+0x1dc>)
 800d3c8:	4627      	mov	r7, r4
 800d3ca:	2903      	cmp	r1, #3
 800d3cc:	bf18      	it	ne
 800d3ce:	461a      	movne	r2, r3
 800d3d0:	68a3      	ldr	r3, [r4, #8]
 800d3d2:	9201      	str	r2, [sp, #4]
 800d3d4:	1e5a      	subs	r2, r3, #1
 800d3d6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d3da:	bf81      	itttt	hi
 800d3dc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d3e0:	eb03 0905 	addhi.w	r9, r3, r5
 800d3e4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d3e8:	60a3      	strhi	r3, [r4, #8]
 800d3ea:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d3ee:	bf98      	it	ls
 800d3f0:	f04f 0900 	movls.w	r9, #0
 800d3f4:	463d      	mov	r5, r7
 800d3f6:	f04f 0b00 	mov.w	fp, #0
 800d3fa:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d3fe:	6023      	str	r3, [r4, #0]
 800d400:	6831      	ldr	r1, [r6, #0]
 800d402:	ab03      	add	r3, sp, #12
 800d404:	2202      	movs	r2, #2
 800d406:	7809      	ldrb	r1, [r1, #0]
 800d408:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d40c:	f7fd f823 	bl	800a456 <memchr>
 800d410:	b328      	cbz	r0, 800d45e <_scanf_i+0xb6>
 800d412:	f1bb 0f01 	cmp.w	fp, #1
 800d416:	d159      	bne.n	800d4cc <_scanf_i+0x124>
 800d418:	6862      	ldr	r2, [r4, #4]
 800d41a:	b92a      	cbnz	r2, 800d428 <_scanf_i+0x80>
 800d41c:	2308      	movs	r3, #8
 800d41e:	6822      	ldr	r2, [r4, #0]
 800d420:	6063      	str	r3, [r4, #4]
 800d422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d426:	6022      	str	r2, [r4, #0]
 800d428:	6822      	ldr	r2, [r4, #0]
 800d42a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d42e:	6022      	str	r2, [r4, #0]
 800d430:	68a2      	ldr	r2, [r4, #8]
 800d432:	1e51      	subs	r1, r2, #1
 800d434:	60a1      	str	r1, [r4, #8]
 800d436:	b192      	cbz	r2, 800d45e <_scanf_i+0xb6>
 800d438:	6832      	ldr	r2, [r6, #0]
 800d43a:	1c51      	adds	r1, r2, #1
 800d43c:	6031      	str	r1, [r6, #0]
 800d43e:	7812      	ldrb	r2, [r2, #0]
 800d440:	f805 2b01 	strb.w	r2, [r5], #1
 800d444:	6872      	ldr	r2, [r6, #4]
 800d446:	3a01      	subs	r2, #1
 800d448:	2a00      	cmp	r2, #0
 800d44a:	6072      	str	r2, [r6, #4]
 800d44c:	dc07      	bgt.n	800d45e <_scanf_i+0xb6>
 800d44e:	4631      	mov	r1, r6
 800d450:	4650      	mov	r0, sl
 800d452:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d456:	4790      	blx	r2
 800d458:	2800      	cmp	r0, #0
 800d45a:	f040 8085 	bne.w	800d568 <_scanf_i+0x1c0>
 800d45e:	f10b 0b01 	add.w	fp, fp, #1
 800d462:	f1bb 0f03 	cmp.w	fp, #3
 800d466:	d1cb      	bne.n	800d400 <_scanf_i+0x58>
 800d468:	6863      	ldr	r3, [r4, #4]
 800d46a:	b90b      	cbnz	r3, 800d470 <_scanf_i+0xc8>
 800d46c:	230a      	movs	r3, #10
 800d46e:	6063      	str	r3, [r4, #4]
 800d470:	6863      	ldr	r3, [r4, #4]
 800d472:	4945      	ldr	r1, [pc, #276]	; (800d588 <_scanf_i+0x1e0>)
 800d474:	6960      	ldr	r0, [r4, #20]
 800d476:	1ac9      	subs	r1, r1, r3
 800d478:	f000 f9d9 	bl	800d82e <__sccl>
 800d47c:	f04f 0b00 	mov.w	fp, #0
 800d480:	68a3      	ldr	r3, [r4, #8]
 800d482:	6822      	ldr	r2, [r4, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d03d      	beq.n	800d504 <_scanf_i+0x15c>
 800d488:	6831      	ldr	r1, [r6, #0]
 800d48a:	6960      	ldr	r0, [r4, #20]
 800d48c:	f891 c000 	ldrb.w	ip, [r1]
 800d490:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d494:	2800      	cmp	r0, #0
 800d496:	d035      	beq.n	800d504 <_scanf_i+0x15c>
 800d498:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d49c:	d124      	bne.n	800d4e8 <_scanf_i+0x140>
 800d49e:	0510      	lsls	r0, r2, #20
 800d4a0:	d522      	bpl.n	800d4e8 <_scanf_i+0x140>
 800d4a2:	f10b 0b01 	add.w	fp, fp, #1
 800d4a6:	f1b9 0f00 	cmp.w	r9, #0
 800d4aa:	d003      	beq.n	800d4b4 <_scanf_i+0x10c>
 800d4ac:	3301      	adds	r3, #1
 800d4ae:	f109 39ff 	add.w	r9, r9, #4294967295
 800d4b2:	60a3      	str	r3, [r4, #8]
 800d4b4:	6873      	ldr	r3, [r6, #4]
 800d4b6:	3b01      	subs	r3, #1
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	6073      	str	r3, [r6, #4]
 800d4bc:	dd1b      	ble.n	800d4f6 <_scanf_i+0x14e>
 800d4be:	6833      	ldr	r3, [r6, #0]
 800d4c0:	3301      	adds	r3, #1
 800d4c2:	6033      	str	r3, [r6, #0]
 800d4c4:	68a3      	ldr	r3, [r4, #8]
 800d4c6:	3b01      	subs	r3, #1
 800d4c8:	60a3      	str	r3, [r4, #8]
 800d4ca:	e7d9      	b.n	800d480 <_scanf_i+0xd8>
 800d4cc:	f1bb 0f02 	cmp.w	fp, #2
 800d4d0:	d1ae      	bne.n	800d430 <_scanf_i+0x88>
 800d4d2:	6822      	ldr	r2, [r4, #0]
 800d4d4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d4d8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d4dc:	d1bf      	bne.n	800d45e <_scanf_i+0xb6>
 800d4de:	2310      	movs	r3, #16
 800d4e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d4e4:	6063      	str	r3, [r4, #4]
 800d4e6:	e7a2      	b.n	800d42e <_scanf_i+0x86>
 800d4e8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d4ec:	6022      	str	r2, [r4, #0]
 800d4ee:	780b      	ldrb	r3, [r1, #0]
 800d4f0:	f805 3b01 	strb.w	r3, [r5], #1
 800d4f4:	e7de      	b.n	800d4b4 <_scanf_i+0x10c>
 800d4f6:	4631      	mov	r1, r6
 800d4f8:	4650      	mov	r0, sl
 800d4fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d4fe:	4798      	blx	r3
 800d500:	2800      	cmp	r0, #0
 800d502:	d0df      	beq.n	800d4c4 <_scanf_i+0x11c>
 800d504:	6823      	ldr	r3, [r4, #0]
 800d506:	05d9      	lsls	r1, r3, #23
 800d508:	d50d      	bpl.n	800d526 <_scanf_i+0x17e>
 800d50a:	42bd      	cmp	r5, r7
 800d50c:	d909      	bls.n	800d522 <_scanf_i+0x17a>
 800d50e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d512:	4632      	mov	r2, r6
 800d514:	4650      	mov	r0, sl
 800d516:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d51a:	f105 39ff 	add.w	r9, r5, #4294967295
 800d51e:	4798      	blx	r3
 800d520:	464d      	mov	r5, r9
 800d522:	42bd      	cmp	r5, r7
 800d524:	d028      	beq.n	800d578 <_scanf_i+0x1d0>
 800d526:	6822      	ldr	r2, [r4, #0]
 800d528:	f012 0210 	ands.w	r2, r2, #16
 800d52c:	d113      	bne.n	800d556 <_scanf_i+0x1ae>
 800d52e:	702a      	strb	r2, [r5, #0]
 800d530:	4639      	mov	r1, r7
 800d532:	6863      	ldr	r3, [r4, #4]
 800d534:	4650      	mov	r0, sl
 800d536:	9e01      	ldr	r6, [sp, #4]
 800d538:	47b0      	blx	r6
 800d53a:	f8d8 3000 	ldr.w	r3, [r8]
 800d53e:	6821      	ldr	r1, [r4, #0]
 800d540:	1d1a      	adds	r2, r3, #4
 800d542:	f8c8 2000 	str.w	r2, [r8]
 800d546:	f011 0f20 	tst.w	r1, #32
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	d00f      	beq.n	800d56e <_scanf_i+0x1c6>
 800d54e:	6018      	str	r0, [r3, #0]
 800d550:	68e3      	ldr	r3, [r4, #12]
 800d552:	3301      	adds	r3, #1
 800d554:	60e3      	str	r3, [r4, #12]
 800d556:	2000      	movs	r0, #0
 800d558:	6923      	ldr	r3, [r4, #16]
 800d55a:	1bed      	subs	r5, r5, r7
 800d55c:	445d      	add	r5, fp
 800d55e:	442b      	add	r3, r5
 800d560:	6123      	str	r3, [r4, #16]
 800d562:	b007      	add	sp, #28
 800d564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d568:	f04f 0b00 	mov.w	fp, #0
 800d56c:	e7ca      	b.n	800d504 <_scanf_i+0x15c>
 800d56e:	07ca      	lsls	r2, r1, #31
 800d570:	bf4c      	ite	mi
 800d572:	8018      	strhmi	r0, [r3, #0]
 800d574:	6018      	strpl	r0, [r3, #0]
 800d576:	e7eb      	b.n	800d550 <_scanf_i+0x1a8>
 800d578:	2001      	movs	r0, #1
 800d57a:	e7f2      	b.n	800d562 <_scanf_i+0x1ba>
 800d57c:	0800eed4 	.word	0x0800eed4
 800d580:	0800e229 	.word	0x0800e229
 800d584:	0800ca19 	.word	0x0800ca19
 800d588:	0800f302 	.word	0x0800f302

0800d58c <__sflush_r>:
 800d58c:	898a      	ldrh	r2, [r1, #12]
 800d58e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d590:	4605      	mov	r5, r0
 800d592:	0710      	lsls	r0, r2, #28
 800d594:	460c      	mov	r4, r1
 800d596:	d457      	bmi.n	800d648 <__sflush_r+0xbc>
 800d598:	684b      	ldr	r3, [r1, #4]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	dc04      	bgt.n	800d5a8 <__sflush_r+0x1c>
 800d59e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	dc01      	bgt.n	800d5a8 <__sflush_r+0x1c>
 800d5a4:	2000      	movs	r0, #0
 800d5a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5aa:	2e00      	cmp	r6, #0
 800d5ac:	d0fa      	beq.n	800d5a4 <__sflush_r+0x18>
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5b4:	682f      	ldr	r7, [r5, #0]
 800d5b6:	6a21      	ldr	r1, [r4, #32]
 800d5b8:	602b      	str	r3, [r5, #0]
 800d5ba:	d032      	beq.n	800d622 <__sflush_r+0x96>
 800d5bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5be:	89a3      	ldrh	r3, [r4, #12]
 800d5c0:	075a      	lsls	r2, r3, #29
 800d5c2:	d505      	bpl.n	800d5d0 <__sflush_r+0x44>
 800d5c4:	6863      	ldr	r3, [r4, #4]
 800d5c6:	1ac0      	subs	r0, r0, r3
 800d5c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d5ca:	b10b      	cbz	r3, 800d5d0 <__sflush_r+0x44>
 800d5cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d5ce:	1ac0      	subs	r0, r0, r3
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5d6:	4628      	mov	r0, r5
 800d5d8:	6a21      	ldr	r1, [r4, #32]
 800d5da:	47b0      	blx	r6
 800d5dc:	1c43      	adds	r3, r0, #1
 800d5de:	89a3      	ldrh	r3, [r4, #12]
 800d5e0:	d106      	bne.n	800d5f0 <__sflush_r+0x64>
 800d5e2:	6829      	ldr	r1, [r5, #0]
 800d5e4:	291d      	cmp	r1, #29
 800d5e6:	d82b      	bhi.n	800d640 <__sflush_r+0xb4>
 800d5e8:	4a28      	ldr	r2, [pc, #160]	; (800d68c <__sflush_r+0x100>)
 800d5ea:	410a      	asrs	r2, r1
 800d5ec:	07d6      	lsls	r6, r2, #31
 800d5ee:	d427      	bmi.n	800d640 <__sflush_r+0xb4>
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	6062      	str	r2, [r4, #4]
 800d5f4:	6922      	ldr	r2, [r4, #16]
 800d5f6:	04d9      	lsls	r1, r3, #19
 800d5f8:	6022      	str	r2, [r4, #0]
 800d5fa:	d504      	bpl.n	800d606 <__sflush_r+0x7a>
 800d5fc:	1c42      	adds	r2, r0, #1
 800d5fe:	d101      	bne.n	800d604 <__sflush_r+0x78>
 800d600:	682b      	ldr	r3, [r5, #0]
 800d602:	b903      	cbnz	r3, 800d606 <__sflush_r+0x7a>
 800d604:	6560      	str	r0, [r4, #84]	; 0x54
 800d606:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d608:	602f      	str	r7, [r5, #0]
 800d60a:	2900      	cmp	r1, #0
 800d60c:	d0ca      	beq.n	800d5a4 <__sflush_r+0x18>
 800d60e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d612:	4299      	cmp	r1, r3
 800d614:	d002      	beq.n	800d61c <__sflush_r+0x90>
 800d616:	4628      	mov	r0, r5
 800d618:	f7fd fdca 	bl	800b1b0 <_free_r>
 800d61c:	2000      	movs	r0, #0
 800d61e:	6360      	str	r0, [r4, #52]	; 0x34
 800d620:	e7c1      	b.n	800d5a6 <__sflush_r+0x1a>
 800d622:	2301      	movs	r3, #1
 800d624:	4628      	mov	r0, r5
 800d626:	47b0      	blx	r6
 800d628:	1c41      	adds	r1, r0, #1
 800d62a:	d1c8      	bne.n	800d5be <__sflush_r+0x32>
 800d62c:	682b      	ldr	r3, [r5, #0]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d0c5      	beq.n	800d5be <__sflush_r+0x32>
 800d632:	2b1d      	cmp	r3, #29
 800d634:	d001      	beq.n	800d63a <__sflush_r+0xae>
 800d636:	2b16      	cmp	r3, #22
 800d638:	d101      	bne.n	800d63e <__sflush_r+0xb2>
 800d63a:	602f      	str	r7, [r5, #0]
 800d63c:	e7b2      	b.n	800d5a4 <__sflush_r+0x18>
 800d63e:	89a3      	ldrh	r3, [r4, #12]
 800d640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d644:	81a3      	strh	r3, [r4, #12]
 800d646:	e7ae      	b.n	800d5a6 <__sflush_r+0x1a>
 800d648:	690f      	ldr	r7, [r1, #16]
 800d64a:	2f00      	cmp	r7, #0
 800d64c:	d0aa      	beq.n	800d5a4 <__sflush_r+0x18>
 800d64e:	0793      	lsls	r3, r2, #30
 800d650:	bf18      	it	ne
 800d652:	2300      	movne	r3, #0
 800d654:	680e      	ldr	r6, [r1, #0]
 800d656:	bf08      	it	eq
 800d658:	694b      	ldreq	r3, [r1, #20]
 800d65a:	1bf6      	subs	r6, r6, r7
 800d65c:	600f      	str	r7, [r1, #0]
 800d65e:	608b      	str	r3, [r1, #8]
 800d660:	2e00      	cmp	r6, #0
 800d662:	dd9f      	ble.n	800d5a4 <__sflush_r+0x18>
 800d664:	4633      	mov	r3, r6
 800d666:	463a      	mov	r2, r7
 800d668:	4628      	mov	r0, r5
 800d66a:	6a21      	ldr	r1, [r4, #32]
 800d66c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d670:	47e0      	blx	ip
 800d672:	2800      	cmp	r0, #0
 800d674:	dc06      	bgt.n	800d684 <__sflush_r+0xf8>
 800d676:	89a3      	ldrh	r3, [r4, #12]
 800d678:	f04f 30ff 	mov.w	r0, #4294967295
 800d67c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d680:	81a3      	strh	r3, [r4, #12]
 800d682:	e790      	b.n	800d5a6 <__sflush_r+0x1a>
 800d684:	4407      	add	r7, r0
 800d686:	1a36      	subs	r6, r6, r0
 800d688:	e7ea      	b.n	800d660 <__sflush_r+0xd4>
 800d68a:	bf00      	nop
 800d68c:	dfbffffe 	.word	0xdfbffffe

0800d690 <_fflush_r>:
 800d690:	b538      	push	{r3, r4, r5, lr}
 800d692:	690b      	ldr	r3, [r1, #16]
 800d694:	4605      	mov	r5, r0
 800d696:	460c      	mov	r4, r1
 800d698:	b913      	cbnz	r3, 800d6a0 <_fflush_r+0x10>
 800d69a:	2500      	movs	r5, #0
 800d69c:	4628      	mov	r0, r5
 800d69e:	bd38      	pop	{r3, r4, r5, pc}
 800d6a0:	b118      	cbz	r0, 800d6aa <_fflush_r+0x1a>
 800d6a2:	6a03      	ldr	r3, [r0, #32]
 800d6a4:	b90b      	cbnz	r3, 800d6aa <_fflush_r+0x1a>
 800d6a6:	f7fc fc3b 	bl	8009f20 <__sinit>
 800d6aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d0f3      	beq.n	800d69a <_fflush_r+0xa>
 800d6b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6b4:	07d0      	lsls	r0, r2, #31
 800d6b6:	d404      	bmi.n	800d6c2 <_fflush_r+0x32>
 800d6b8:	0599      	lsls	r1, r3, #22
 800d6ba:	d402      	bmi.n	800d6c2 <_fflush_r+0x32>
 800d6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6be:	f7fc fec8 	bl	800a452 <__retarget_lock_acquire_recursive>
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	4621      	mov	r1, r4
 800d6c6:	f7ff ff61 	bl	800d58c <__sflush_r>
 800d6ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6cc:	4605      	mov	r5, r0
 800d6ce:	07da      	lsls	r2, r3, #31
 800d6d0:	d4e4      	bmi.n	800d69c <_fflush_r+0xc>
 800d6d2:	89a3      	ldrh	r3, [r4, #12]
 800d6d4:	059b      	lsls	r3, r3, #22
 800d6d6:	d4e1      	bmi.n	800d69c <_fflush_r+0xc>
 800d6d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6da:	f7fc febb 	bl	800a454 <__retarget_lock_release_recursive>
 800d6de:	e7dd      	b.n	800d69c <_fflush_r+0xc>

0800d6e0 <fiprintf>:
 800d6e0:	b40e      	push	{r1, r2, r3}
 800d6e2:	b503      	push	{r0, r1, lr}
 800d6e4:	4601      	mov	r1, r0
 800d6e6:	ab03      	add	r3, sp, #12
 800d6e8:	4805      	ldr	r0, [pc, #20]	; (800d700 <fiprintf+0x20>)
 800d6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ee:	6800      	ldr	r0, [r0, #0]
 800d6f0:	9301      	str	r3, [sp, #4]
 800d6f2:	f7ff fce5 	bl	800d0c0 <_vfiprintf_r>
 800d6f6:	b002      	add	sp, #8
 800d6f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6fc:	b003      	add	sp, #12
 800d6fe:	4770      	bx	lr
 800d700:	20000310 	.word	0x20000310

0800d704 <__swhatbuf_r>:
 800d704:	b570      	push	{r4, r5, r6, lr}
 800d706:	460c      	mov	r4, r1
 800d708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d70c:	4615      	mov	r5, r2
 800d70e:	2900      	cmp	r1, #0
 800d710:	461e      	mov	r6, r3
 800d712:	b096      	sub	sp, #88	; 0x58
 800d714:	da0c      	bge.n	800d730 <__swhatbuf_r+0x2c>
 800d716:	89a3      	ldrh	r3, [r4, #12]
 800d718:	2100      	movs	r1, #0
 800d71a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d71e:	bf0c      	ite	eq
 800d720:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d724:	2340      	movne	r3, #64	; 0x40
 800d726:	2000      	movs	r0, #0
 800d728:	6031      	str	r1, [r6, #0]
 800d72a:	602b      	str	r3, [r5, #0]
 800d72c:	b016      	add	sp, #88	; 0x58
 800d72e:	bd70      	pop	{r4, r5, r6, pc}
 800d730:	466a      	mov	r2, sp
 800d732:	f000 f919 	bl	800d968 <_fstat_r>
 800d736:	2800      	cmp	r0, #0
 800d738:	dbed      	blt.n	800d716 <__swhatbuf_r+0x12>
 800d73a:	9901      	ldr	r1, [sp, #4]
 800d73c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d740:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d744:	4259      	negs	r1, r3
 800d746:	4159      	adcs	r1, r3
 800d748:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d74c:	e7eb      	b.n	800d726 <__swhatbuf_r+0x22>

0800d74e <__smakebuf_r>:
 800d74e:	898b      	ldrh	r3, [r1, #12]
 800d750:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d752:	079d      	lsls	r5, r3, #30
 800d754:	4606      	mov	r6, r0
 800d756:	460c      	mov	r4, r1
 800d758:	d507      	bpl.n	800d76a <__smakebuf_r+0x1c>
 800d75a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d75e:	6023      	str	r3, [r4, #0]
 800d760:	6123      	str	r3, [r4, #16]
 800d762:	2301      	movs	r3, #1
 800d764:	6163      	str	r3, [r4, #20]
 800d766:	b002      	add	sp, #8
 800d768:	bd70      	pop	{r4, r5, r6, pc}
 800d76a:	466a      	mov	r2, sp
 800d76c:	ab01      	add	r3, sp, #4
 800d76e:	f7ff ffc9 	bl	800d704 <__swhatbuf_r>
 800d772:	9900      	ldr	r1, [sp, #0]
 800d774:	4605      	mov	r5, r0
 800d776:	4630      	mov	r0, r6
 800d778:	f7fd fd8a 	bl	800b290 <_malloc_r>
 800d77c:	b948      	cbnz	r0, 800d792 <__smakebuf_r+0x44>
 800d77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d782:	059a      	lsls	r2, r3, #22
 800d784:	d4ef      	bmi.n	800d766 <__smakebuf_r+0x18>
 800d786:	f023 0303 	bic.w	r3, r3, #3
 800d78a:	f043 0302 	orr.w	r3, r3, #2
 800d78e:	81a3      	strh	r3, [r4, #12]
 800d790:	e7e3      	b.n	800d75a <__smakebuf_r+0xc>
 800d792:	89a3      	ldrh	r3, [r4, #12]
 800d794:	6020      	str	r0, [r4, #0]
 800d796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d79a:	81a3      	strh	r3, [r4, #12]
 800d79c:	9b00      	ldr	r3, [sp, #0]
 800d79e:	6120      	str	r0, [r4, #16]
 800d7a0:	6163      	str	r3, [r4, #20]
 800d7a2:	9b01      	ldr	r3, [sp, #4]
 800d7a4:	b15b      	cbz	r3, 800d7be <__smakebuf_r+0x70>
 800d7a6:	4630      	mov	r0, r6
 800d7a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7ac:	f000 f8ee 	bl	800d98c <_isatty_r>
 800d7b0:	b128      	cbz	r0, 800d7be <__smakebuf_r+0x70>
 800d7b2:	89a3      	ldrh	r3, [r4, #12]
 800d7b4:	f023 0303 	bic.w	r3, r3, #3
 800d7b8:	f043 0301 	orr.w	r3, r3, #1
 800d7bc:	81a3      	strh	r3, [r4, #12]
 800d7be:	89a3      	ldrh	r3, [r4, #12]
 800d7c0:	431d      	orrs	r5, r3
 800d7c2:	81a5      	strh	r5, [r4, #12]
 800d7c4:	e7cf      	b.n	800d766 <__smakebuf_r+0x18>

0800d7c6 <_putc_r>:
 800d7c6:	b570      	push	{r4, r5, r6, lr}
 800d7c8:	460d      	mov	r5, r1
 800d7ca:	4614      	mov	r4, r2
 800d7cc:	4606      	mov	r6, r0
 800d7ce:	b118      	cbz	r0, 800d7d8 <_putc_r+0x12>
 800d7d0:	6a03      	ldr	r3, [r0, #32]
 800d7d2:	b90b      	cbnz	r3, 800d7d8 <_putc_r+0x12>
 800d7d4:	f7fc fba4 	bl	8009f20 <__sinit>
 800d7d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7da:	07d8      	lsls	r0, r3, #31
 800d7dc:	d405      	bmi.n	800d7ea <_putc_r+0x24>
 800d7de:	89a3      	ldrh	r3, [r4, #12]
 800d7e0:	0599      	lsls	r1, r3, #22
 800d7e2:	d402      	bmi.n	800d7ea <_putc_r+0x24>
 800d7e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7e6:	f7fc fe34 	bl	800a452 <__retarget_lock_acquire_recursive>
 800d7ea:	68a3      	ldr	r3, [r4, #8]
 800d7ec:	3b01      	subs	r3, #1
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	60a3      	str	r3, [r4, #8]
 800d7f2:	da05      	bge.n	800d800 <_putc_r+0x3a>
 800d7f4:	69a2      	ldr	r2, [r4, #24]
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	db12      	blt.n	800d820 <_putc_r+0x5a>
 800d7fa:	b2eb      	uxtb	r3, r5
 800d7fc:	2b0a      	cmp	r3, #10
 800d7fe:	d00f      	beq.n	800d820 <_putc_r+0x5a>
 800d800:	6823      	ldr	r3, [r4, #0]
 800d802:	1c5a      	adds	r2, r3, #1
 800d804:	6022      	str	r2, [r4, #0]
 800d806:	701d      	strb	r5, [r3, #0]
 800d808:	b2ed      	uxtb	r5, r5
 800d80a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d80c:	07da      	lsls	r2, r3, #31
 800d80e:	d405      	bmi.n	800d81c <_putc_r+0x56>
 800d810:	89a3      	ldrh	r3, [r4, #12]
 800d812:	059b      	lsls	r3, r3, #22
 800d814:	d402      	bmi.n	800d81c <_putc_r+0x56>
 800d816:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d818:	f7fc fe1c 	bl	800a454 <__retarget_lock_release_recursive>
 800d81c:	4628      	mov	r0, r5
 800d81e:	bd70      	pop	{r4, r5, r6, pc}
 800d820:	4629      	mov	r1, r5
 800d822:	4622      	mov	r2, r4
 800d824:	4630      	mov	r0, r6
 800d826:	f7fc fcef 	bl	800a208 <__swbuf_r>
 800d82a:	4605      	mov	r5, r0
 800d82c:	e7ed      	b.n	800d80a <_putc_r+0x44>

0800d82e <__sccl>:
 800d82e:	b570      	push	{r4, r5, r6, lr}
 800d830:	780b      	ldrb	r3, [r1, #0]
 800d832:	4604      	mov	r4, r0
 800d834:	2b5e      	cmp	r3, #94	; 0x5e
 800d836:	bf0b      	itete	eq
 800d838:	784b      	ldrbeq	r3, [r1, #1]
 800d83a:	1c4a      	addne	r2, r1, #1
 800d83c:	1c8a      	addeq	r2, r1, #2
 800d83e:	2100      	movne	r1, #0
 800d840:	bf08      	it	eq
 800d842:	2101      	moveq	r1, #1
 800d844:	3801      	subs	r0, #1
 800d846:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d84a:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d84e:	42a8      	cmp	r0, r5
 800d850:	d1fb      	bne.n	800d84a <__sccl+0x1c>
 800d852:	b90b      	cbnz	r3, 800d858 <__sccl+0x2a>
 800d854:	1e50      	subs	r0, r2, #1
 800d856:	bd70      	pop	{r4, r5, r6, pc}
 800d858:	f081 0101 	eor.w	r1, r1, #1
 800d85c:	4610      	mov	r0, r2
 800d85e:	54e1      	strb	r1, [r4, r3]
 800d860:	4602      	mov	r2, r0
 800d862:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d866:	2d2d      	cmp	r5, #45	; 0x2d
 800d868:	d005      	beq.n	800d876 <__sccl+0x48>
 800d86a:	2d5d      	cmp	r5, #93	; 0x5d
 800d86c:	d016      	beq.n	800d89c <__sccl+0x6e>
 800d86e:	2d00      	cmp	r5, #0
 800d870:	d0f1      	beq.n	800d856 <__sccl+0x28>
 800d872:	462b      	mov	r3, r5
 800d874:	e7f2      	b.n	800d85c <__sccl+0x2e>
 800d876:	7846      	ldrb	r6, [r0, #1]
 800d878:	2e5d      	cmp	r6, #93	; 0x5d
 800d87a:	d0fa      	beq.n	800d872 <__sccl+0x44>
 800d87c:	42b3      	cmp	r3, r6
 800d87e:	dcf8      	bgt.n	800d872 <__sccl+0x44>
 800d880:	461a      	mov	r2, r3
 800d882:	3002      	adds	r0, #2
 800d884:	3201      	adds	r2, #1
 800d886:	4296      	cmp	r6, r2
 800d888:	54a1      	strb	r1, [r4, r2]
 800d88a:	dcfb      	bgt.n	800d884 <__sccl+0x56>
 800d88c:	1af2      	subs	r2, r6, r3
 800d88e:	3a01      	subs	r2, #1
 800d890:	42b3      	cmp	r3, r6
 800d892:	bfa8      	it	ge
 800d894:	2200      	movge	r2, #0
 800d896:	1c5d      	adds	r5, r3, #1
 800d898:	18ab      	adds	r3, r5, r2
 800d89a:	e7e1      	b.n	800d860 <__sccl+0x32>
 800d89c:	4610      	mov	r0, r2
 800d89e:	e7da      	b.n	800d856 <__sccl+0x28>

0800d8a0 <__submore>:
 800d8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8a4:	460c      	mov	r4, r1
 800d8a6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d8a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8ac:	4299      	cmp	r1, r3
 800d8ae:	d11b      	bne.n	800d8e8 <__submore+0x48>
 800d8b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d8b4:	f7fd fcec 	bl	800b290 <_malloc_r>
 800d8b8:	b918      	cbnz	r0, 800d8c2 <__submore+0x22>
 800d8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d8be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8c6:	63a3      	str	r3, [r4, #56]	; 0x38
 800d8c8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d8cc:	6360      	str	r0, [r4, #52]	; 0x34
 800d8ce:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d8d2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d8d6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d8da:	7043      	strb	r3, [r0, #1]
 800d8dc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d8e0:	7003      	strb	r3, [r0, #0]
 800d8e2:	6020      	str	r0, [r4, #0]
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	e7ea      	b.n	800d8be <__submore+0x1e>
 800d8e8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d8ea:	0077      	lsls	r7, r6, #1
 800d8ec:	463a      	mov	r2, r7
 800d8ee:	f000 fbfa 	bl	800e0e6 <_realloc_r>
 800d8f2:	4605      	mov	r5, r0
 800d8f4:	2800      	cmp	r0, #0
 800d8f6:	d0e0      	beq.n	800d8ba <__submore+0x1a>
 800d8f8:	eb00 0806 	add.w	r8, r0, r6
 800d8fc:	4601      	mov	r1, r0
 800d8fe:	4632      	mov	r2, r6
 800d900:	4640      	mov	r0, r8
 800d902:	f7fc fdb6 	bl	800a472 <memcpy>
 800d906:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d90a:	f8c4 8000 	str.w	r8, [r4]
 800d90e:	e7e9      	b.n	800d8e4 <__submore+0x44>

0800d910 <memmove>:
 800d910:	4288      	cmp	r0, r1
 800d912:	b510      	push	{r4, lr}
 800d914:	eb01 0402 	add.w	r4, r1, r2
 800d918:	d902      	bls.n	800d920 <memmove+0x10>
 800d91a:	4284      	cmp	r4, r0
 800d91c:	4623      	mov	r3, r4
 800d91e:	d807      	bhi.n	800d930 <memmove+0x20>
 800d920:	1e43      	subs	r3, r0, #1
 800d922:	42a1      	cmp	r1, r4
 800d924:	d008      	beq.n	800d938 <memmove+0x28>
 800d926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d92a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d92e:	e7f8      	b.n	800d922 <memmove+0x12>
 800d930:	4601      	mov	r1, r0
 800d932:	4402      	add	r2, r0
 800d934:	428a      	cmp	r2, r1
 800d936:	d100      	bne.n	800d93a <memmove+0x2a>
 800d938:	bd10      	pop	{r4, pc}
 800d93a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d93e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d942:	e7f7      	b.n	800d934 <memmove+0x24>

0800d944 <strncmp>:
 800d944:	b510      	push	{r4, lr}
 800d946:	b16a      	cbz	r2, 800d964 <strncmp+0x20>
 800d948:	3901      	subs	r1, #1
 800d94a:	1884      	adds	r4, r0, r2
 800d94c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d950:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d954:	429a      	cmp	r2, r3
 800d956:	d103      	bne.n	800d960 <strncmp+0x1c>
 800d958:	42a0      	cmp	r0, r4
 800d95a:	d001      	beq.n	800d960 <strncmp+0x1c>
 800d95c:	2a00      	cmp	r2, #0
 800d95e:	d1f5      	bne.n	800d94c <strncmp+0x8>
 800d960:	1ad0      	subs	r0, r2, r3
 800d962:	bd10      	pop	{r4, pc}
 800d964:	4610      	mov	r0, r2
 800d966:	e7fc      	b.n	800d962 <strncmp+0x1e>

0800d968 <_fstat_r>:
 800d968:	b538      	push	{r3, r4, r5, lr}
 800d96a:	2300      	movs	r3, #0
 800d96c:	4d06      	ldr	r5, [pc, #24]	; (800d988 <_fstat_r+0x20>)
 800d96e:	4604      	mov	r4, r0
 800d970:	4608      	mov	r0, r1
 800d972:	4611      	mov	r1, r2
 800d974:	602b      	str	r3, [r5, #0]
 800d976:	f7f4 f91a 	bl	8001bae <_fstat>
 800d97a:	1c43      	adds	r3, r0, #1
 800d97c:	d102      	bne.n	800d984 <_fstat_r+0x1c>
 800d97e:	682b      	ldr	r3, [r5, #0]
 800d980:	b103      	cbz	r3, 800d984 <_fstat_r+0x1c>
 800d982:	6023      	str	r3, [r4, #0]
 800d984:	bd38      	pop	{r3, r4, r5, pc}
 800d986:	bf00      	nop
 800d988:	200015ac 	.word	0x200015ac

0800d98c <_isatty_r>:
 800d98c:	b538      	push	{r3, r4, r5, lr}
 800d98e:	2300      	movs	r3, #0
 800d990:	4d05      	ldr	r5, [pc, #20]	; (800d9a8 <_isatty_r+0x1c>)
 800d992:	4604      	mov	r4, r0
 800d994:	4608      	mov	r0, r1
 800d996:	602b      	str	r3, [r5, #0]
 800d998:	f7f4 f918 	bl	8001bcc <_isatty>
 800d99c:	1c43      	adds	r3, r0, #1
 800d99e:	d102      	bne.n	800d9a6 <_isatty_r+0x1a>
 800d9a0:	682b      	ldr	r3, [r5, #0]
 800d9a2:	b103      	cbz	r3, 800d9a6 <_isatty_r+0x1a>
 800d9a4:	6023      	str	r3, [r4, #0]
 800d9a6:	bd38      	pop	{r3, r4, r5, pc}
 800d9a8:	200015ac 	.word	0x200015ac

0800d9ac <_sbrk_r>:
 800d9ac:	b538      	push	{r3, r4, r5, lr}
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	4d05      	ldr	r5, [pc, #20]	; (800d9c8 <_sbrk_r+0x1c>)
 800d9b2:	4604      	mov	r4, r0
 800d9b4:	4608      	mov	r0, r1
 800d9b6:	602b      	str	r3, [r5, #0]
 800d9b8:	f7f4 f91e 	bl	8001bf8 <_sbrk>
 800d9bc:	1c43      	adds	r3, r0, #1
 800d9be:	d102      	bne.n	800d9c6 <_sbrk_r+0x1a>
 800d9c0:	682b      	ldr	r3, [r5, #0]
 800d9c2:	b103      	cbz	r3, 800d9c6 <_sbrk_r+0x1a>
 800d9c4:	6023      	str	r3, [r4, #0]
 800d9c6:	bd38      	pop	{r3, r4, r5, pc}
 800d9c8:	200015ac 	.word	0x200015ac

0800d9cc <nan>:
 800d9cc:	2000      	movs	r0, #0
 800d9ce:	4901      	ldr	r1, [pc, #4]	; (800d9d4 <nan+0x8>)
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	7ff80000 	.word	0x7ff80000

0800d9d8 <abort>:
 800d9d8:	2006      	movs	r0, #6
 800d9da:	b508      	push	{r3, lr}
 800d9dc:	f000 fc5c 	bl	800e298 <raise>
 800d9e0:	2001      	movs	r0, #1
 800d9e2:	f7f4 f8b2 	bl	8001b4a <_exit>

0800d9e6 <_calloc_r>:
 800d9e6:	b570      	push	{r4, r5, r6, lr}
 800d9e8:	fba1 5402 	umull	r5, r4, r1, r2
 800d9ec:	b934      	cbnz	r4, 800d9fc <_calloc_r+0x16>
 800d9ee:	4629      	mov	r1, r5
 800d9f0:	f7fd fc4e 	bl	800b290 <_malloc_r>
 800d9f4:	4606      	mov	r6, r0
 800d9f6:	b928      	cbnz	r0, 800da04 <_calloc_r+0x1e>
 800d9f8:	4630      	mov	r0, r6
 800d9fa:	bd70      	pop	{r4, r5, r6, pc}
 800d9fc:	220c      	movs	r2, #12
 800d9fe:	2600      	movs	r6, #0
 800da00:	6002      	str	r2, [r0, #0]
 800da02:	e7f9      	b.n	800d9f8 <_calloc_r+0x12>
 800da04:	462a      	mov	r2, r5
 800da06:	4621      	mov	r1, r4
 800da08:	f7fc fc94 	bl	800a334 <memset>
 800da0c:	e7f4      	b.n	800d9f8 <_calloc_r+0x12>

0800da0e <rshift>:
 800da0e:	6903      	ldr	r3, [r0, #16]
 800da10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da14:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800da18:	f100 0414 	add.w	r4, r0, #20
 800da1c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800da20:	dd46      	ble.n	800dab0 <rshift+0xa2>
 800da22:	f011 011f 	ands.w	r1, r1, #31
 800da26:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800da2a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800da2e:	d10c      	bne.n	800da4a <rshift+0x3c>
 800da30:	4629      	mov	r1, r5
 800da32:	f100 0710 	add.w	r7, r0, #16
 800da36:	42b1      	cmp	r1, r6
 800da38:	d335      	bcc.n	800daa6 <rshift+0x98>
 800da3a:	1a9b      	subs	r3, r3, r2
 800da3c:	009b      	lsls	r3, r3, #2
 800da3e:	1eea      	subs	r2, r5, #3
 800da40:	4296      	cmp	r6, r2
 800da42:	bf38      	it	cc
 800da44:	2300      	movcc	r3, #0
 800da46:	4423      	add	r3, r4
 800da48:	e015      	b.n	800da76 <rshift+0x68>
 800da4a:	46a1      	mov	r9, r4
 800da4c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800da50:	f1c1 0820 	rsb	r8, r1, #32
 800da54:	40cf      	lsrs	r7, r1
 800da56:	f105 0e04 	add.w	lr, r5, #4
 800da5a:	4576      	cmp	r6, lr
 800da5c:	46f4      	mov	ip, lr
 800da5e:	d816      	bhi.n	800da8e <rshift+0x80>
 800da60:	1a9a      	subs	r2, r3, r2
 800da62:	0092      	lsls	r2, r2, #2
 800da64:	3a04      	subs	r2, #4
 800da66:	3501      	adds	r5, #1
 800da68:	42ae      	cmp	r6, r5
 800da6a:	bf38      	it	cc
 800da6c:	2200      	movcc	r2, #0
 800da6e:	18a3      	adds	r3, r4, r2
 800da70:	50a7      	str	r7, [r4, r2]
 800da72:	b107      	cbz	r7, 800da76 <rshift+0x68>
 800da74:	3304      	adds	r3, #4
 800da76:	42a3      	cmp	r3, r4
 800da78:	eba3 0204 	sub.w	r2, r3, r4
 800da7c:	bf08      	it	eq
 800da7e:	2300      	moveq	r3, #0
 800da80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800da84:	6102      	str	r2, [r0, #16]
 800da86:	bf08      	it	eq
 800da88:	6143      	streq	r3, [r0, #20]
 800da8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da8e:	f8dc c000 	ldr.w	ip, [ip]
 800da92:	fa0c fc08 	lsl.w	ip, ip, r8
 800da96:	ea4c 0707 	orr.w	r7, ip, r7
 800da9a:	f849 7b04 	str.w	r7, [r9], #4
 800da9e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800daa2:	40cf      	lsrs	r7, r1
 800daa4:	e7d9      	b.n	800da5a <rshift+0x4c>
 800daa6:	f851 cb04 	ldr.w	ip, [r1], #4
 800daaa:	f847 cf04 	str.w	ip, [r7, #4]!
 800daae:	e7c2      	b.n	800da36 <rshift+0x28>
 800dab0:	4623      	mov	r3, r4
 800dab2:	e7e0      	b.n	800da76 <rshift+0x68>

0800dab4 <__hexdig_fun>:
 800dab4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dab8:	2b09      	cmp	r3, #9
 800daba:	d802      	bhi.n	800dac2 <__hexdig_fun+0xe>
 800dabc:	3820      	subs	r0, #32
 800dabe:	b2c0      	uxtb	r0, r0
 800dac0:	4770      	bx	lr
 800dac2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dac6:	2b05      	cmp	r3, #5
 800dac8:	d801      	bhi.n	800dace <__hexdig_fun+0x1a>
 800daca:	3847      	subs	r0, #71	; 0x47
 800dacc:	e7f7      	b.n	800dabe <__hexdig_fun+0xa>
 800dace:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dad2:	2b05      	cmp	r3, #5
 800dad4:	d801      	bhi.n	800dada <__hexdig_fun+0x26>
 800dad6:	3827      	subs	r0, #39	; 0x27
 800dad8:	e7f1      	b.n	800dabe <__hexdig_fun+0xa>
 800dada:	2000      	movs	r0, #0
 800dadc:	4770      	bx	lr
	...

0800dae0 <__gethex>:
 800dae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dae4:	4681      	mov	r9, r0
 800dae6:	468a      	mov	sl, r1
 800dae8:	4617      	mov	r7, r2
 800daea:	680a      	ldr	r2, [r1, #0]
 800daec:	b085      	sub	sp, #20
 800daee:	f102 0b02 	add.w	fp, r2, #2
 800daf2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800daf6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800dafa:	9302      	str	r3, [sp, #8]
 800dafc:	32fe      	adds	r2, #254	; 0xfe
 800dafe:	eb02 030b 	add.w	r3, r2, fp
 800db02:	46d8      	mov	r8, fp
 800db04:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800db08:	9301      	str	r3, [sp, #4]
 800db0a:	2830      	cmp	r0, #48	; 0x30
 800db0c:	d0f7      	beq.n	800dafe <__gethex+0x1e>
 800db0e:	f7ff ffd1 	bl	800dab4 <__hexdig_fun>
 800db12:	4604      	mov	r4, r0
 800db14:	2800      	cmp	r0, #0
 800db16:	d138      	bne.n	800db8a <__gethex+0xaa>
 800db18:	2201      	movs	r2, #1
 800db1a:	4640      	mov	r0, r8
 800db1c:	49a7      	ldr	r1, [pc, #668]	; (800ddbc <__gethex+0x2dc>)
 800db1e:	f7ff ff11 	bl	800d944 <strncmp>
 800db22:	4606      	mov	r6, r0
 800db24:	2800      	cmp	r0, #0
 800db26:	d169      	bne.n	800dbfc <__gethex+0x11c>
 800db28:	f898 0001 	ldrb.w	r0, [r8, #1]
 800db2c:	465d      	mov	r5, fp
 800db2e:	f7ff ffc1 	bl	800dab4 <__hexdig_fun>
 800db32:	2800      	cmp	r0, #0
 800db34:	d064      	beq.n	800dc00 <__gethex+0x120>
 800db36:	465a      	mov	r2, fp
 800db38:	7810      	ldrb	r0, [r2, #0]
 800db3a:	4690      	mov	r8, r2
 800db3c:	2830      	cmp	r0, #48	; 0x30
 800db3e:	f102 0201 	add.w	r2, r2, #1
 800db42:	d0f9      	beq.n	800db38 <__gethex+0x58>
 800db44:	f7ff ffb6 	bl	800dab4 <__hexdig_fun>
 800db48:	2301      	movs	r3, #1
 800db4a:	fab0 f480 	clz	r4, r0
 800db4e:	465e      	mov	r6, fp
 800db50:	0964      	lsrs	r4, r4, #5
 800db52:	9301      	str	r3, [sp, #4]
 800db54:	4642      	mov	r2, r8
 800db56:	4615      	mov	r5, r2
 800db58:	7828      	ldrb	r0, [r5, #0]
 800db5a:	3201      	adds	r2, #1
 800db5c:	f7ff ffaa 	bl	800dab4 <__hexdig_fun>
 800db60:	2800      	cmp	r0, #0
 800db62:	d1f8      	bne.n	800db56 <__gethex+0x76>
 800db64:	2201      	movs	r2, #1
 800db66:	4628      	mov	r0, r5
 800db68:	4994      	ldr	r1, [pc, #592]	; (800ddbc <__gethex+0x2dc>)
 800db6a:	f7ff feeb 	bl	800d944 <strncmp>
 800db6e:	b978      	cbnz	r0, 800db90 <__gethex+0xb0>
 800db70:	b946      	cbnz	r6, 800db84 <__gethex+0xa4>
 800db72:	1c6e      	adds	r6, r5, #1
 800db74:	4632      	mov	r2, r6
 800db76:	4615      	mov	r5, r2
 800db78:	7828      	ldrb	r0, [r5, #0]
 800db7a:	3201      	adds	r2, #1
 800db7c:	f7ff ff9a 	bl	800dab4 <__hexdig_fun>
 800db80:	2800      	cmp	r0, #0
 800db82:	d1f8      	bne.n	800db76 <__gethex+0x96>
 800db84:	1b73      	subs	r3, r6, r5
 800db86:	009e      	lsls	r6, r3, #2
 800db88:	e004      	b.n	800db94 <__gethex+0xb4>
 800db8a:	2400      	movs	r4, #0
 800db8c:	4626      	mov	r6, r4
 800db8e:	e7e1      	b.n	800db54 <__gethex+0x74>
 800db90:	2e00      	cmp	r6, #0
 800db92:	d1f7      	bne.n	800db84 <__gethex+0xa4>
 800db94:	782b      	ldrb	r3, [r5, #0]
 800db96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800db9a:	2b50      	cmp	r3, #80	; 0x50
 800db9c:	d13d      	bne.n	800dc1a <__gethex+0x13a>
 800db9e:	786b      	ldrb	r3, [r5, #1]
 800dba0:	2b2b      	cmp	r3, #43	; 0x2b
 800dba2:	d02f      	beq.n	800dc04 <__gethex+0x124>
 800dba4:	2b2d      	cmp	r3, #45	; 0x2d
 800dba6:	d031      	beq.n	800dc0c <__gethex+0x12c>
 800dba8:	f04f 0b00 	mov.w	fp, #0
 800dbac:	1c69      	adds	r1, r5, #1
 800dbae:	7808      	ldrb	r0, [r1, #0]
 800dbb0:	f7ff ff80 	bl	800dab4 <__hexdig_fun>
 800dbb4:	1e42      	subs	r2, r0, #1
 800dbb6:	b2d2      	uxtb	r2, r2
 800dbb8:	2a18      	cmp	r2, #24
 800dbba:	d82e      	bhi.n	800dc1a <__gethex+0x13a>
 800dbbc:	f1a0 0210 	sub.w	r2, r0, #16
 800dbc0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dbc4:	f7ff ff76 	bl	800dab4 <__hexdig_fun>
 800dbc8:	f100 3cff 	add.w	ip, r0, #4294967295
 800dbcc:	fa5f fc8c 	uxtb.w	ip, ip
 800dbd0:	f1bc 0f18 	cmp.w	ip, #24
 800dbd4:	d91d      	bls.n	800dc12 <__gethex+0x132>
 800dbd6:	f1bb 0f00 	cmp.w	fp, #0
 800dbda:	d000      	beq.n	800dbde <__gethex+0xfe>
 800dbdc:	4252      	negs	r2, r2
 800dbde:	4416      	add	r6, r2
 800dbe0:	f8ca 1000 	str.w	r1, [sl]
 800dbe4:	b1dc      	cbz	r4, 800dc1e <__gethex+0x13e>
 800dbe6:	9b01      	ldr	r3, [sp, #4]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	bf14      	ite	ne
 800dbec:	f04f 0800 	movne.w	r8, #0
 800dbf0:	f04f 0806 	moveq.w	r8, #6
 800dbf4:	4640      	mov	r0, r8
 800dbf6:	b005      	add	sp, #20
 800dbf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbfc:	4645      	mov	r5, r8
 800dbfe:	4626      	mov	r6, r4
 800dc00:	2401      	movs	r4, #1
 800dc02:	e7c7      	b.n	800db94 <__gethex+0xb4>
 800dc04:	f04f 0b00 	mov.w	fp, #0
 800dc08:	1ca9      	adds	r1, r5, #2
 800dc0a:	e7d0      	b.n	800dbae <__gethex+0xce>
 800dc0c:	f04f 0b01 	mov.w	fp, #1
 800dc10:	e7fa      	b.n	800dc08 <__gethex+0x128>
 800dc12:	230a      	movs	r3, #10
 800dc14:	fb03 0002 	mla	r0, r3, r2, r0
 800dc18:	e7d0      	b.n	800dbbc <__gethex+0xdc>
 800dc1a:	4629      	mov	r1, r5
 800dc1c:	e7e0      	b.n	800dbe0 <__gethex+0x100>
 800dc1e:	4621      	mov	r1, r4
 800dc20:	eba5 0308 	sub.w	r3, r5, r8
 800dc24:	3b01      	subs	r3, #1
 800dc26:	2b07      	cmp	r3, #7
 800dc28:	dc0a      	bgt.n	800dc40 <__gethex+0x160>
 800dc2a:	4648      	mov	r0, r9
 800dc2c:	f7fd fbbc 	bl	800b3a8 <_Balloc>
 800dc30:	4604      	mov	r4, r0
 800dc32:	b940      	cbnz	r0, 800dc46 <__gethex+0x166>
 800dc34:	4602      	mov	r2, r0
 800dc36:	21e4      	movs	r1, #228	; 0xe4
 800dc38:	4b61      	ldr	r3, [pc, #388]	; (800ddc0 <__gethex+0x2e0>)
 800dc3a:	4862      	ldr	r0, [pc, #392]	; (800ddc4 <__gethex+0x2e4>)
 800dc3c:	f7fc fc2c 	bl	800a498 <__assert_func>
 800dc40:	3101      	adds	r1, #1
 800dc42:	105b      	asrs	r3, r3, #1
 800dc44:	e7ef      	b.n	800dc26 <__gethex+0x146>
 800dc46:	2300      	movs	r3, #0
 800dc48:	469b      	mov	fp, r3
 800dc4a:	f100 0a14 	add.w	sl, r0, #20
 800dc4e:	f8cd a004 	str.w	sl, [sp, #4]
 800dc52:	45a8      	cmp	r8, r5
 800dc54:	d344      	bcc.n	800dce0 <__gethex+0x200>
 800dc56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dc5a:	4658      	mov	r0, fp
 800dc5c:	f848 bb04 	str.w	fp, [r8], #4
 800dc60:	eba8 080a 	sub.w	r8, r8, sl
 800dc64:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800dc68:	6122      	str	r2, [r4, #16]
 800dc6a:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800dc6e:	f7fd fc8d 	bl	800b58c <__hi0bits>
 800dc72:	683d      	ldr	r5, [r7, #0]
 800dc74:	eba8 0800 	sub.w	r8, r8, r0
 800dc78:	45a8      	cmp	r8, r5
 800dc7a:	dd59      	ble.n	800dd30 <__gethex+0x250>
 800dc7c:	eba8 0805 	sub.w	r8, r8, r5
 800dc80:	4641      	mov	r1, r8
 800dc82:	4620      	mov	r0, r4
 800dc84:	f7fe f80b 	bl	800bc9e <__any_on>
 800dc88:	4683      	mov	fp, r0
 800dc8a:	b1b8      	cbz	r0, 800dcbc <__gethex+0x1dc>
 800dc8c:	f04f 0b01 	mov.w	fp, #1
 800dc90:	f108 33ff 	add.w	r3, r8, #4294967295
 800dc94:	1159      	asrs	r1, r3, #5
 800dc96:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dc9a:	f003 021f 	and.w	r2, r3, #31
 800dc9e:	fa0b f202 	lsl.w	r2, fp, r2
 800dca2:	420a      	tst	r2, r1
 800dca4:	d00a      	beq.n	800dcbc <__gethex+0x1dc>
 800dca6:	455b      	cmp	r3, fp
 800dca8:	dd06      	ble.n	800dcb8 <__gethex+0x1d8>
 800dcaa:	4620      	mov	r0, r4
 800dcac:	f1a8 0102 	sub.w	r1, r8, #2
 800dcb0:	f7fd fff5 	bl	800bc9e <__any_on>
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	d138      	bne.n	800dd2a <__gethex+0x24a>
 800dcb8:	f04f 0b02 	mov.w	fp, #2
 800dcbc:	4641      	mov	r1, r8
 800dcbe:	4620      	mov	r0, r4
 800dcc0:	f7ff fea5 	bl	800da0e <rshift>
 800dcc4:	4446      	add	r6, r8
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	42b3      	cmp	r3, r6
 800dcca:	da41      	bge.n	800dd50 <__gethex+0x270>
 800dccc:	4621      	mov	r1, r4
 800dcce:	4648      	mov	r0, r9
 800dcd0:	f7fd fbaa 	bl	800b428 <_Bfree>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dcd8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800dcdc:	6013      	str	r3, [r2, #0]
 800dcde:	e789      	b.n	800dbf4 <__gethex+0x114>
 800dce0:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800dce4:	2a2e      	cmp	r2, #46	; 0x2e
 800dce6:	d014      	beq.n	800dd12 <__gethex+0x232>
 800dce8:	2b20      	cmp	r3, #32
 800dcea:	d106      	bne.n	800dcfa <__gethex+0x21a>
 800dcec:	9b01      	ldr	r3, [sp, #4]
 800dcee:	f843 bb04 	str.w	fp, [r3], #4
 800dcf2:	f04f 0b00 	mov.w	fp, #0
 800dcf6:	9301      	str	r3, [sp, #4]
 800dcf8:	465b      	mov	r3, fp
 800dcfa:	7828      	ldrb	r0, [r5, #0]
 800dcfc:	9303      	str	r3, [sp, #12]
 800dcfe:	f7ff fed9 	bl	800dab4 <__hexdig_fun>
 800dd02:	9b03      	ldr	r3, [sp, #12]
 800dd04:	f000 000f 	and.w	r0, r0, #15
 800dd08:	4098      	lsls	r0, r3
 800dd0a:	ea4b 0b00 	orr.w	fp, fp, r0
 800dd0e:	3304      	adds	r3, #4
 800dd10:	e79f      	b.n	800dc52 <__gethex+0x172>
 800dd12:	45a8      	cmp	r8, r5
 800dd14:	d8e8      	bhi.n	800dce8 <__gethex+0x208>
 800dd16:	2201      	movs	r2, #1
 800dd18:	4628      	mov	r0, r5
 800dd1a:	4928      	ldr	r1, [pc, #160]	; (800ddbc <__gethex+0x2dc>)
 800dd1c:	9303      	str	r3, [sp, #12]
 800dd1e:	f7ff fe11 	bl	800d944 <strncmp>
 800dd22:	9b03      	ldr	r3, [sp, #12]
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d1df      	bne.n	800dce8 <__gethex+0x208>
 800dd28:	e793      	b.n	800dc52 <__gethex+0x172>
 800dd2a:	f04f 0b03 	mov.w	fp, #3
 800dd2e:	e7c5      	b.n	800dcbc <__gethex+0x1dc>
 800dd30:	da0b      	bge.n	800dd4a <__gethex+0x26a>
 800dd32:	eba5 0808 	sub.w	r8, r5, r8
 800dd36:	4621      	mov	r1, r4
 800dd38:	4642      	mov	r2, r8
 800dd3a:	4648      	mov	r0, r9
 800dd3c:	f7fd fd8c 	bl	800b858 <__lshift>
 800dd40:	4604      	mov	r4, r0
 800dd42:	eba6 0608 	sub.w	r6, r6, r8
 800dd46:	f100 0a14 	add.w	sl, r0, #20
 800dd4a:	f04f 0b00 	mov.w	fp, #0
 800dd4e:	e7ba      	b.n	800dcc6 <__gethex+0x1e6>
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	42b3      	cmp	r3, r6
 800dd54:	dd74      	ble.n	800de40 <__gethex+0x360>
 800dd56:	1b9e      	subs	r6, r3, r6
 800dd58:	42b5      	cmp	r5, r6
 800dd5a:	dc35      	bgt.n	800ddc8 <__gethex+0x2e8>
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2b02      	cmp	r3, #2
 800dd60:	d023      	beq.n	800ddaa <__gethex+0x2ca>
 800dd62:	2b03      	cmp	r3, #3
 800dd64:	d025      	beq.n	800ddb2 <__gethex+0x2d2>
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d115      	bne.n	800dd96 <__gethex+0x2b6>
 800dd6a:	42b5      	cmp	r5, r6
 800dd6c:	d113      	bne.n	800dd96 <__gethex+0x2b6>
 800dd6e:	2d01      	cmp	r5, #1
 800dd70:	d10b      	bne.n	800dd8a <__gethex+0x2aa>
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	9a02      	ldr	r2, [sp, #8]
 800dd76:	f04f 0862 	mov.w	r8, #98	; 0x62
 800dd7a:	6013      	str	r3, [r2, #0]
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	6123      	str	r3, [r4, #16]
 800dd80:	f8ca 3000 	str.w	r3, [sl]
 800dd84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd86:	601c      	str	r4, [r3, #0]
 800dd88:	e734      	b.n	800dbf4 <__gethex+0x114>
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	1e69      	subs	r1, r5, #1
 800dd8e:	f7fd ff86 	bl	800bc9e <__any_on>
 800dd92:	2800      	cmp	r0, #0
 800dd94:	d1ed      	bne.n	800dd72 <__gethex+0x292>
 800dd96:	4621      	mov	r1, r4
 800dd98:	4648      	mov	r0, r9
 800dd9a:	f7fd fb45 	bl	800b428 <_Bfree>
 800dd9e:	2300      	movs	r3, #0
 800dda0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dda2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800dda6:	6013      	str	r3, [r2, #0]
 800dda8:	e724      	b.n	800dbf4 <__gethex+0x114>
 800ddaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d1f2      	bne.n	800dd96 <__gethex+0x2b6>
 800ddb0:	e7df      	b.n	800dd72 <__gethex+0x292>
 800ddb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d1dc      	bne.n	800dd72 <__gethex+0x292>
 800ddb8:	e7ed      	b.n	800dd96 <__gethex+0x2b6>
 800ddba:	bf00      	nop
 800ddbc:	0800f18c 	.word	0x0800f18c
 800ddc0:	0800f021 	.word	0x0800f021
 800ddc4:	0800f315 	.word	0x0800f315
 800ddc8:	f106 38ff 	add.w	r8, r6, #4294967295
 800ddcc:	f1bb 0f00 	cmp.w	fp, #0
 800ddd0:	d133      	bne.n	800de3a <__gethex+0x35a>
 800ddd2:	f1b8 0f00 	cmp.w	r8, #0
 800ddd6:	d004      	beq.n	800dde2 <__gethex+0x302>
 800ddd8:	4641      	mov	r1, r8
 800ddda:	4620      	mov	r0, r4
 800dddc:	f7fd ff5f 	bl	800bc9e <__any_on>
 800dde0:	4683      	mov	fp, r0
 800dde2:	2301      	movs	r3, #1
 800dde4:	ea4f 1268 	mov.w	r2, r8, asr #5
 800dde8:	f008 081f 	and.w	r8, r8, #31
 800ddec:	fa03 f308 	lsl.w	r3, r3, r8
 800ddf0:	f04f 0802 	mov.w	r8, #2
 800ddf4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ddf8:	4631      	mov	r1, r6
 800ddfa:	4213      	tst	r3, r2
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	bf18      	it	ne
 800de00:	f04b 0b02 	orrne.w	fp, fp, #2
 800de04:	1bad      	subs	r5, r5, r6
 800de06:	f7ff fe02 	bl	800da0e <rshift>
 800de0a:	687e      	ldr	r6, [r7, #4]
 800de0c:	f1bb 0f00 	cmp.w	fp, #0
 800de10:	d04a      	beq.n	800dea8 <__gethex+0x3c8>
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2b02      	cmp	r3, #2
 800de16:	d016      	beq.n	800de46 <__gethex+0x366>
 800de18:	2b03      	cmp	r3, #3
 800de1a:	d018      	beq.n	800de4e <__gethex+0x36e>
 800de1c:	2b01      	cmp	r3, #1
 800de1e:	d109      	bne.n	800de34 <__gethex+0x354>
 800de20:	f01b 0f02 	tst.w	fp, #2
 800de24:	d006      	beq.n	800de34 <__gethex+0x354>
 800de26:	f8da 3000 	ldr.w	r3, [sl]
 800de2a:	ea4b 0b03 	orr.w	fp, fp, r3
 800de2e:	f01b 0f01 	tst.w	fp, #1
 800de32:	d10f      	bne.n	800de54 <__gethex+0x374>
 800de34:	f048 0810 	orr.w	r8, r8, #16
 800de38:	e036      	b.n	800dea8 <__gethex+0x3c8>
 800de3a:	f04f 0b01 	mov.w	fp, #1
 800de3e:	e7d0      	b.n	800dde2 <__gethex+0x302>
 800de40:	f04f 0801 	mov.w	r8, #1
 800de44:	e7e2      	b.n	800de0c <__gethex+0x32c>
 800de46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de48:	f1c3 0301 	rsb	r3, r3, #1
 800de4c:	930f      	str	r3, [sp, #60]	; 0x3c
 800de4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de50:	2b00      	cmp	r3, #0
 800de52:	d0ef      	beq.n	800de34 <__gethex+0x354>
 800de54:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800de58:	f104 0214 	add.w	r2, r4, #20
 800de5c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800de60:	9301      	str	r3, [sp, #4]
 800de62:	2300      	movs	r3, #0
 800de64:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800de68:	4694      	mov	ip, r2
 800de6a:	f852 1b04 	ldr.w	r1, [r2], #4
 800de6e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800de72:	d01e      	beq.n	800deb2 <__gethex+0x3d2>
 800de74:	3101      	adds	r1, #1
 800de76:	f8cc 1000 	str.w	r1, [ip]
 800de7a:	f1b8 0f02 	cmp.w	r8, #2
 800de7e:	f104 0214 	add.w	r2, r4, #20
 800de82:	d13d      	bne.n	800df00 <__gethex+0x420>
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	3b01      	subs	r3, #1
 800de88:	42ab      	cmp	r3, r5
 800de8a:	d10b      	bne.n	800dea4 <__gethex+0x3c4>
 800de8c:	2301      	movs	r3, #1
 800de8e:	1169      	asrs	r1, r5, #5
 800de90:	f005 051f 	and.w	r5, r5, #31
 800de94:	fa03 f505 	lsl.w	r5, r3, r5
 800de98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de9c:	421d      	tst	r5, r3
 800de9e:	bf18      	it	ne
 800dea0:	f04f 0801 	movne.w	r8, #1
 800dea4:	f048 0820 	orr.w	r8, r8, #32
 800dea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800deaa:	601c      	str	r4, [r3, #0]
 800deac:	9b02      	ldr	r3, [sp, #8]
 800deae:	601e      	str	r6, [r3, #0]
 800deb0:	e6a0      	b.n	800dbf4 <__gethex+0x114>
 800deb2:	4290      	cmp	r0, r2
 800deb4:	f842 3c04 	str.w	r3, [r2, #-4]
 800deb8:	d8d6      	bhi.n	800de68 <__gethex+0x388>
 800deba:	68a2      	ldr	r2, [r4, #8]
 800debc:	4593      	cmp	fp, r2
 800debe:	db17      	blt.n	800def0 <__gethex+0x410>
 800dec0:	6861      	ldr	r1, [r4, #4]
 800dec2:	4648      	mov	r0, r9
 800dec4:	3101      	adds	r1, #1
 800dec6:	f7fd fa6f 	bl	800b3a8 <_Balloc>
 800deca:	4682      	mov	sl, r0
 800decc:	b918      	cbnz	r0, 800ded6 <__gethex+0x3f6>
 800dece:	4602      	mov	r2, r0
 800ded0:	2184      	movs	r1, #132	; 0x84
 800ded2:	4b1a      	ldr	r3, [pc, #104]	; (800df3c <__gethex+0x45c>)
 800ded4:	e6b1      	b.n	800dc3a <__gethex+0x15a>
 800ded6:	6922      	ldr	r2, [r4, #16]
 800ded8:	f104 010c 	add.w	r1, r4, #12
 800dedc:	3202      	adds	r2, #2
 800dede:	0092      	lsls	r2, r2, #2
 800dee0:	300c      	adds	r0, #12
 800dee2:	f7fc fac6 	bl	800a472 <memcpy>
 800dee6:	4621      	mov	r1, r4
 800dee8:	4648      	mov	r0, r9
 800deea:	f7fd fa9d 	bl	800b428 <_Bfree>
 800deee:	4654      	mov	r4, sl
 800def0:	6922      	ldr	r2, [r4, #16]
 800def2:	1c51      	adds	r1, r2, #1
 800def4:	6121      	str	r1, [r4, #16]
 800def6:	2101      	movs	r1, #1
 800def8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800defc:	6151      	str	r1, [r2, #20]
 800defe:	e7bc      	b.n	800de7a <__gethex+0x39a>
 800df00:	6921      	ldr	r1, [r4, #16]
 800df02:	4559      	cmp	r1, fp
 800df04:	dd0b      	ble.n	800df1e <__gethex+0x43e>
 800df06:	2101      	movs	r1, #1
 800df08:	4620      	mov	r0, r4
 800df0a:	f7ff fd80 	bl	800da0e <rshift>
 800df0e:	68bb      	ldr	r3, [r7, #8]
 800df10:	3601      	adds	r6, #1
 800df12:	42b3      	cmp	r3, r6
 800df14:	f6ff aeda 	blt.w	800dccc <__gethex+0x1ec>
 800df18:	f04f 0801 	mov.w	r8, #1
 800df1c:	e7c2      	b.n	800dea4 <__gethex+0x3c4>
 800df1e:	f015 051f 	ands.w	r5, r5, #31
 800df22:	d0f9      	beq.n	800df18 <__gethex+0x438>
 800df24:	9b01      	ldr	r3, [sp, #4]
 800df26:	f1c5 0520 	rsb	r5, r5, #32
 800df2a:	441a      	add	r2, r3
 800df2c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800df30:	f7fd fb2c 	bl	800b58c <__hi0bits>
 800df34:	42a8      	cmp	r0, r5
 800df36:	dbe6      	blt.n	800df06 <__gethex+0x426>
 800df38:	e7ee      	b.n	800df18 <__gethex+0x438>
 800df3a:	bf00      	nop
 800df3c:	0800f021 	.word	0x0800f021

0800df40 <L_shift>:
 800df40:	f1c2 0208 	rsb	r2, r2, #8
 800df44:	0092      	lsls	r2, r2, #2
 800df46:	b570      	push	{r4, r5, r6, lr}
 800df48:	f1c2 0620 	rsb	r6, r2, #32
 800df4c:	6843      	ldr	r3, [r0, #4]
 800df4e:	6804      	ldr	r4, [r0, #0]
 800df50:	fa03 f506 	lsl.w	r5, r3, r6
 800df54:	432c      	orrs	r4, r5
 800df56:	40d3      	lsrs	r3, r2
 800df58:	6004      	str	r4, [r0, #0]
 800df5a:	f840 3f04 	str.w	r3, [r0, #4]!
 800df5e:	4288      	cmp	r0, r1
 800df60:	d3f4      	bcc.n	800df4c <L_shift+0xc>
 800df62:	bd70      	pop	{r4, r5, r6, pc}

0800df64 <__match>:
 800df64:	b530      	push	{r4, r5, lr}
 800df66:	6803      	ldr	r3, [r0, #0]
 800df68:	3301      	adds	r3, #1
 800df6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df6e:	b914      	cbnz	r4, 800df76 <__match+0x12>
 800df70:	6003      	str	r3, [r0, #0]
 800df72:	2001      	movs	r0, #1
 800df74:	bd30      	pop	{r4, r5, pc}
 800df76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df7a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800df7e:	2d19      	cmp	r5, #25
 800df80:	bf98      	it	ls
 800df82:	3220      	addls	r2, #32
 800df84:	42a2      	cmp	r2, r4
 800df86:	d0f0      	beq.n	800df6a <__match+0x6>
 800df88:	2000      	movs	r0, #0
 800df8a:	e7f3      	b.n	800df74 <__match+0x10>

0800df8c <__hexnan>:
 800df8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df90:	2500      	movs	r5, #0
 800df92:	680b      	ldr	r3, [r1, #0]
 800df94:	4682      	mov	sl, r0
 800df96:	115e      	asrs	r6, r3, #5
 800df98:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800df9c:	f013 031f 	ands.w	r3, r3, #31
 800dfa0:	bf18      	it	ne
 800dfa2:	3604      	addne	r6, #4
 800dfa4:	1f37      	subs	r7, r6, #4
 800dfa6:	4690      	mov	r8, r2
 800dfa8:	46b9      	mov	r9, r7
 800dfaa:	463c      	mov	r4, r7
 800dfac:	46ab      	mov	fp, r5
 800dfae:	b087      	sub	sp, #28
 800dfb0:	6801      	ldr	r1, [r0, #0]
 800dfb2:	9301      	str	r3, [sp, #4]
 800dfb4:	f846 5c04 	str.w	r5, [r6, #-4]
 800dfb8:	9502      	str	r5, [sp, #8]
 800dfba:	784a      	ldrb	r2, [r1, #1]
 800dfbc:	1c4b      	adds	r3, r1, #1
 800dfbe:	9303      	str	r3, [sp, #12]
 800dfc0:	b342      	cbz	r2, 800e014 <__hexnan+0x88>
 800dfc2:	4610      	mov	r0, r2
 800dfc4:	9105      	str	r1, [sp, #20]
 800dfc6:	9204      	str	r2, [sp, #16]
 800dfc8:	f7ff fd74 	bl	800dab4 <__hexdig_fun>
 800dfcc:	2800      	cmp	r0, #0
 800dfce:	d14f      	bne.n	800e070 <__hexnan+0xe4>
 800dfd0:	9a04      	ldr	r2, [sp, #16]
 800dfd2:	9905      	ldr	r1, [sp, #20]
 800dfd4:	2a20      	cmp	r2, #32
 800dfd6:	d818      	bhi.n	800e00a <__hexnan+0x7e>
 800dfd8:	9b02      	ldr	r3, [sp, #8]
 800dfda:	459b      	cmp	fp, r3
 800dfdc:	dd13      	ble.n	800e006 <__hexnan+0x7a>
 800dfde:	454c      	cmp	r4, r9
 800dfe0:	d206      	bcs.n	800dff0 <__hexnan+0x64>
 800dfe2:	2d07      	cmp	r5, #7
 800dfe4:	dc04      	bgt.n	800dff0 <__hexnan+0x64>
 800dfe6:	462a      	mov	r2, r5
 800dfe8:	4649      	mov	r1, r9
 800dfea:	4620      	mov	r0, r4
 800dfec:	f7ff ffa8 	bl	800df40 <L_shift>
 800dff0:	4544      	cmp	r4, r8
 800dff2:	d950      	bls.n	800e096 <__hexnan+0x10a>
 800dff4:	2300      	movs	r3, #0
 800dff6:	f1a4 0904 	sub.w	r9, r4, #4
 800dffa:	f844 3c04 	str.w	r3, [r4, #-4]
 800dffe:	461d      	mov	r5, r3
 800e000:	464c      	mov	r4, r9
 800e002:	f8cd b008 	str.w	fp, [sp, #8]
 800e006:	9903      	ldr	r1, [sp, #12]
 800e008:	e7d7      	b.n	800dfba <__hexnan+0x2e>
 800e00a:	2a29      	cmp	r2, #41	; 0x29
 800e00c:	d155      	bne.n	800e0ba <__hexnan+0x12e>
 800e00e:	3102      	adds	r1, #2
 800e010:	f8ca 1000 	str.w	r1, [sl]
 800e014:	f1bb 0f00 	cmp.w	fp, #0
 800e018:	d04f      	beq.n	800e0ba <__hexnan+0x12e>
 800e01a:	454c      	cmp	r4, r9
 800e01c:	d206      	bcs.n	800e02c <__hexnan+0xa0>
 800e01e:	2d07      	cmp	r5, #7
 800e020:	dc04      	bgt.n	800e02c <__hexnan+0xa0>
 800e022:	462a      	mov	r2, r5
 800e024:	4649      	mov	r1, r9
 800e026:	4620      	mov	r0, r4
 800e028:	f7ff ff8a 	bl	800df40 <L_shift>
 800e02c:	4544      	cmp	r4, r8
 800e02e:	d934      	bls.n	800e09a <__hexnan+0x10e>
 800e030:	4623      	mov	r3, r4
 800e032:	f1a8 0204 	sub.w	r2, r8, #4
 800e036:	f853 1b04 	ldr.w	r1, [r3], #4
 800e03a:	429f      	cmp	r7, r3
 800e03c:	f842 1f04 	str.w	r1, [r2, #4]!
 800e040:	d2f9      	bcs.n	800e036 <__hexnan+0xaa>
 800e042:	1b3b      	subs	r3, r7, r4
 800e044:	f023 0303 	bic.w	r3, r3, #3
 800e048:	3304      	adds	r3, #4
 800e04a:	3e03      	subs	r6, #3
 800e04c:	3401      	adds	r4, #1
 800e04e:	42a6      	cmp	r6, r4
 800e050:	bf38      	it	cc
 800e052:	2304      	movcc	r3, #4
 800e054:	2200      	movs	r2, #0
 800e056:	4443      	add	r3, r8
 800e058:	f843 2b04 	str.w	r2, [r3], #4
 800e05c:	429f      	cmp	r7, r3
 800e05e:	d2fb      	bcs.n	800e058 <__hexnan+0xcc>
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	b91b      	cbnz	r3, 800e06c <__hexnan+0xe0>
 800e064:	4547      	cmp	r7, r8
 800e066:	d126      	bne.n	800e0b6 <__hexnan+0x12a>
 800e068:	2301      	movs	r3, #1
 800e06a:	603b      	str	r3, [r7, #0]
 800e06c:	2005      	movs	r0, #5
 800e06e:	e025      	b.n	800e0bc <__hexnan+0x130>
 800e070:	3501      	adds	r5, #1
 800e072:	2d08      	cmp	r5, #8
 800e074:	f10b 0b01 	add.w	fp, fp, #1
 800e078:	dd06      	ble.n	800e088 <__hexnan+0xfc>
 800e07a:	4544      	cmp	r4, r8
 800e07c:	d9c3      	bls.n	800e006 <__hexnan+0x7a>
 800e07e:	2300      	movs	r3, #0
 800e080:	2501      	movs	r5, #1
 800e082:	f844 3c04 	str.w	r3, [r4, #-4]
 800e086:	3c04      	subs	r4, #4
 800e088:	6822      	ldr	r2, [r4, #0]
 800e08a:	f000 000f 	and.w	r0, r0, #15
 800e08e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e092:	6020      	str	r0, [r4, #0]
 800e094:	e7b7      	b.n	800e006 <__hexnan+0x7a>
 800e096:	2508      	movs	r5, #8
 800e098:	e7b5      	b.n	800e006 <__hexnan+0x7a>
 800e09a:	9b01      	ldr	r3, [sp, #4]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d0df      	beq.n	800e060 <__hexnan+0xd4>
 800e0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800e0a4:	f1c3 0320 	rsb	r3, r3, #32
 800e0a8:	40da      	lsrs	r2, r3
 800e0aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e0ae:	4013      	ands	r3, r2
 800e0b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e0b4:	e7d4      	b.n	800e060 <__hexnan+0xd4>
 800e0b6:	3f04      	subs	r7, #4
 800e0b8:	e7d2      	b.n	800e060 <__hexnan+0xd4>
 800e0ba:	2004      	movs	r0, #4
 800e0bc:	b007      	add	sp, #28
 800e0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e0c2 <__ascii_mbtowc>:
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	b901      	cbnz	r1, 800e0c8 <__ascii_mbtowc+0x6>
 800e0c6:	a901      	add	r1, sp, #4
 800e0c8:	b142      	cbz	r2, 800e0dc <__ascii_mbtowc+0x1a>
 800e0ca:	b14b      	cbz	r3, 800e0e0 <__ascii_mbtowc+0x1e>
 800e0cc:	7813      	ldrb	r3, [r2, #0]
 800e0ce:	600b      	str	r3, [r1, #0]
 800e0d0:	7812      	ldrb	r2, [r2, #0]
 800e0d2:	1e10      	subs	r0, r2, #0
 800e0d4:	bf18      	it	ne
 800e0d6:	2001      	movne	r0, #1
 800e0d8:	b002      	add	sp, #8
 800e0da:	4770      	bx	lr
 800e0dc:	4610      	mov	r0, r2
 800e0de:	e7fb      	b.n	800e0d8 <__ascii_mbtowc+0x16>
 800e0e0:	f06f 0001 	mvn.w	r0, #1
 800e0e4:	e7f8      	b.n	800e0d8 <__ascii_mbtowc+0x16>

0800e0e6 <_realloc_r>:
 800e0e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ea:	4680      	mov	r8, r0
 800e0ec:	4614      	mov	r4, r2
 800e0ee:	460e      	mov	r6, r1
 800e0f0:	b921      	cbnz	r1, 800e0fc <_realloc_r+0x16>
 800e0f2:	4611      	mov	r1, r2
 800e0f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0f8:	f7fd b8ca 	b.w	800b290 <_malloc_r>
 800e0fc:	b92a      	cbnz	r2, 800e10a <_realloc_r+0x24>
 800e0fe:	f7fd f857 	bl	800b1b0 <_free_r>
 800e102:	4625      	mov	r5, r4
 800e104:	4628      	mov	r0, r5
 800e106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e10a:	f000 f8e1 	bl	800e2d0 <_malloc_usable_size_r>
 800e10e:	4284      	cmp	r4, r0
 800e110:	4607      	mov	r7, r0
 800e112:	d802      	bhi.n	800e11a <_realloc_r+0x34>
 800e114:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e118:	d812      	bhi.n	800e140 <_realloc_r+0x5a>
 800e11a:	4621      	mov	r1, r4
 800e11c:	4640      	mov	r0, r8
 800e11e:	f7fd f8b7 	bl	800b290 <_malloc_r>
 800e122:	4605      	mov	r5, r0
 800e124:	2800      	cmp	r0, #0
 800e126:	d0ed      	beq.n	800e104 <_realloc_r+0x1e>
 800e128:	42bc      	cmp	r4, r7
 800e12a:	4622      	mov	r2, r4
 800e12c:	4631      	mov	r1, r6
 800e12e:	bf28      	it	cs
 800e130:	463a      	movcs	r2, r7
 800e132:	f7fc f99e 	bl	800a472 <memcpy>
 800e136:	4631      	mov	r1, r6
 800e138:	4640      	mov	r0, r8
 800e13a:	f7fd f839 	bl	800b1b0 <_free_r>
 800e13e:	e7e1      	b.n	800e104 <_realloc_r+0x1e>
 800e140:	4635      	mov	r5, r6
 800e142:	e7df      	b.n	800e104 <_realloc_r+0x1e>

0800e144 <_strtoul_l.constprop.0>:
 800e144:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e148:	4686      	mov	lr, r0
 800e14a:	460d      	mov	r5, r1
 800e14c:	4f35      	ldr	r7, [pc, #212]	; (800e224 <_strtoul_l.constprop.0+0xe0>)
 800e14e:	4628      	mov	r0, r5
 800e150:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e154:	5d3e      	ldrb	r6, [r7, r4]
 800e156:	f016 0608 	ands.w	r6, r6, #8
 800e15a:	d1f8      	bne.n	800e14e <_strtoul_l.constprop.0+0xa>
 800e15c:	2c2d      	cmp	r4, #45	; 0x2d
 800e15e:	d130      	bne.n	800e1c2 <_strtoul_l.constprop.0+0x7e>
 800e160:	2601      	movs	r6, #1
 800e162:	782c      	ldrb	r4, [r5, #0]
 800e164:	1c85      	adds	r5, r0, #2
 800e166:	2b00      	cmp	r3, #0
 800e168:	d057      	beq.n	800e21a <_strtoul_l.constprop.0+0xd6>
 800e16a:	2b10      	cmp	r3, #16
 800e16c:	d109      	bne.n	800e182 <_strtoul_l.constprop.0+0x3e>
 800e16e:	2c30      	cmp	r4, #48	; 0x30
 800e170:	d107      	bne.n	800e182 <_strtoul_l.constprop.0+0x3e>
 800e172:	7828      	ldrb	r0, [r5, #0]
 800e174:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e178:	2858      	cmp	r0, #88	; 0x58
 800e17a:	d149      	bne.n	800e210 <_strtoul_l.constprop.0+0xcc>
 800e17c:	2310      	movs	r3, #16
 800e17e:	786c      	ldrb	r4, [r5, #1]
 800e180:	3502      	adds	r5, #2
 800e182:	f04f 38ff 	mov.w	r8, #4294967295
 800e186:	fbb8 f8f3 	udiv	r8, r8, r3
 800e18a:	2700      	movs	r7, #0
 800e18c:	fb03 f908 	mul.w	r9, r3, r8
 800e190:	4638      	mov	r0, r7
 800e192:	ea6f 0909 	mvn.w	r9, r9
 800e196:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e19a:	f1bc 0f09 	cmp.w	ip, #9
 800e19e:	d815      	bhi.n	800e1cc <_strtoul_l.constprop.0+0x88>
 800e1a0:	4664      	mov	r4, ip
 800e1a2:	42a3      	cmp	r3, r4
 800e1a4:	dd23      	ble.n	800e1ee <_strtoul_l.constprop.0+0xaa>
 800e1a6:	f1b7 3fff 	cmp.w	r7, #4294967295
 800e1aa:	d007      	beq.n	800e1bc <_strtoul_l.constprop.0+0x78>
 800e1ac:	4580      	cmp	r8, r0
 800e1ae:	d31b      	bcc.n	800e1e8 <_strtoul_l.constprop.0+0xa4>
 800e1b0:	d101      	bne.n	800e1b6 <_strtoul_l.constprop.0+0x72>
 800e1b2:	45a1      	cmp	r9, r4
 800e1b4:	db18      	blt.n	800e1e8 <_strtoul_l.constprop.0+0xa4>
 800e1b6:	2701      	movs	r7, #1
 800e1b8:	fb00 4003 	mla	r0, r0, r3, r4
 800e1bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1c0:	e7e9      	b.n	800e196 <_strtoul_l.constprop.0+0x52>
 800e1c2:	2c2b      	cmp	r4, #43	; 0x2b
 800e1c4:	bf04      	itt	eq
 800e1c6:	782c      	ldrbeq	r4, [r5, #0]
 800e1c8:	1c85      	addeq	r5, r0, #2
 800e1ca:	e7cc      	b.n	800e166 <_strtoul_l.constprop.0+0x22>
 800e1cc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e1d0:	f1bc 0f19 	cmp.w	ip, #25
 800e1d4:	d801      	bhi.n	800e1da <_strtoul_l.constprop.0+0x96>
 800e1d6:	3c37      	subs	r4, #55	; 0x37
 800e1d8:	e7e3      	b.n	800e1a2 <_strtoul_l.constprop.0+0x5e>
 800e1da:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e1de:	f1bc 0f19 	cmp.w	ip, #25
 800e1e2:	d804      	bhi.n	800e1ee <_strtoul_l.constprop.0+0xaa>
 800e1e4:	3c57      	subs	r4, #87	; 0x57
 800e1e6:	e7dc      	b.n	800e1a2 <_strtoul_l.constprop.0+0x5e>
 800e1e8:	f04f 37ff 	mov.w	r7, #4294967295
 800e1ec:	e7e6      	b.n	800e1bc <_strtoul_l.constprop.0+0x78>
 800e1ee:	1c7b      	adds	r3, r7, #1
 800e1f0:	d106      	bne.n	800e200 <_strtoul_l.constprop.0+0xbc>
 800e1f2:	2322      	movs	r3, #34	; 0x22
 800e1f4:	4638      	mov	r0, r7
 800e1f6:	f8ce 3000 	str.w	r3, [lr]
 800e1fa:	b932      	cbnz	r2, 800e20a <_strtoul_l.constprop.0+0xc6>
 800e1fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e200:	b106      	cbz	r6, 800e204 <_strtoul_l.constprop.0+0xc0>
 800e202:	4240      	negs	r0, r0
 800e204:	2a00      	cmp	r2, #0
 800e206:	d0f9      	beq.n	800e1fc <_strtoul_l.constprop.0+0xb8>
 800e208:	b107      	cbz	r7, 800e20c <_strtoul_l.constprop.0+0xc8>
 800e20a:	1e69      	subs	r1, r5, #1
 800e20c:	6011      	str	r1, [r2, #0]
 800e20e:	e7f5      	b.n	800e1fc <_strtoul_l.constprop.0+0xb8>
 800e210:	2430      	movs	r4, #48	; 0x30
 800e212:	2b00      	cmp	r3, #0
 800e214:	d1b5      	bne.n	800e182 <_strtoul_l.constprop.0+0x3e>
 800e216:	2308      	movs	r3, #8
 800e218:	e7b3      	b.n	800e182 <_strtoul_l.constprop.0+0x3e>
 800e21a:	2c30      	cmp	r4, #48	; 0x30
 800e21c:	d0a9      	beq.n	800e172 <_strtoul_l.constprop.0+0x2e>
 800e21e:	230a      	movs	r3, #10
 800e220:	e7af      	b.n	800e182 <_strtoul_l.constprop.0+0x3e>
 800e222:	bf00      	nop
 800e224:	0800f1e1 	.word	0x0800f1e1

0800e228 <_strtoul_r>:
 800e228:	f7ff bf8c 	b.w	800e144 <_strtoul_l.constprop.0>

0800e22c <__ascii_wctomb>:
 800e22c:	4603      	mov	r3, r0
 800e22e:	4608      	mov	r0, r1
 800e230:	b141      	cbz	r1, 800e244 <__ascii_wctomb+0x18>
 800e232:	2aff      	cmp	r2, #255	; 0xff
 800e234:	d904      	bls.n	800e240 <__ascii_wctomb+0x14>
 800e236:	228a      	movs	r2, #138	; 0x8a
 800e238:	f04f 30ff 	mov.w	r0, #4294967295
 800e23c:	601a      	str	r2, [r3, #0]
 800e23e:	4770      	bx	lr
 800e240:	2001      	movs	r0, #1
 800e242:	700a      	strb	r2, [r1, #0]
 800e244:	4770      	bx	lr

0800e246 <_raise_r>:
 800e246:	291f      	cmp	r1, #31
 800e248:	b538      	push	{r3, r4, r5, lr}
 800e24a:	4604      	mov	r4, r0
 800e24c:	460d      	mov	r5, r1
 800e24e:	d904      	bls.n	800e25a <_raise_r+0x14>
 800e250:	2316      	movs	r3, #22
 800e252:	6003      	str	r3, [r0, #0]
 800e254:	f04f 30ff 	mov.w	r0, #4294967295
 800e258:	bd38      	pop	{r3, r4, r5, pc}
 800e25a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e25c:	b112      	cbz	r2, 800e264 <_raise_r+0x1e>
 800e25e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e262:	b94b      	cbnz	r3, 800e278 <_raise_r+0x32>
 800e264:	4620      	mov	r0, r4
 800e266:	f000 f831 	bl	800e2cc <_getpid_r>
 800e26a:	462a      	mov	r2, r5
 800e26c:	4601      	mov	r1, r0
 800e26e:	4620      	mov	r0, r4
 800e270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e274:	f000 b818 	b.w	800e2a8 <_kill_r>
 800e278:	2b01      	cmp	r3, #1
 800e27a:	d00a      	beq.n	800e292 <_raise_r+0x4c>
 800e27c:	1c59      	adds	r1, r3, #1
 800e27e:	d103      	bne.n	800e288 <_raise_r+0x42>
 800e280:	2316      	movs	r3, #22
 800e282:	6003      	str	r3, [r0, #0]
 800e284:	2001      	movs	r0, #1
 800e286:	e7e7      	b.n	800e258 <_raise_r+0x12>
 800e288:	2400      	movs	r4, #0
 800e28a:	4628      	mov	r0, r5
 800e28c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e290:	4798      	blx	r3
 800e292:	2000      	movs	r0, #0
 800e294:	e7e0      	b.n	800e258 <_raise_r+0x12>
	...

0800e298 <raise>:
 800e298:	4b02      	ldr	r3, [pc, #8]	; (800e2a4 <raise+0xc>)
 800e29a:	4601      	mov	r1, r0
 800e29c:	6818      	ldr	r0, [r3, #0]
 800e29e:	f7ff bfd2 	b.w	800e246 <_raise_r>
 800e2a2:	bf00      	nop
 800e2a4:	20000310 	.word	0x20000310

0800e2a8 <_kill_r>:
 800e2a8:	b538      	push	{r3, r4, r5, lr}
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	4d06      	ldr	r5, [pc, #24]	; (800e2c8 <_kill_r+0x20>)
 800e2ae:	4604      	mov	r4, r0
 800e2b0:	4608      	mov	r0, r1
 800e2b2:	4611      	mov	r1, r2
 800e2b4:	602b      	str	r3, [r5, #0]
 800e2b6:	f7f3 fc38 	bl	8001b2a <_kill>
 800e2ba:	1c43      	adds	r3, r0, #1
 800e2bc:	d102      	bne.n	800e2c4 <_kill_r+0x1c>
 800e2be:	682b      	ldr	r3, [r5, #0]
 800e2c0:	b103      	cbz	r3, 800e2c4 <_kill_r+0x1c>
 800e2c2:	6023      	str	r3, [r4, #0]
 800e2c4:	bd38      	pop	{r3, r4, r5, pc}
 800e2c6:	bf00      	nop
 800e2c8:	200015ac 	.word	0x200015ac

0800e2cc <_getpid_r>:
 800e2cc:	f7f3 bc26 	b.w	8001b1c <_getpid>

0800e2d0 <_malloc_usable_size_r>:
 800e2d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2d4:	1f18      	subs	r0, r3, #4
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	bfbc      	itt	lt
 800e2da:	580b      	ldrlt	r3, [r1, r0]
 800e2dc:	18c0      	addlt	r0, r0, r3
 800e2de:	4770      	bx	lr

0800e2e0 <_init>:
 800e2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2e2:	bf00      	nop
 800e2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2e6:	bc08      	pop	{r3}
 800e2e8:	469e      	mov	lr, r3
 800e2ea:	4770      	bx	lr

0800e2ec <_fini>:
 800e2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2ee:	bf00      	nop
 800e2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2f2:	bc08      	pop	{r3}
 800e2f4:	469e      	mov	lr, r3
 800e2f6:	4770      	bx	lr
