<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='162' type='llvm::X86Disassembler::InstrUID'/>
<offset>0</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='161'>/// The opcode of the instruction, as used in an MCInst</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='65' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='69' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='843' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='847' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
