Classic Timing Analyzer report for projsd
Sat Dec 15 21:03:27 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.129 ns                         ; B[0]                    ; memory:inst13|data[0] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.744 ns                         ; register:inst10|out[1]  ; Z[1]                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.543 ns                         ; A[0]                    ; memory:inst13|data[0] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 453.72 MHz ( period = 2.204 ns ) ; memory:inst13|opcode[2] ; controler:inst5|Tz[1] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Tula    ; clock      ; clock    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Ty[0]   ; clock      ; clock    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Ty[1]   ; clock      ; clock    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Tz[1]   ; clock      ; clock    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Tz[0]   ; clock      ; clock    ; None                        ; None                      ; 2.031 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; memory:inst13|opcode[2] ; controler:inst5|Tx[0]   ; clock      ; clock    ; None                        ; None                      ; 2.031 ns                ;
; N/A   ; 461.04 MHz ( period = 2.169 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Tula    ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 461.04 MHz ( period = 2.169 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Ty[0]   ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 461.04 MHz ( period = 2.169 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Ty[1]   ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 461.04 MHz ( period = 2.169 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Tz[1]   ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 462.11 MHz ( period = 2.164 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Tz[0]   ; clock      ; clock    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 462.11 MHz ( period = 2.164 ns )               ; memory:inst13|opcode[0] ; controler:inst5|Tx[0]   ; clock      ; clock    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 491.64 MHz ( period = 2.034 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Tula    ; clock      ; clock    ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 491.64 MHz ( period = 2.034 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Ty[0]   ; clock      ; clock    ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 491.64 MHz ( period = 2.034 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Ty[1]   ; clock      ; clock    ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 491.64 MHz ( period = 2.034 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Tz[1]   ; clock      ; clock    ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 492.85 MHz ( period = 2.029 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Tz[0]   ; clock      ; clock    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 492.85 MHz ( period = 2.029 ns )               ; memory:inst13|opcode[1] ; controler:inst5|Tx[0]   ; clock      ; clock    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|opcode[2] ; clock      ; clock    ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|opcode[1] ; clock      ; clock    ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|opcode[0] ; clock      ; clock    ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tula    ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|opcode[2] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|opcode[1] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|opcode[0] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tx[0]   ; register:inst8|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tx[0]   ; register:inst8|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tx[0]   ; register:inst8|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tula    ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tula    ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.568 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|data[0]   ; clock      ; clock    ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|data[1]   ; clock      ; clock    ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|data[2]   ; clock      ; clock    ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|data[3]   ; clock      ; clock    ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|data[0]   ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|data[1]   ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|data[2]   ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|data[3]   ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[1]   ; register:inst10|out[2]  ; clock      ; clock    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[1]   ; register:inst10|out[1]  ; clock      ; clock    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[1]   ; register:inst10|out[0]  ; clock      ; clock    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|opcode[2] ; clock      ; clock    ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|opcode[1] ; clock      ; clock    ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; memory:inst13|opcode[0] ; clock      ; clock    ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst8|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst8|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst8|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[0]   ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[0]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[0]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[0]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tula    ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst10|out[2]  ; clock      ; clock    ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst10|out[1]  ; clock      ; clock    ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst10|out[0]  ; clock      ; clock    ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[3]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[0]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[1]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|data[0]   ; clock      ; clock    ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|data[1]   ; clock      ; clock    ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|data[2]   ; clock      ; clock    ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; memory:inst13|data[3]   ; clock      ; clock    ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[0]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[0]   ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[1]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[0]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[1]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[2]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.313 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|data[0]   ; clock      ; clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|data[1]   ; clock      ; clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|data[2]   ; clock      ; clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; memory:inst13|data[3]   ; clock      ; clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[0]   ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[2]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|opcode[2] ; clock      ; clock    ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|opcode[1] ; clock      ; clock    ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; memory:inst13|opcode[0] ; clock      ; clock    ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[0]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[1]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[2]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[1]   ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[1]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[1]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[2]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[0]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory:inst13|data[1]   ; register:inst8|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[1]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[3]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[1]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst10|out[3]  ; clock      ; clock    ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory:inst13|data[0]   ; register:inst8|out[0]   ; clock      ; clock    ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory:inst13|data[3]   ; register:inst8|out[3]   ; clock      ; clock    ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory:inst13|data[2]   ; register:inst8|out[2]   ; clock      ; clock    ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[0]   ; register:inst8|out[3]   ; clock      ; clock    ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tx[0]   ; register:inst8|out[3]   ; clock      ; clock    ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; counter:inst|rco        ; clock      ; clock    ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; counter:inst|cont[1]    ; clock      ; clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; counter:inst|cont[3]    ; clock      ; clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[0]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; counter:inst|rco        ; clock      ; clock    ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; counter:inst|cont[0]    ; clock      ; clock    ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; counter:inst|cont[2]    ; clock      ; clock    ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Tz[1]   ; register:inst10|out[3]  ; clock      ; clock    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[3]   ; register:inst8|out[2]   ; clock      ; clock    ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[0]   ; register:inst10|out[0]  ; clock      ; clock    ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[1]   ; register:inst10|out[1]  ; clock      ; clock    ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; counter:inst|cont[2]    ; clock      ; clock    ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; counter:inst|cont[0]    ; clock      ; clock    ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; counter:inst|cont[3]    ; clock      ; clock    ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controler:inst5|Ty[1]   ; register:inst9|out[3]   ; clock      ; clock    ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; counter:inst|rco        ; clock      ; clock    ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[1]   ; register:inst9|out[0]   ; clock      ; clock    ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst10|out[3]  ; register:inst10|out[2]  ; clock      ; clock    ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[2]   ; register:inst9|out[1]   ; clock      ; clock    ; None                        ; None                      ; 0.607 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[1]   ; register:inst8|out[0]   ; clock      ; clock    ; None                        ; None                      ; 0.568 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[3]   ; register:inst10|out[3]  ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[2]   ; register:inst10|out[2]  ; clock      ; clock    ; None                        ; None                      ; 0.504 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; counter:inst|cont[2]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[1]    ; counter:inst|cont[1]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[0]    ; counter:inst|cont[0]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; counter:inst|cont[3]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[3]   ; register:inst8|out[3]   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; counter:inst|cont[0]    ; clock      ; clock    ; None                        ; None                      ; 0.478 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; counter:inst|rco        ; clock      ; clock    ; None                        ; None                      ; 0.477 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[2]    ; counter:inst|cont[3]    ; clock      ; clock    ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst|cont[3]    ; counter:inst|cont[2]    ; clock      ; clock    ; None                        ; None                      ; 0.468 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst9|out[3]   ; register:inst9|out[2]   ; clock      ; clock    ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst10|out[2]  ; register:inst10|out[1]  ; clock      ; clock    ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst10|out[1]  ; register:inst10|out[0]  ; clock      ; clock    ; None                        ; None                      ; 0.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst8|out[2]   ; register:inst8|out[1]   ; clock      ; clock    ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; register:inst10|out[3]  ; register:inst10|out[3]  ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 3.129 ns   ; B[0] ; memory:inst13|data[0] ; clock    ;
; N/A   ; None         ; 2.987 ns   ; B[3] ; memory:inst13|data[3] ; clock    ;
; N/A   ; None         ; 2.769 ns   ; B[2] ; memory:inst13|data[2] ; clock    ;
; N/A   ; None         ; 2.766 ns   ; A[3] ; memory:inst13|data[3] ; clock    ;
; N/A   ; None         ; 2.624 ns   ; A[2] ; memory:inst13|data[2] ; clock    ;
; N/A   ; None         ; 2.602 ns   ; B[1] ; memory:inst13|data[1] ; clock    ;
; N/A   ; None         ; 2.582 ns   ; A[1] ; memory:inst13|data[1] ; clock    ;
; N/A   ; None         ; -0.304 ns  ; A[0] ; memory:inst13|data[0] ; clock    ;
+-------+--------------+------------+------+-----------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To   ; From Clock ;
+-------+--------------+------------+------------------------+------+------------+
; N/A   ; None         ; 6.744 ns   ; register:inst10|out[1] ; Z[1] ; clock      ;
; N/A   ; None         ; 6.663 ns   ; register:inst10|out[0] ; Z[0] ; clock      ;
; N/A   ; None         ; 6.453 ns   ; register:inst10|out[2] ; Z[2] ; clock      ;
; N/A   ; None         ; 6.392 ns   ; counter:inst|rco       ; rco  ; clock      ;
; N/A   ; None         ; 5.682 ns   ; register:inst10|out[3] ; Z[3] ; clock      ;
+-------+--------------+------------+------------------------+------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; 0.543 ns  ; A[0] ; memory:inst13|data[0] ; clock    ;
; N/A           ; None        ; -2.343 ns ; A[1] ; memory:inst13|data[1] ; clock    ;
; N/A           ; None        ; -2.363 ns ; B[1] ; memory:inst13|data[1] ; clock    ;
; N/A           ; None        ; -2.385 ns ; A[2] ; memory:inst13|data[2] ; clock    ;
; N/A           ; None        ; -2.527 ns ; A[3] ; memory:inst13|data[3] ; clock    ;
; N/A           ; None        ; -2.530 ns ; B[2] ; memory:inst13|data[2] ; clock    ;
; N/A           ; None        ; -2.748 ns ; B[3] ; memory:inst13|data[3] ; clock    ;
; N/A           ; None        ; -2.890 ns ; B[0] ; memory:inst13|data[0] ; clock    ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 15 21:03:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projsd -c projsd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 453.72 MHz between source register "memory:inst13|opcode[2]" and destination register "controler:inst5|Tula" (period= 2.204 ns)
    Info: + Longest register to register delay is 2.038 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 7; REG Node = 'memory:inst13|opcode[2]'
        Info: 2: + IC(0.254 ns) + CELL(0.228 ns) = 0.482 ns; Loc. = LCCOMB_X19_Y4_N28; Fanout = 6; COMB Node = 'controler:inst5|Tz[0]~0'
        Info: 3: + IC(0.810 ns) + CELL(0.746 ns) = 2.038 ns; Loc. = LCFF_X22_Y3_N17; Fanout = 8; REG Node = 'controler:inst5|Tula'
        Info: Total cell delay = 0.974 ns ( 47.79 % )
        Info: Total interconnect delay = 1.064 ns ( 52.21 % )
    Info: - Smallest clock skew is 0.018 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X22_Y3_N17; Fanout = 8; REG Node = 'controler:inst5|Tula'
            Info: Total cell delay = 1.472 ns ( 59.24 % )
            Info: Total interconnect delay = 1.013 ns ( 40.76 % )
        Info: - Longest clock path from clock "clock" to source register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 7; REG Node = 'memory:inst13|opcode[2]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "memory:inst13|data[0]" (data pin = "B[0]", clock pin = "clock") is 3.129 ns
    Info: + Longest pin to register delay is 5.506 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; PIN Node = 'B[0]'
        Info: 2: + IC(4.222 ns) + CELL(0.272 ns) = 5.351 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 1; COMB Node = 'memory:inst13|Selector3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.506 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 1; REG Node = 'memory:inst13|data[0]'
        Info: Total cell delay = 1.284 ns ( 23.32 % )
        Info: Total interconnect delay = 4.222 ns ( 76.68 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 1; REG Node = 'memory:inst13|data[0]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
Info: tco from clock "clock" to destination pin "Z[1]" through register "register:inst10|out[1]" is 6.744 ns
    Info: + Longest clock path from clock "clock" to source register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 2; REG Node = 'register:inst10|out[1]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 2; REG Node = 'register:inst10|out[1]'
        Info: 2: + IC(2.169 ns) + CELL(1.998 ns) = 4.167 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Z[1]'
        Info: Total cell delay = 1.998 ns ( 47.95 % )
        Info: Total interconnect delay = 2.169 ns ( 52.05 % )
Info: th for register "memory:inst13|data[0]" (data pin = "A[0]", clock pin = "clock") is 0.543 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 1; REG Node = 'memory:inst13|data[0]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'A[0]'
        Info: 2: + IC(0.965 ns) + CELL(0.154 ns) = 1.918 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 1; COMB Node = 'memory:inst13|Selector3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.073 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 1; REG Node = 'memory:inst13|data[0]'
        Info: Total cell delay = 1.108 ns ( 53.45 % )
        Info: Total interconnect delay = 0.965 ns ( 46.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sat Dec 15 21:03:27 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


