Protel Design System Design Rule Check
PCB File : C:\Users\jaspe\Desktop\ecse478_honours_thesis\1 Hardware\MCP33151 Eval Board\MCP33151 Eval Board.PcbDoc
Date     : 2022-11-11
Time     : 10:17:50 AM

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('AIN_LS_SE')),(InNetClass('AIN_LS_SE'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('SPI')),(InNetClass('SPI'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=6mil) (Preferred=5mil) (InNetClass('SPI'))
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=2500mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-1(4352.595mil,1674.885mil) on Top Layer And Pad U1-2(4389.997mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-1(4024.291mil,1774.37mil) on Top Layer And Pad U11-2(4024.291mil,1754.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-10(4144.37mil,1654.291mil) on Top Layer And Pad U11-9(4124.685mil,1654.291mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-11(4185.709mil,1695.63mil) on Top Layer And Pad U11-12(4185.709mil,1715.315mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-12(4185.709mil,1715.315mil) on Top Layer And Pad U11-13(4185.709mil,1735mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U11-13(4185.709mil,1735mil) on Top Layer And Pad U11-14(4185.709mil,1754.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-14(4185.709mil,1754.685mil) on Top Layer And Pad U11-15(4185.709mil,1774.37mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-16(4144.37mil,1815.709mil) on Top Layer And Pad U11-17(4124.685mil,1815.709mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-17(4124.685mil,1815.709mil) on Top Layer And Pad U11-18(4105mil,1815.709mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U11-18(4105mil,1815.709mil) on Top Layer And Pad U11-19(4085.315mil,1815.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-19(4085.315mil,1815.709mil) on Top Layer And Pad U11-20(4065.63mil,1815.709mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U11-2(4024.291mil,1754.685mil) on Top Layer And Pad U11-3(4024.291mil,1735mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-3(4024.291mil,1735mil) on Top Layer And Pad U11-4(4024.291mil,1715.315mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-4(4024.291mil,1715.315mil) on Top Layer And Pad U11-5(4024.291mil,1695.63mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-6(4065.63mil,1654.291mil) on Top Layer And Pad U11-7(4085.315mil,1654.291mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U11-7(4085.315mil,1654.291mil) on Top Layer And Pad U11-8(4105mil,1654.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U11-8(4105mil,1654.291mil) on Top Layer And Pad U11-9(4124.685mil,1654.291mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-2(4389.997mil,1674.885mil) on Top Layer And Pad U1-3(4427.398mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-1(2672mil,1817.74mil) on Top Layer And Pad U12-2(2672mil,1798.055mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-10(2792.079mil,1697.661mil) on Top Layer And Pad U12-9(2772.394mil,1697.661mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-11(2833.417mil,1739mil) on Top Layer And Pad U12-12(2833.417mil,1758.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-12(2833.417mil,1758.685mil) on Top Layer And Pad U12-13(2833.417mil,1778.37mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U12-13(2833.417mil,1778.37mil) on Top Layer And Pad U12-14(2833.417mil,1798.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-14(2833.417mil,1798.055mil) on Top Layer And Pad U12-15(2833.417mil,1817.74mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-16(2792.079mil,1859.079mil) on Top Layer And Pad U12-17(2772.394mil,1859.079mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-17(2772.394mil,1859.079mil) on Top Layer And Pad U12-18(2752.709mil,1859.079mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U12-18(2752.709mil,1859.079mil) on Top Layer And Pad U12-19(2733.024mil,1859.079mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-19(2733.024mil,1859.079mil) on Top Layer And Pad U12-20(2713.339mil,1859.079mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U12-2(2672mil,1798.055mil) on Top Layer And Pad U12-3(2672mil,1778.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-3(2672mil,1778.37mil) on Top Layer And Pad U12-4(2672mil,1758.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-4(2672mil,1758.685mil) on Top Layer And Pad U12-5(2672mil,1739mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-6(2713.339mil,1697.661mil) on Top Layer And Pad U12-7(2733.024mil,1697.661mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U12-7(2733.024mil,1697.661mil) on Top Layer And Pad U12-8(2752.709mil,1697.661mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U12-8(2752.709mil,1697.661mil) on Top Layer And Pad U12-9(2772.394mil,1697.661mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-4(4427.398mil,1785.121mil) on Top Layer And Pad U1-5(4389.997mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-1(5397.362mil,3420mil) on Top Layer And Pad U14-2(5371.772mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-10(5243.819mil,3193.622mil) on Top Layer And Pad U14-11(5269.409mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-10(5243.819mil,3193.622mil) on Top Layer And Pad U14-9(5218.228mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-11(5269.409mil,3193.622mil) on Top Layer And Pad U14-12(5295mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-12(5295mil,3193.622mil) on Top Layer And Pad U14-13(5320.591mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-13(5320.591mil,3193.622mil) on Top Layer And Pad U14-14(5346.181mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-14(5346.181mil,3193.622mil) on Top Layer And Pad U14-15(5371.772mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-15(5371.772mil,3193.622mil) on Top Layer And Pad U14-16(5397.362mil,3193.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-2(5371.772mil,3420mil) on Top Layer And Pad U14-3(5346.181mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-3(5346.181mil,3420mil) on Top Layer And Pad U14-4(5320.591mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-4(5320.591mil,3420mil) on Top Layer And Pad U14-5(5295mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-5(5295mil,3420mil) on Top Layer And Pad U14-6(5269.409mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U14-6(5269.409mil,3420mil) on Top Layer And Pad U14-7(5243.819mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U14-7(5243.819mil,3420mil) on Top Layer And Pad U14-8(5218.228mil,3420mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-5(4389.997mil,1785.121mil) on Top Layer And Pad U1-6(4352.595mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-1(5033.189mil,2635.433mil) on Top Layer And Pad U18-2(5033.189mil,2661.024mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-10(4806.811mil,2788.976mil) on Top Layer And Pad U18-11(4806.811mil,2763.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-10(4806.811mil,2788.976mil) on Top Layer And Pad U18-9(4806.811mil,2814.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-11(4806.811mil,2763.386mil) on Top Layer And Pad U18-12(4806.811mil,2737.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-12(4806.811mil,2737.795mil) on Top Layer And Pad U18-13(4806.811mil,2712.205mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-13(4806.811mil,2712.205mil) on Top Layer And Pad U18-14(4806.811mil,2686.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-14(4806.811mil,2686.614mil) on Top Layer And Pad U18-15(4806.811mil,2661.024mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-15(4806.811mil,2661.024mil) on Top Layer And Pad U18-16(4806.811mil,2635.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-2(5033.189mil,2661.024mil) on Top Layer And Pad U18-3(5033.189mil,2686.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-3(5033.189mil,2686.614mil) on Top Layer And Pad U18-4(5033.189mil,2712.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-4(5033.189mil,2712.205mil) on Top Layer And Pad U18-5(5033.189mil,2737.795mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-5(5033.189mil,2737.795mil) on Top Layer And Pad U18-6(5033.189mil,2763.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U18-6(5033.189mil,2763.386mil) on Top Layer And Pad U18-7(5033.189mil,2788.976mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U18-7(5033.189mil,2788.976mil) on Top Layer And Pad U18-8(5033.189mil,2814.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-1(3622mil,3420.433mil) on Top Layer And Pad U19-2(3622mil,3446.024mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-10(3395.622mil,3573.976mil) on Top Layer And Pad U19-11(3395.622mil,3548.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-10(3395.622mil,3573.976mil) on Top Layer And Pad U19-9(3395.622mil,3599.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-11(3395.622mil,3548.386mil) on Top Layer And Pad U19-12(3395.622mil,3522.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-12(3395.622mil,3522.795mil) on Top Layer And Pad U19-13(3395.622mil,3497.205mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-13(3395.622mil,3497.205mil) on Top Layer And Pad U19-14(3395.622mil,3471.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-14(3395.622mil,3471.614mil) on Top Layer And Pad U19-15(3395.622mil,3446.024mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-15(3395.622mil,3446.024mil) on Top Layer And Pad U19-16(3395.622mil,3420.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-2(3622mil,3446.024mil) on Top Layer And Pad U19-3(3622mil,3471.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-3(3622mil,3471.614mil) on Top Layer And Pad U19-4(3622mil,3497.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-4(3622mil,3497.205mil) on Top Layer And Pad U19-5(3622mil,3522.795mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-5(3622mil,3522.795mil) on Top Layer And Pad U19-6(3622mil,3548.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U19-6(3622mil,3548.386mil) on Top Layer And Pad U19-7(3622mil,3573.976mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U19-7(3622mil,3573.976mil) on Top Layer And Pad U19-8(3622mil,3599.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-1(2889.811mil,3309.567mil) on Top Layer And Pad U20-2(2889.811mil,3283.976mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-10(3116.189mil,3156.024mil) on Top Layer And Pad U20-11(3116.189mil,3181.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-10(3116.189mil,3156.024mil) on Top Layer And Pad U20-9(3116.189mil,3130.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-11(3116.189mil,3181.614mil) on Top Layer And Pad U20-12(3116.189mil,3207.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-12(3116.189mil,3207.205mil) on Top Layer And Pad U20-13(3116.189mil,3232.795mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-13(3116.189mil,3232.795mil) on Top Layer And Pad U20-14(3116.189mil,3258.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-14(3116.189mil,3258.386mil) on Top Layer And Pad U20-15(3116.189mil,3283.976mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-15(3116.189mil,3283.976mil) on Top Layer And Pad U20-16(3116.189mil,3309.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-2(2889.811mil,3283.976mil) on Top Layer And Pad U20-3(2889.811mil,3258.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-3(2889.811mil,3258.386mil) on Top Layer And Pad U20-4(2889.811mil,3232.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-4(2889.811mil,3232.795mil) on Top Layer And Pad U20-5(2889.811mil,3207.205mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-5(2889.811mil,3207.205mil) on Top Layer And Pad U20-6(2889.811mil,3181.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U20-6(2889.811mil,3181.614mil) on Top Layer And Pad U20-7(2889.811mil,3156.024mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U20-7(2889.811mil,3156.024mil) on Top Layer And Pad U20-8(2889.811mil,3130.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-1(4522.595mil,1674.885mil) on Top Layer And Pad U2-2(4559.997mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-2(4559.997mil,1674.885mil) on Top Layer And Pad U2-3(4597.398mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-1(3116.189mil,3420.433mil) on Top Layer And Pad U22-2(3116.189mil,3446.024mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-10(2889.811mil,3573.976mil) on Top Layer And Pad U22-11(2889.811mil,3548.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-10(2889.811mil,3573.976mil) on Top Layer And Pad U22-9(2889.811mil,3599.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-11(2889.811mil,3548.386mil) on Top Layer And Pad U22-12(2889.811mil,3522.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-12(2889.811mil,3522.795mil) on Top Layer And Pad U22-13(2889.811mil,3497.205mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-13(2889.811mil,3497.205mil) on Top Layer And Pad U22-14(2889.811mil,3471.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-14(2889.811mil,3471.614mil) on Top Layer And Pad U22-15(2889.811mil,3446.024mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-15(2889.811mil,3446.024mil) on Top Layer And Pad U22-16(2889.811mil,3420.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-2(3116.189mil,3446.024mil) on Top Layer And Pad U22-3(3116.189mil,3471.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-3(3116.189mil,3471.614mil) on Top Layer And Pad U22-4(3116.189mil,3497.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-4(3116.189mil,3497.205mil) on Top Layer And Pad U22-5(3116.189mil,3522.795mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-5(3116.189mil,3522.795mil) on Top Layer And Pad U22-6(3116.189mil,3548.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U22-6(3116.189mil,3548.386mil) on Top Layer And Pad U22-7(3116.189mil,3573.976mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U22-7(3116.189mil,3573.976mil) on Top Layer And Pad U22-8(3116.189mil,3599.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-1(3726.567mil,3118.189mil) on Top Layer And Pad U23-2(3700.976mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-10(3573.024mil,2891.811mil) on Top Layer And Pad U23-11(3598.614mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-10(3573.024mil,2891.811mil) on Top Layer And Pad U23-9(3547.433mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-11(3598.614mil,2891.811mil) on Top Layer And Pad U23-12(3624.205mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-12(3624.205mil,2891.811mil) on Top Layer And Pad U23-13(3649.795mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-13(3649.795mil,2891.811mil) on Top Layer And Pad U23-14(3675.386mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-14(3675.386mil,2891.811mil) on Top Layer And Pad U23-15(3700.976mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-15(3700.976mil,2891.811mil) on Top Layer And Pad U23-16(3726.567mil,2891.811mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-2(3700.976mil,3118.189mil) on Top Layer And Pad U23-3(3675.386mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-3(3675.386mil,3118.189mil) on Top Layer And Pad U23-4(3649.795mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-4(3649.795mil,3118.189mil) on Top Layer And Pad U23-5(3624.205mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-5(3624.205mil,3118.189mil) on Top Layer And Pad U23-6(3598.614mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U23-6(3598.614mil,3118.189mil) on Top Layer And Pad U23-7(3573.024mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U23-7(3573.024mil,3118.189mil) on Top Layer And Pad U23-8(3547.433mil,3118.189mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-4(4597.398mil,1785.121mil) on Top Layer And Pad U2-5(4559.997mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-5(4559.997mil,1785.121mil) on Top Layer And Pad U2-6(4522.595mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U26-1(4677.598mil,2021.26mil) on Top Layer And Pad U26-3(4715mil,2100mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U26-2(4752.401mil,2021.26mil) on Top Layer And Pad U26-3(4715mil,2100mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-1(4682.595mil,1674.885mil) on Top Layer And Pad U3-2(4719.997mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-2(4719.997mil,1674.885mil) on Top Layer And Pad U3-3(4757.398mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-4(4757.398mil,1785.121mil) on Top Layer And Pad U3-5(4719.997mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-5(4719.997mil,1785.121mil) on Top Layer And Pad U3-6(4682.595mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-1(4862.595mil,1674.885mil) on Top Layer And Pad U4-2(4899.997mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-2(4899.997mil,1674.885mil) on Top Layer And Pad U4-3(4937.398mil,1674.885mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-4(4937.398mil,1785.121mil) on Top Layer And Pad U4-5(4899.997mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-5(4899.997mil,1785.121mil) on Top Layer And Pad U4-6(4862.595mil,1785.121mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(1541.26mil,3265.394mil) on Top Layer And Pad U5-2(1560.945mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-1(1541.26mil,3265.394mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-10(1665.275mil,3349.842mil) on Top Layer And Pad U5-11(1665.275mil,3369.134mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-10(1665.275mil,3349.842mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-10(1665.275mil,3349.842mil) on Top Layer And Pad U5-9(1665.275mil,3330.551mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-11(1665.275mil,3369.134mil) on Top Layer And Pad U5-12(1665.275mil,3388.425mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-11(1665.275mil,3369.134mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-12(1665.275mil,3388.425mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-13(1639.685mil,3415mil) on Top Layer And Pad U5-14(1620mil,3415mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-13(1639.685mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-14(1620mil,3415mil) on Top Layer And Pad U5-15(1600.315mil,3415mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-14(1620mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-15(1600.315mil,3415mil) on Top Layer And Pad U5-16(1580.63mil,3415mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-15(1600.315mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.231mil < 10mil) Between Pad U5-15(1600.315mil,3415mil) on Top Layer And Via (1590.472mil,3374.197mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-16(1580.63mil,3415mil) on Top Layer And Pad U5-17(1560.945mil,3415mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-16(1580.63mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.231mil < 10mil) Between Pad U5-16(1580.63mil,3415mil) on Top Layer And Via (1590.472mil,3374.197mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-17(1560.945mil,3415mil) on Top Layer And Pad U5-18(1541.26mil,3415mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-17(1560.945mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-18(1541.26mil,3415mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-19(1515.669mil,3388.425mil) on Top Layer And Pad U5-20(1515.669mil,3369.134mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-19(1515.669mil,3388.425mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-2(1560.945mil,3265.394mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(1560.945mil,3265.394mil) on Top Layer And Pad U5-3(1580.63mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-20(1515.669mil,3369.134mil) on Top Layer And Pad U5-21(1515.669mil,3349.842mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-20(1515.669mil,3369.134mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-21(1515.669mil,3349.842mil) on Top Layer And Pad U5-22(1515.669mil,3330.551mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-21(1515.669mil,3349.842mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-22(1515.669mil,3330.551mil) on Top Layer And Pad U5-23(1515.669mil,3311.26mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-22(1515.669mil,3330.551mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-23(1515.669mil,3311.26mil) on Top Layer And Pad U5-24(1515.669mil,3291.968mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-23(1515.669mil,3311.26mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-24(1515.669mil,3291.968mil) on Top Layer And Pad U5-25(1590.472mil,3340.197mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-3(1580.63mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-4(1600.315mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-5(1620mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-6(1639.685mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-7(1665.275mil,3291.968mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-8(1665.275mil,3311.26mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U5-25(1590.472mil,3340.197mil) on Top Layer And Pad U5-9(1665.275mil,3330.551mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(1580.63mil,3265.394mil) on Top Layer And Pad U5-4(1600.315mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.231mil < 10mil) Between Pad U5-3(1580.63mil,3265.394mil) on Top Layer And Via (1590.472mil,3306.197mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-4(1600.315mil,3265.394mil) on Top Layer And Pad U5-5(1620mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.231mil < 10mil) Between Pad U5-4(1600.315mil,3265.394mil) on Top Layer And Via (1590.472mil,3306.197mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(1620mil,3265.394mil) on Top Layer And Pad U5-6(1639.685mil,3265.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-7(1665.275mil,3291.968mil) on Top Layer And Pad U5-8(1665.275mil,3311.26mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U5-8(1665.275mil,3311.26mil) on Top Layer And Pad U5-9(1665.275mil,3330.551mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U7-1(4440mil,2640mil) on Top Layer And Pad U7-3(4477.795mil,2715.591mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U7-2(4515.591mil,2640mil) on Top Layer And Pad U7-3(4477.795mil,2715.591mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
Rule Violations :184

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1172.838mil,1819.367mil) on Top Overlay And Pad D1-1(1137.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1177.162mil,2860.633mil) on Top Overlay And Pad Q1-1(1212.598mil,2848.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1330.616mil,1819.367mil) on Top Overlay And Pad D3-1(1295.179mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1488.393mil,1819.367mil) on Top Overlay And Pad D5-1(1452.957mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1646.171mil,1819.367mil) on Top Overlay And Pad D7-1(1610.735mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1803.949mil,1819.367mil) on Top Overlay And Pad D9-1(1768.512mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1961.726mil,1819.367mil) on Top Overlay And Pad D2-1(1926.29mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2119.504mil,1819.367mil) on Top Overlay And Pad D4-1(2084.068mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2277.282mil,1819.367mil) on Top Overlay And Pad D6-1(2241.845mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2435.059mil,1819.367mil) on Top Overlay And Pad D8-1(2399.623mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2592.837mil,1819.367mil) on Top Overlay And Pad D10-1(2557.401mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3082.838mil,1819.367mil) on Top Overlay And Pad D13-1(3047.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3241.838mil,1819.367mil) on Top Overlay And Pad D15-1(3206.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3400.838mil,1819.367mil) on Top Overlay And Pad D16-1(3365.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3559.838mil,1819.367mil) on Top Overlay And Pad D17-1(3524.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3718.838mil,1819.367mil) on Top Overlay And Pad D18-1(3683.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3859.367mil,3189.567mil) on Top Overlay And Pad D20-1(3871.181mil,3225.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3877.838mil,1819.367mil) on Top Overlay And Pad D14-1(3842.402mil,1831.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (5115.508mil,2499.255mil) on Top Overlay And Pad D19-1(5150.945mil,2487.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C19-1(1915.433mil,3075mil) on Top Layer And Track (1888mil,3050mil)(1888mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C19-2(1844.567mil,3075mil) on Top Layer And Track (1872mil,3050mil)(1872mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C20-1(1915.433mil,2990mil) on Top Layer And Track (1888mil,2965mil)(1888mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C20-2(1844.567mil,2990mil) on Top Layer And Track (1872mil,2965mil)(1872mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C23-1(4534.567mil,2475mil) on Top Layer And Track (4562mil,2450mil)(4562mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C23-2(4605.433mil,2475mil) on Top Layer And Track (4578mil,2450mil)(4578mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C25-1(2675mil,3090.433mil) on Top Layer And Track (2650mil,3063mil)(2700mil,3063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C25-2(2675mil,3019.567mil) on Top Layer And Track (2650mil,3047mil)(2700mil,3047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C28-1(2285mil,3219.567mil) on Top Layer And Track (2260mil,3247mil)(2310mil,3247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C28-2(2285mil,3290.433mil) on Top Layer And Track (2260mil,3263mil)(2310mil,3263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C3-1(1114.567mil,3260mil) on Top Layer And Track (1142mil,3235mil)(1142mil,3285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C3-2(1185.433mil,3260mil) on Top Layer And Track (1158mil,3235mil)(1158mil,3285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C4-1(1114.567mil,3040mil) on Top Layer And Track (1142mil,3015mil)(1142mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C4-2(1185.433mil,3040mil) on Top Layer And Track (1158mil,3015mil)(1158mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.306mil < 10mil) Between Pad C57-1(3750.472mil,2540mil) on Top Layer And Text "U6" (3671.677mil,2470.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C6-1(1064.567mil,2810mil) on Top Layer And Track (1092mil,2785mil)(1092mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C6-2(1135.433mil,2810mil) on Top Layer And Track (1108mil,2785mil)(1108mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.176mil < 10mil) Between Pad C77-1(4535.472mil,1956mil) on Top Layer And Text "SDI" (4434.389mil,1938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C78-1(1185.433mil,3505mil) on Top Layer And Track (1158mil,3480mil)(1158mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C78-2(1114.567mil,3505mil) on Top Layer And Track (1142mil,3480mil)(1142mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C79-1(1844.567mil,2810mil) on Top Layer And Track (1872mil,2785mil)(1872mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.217mil < 10mil) Between Pad C79-2(1915.433mil,2810mil) on Top Layer And Track (1888mil,2785mil)(1888mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D10-1(2557.401mil,1831.181mil) on Top Layer And Track (2579.058mil,1752.438mil)(2579.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D10-2(2482.598mil,1831.181mil) on Top Layer And Track (2460.947mil,1752.438mil)(2460.947mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D1-1(1137.402mil,1831.181mil) on Top Layer And Track (1159.058mil,1752.438mil)(1159.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D1-2(1062.598mil,1831.181mil) on Top Layer And Track (1040.948mil,1752.438mil)(1040.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D13-1(3047.402mil,1831.181mil) on Top Layer And Track (3069.058mil,1752.438mil)(3069.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D13-2(2972.598mil,1831.181mil) on Top Layer And Track (2950.948mil,1752.438mil)(2950.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D14-1(3842.402mil,1831.181mil) on Top Layer And Track (3864.058mil,1752.438mil)(3864.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D14-2(3767.598mil,1831.181mil) on Top Layer And Track (3745.948mil,1752.438mil)(3745.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D15-1(3206.402mil,1831.181mil) on Top Layer And Track (3228.058mil,1752.438mil)(3228.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D15-2(3131.598mil,1831.181mil) on Top Layer And Track (3109.948mil,1752.438mil)(3109.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D16-1(3365.402mil,1831.181mil) on Top Layer And Track (3387.058mil,1752.438mil)(3387.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D16-2(3290.598mil,1831.181mil) on Top Layer And Track (3268.948mil,1752.438mil)(3268.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D17-1(3524.402mil,1831.181mil) on Top Layer And Track (3546.058mil,1752.438mil)(3546.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D17-2(3449.598mil,1831.181mil) on Top Layer And Track (3427.948mil,1752.438mil)(3427.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D18-1(3683.402mil,1831.181mil) on Top Layer And Track (3705.058mil,1752.438mil)(3705.058mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D18-2(3608.598mil,1831.181mil) on Top Layer And Track (3586.948mil,1752.438mil)(3586.948mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D19-1(5150.945mil,2487.441mil) on Top Layer And Track (5129.288mil,2526.814mil)(5129.288mil,2566.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D19-2(5225.748mil,2487.441mil) on Top Layer And Track (5247.398mil,2526.814mil)(5247.398mil,2566.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D20-1(3871.181mil,3225.003mil) on Top Layer And Track (3792.438mil,3203.347mil)(3831.808mil,3203.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D20-2(3871.181mil,3299.807mil) on Top Layer And Track (3792.438mil,3321.457mil)(3831.808mil,3321.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D2-1(1926.29mil,1831.181mil) on Top Layer And Track (1947.947mil,1752.438mil)(1947.947mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D21-1(1500mil,3670mil) on Top Layer And Track (1523.559mil,3654mil)(1531.559mil,3654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D21-1(1500mil,3670mil) on Top Layer And Track (1523.559mil,3686mil)(1531.559mil,3686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D21-2(1555.118mil,3670mil) on Top Layer And Track (1523.559mil,3654mil)(1531.559mil,3654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D21-2(1555.118mil,3670mil) on Top Layer And Track (1523.559mil,3686mil)(1531.559mil,3686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D2-2(1851.487mil,1831.181mil) on Top Layer And Track (1829.837mil,1752.438mil)(1829.837mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D22-1(2652.441mil,3640mil) on Top Layer And Track (2676mil,3624mil)(2684mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D22-1(2652.441mil,3640mil) on Top Layer And Track (2676mil,3656mil)(2684mil,3656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D22-2(2707.559mil,3640mil) on Top Layer And Track (2676mil,3624mil)(2684mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D22-2(2707.559mil,3640mil) on Top Layer And Track (2676mil,3656mil)(2684mil,3656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D23-1(5217.559mil,1990mil) on Top Layer And Track (5241.118mil,1974mil)(5249.118mil,1974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D23-1(5217.559mil,1990mil) on Top Layer And Track (5241.118mil,2006mil)(5249.118mil,2006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D23-2(5272.677mil,1990mil) on Top Layer And Track (5241.118mil,1974mil)(5249.118mil,1974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D23-2(5272.677mil,1990mil) on Top Layer And Track (5241.118mil,2006mil)(5249.118mil,2006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D24-1(4692.441mil,2185mil) on Top Layer And Track (4716mil,2169mil)(4724mil,2169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D24-1(4692.441mil,2185mil) on Top Layer And Track (4716mil,2201mil)(4724mil,2201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D24-2(4747.559mil,2185mil) on Top Layer And Track (4716mil,2169mil)(4724mil,2169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D24-2(4747.559mil,2185mil) on Top Layer And Track (4716mil,2201mil)(4724mil,2201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D25-1(5217.559mil,1920mil) on Top Layer And Track (5241.118mil,1904mil)(5249.118mil,1904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D25-1(5217.559mil,1920mil) on Top Layer And Track (5241.118mil,1936mil)(5249.118mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D25-2(5272.677mil,1920mil) on Top Layer And Track (5241.118mil,1904mil)(5249.118mil,1904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D25-2(5272.677mil,1920mil) on Top Layer And Track (5241.118mil,1936mil)(5249.118mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D26-1(2100mil,3046.441mil) on Top Layer And Track (2084mil,3070mil)(2084mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D26-1(2100mil,3046.441mil) on Top Layer And Track (2116mil,3070mil)(2116mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D26-2(2100mil,3101.559mil) on Top Layer And Track (2084mil,3070mil)(2084mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D26-2(2100mil,3101.559mil) on Top Layer And Track (2116mil,3070mil)(2116mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D27-1(2707.559mil,3415mil) on Top Layer And Track (2676mil,3399mil)(2684mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D27-1(2707.559mil,3415mil) on Top Layer And Track (2676mil,3431mil)(2684mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D27-2(2652.441mil,3415mil) on Top Layer And Track (2676mil,3399mil)(2684mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D27-2(2652.441mil,3415mil) on Top Layer And Track (2676mil,3431mil)(2684mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D28-1(5217.559mil,1660mil) on Top Layer And Track (5241.118mil,1644mil)(5249.118mil,1644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D28-1(5217.559mil,1660mil) on Top Layer And Track (5241.118mil,1676mil)(5249.118mil,1676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D28-2(5272.677mil,1660mil) on Top Layer And Track (5241.118mil,1644mil)(5249.118mil,1644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D28-2(5272.677mil,1660mil) on Top Layer And Track (5241.118mil,1676mil)(5249.118mil,1676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D29-1(5217.559mil,1730mil) on Top Layer And Track (5241.118mil,1714mil)(5249.118mil,1714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D29-1(5217.559mil,1730mil) on Top Layer And Track (5241.118mil,1746mil)(5249.118mil,1746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D29-2(5272.677mil,1730mil) on Top Layer And Track (5241.118mil,1714mil)(5249.118mil,1714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D29-2(5272.677mil,1730mil) on Top Layer And Track (5241.118mil,1746mil)(5249.118mil,1746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D30-1(5217.559mil,1800mil) on Top Layer And Track (5241.118mil,1784mil)(5249.118mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D30-1(5217.559mil,1800mil) on Top Layer And Track (5241.118mil,1816mil)(5249.118mil,1816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D30-2(5272.677mil,1800mil) on Top Layer And Track (5241.118mil,1784mil)(5249.118mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.795mil < 10mil) Between Pad D30-2(5272.677mil,1800mil) on Top Layer And Track (5241.118mil,1816mil)(5249.118mil,1816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D3-1(1295.179mil,1831.181mil) on Top Layer And Track (1316.836mil,1752.438mil)(1316.836mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D3-2(1220.376mil,1831.181mil) on Top Layer And Track (1198.726mil,1752.438mil)(1198.726mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D4-1(2084.068mil,1831.181mil) on Top Layer And Track (2105.724mil,1752.438mil)(2105.724mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D4-2(2009.265mil,1831.181mil) on Top Layer And Track (1987.614mil,1752.438mil)(1987.614mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D5-1(1452.957mil,1831.181mil) on Top Layer And Track (1474.614mil,1752.438mil)(1474.614mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D5-2(1378.154mil,1831.181mil) on Top Layer And Track (1356.504mil,1752.438mil)(1356.504mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D6-1(2241.845mil,1831.181mil) on Top Layer And Track (2263.502mil,1752.438mil)(2263.502mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D6-2(2167.042mil,1831.181mil) on Top Layer And Track (2145.392mil,1752.438mil)(2145.392mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D7-1(1610.735mil,1831.181mil) on Top Layer And Track (1632.391mil,1752.438mil)(1632.391mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D7-2(1535.931mil,1831.181mil) on Top Layer And Track (1514.281mil,1752.438mil)(1514.281mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D8-1(2399.623mil,1831.181mil) on Top Layer And Track (2421.28mil,1752.438mil)(2421.28mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D8-2(2324.82mil,1831.181mil) on Top Layer And Track (2303.17mil,1752.438mil)(2303.17mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad D9-1(1768.512mil,1831.181mil) on Top Layer And Track (1790.169mil,1752.438mil)(1790.169mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad D9-2(1693.709mil,1831.181mil) on Top Layer And Track (1672.059mil,1752.438mil)(1672.059mil,1791.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L1-1(1435mil,2899.134mil) on Top Layer And Track (1336.575mil,2871.575mil)(1344.449mil,2871.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L1-1(1435mil,2899.134mil) on Top Layer And Track (1525.551mil,2871.575mil)(1533.425mil,2871.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L1-2(1435mil,3040.866mil) on Top Layer And Track (1336.575mil,3068.425mil)(1344.449mil,3068.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L1-2(1435mil,3040.866mil) on Top Layer And Track (1525.551mil,3068.425mil)(1533.425mil,3068.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-1(2000mil,3329.134mil) on Top Layer And Track (1901.575mil,3301.575mil)(1909.449mil,3301.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-1(2000mil,3329.134mil) on Top Layer And Track (2090.551mil,3301.575mil)(2098.425mil,3301.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-2(2000mil,3470.866mil) on Top Layer And Track (1901.575mil,3498.425mil)(1909.449mil,3498.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-2(2000mil,3470.866mil) on Top Layer And Track (2090.551mil,3498.425mil)(2098.425mil,3498.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.273mil < 10mil) Between Pad Q1-1(1212.598mil,2848.819mil) on Top Layer And Track (1190.942mil,2888.192mil)(1190.942mil,2927.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad Q1-2(1287.402mil,2848.819mil) on Top Layer And Track (1309.052mil,2888.192mil)(1309.052mil,2927.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R10-1(2249.723mil,1630mil) on Top Layer And Track (2206.29mil,1658mil)(2221.29mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R10-1(2249.723mil,1630mil) on Top Layer And Track (2207.29mil,1602mil)(2221.29mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R10-2(2178.857mil,1630mil) on Top Layer And Track (2206.29mil,1658mil)(2221.29mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R10-2(2178.857mil,1630mil) on Top Layer And Track (2207.29mil,1602mil)(2221.29mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R1-1(1145.279mil,1630mil) on Top Layer And Track (1101.846mil,1658mil)(1116.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R1-1(1145.279mil,1630mil) on Top Layer And Track (1102.846mil,1602mil)(1116.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R1-2(1074.413mil,1630mil) on Top Layer And Track (1101.846mil,1658mil)(1116.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R1-2(1074.413mil,1630mil) on Top Layer And Track (1102.846mil,1602mil)(1116.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R13-1(1618.612mil,1630mil) on Top Layer And Track (1575.179mil,1658mil)(1590.179mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R13-1(1618.612mil,1630mil) on Top Layer And Track (1576.179mil,1602mil)(1590.179mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R13-2(1547.746mil,1630mil) on Top Layer And Track (1575.179mil,1658mil)(1590.179mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R13-2(1547.746mil,1630mil) on Top Layer And Track (1576.179mil,1602mil)(1590.179mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R14-1(2407.501mil,1630mil) on Top Layer And Track (2364.068mil,1658mil)(2379.068mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R14-1(2407.501mil,1630mil) on Top Layer And Track (2365.068mil,1602mil)(2379.068mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R14-2(2336.634mil,1630mil) on Top Layer And Track (2364.068mil,1658mil)(2379.068mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R14-2(2336.634mil,1630mil) on Top Layer And Track (2365.068mil,1602mil)(2379.068mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R17-1(1776.39mil,1630mil) on Top Layer And Track (1732.957mil,1658mil)(1747.957mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R17-1(1776.39mil,1630mil) on Top Layer And Track (1733.957mil,1602mil)(1747.957mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R17-2(1705.524mil,1630mil) on Top Layer And Track (1732.957mil,1658mil)(1747.957mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R17-2(1705.524mil,1630mil) on Top Layer And Track (1733.957mil,1602mil)(1747.957mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R18-1(2565.278mil,1630mil) on Top Layer And Track (2521.845mil,1658mil)(2536.845mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R18-1(2565.278mil,1630mil) on Top Layer And Track (2522.845mil,1602mil)(2536.845mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R18-2(2494.412mil,1630mil) on Top Layer And Track (2521.845mil,1658mil)(2536.845mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R18-2(2494.412mil,1630mil) on Top Layer And Track (2522.845mil,1602mil)(2536.845mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R2-1(1934.167mil,1630mil) on Top Layer And Track (1890.734mil,1658mil)(1905.734mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R2-1(1934.167mil,1630mil) on Top Layer And Track (1891.734mil,1602mil)(1905.734mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R21-1(1114.567mil,3340mil) on Top Layer And Track (1143mil,3312mil)(1158mil,3312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R21-1(1114.567mil,3340mil) on Top Layer And Track (1143mil,3368mil)(1157mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R21-2(1185.433mil,3340mil) on Top Layer And Track (1143mil,3312mil)(1158mil,3312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R21-2(1185.433mil,3340mil) on Top Layer And Track (1143mil,3368mil)(1157mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R2-2(1863.301mil,1630mil) on Top Layer And Track (1890.734mil,1658mil)(1905.734mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R2-2(1863.301mil,1630mil) on Top Layer And Track (1891.734mil,1602mil)(1905.734mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R27-1(1760mil,2889.567mil) on Top Layer And Track (1732mil,2918mil)(1732mil,2932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R27-1(1760mil,2889.567mil) on Top Layer And Track (1788mil,2918mil)(1788mil,2933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R27-2(1760mil,2960.433mil) on Top Layer And Track (1732mil,2918mil)(1732mil,2932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R27-2(1760mil,2960.433mil) on Top Layer And Track (1788mil,2918mil)(1788mil,2933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R33-1(3055.279mil,1630mil) on Top Layer And Track (3011.846mil,1658mil)(3026.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R33-1(3055.279mil,1630mil) on Top Layer And Track (3012.846mil,1602mil)(3026.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R33-2(2984.413mil,1630mil) on Top Layer And Track (3011.846mil,1658mil)(3026.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R33-2(2984.413mil,1630mil) on Top Layer And Track (3012.846mil,1602mil)(3026.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R34-1(3850.279mil,1630mil) on Top Layer And Track (3806.846mil,1658mil)(3821.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R34-1(3850.279mil,1630mil) on Top Layer And Track (3807.846mil,1602mil)(3821.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R34-2(3779.413mil,1630mil) on Top Layer And Track (3806.846mil,1658mil)(3821.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R34-2(3779.413mil,1630mil) on Top Layer And Track (3807.846mil,1602mil)(3821.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R37-1(3214.279mil,1630mil) on Top Layer And Track (3170.846mil,1658mil)(3185.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R37-1(3214.279mil,1630mil) on Top Layer And Track (3171.846mil,1602mil)(3185.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R37-2(3143.413mil,1630mil) on Top Layer And Track (3170.846mil,1658mil)(3185.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R37-2(3143.413mil,1630mil) on Top Layer And Track (3171.846mil,1602mil)(3185.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R39-1(3373.279mil,1630mil) on Top Layer And Track (3329.846mil,1658mil)(3344.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R39-1(3373.279mil,1630mil) on Top Layer And Track (3330.846mil,1602mil)(3344.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R39-2(3302.413mil,1630mil) on Top Layer And Track (3329.846mil,1658mil)(3344.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R39-2(3302.413mil,1630mil) on Top Layer And Track (3330.846mil,1602mil)(3344.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R41-1(3532.279mil,1630mil) on Top Layer And Track (3488.846mil,1658mil)(3503.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R41-1(3532.279mil,1630mil) on Top Layer And Track (3489.846mil,1602mil)(3503.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R41-2(3461.413mil,1630mil) on Top Layer And Track (3488.846mil,1658mil)(3503.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R41-2(3461.413mil,1630mil) on Top Layer And Track (3489.846mil,1602mil)(3503.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R43-1(3691.279mil,1630mil) on Top Layer And Track (3647.846mil,1658mil)(3662.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R43-1(3691.279mil,1630mil) on Top Layer And Track (3648.846mil,1602mil)(3662.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R43-2(3620.413mil,1630mil) on Top Layer And Track (3647.846mil,1658mil)(3662.846mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R43-2(3620.413mil,1630mil) on Top Layer And Track (3648.846mil,1602mil)(3662.846mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R5-1(1303.057mil,1630mil) on Top Layer And Track (1259.624mil,1658mil)(1274.624mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R5-1(1303.057mil,1630mil) on Top Layer And Track (1260.624mil,1602mil)(1274.624mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R5-2(1232.19mil,1630mil) on Top Layer And Track (1259.624mil,1658mil)(1274.624mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R5-2(1232.19mil,1630mil) on Top Layer And Track (1260.624mil,1602mil)(1274.624mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R6-1(2091.945mil,1630mil) on Top Layer And Track (2048.512mil,1658mil)(2063.512mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R6-1(2091.945mil,1630mil) on Top Layer And Track (2049.512mil,1602mil)(2063.512mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R6-2(2021.079mil,1630mil) on Top Layer And Track (2048.512mil,1658mil)(2063.512mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R6-2(2021.079mil,1630mil) on Top Layer And Track (2049.512mil,1602mil)(2063.512mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R82-1(1114.567mil,3425mil) on Top Layer And Track (1143mil,3397mil)(1158mil,3397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R82-1(1114.567mil,3425mil) on Top Layer And Track (1143mil,3453mil)(1157mil,3453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R82-2(1185.433mil,3425mil) on Top Layer And Track (1143mil,3397mil)(1158mil,3397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R82-2(1185.433mil,3425mil) on Top Layer And Track (1143mil,3453mil)(1157mil,3453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R83-1(1915.433mil,2900mil) on Top Layer And Track (1872mil,2928mil)(1887mil,2928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R83-1(1915.433mil,2900mil) on Top Layer And Track (1873mil,2872mil)(1887mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R83-2(1844.567mil,2900mil) on Top Layer And Track (1872mil,2928mil)(1887mil,2928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R83-2(1844.567mil,2900mil) on Top Layer And Track (1873mil,2872mil)(1887mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R84-1(1110mil,2965.433mil) on Top Layer And Track (1082mil,2922mil)(1082mil,2937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R84-1(1110mil,2965.433mil) on Top Layer And Track (1138mil,2923mil)(1138mil,2937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R84-2(1110mil,2894.567mil) on Top Layer And Track (1082mil,2922mil)(1082mil,2937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R84-2(1110mil,2894.567mil) on Top Layer And Track (1138mil,2923mil)(1138mil,2937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R9-1(1460.834mil,1630mil) on Top Layer And Track (1417.401mil,1658mil)(1432.401mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R9-1(1460.834mil,1630mil) on Top Layer And Track (1418.401mil,1602mil)(1432.401mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.821mil < 10mil) Between Pad R9-2(1389.968mil,1630mil) on Top Layer And Track (1417.401mil,1658mil)(1432.401mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R9-2(1389.968mil,1630mil) on Top Layer And Track (1418.401mil,1602mil)(1432.401mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP10-1(3200mil,3050mil) on Top Layer And Track (3123mil,3003mil)(3123mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP10-1(3200mil,3050mil) on Top Layer And Track (3123mil,3003mil)(3278mil,3003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP10-1(3200mil,3050mil) on Top Layer And Track (3123mil,3096mil)(3278mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP10-1(3200mil,3050mil) on Top Layer And Track (3278mil,3003mil)(3278mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP1-1(4030mil,3360mil) on Top Layer And Track (3983mil,3282mil)(3983mil,3437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP1-1(4030mil,3360mil) on Top Layer And Track (3983mil,3282mil)(4076mil,3282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP1-1(4030mil,3360mil) on Top Layer And Track (3983mil,3437mil)(4076mil,3437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP1-1(4030mil,3360mil) on Top Layer And Track (4076mil,3282mil)(4076mil,3437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP12-1(2840mil,3050mil) on Top Layer And Track (2763mil,3003mil)(2763mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP12-1(2840mil,3050mil) on Top Layer And Track (2763mil,3003mil)(2918mil,3003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP12-1(2840mil,3050mil) on Top Layer And Track (2763mil,3096mil)(2918mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP12-1(2840mil,3050mil) on Top Layer And Track (2918mil,3003mil)(2918mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP14-1(1110mil,3640mil) on Top Layer And Track (1064mil,3563mil)(1064mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP14-1(1110mil,3640mil) on Top Layer And Track (1064mil,3563mil)(1157mil,3563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP14-1(1110mil,3640mil) on Top Layer And Track (1064mil,3718mil)(1157mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP14-1(1110mil,3640mil) on Top Layer And Track (1157mil,3563mil)(1157mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP15-1(2030mil,2880mil) on Top Layer And Track (1984mil,2803mil)(1984mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP15-1(2030mil,2880mil) on Top Layer And Track (1984mil,2803mil)(2077mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP15-1(2030mil,2880mil) on Top Layer And Track (1984mil,2958mil)(2077mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP15-1(2030mil,2880mil) on Top Layer And Track (2077mil,2803mil)(2077mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP17-1(1263mil,3640mil) on Top Layer And Track (1217mil,3563mil)(1217mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP17-1(1263mil,3640mil) on Top Layer And Track (1217mil,3563mil)(1310mil,3563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP17-1(1263mil,3640mil) on Top Layer And Track (1217mil,3718mil)(1310mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP17-1(1263mil,3640mil) on Top Layer And Track (1310mil,3563mil)(1310mil,3718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP18-1(2179mil,2880mil) on Top Layer And Track (2133mil,2803mil)(2133mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP18-1(2179mil,2880mil) on Top Layer And Track (2133mil,2803mil)(2226mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP18-1(2179mil,2880mil) on Top Layer And Track (2133mil,2958mil)(2226mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP18-1(2179mil,2880mil) on Top Layer And Track (2226mil,2803mil)(2226mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP22-1(2530mil,3520mil) on Top Layer And Track (2484mil,3443mil)(2484mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP22-1(2530mil,3520mil) on Top Layer And Track (2484mil,3443mil)(2577mil,3443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP22-1(2530mil,3520mil) on Top Layer And Track (2484mil,3598mil)(2577mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP22-1(2530mil,3520mil) on Top Layer And Track (2577mil,3443mil)(2577mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP23-1(2675.5mil,2880mil) on Top Layer And Track (2628.5mil,2802mil)(2628.5mil,2957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP23-1(2675.5mil,2880mil) on Top Layer And Track (2628.5mil,2802mil)(2721.5mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP23-1(2675.5mil,2880mil) on Top Layer And Track (2628.5mil,2957mil)(2721.5mil,2957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP23-1(2675.5mil,2880mil) on Top Layer And Track (2721.5mil,2802mil)(2721.5mil,2957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP25-1(2395mil,3520mil) on Top Layer And Track (2349mil,3443mil)(2349mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP25-1(2395mil,3520mil) on Top Layer And Track (2349mil,3443mil)(2442mil,3443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP25-1(2395mil,3520mil) on Top Layer And Track (2349mil,3598mil)(2442mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP25-1(2395mil,3520mil) on Top Layer And Track (2442mil,3443mil)(2442mil,3598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP26-1(2810mil,2880mil) on Top Layer And Track (2764mil,2803mil)(2764mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP26-1(2810mil,2880mil) on Top Layer And Track (2764mil,2803mil)(2857mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP26-1(2810mil,2880mil) on Top Layer And Track (2764mil,2958mil)(2857mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP26-1(2810mil,2880mil) on Top Layer And Track (2857mil,2803mil)(2857mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP31-1(4570mil,2325mil) on Top Layer And Track (4523mil,2247mil)(4523mil,2402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP31-1(4570mil,2325mil) on Top Layer And Track (4523mil,2247mil)(4616mil,2247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP31-1(4570mil,2325mil) on Top Layer And Track (4523mil,2402mil)(4616mil,2402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP31-1(4570mil,2325mil) on Top Layer And Track (4616mil,2247mil)(4616mil,2402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP32-1(3898mil,2680mil) on Top Layer And Track (3851mil,2602mil)(3851mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP32-1(3898mil,2680mil) on Top Layer And Track (3851mil,2602mil)(3944mil,2602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP32-1(3898mil,2680mil) on Top Layer And Track (3851mil,2757mil)(3944mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP32-1(3898mil,2680mil) on Top Layer And Track (3944mil,2602mil)(3944mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP33-1(4715mil,2325mil) on Top Layer And Track (4669mil,2248mil)(4669mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP33-1(4715mil,2325mil) on Top Layer And Track (4669mil,2248mil)(4762mil,2248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP33-1(4715mil,2325mil) on Top Layer And Track (4669mil,2403mil)(4762mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP33-1(4715mil,2325mil) on Top Layer And Track (4762mil,2248mil)(4762mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP34-1(4030mil,2680mil) on Top Layer And Track (3983mil,2602mil)(3983mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP34-1(4030mil,2680mil) on Top Layer And Track (3983mil,2602mil)(4076mil,2602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP34-1(4030mil,2680mil) on Top Layer And Track (3983mil,2757mil)(4076mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP34-1(4030mil,2680mil) on Top Layer And Track (4076mil,2602mil)(4076mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP37-1(5365mil,2930mil) on Top Layer And Track (5288mil,2883mil)(5288mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP37-1(5365mil,2930mil) on Top Layer And Track (5288mil,2883mil)(5443mil,2883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP37-1(5365mil,2930mil) on Top Layer And Track (5288mil,2976mil)(5443mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP37-1(5365mil,2930mil) on Top Layer And Track (5443mil,2883mil)(5443mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP38-1(3020mil,3050mil) on Top Layer And Track (2943mil,3003mil)(2943mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP38-1(3020mil,3050mil) on Top Layer And Track (2943mil,3003mil)(3098mil,3003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP38-1(3020mil,3050mil) on Top Layer And Track (2943mil,3096mil)(3098mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP38-1(3020mil,3050mil) on Top Layer And Track (3098mil,3003mil)(3098mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP8-1(4615mil,3135mil) on Top Layer And Track (4537mil,3089mil)(4537mil,3182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP8-1(4615mil,3135mil) on Top Layer And Track (4537mil,3089mil)(4692mil,3089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP8-1(4615mil,3135mil) on Top Layer And Track (4537mil,3182mil)(4692mil,3182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP8-1(4615mil,3135mil) on Top Layer And Track (4692mil,3089mil)(4692mil,3182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Pad TP9-1(5365mil,2802mil) on Top Layer And Track (5287mil,2756mil)(5287mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad TP9-1(5365mil,2802mil) on Top Layer And Track (5287mil,2756mil)(5442mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad TP9-1(5365mil,2802mil) on Top Layer And Track (5287mil,2849mil)(5442mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.134mil < 10mil) Between Pad TP9-1(5365mil,2802mil) on Top Layer And Track (5442mil,2756mil)(5442mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(4352.595mil,1674.885mil) on Top Layer And Track (4328.973mil,1710.318mil)(4451.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-2(4389.997mil,1674.885mil) on Top Layer And Track (4328.973mil,1710.318mil)(4451.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.958mil < 10mil) Between Pad U12-10(2792.079mil,1697.661mil) on Top Layer And Text "U12" (2791.071mil,1630.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-3(4427.398mil,1674.885mil) on Top Layer And Track (4328.973mil,1710.318mil)(4451.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-4(4427.398mil,1785.121mil) on Top Layer And Track (4328.973mil,1749.688mil)(4451.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-1(5397.362mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U14-1(5397.362mil,3420mil) on Top Layer And Track (5407.362mil,3234mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-10(5243.819mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-11(5269.409mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-12(5295mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-13(5320.591mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-14(5346.181mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-15(5371.772mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-16(5397.362mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U14-16(5397.362mil,3193.622mil) on Top Layer And Track (5407.362mil,3234mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-2(5371.772mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-3(5346.181mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-4(5320.591mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-5(5295mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-6(5269.409mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-7(5243.819mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U14-8(5218.228mil,3420mil) on Top Layer And Track (5209.205mil,3234mil)(5209.205mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U14-8(5218.228mil,3420mil) on Top Layer And Track (5209.205mil,3379mil)(5407.362mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U14-9(5218.228mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5209.205mil,3379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U14-9(5218.228mil,3193.622mil) on Top Layer And Track (5209.205mil,3234mil)(5407.362mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-5(4389.997mil,1785.121mil) on Top Layer And Track (4328.973mil,1749.688mil)(4451.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-6(4352.595mil,1785.121mil) on Top Layer And Track (4328.973mil,1749.688mil)(4451.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U18-1(5033.189mil,2635.433mil) on Top Layer And Track (4847.189mil,2625.433mil)(4992.189mil,2625.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-1(5033.189mil,2635.433mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-10(4806.811mil,2788.976mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-11(4806.811mil,2763.386mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-12(4806.811mil,2737.795mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-13(4806.811mil,2712.205mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-14(4806.811mil,2686.614mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-15(4806.811mil,2661.024mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-16(4806.811mil,2635.433mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U18-16(4806.811mil,2635.433mil) on Top Layer And Track (4847.189mil,2625.433mil)(4992.189mil,2625.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-2(5033.189mil,2661.024mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-3(5033.189mil,2686.614mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-4(5033.189mil,2712.205mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-5(5033.189mil,2737.795mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-6(5033.189mil,2763.386mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-7(5033.189mil,2788.976mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U18-8(5033.189mil,2814.567mil) on Top Layer And Track (4847.189mil,2823.591mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U18-8(5033.189mil,2814.567mil) on Top Layer And Track (4992.189mil,2625.433mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U18-9(4806.811mil,2814.567mil) on Top Layer And Track (4847.189mil,2625.433mil)(4847.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U18-9(4806.811mil,2814.567mil) on Top Layer And Track (4847.189mil,2823.591mil)(4992.189mil,2823.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U19-1(3622mil,3420.433mil) on Top Layer And Track (3436mil,3410.433mil)(3581mil,3410.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-1(3622mil,3420.433mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-10(3395.622mil,3573.976mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-11(3395.622mil,3548.386mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-12(3395.622mil,3522.795mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-13(3395.622mil,3497.205mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-14(3395.622mil,3471.614mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-15(3395.622mil,3446.024mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-16(3395.622mil,3420.433mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U19-16(3395.622mil,3420.433mil) on Top Layer And Track (3436mil,3410.433mil)(3581mil,3410.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-2(3622mil,3446.024mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-3(3622mil,3471.614mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-4(3622mil,3497.205mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-5(3622mil,3522.795mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-6(3622mil,3548.386mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-7(3622mil,3573.976mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U19-8(3622mil,3599.567mil) on Top Layer And Track (3436mil,3608.591mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U19-8(3622mil,3599.567mil) on Top Layer And Track (3581mil,3410.433mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U19-9(3395.622mil,3599.567mil) on Top Layer And Track (3436mil,3410.433mil)(3436mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U19-9(3395.622mil,3599.567mil) on Top Layer And Track (3436mil,3608.591mil)(3581mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-1(2889.811mil,3309.567mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U20-1(2889.811mil,3309.567mil) on Top Layer And Track (2930.811mil,3319.567mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-10(3116.189mil,3156.024mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-11(3116.189mil,3181.614mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-12(3116.189mil,3207.205mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-13(3116.189mil,3232.795mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-14(3116.189mil,3258.386mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-15(3116.189mil,3283.976mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U20-16(3116.189mil,3309.567mil) on Top Layer And Track (2930.811mil,3319.567mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-16(3116.189mil,3309.567mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-2(2889.811mil,3283.976mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-3(2889.811mil,3258.386mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-4(2889.811mil,3232.795mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-5(2889.811mil,3207.205mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-6(2889.811mil,3181.614mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-7(2889.811mil,3156.024mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U20-8(2889.811mil,3130.433mil) on Top Layer And Track (2930.811mil,3121.409mil)(2930.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U20-8(2889.811mil,3130.433mil) on Top Layer And Track (2930.811mil,3121.409mil)(3075.811mil,3121.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U20-9(3116.189mil,3130.433mil) on Top Layer And Track (2930.811mil,3121.409mil)(3075.811mil,3121.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U20-9(3116.189mil,3130.433mil) on Top Layer And Track (3075.811mil,3121.409mil)(3075.811mil,3319.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-1(4522.595mil,1674.885mil) on Top Layer And Track (4498.973mil,1710.318mil)(4621.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-2(4559.997mil,1674.885mil) on Top Layer And Track (4498.973mil,1710.318mil)(4621.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U22-1(3116.189mil,3420.433mil) on Top Layer And Track (2930.189mil,3410.433mil)(3075.189mil,3410.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-1(3116.189mil,3420.433mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-10(2889.811mil,3573.976mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-11(2889.811mil,3548.386mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-12(2889.811mil,3522.795mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-13(2889.811mil,3497.205mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-14(2889.811mil,3471.614mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-15(2889.811mil,3446.024mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-16(2889.811mil,3420.433mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U22-16(2889.811mil,3420.433mil) on Top Layer And Track (2930.189mil,3410.433mil)(3075.189mil,3410.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-2(3116.189mil,3446.024mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-3(3116.189mil,3471.614mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-4(3116.189mil,3497.205mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-5(3116.189mil,3522.795mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-6(3116.189mil,3548.386mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-7(3116.189mil,3573.976mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U22-8(3116.189mil,3599.567mil) on Top Layer And Track (2930.189mil,3608.591mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U22-8(3116.189mil,3599.567mil) on Top Layer And Track (3075.189mil,3410.433mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U22-9(2889.811mil,3599.567mil) on Top Layer And Track (2930.189mil,3410.433mil)(2930.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U22-9(2889.811mil,3599.567mil) on Top Layer And Track (2930.189mil,3608.591mil)(3075.189mil,3608.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-3(4597.398mil,1674.885mil) on Top Layer And Track (4498.973mil,1710.318mil)(4621.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-1(3726.567mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.668mil < 10mil) Between Pad U23-1(3726.567mil,3118.189mil) on Top Layer And Track (3736.567mil,2932.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-10(3573.024mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-11(3598.614mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-12(3624.205mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-13(3649.795mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-14(3675.386mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-15(3700.976mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-16(3726.567mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.057mil < 10mil) Between Pad U23-16(3726.567mil,2891.811mil) on Top Layer And Track (3736.567mil,2932.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-2(3700.976mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-3(3675.386mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-4(3649.795mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-5(3624.205mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-6(3598.614mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-7(3573.024mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad U23-8(3547.433mil,3118.189mil) on Top Layer And Track (3538.409mil,2932.189mil)(3538.409mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U23-8(3547.433mil,3118.189mil) on Top Layer And Track (3538.409mil,3077.189mil)(3736.567mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.911mil < 10mil) Between Pad U23-9(3547.433mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3538.409mil,3077.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.851mil < 10mil) Between Pad U23-9(3547.433mil,2891.811mil) on Top Layer And Track (3538.409mil,2932.189mil)(3736.567mil,2932.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-4(4597.398mil,1785.121mil) on Top Layer And Track (4498.973mil,1749.688mil)(4621.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U24-1(4304.37mil,2466.614mil) on Top Layer And Track (4214.37mil,2426.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.598mil < 10mil) Between Pad U24-1(4304.37mil,2466.614mil) on Top Layer And Track (4314.37mil,2336.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U24-2(4284.685mil,2466.614mil) on Top Layer And Track (4214.37mil,2426.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U24-3(4265mil,2466.614mil) on Top Layer And Track (4214.37mil,2426.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U24-4(4245.315mil,2466.614mil) on Top Layer And Track (4214.37mil,2426.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U24-5(4225.63mil,2466.614mil) on Top Layer And Track (4214.37mil,2426.614mil)(4314.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-5(4559.997mil,1785.121mil) on Top Layer And Track (4498.973mil,1749.688mil)(4621.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U25-1(3889.37mil,2466.614mil) on Top Layer And Track (3799.37mil,2426.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.598mil < 10mil) Between Pad U25-1(3889.37mil,2466.614mil) on Top Layer And Track (3899.37mil,2336.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U25-2(3869.685mil,2466.614mil) on Top Layer And Track (3799.37mil,2426.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U25-3(3850mil,2466.614mil) on Top Layer And Track (3799.37mil,2426.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U25-4(3830.315mil,2466.614mil) on Top Layer And Track (3799.37mil,2426.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad U25-5(3810.63mil,2466.614mil) on Top Layer And Track (3799.37mil,2426.614mil)(3899.37mil,2426.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-6(4522.595mil,1785.121mil) on Top Layer And Track (4498.973mil,1749.688mil)(4621.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-1(4682.595mil,1674.885mil) on Top Layer And Track (4658.973mil,1710.318mil)(4781.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-2(4719.997mil,1674.885mil) on Top Layer And Track (4658.973mil,1710.318mil)(4781.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-3(4757.398mil,1674.885mil) on Top Layer And Track (4658.973mil,1710.318mil)(4781.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-4(4757.398mil,1785.121mil) on Top Layer And Track (4658.973mil,1749.688mil)(4781.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-5(4719.997mil,1785.121mil) on Top Layer And Track (4658.973mil,1749.688mil)(4781.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U3-6(4682.595mil,1785.121mil) on Top Layer And Track (4658.973mil,1749.688mil)(4781.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-1(4862.595mil,1674.885mil) on Top Layer And Track (4838.973mil,1710.318mil)(4961.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-2(4899.997mil,1674.885mil) on Top Layer And Track (4838.973mil,1710.318mil)(4961.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-3(4937.398mil,1674.885mil) on Top Layer And Track (4838.973mil,1710.318mil)(4961.02mil,1710.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-4(4937.398mil,1785.121mil) on Top Layer And Track (4838.973mil,1749.688mil)(4961.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-5(4899.997mil,1785.121mil) on Top Layer And Track (4838.973mil,1749.688mil)(4961.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-6(4862.595mil,1785.121mil) on Top Layer And Track (4838.973mil,1749.688mil)(4961.02mil,1749.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad U5-12(1665.275mil,3388.425mil) on Top Layer And Track (1671.472mil,3407.197mil)(1671.472mil,3422.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.866mil < 10mil) Between Pad U5-13(1639.685mil,3415mil) on Top Layer And Track (1657.472mil,3422.197mil)(1671.472mil,3422.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U5-18(1541.26mil,3415mil) on Top Layer And Track (1508.472mil,3422.197mil)(1524.472mil,3422.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad U5-19(1515.669mil,3388.425mil) on Top Layer And Track (1508.472mil,3406.197mil)(1508.472mil,3422.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U5-6(1639.685mil,3265.394mil) on Top Layer And Track (1656.472mil,3259.197mil)(1671.472mil,3259.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Pad U5-7(1665.275mil,3291.968mil) on Top Layer And Track (1671.472mil,3259.197mil)(1671.472mil,3274.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.092mil < 10mil) Between Pad U9-1(2527.402mil,3293.65mil) on Top Layer And Track (2547.48mil,3231.234mil)(2547.48mil,3256.825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.398mil < 10mil) Between Pad U9-2(2452.598mil,3293.65mil) on Top Layer And Track (2432.52mil,3231.234mil)(2432.52mil,3256.825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.398mil]
Rule Violations :452

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 636
Waived Violations : 0
Time Elapsed        : 00:00:02