==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 187.273 ; gain = 95.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 187.273 ; gain = 95.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 187.273 ; gain = 95.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.273 ; gain = 95.820
INFO: [XFORM 203-501] Unrolling loop 'FLAT_1_LOOP' (cnn/dense_1.cpp:13) in function 'dense_1' partially with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'flat_array'  in dimension 1 with a cyclic factor 100.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.26' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.27' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.30' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.31' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.32' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.33' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.34' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.35' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.36' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.37' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.38' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.39' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.40' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.41' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.42' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.43' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.44' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.45' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.46' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.47' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.48' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.49' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.50' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.51' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.52' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.53' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.54' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.55' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.56' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.57' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.58' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.59' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.60' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.61' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.62' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.63' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.64' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.65' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.66' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.67' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.68' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.69' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.70' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.71' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.72' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.73' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.74' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.75' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.76' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.77' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.78' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.79' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.80' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.81' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.82' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.83' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.84' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.85' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.86' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.87' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.88' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.89' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.90' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.91' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.92' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.93' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.94' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.95' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.96' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.97' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.98' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'flat_array.99' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.24' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.25' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.26' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.27' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.28' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.29' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.30' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.31' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.32' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.33' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.34' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.35' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.36' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.37' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.38' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.39' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.40' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.41' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.42' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.43' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.44' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.45' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.46' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.47' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.48' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.49' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.50' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.51' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.52' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.53' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.54' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.55' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.56' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.57' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.58' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.59' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.60' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.61' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.62' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.63' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.64' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.65' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.66' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.67' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.68' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.69' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.70' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.71' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.72' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.73' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.74' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.75' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.76' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.77' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.78' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.79' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.80' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.81' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.82' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.83' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.84' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.85' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.86' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.87' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.88' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.89' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.90' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.91' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.92' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.93' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.94' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.95' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.96' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.97' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.98' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.99' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:55 . Memory (MB): peak = 210.078 ; gain = 118.625
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_1_LOOP' (cnn/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 397.684 ; gain = 306.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.242 seconds; current allocated memory: 313.579 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 314.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 314.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 314.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 315.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 315.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 315.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 315.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.063 seconds; current allocated memory: 324.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 345.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_1_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.481 seconds; current allocated memory: 349.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.462 seconds; current allocated memory: 355.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.249 seconds; current allocated memory: 355.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 355.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 355.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 356.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 358.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.812 seconds; current allocated memory: 364.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 365.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 366.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 367.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 367.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_urem_9ns_8ns_8_13_seq_1' to 'cnn_urem_9ns_8ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_11ns_9ns_20_1_1' to 'cnn_mul_mul_11ns_hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 12801 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln6_fu_8752_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_11ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_9ns_8ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 14.393 seconds; current allocated memory: 729.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights' to 'dense_1_dense_1_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias' to 'dense_1_dense_1_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7ns_9ns_6ns_15_1_1' to 'cnn_mac_muladd_7nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7nkbM': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_42_32_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 9.168 seconds; current allocated memory: 740.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 4.189 seconds; current allocated memory: 742.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights' to 'dense_out_dense_oncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_oocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_apcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 742.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'flat_array_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_32_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_32_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_32_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_32_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_33_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_33_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_33_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_33_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_34_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_34_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_34_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_34_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_35_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_35_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_35_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_35_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_36_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_36_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_36_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_36_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_37_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_37_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_37_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_37_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_38_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_38_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_38_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_38_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_39_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_39_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_39_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_39_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_44_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_44_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_44_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_44_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_45_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_45_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_45_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_45_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_46_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_46_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_46_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_46_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_47_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_47_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_47_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_47_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_48_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_48_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_48_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_48_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_49_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_49_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_49_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_49_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_50_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_50_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_50_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_50_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_51_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_51_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_51_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_51_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_52_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_52_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_52_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_52_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_53_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_53_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_53_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_53_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_54_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_54_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_54_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_54_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_55_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_55_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_55_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_55_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_56_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_56_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_56_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_56_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_57_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_57_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_57_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_57_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_58_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_58_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_58_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_58_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_59_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_59_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_59_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_59_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_60_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_60_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_60_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_60_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_61_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_61_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_61_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_61_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_62_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_62_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_62_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_62_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_63_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_63_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_63_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_63_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_64_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_64_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_64_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_64_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_65_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_65_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_65_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_65_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_66_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_66_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_66_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_66_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_67_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_67_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_67_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_67_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_68_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_68_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_68_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_68_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_69_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_69_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_69_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_69_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_70_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_70_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_70_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_70_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_71_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_71_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_71_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_71_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_72_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_72_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_72_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_72_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_73_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_73_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_73_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_73_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_74_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_74_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_74_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_74_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_75_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_75_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_75_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_75_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_76_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_76_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_76_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_76_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_77_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_77_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_77_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_77_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_78_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_78_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_78_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_78_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_79_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_79_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_79_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_79_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_80_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_80_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_80_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_80_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_81_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_81_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_81_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_81_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_82_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_82_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_82_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_82_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_83_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_83_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_83_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_83_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_84_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_84_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_84_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_84_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_85_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_85_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_85_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_85_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_86_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_86_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_86_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_86_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_87_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_87_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_87_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_87_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_88_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_88_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_88_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_88_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_89_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_89_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_89_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_89_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_90_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_90_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_90_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_90_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_91_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_91_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_91_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_91_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_92_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_92_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_92_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_92_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_93_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_93_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_93_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_93_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_94_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_94_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_94_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_94_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_95_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_95_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_95_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_95_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_96_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_96_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_96_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_96_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_97_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_97_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_97_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_97_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_98_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_98_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_98_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_98_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_99_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_99_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_99_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flat_array_99_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 12800 from HDL expression: ((1'b1 == ap_CS_fsm_state13) & (grp_flat_fu_1094_ap_done == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 14.473 seconds; current allocated memory: 938.593 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_9ns_8ns_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oocq_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_apcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:02:32 . Memory (MB): peak = 1329.062 ; gain = 1237.609
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 153.204 seconds; peak allocated memory: 938.593 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 187.680 ; gain = 96.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 187.680 ; gain = 96.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 187.680 ; gain = 96.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 187.680 ; gain = 96.191
INFO: [XFORM 203-501] Unrolling loop 'FLAT_1_LOOP' (cnn/dense_1.cpp:13) in function 'dense_1' partially with a factor of 100.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.680 ; gain = 96.191
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_1_LOOP' (cnn/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 258.312 ; gain = 166.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.332 seconds; current allocated memory: 201.247 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 201.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 202.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 202.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 202.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 203.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 203.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 203.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 203.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 203.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_1_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_1_LOOP): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_99', cnn/dense_1.cpp:14) and 'fadd' operation ('sum_s', cnn/dense_1.cpp:14).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 207.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 211.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 212.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 212.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 212.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 212.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 212.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 213.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 214.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 215.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 216.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 216.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 217.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights' to 'dense_1_dense_1_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias' to 'dense_1_dense_1_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nibs': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 227.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 3.096 seconds; current allocated memory: 228.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights' to 'dense_out_dense_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_ancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 228.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 229.952 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_olbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_omb6_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_ancg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 335.539 ; gain = 244.051
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 64.733 seconds; peak allocated memory: 229.952 MB.
