// Seed: 4223865697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  assign module_1.id_6 = 0;
  output tri id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1 && id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd28,
    parameter id_4 = 32'd75
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic [id_4 : id_2] id_6 = id_2 == id_1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6
  );
  assign id_5[id_1] = (id_1) - id_2;
endmodule
