https://streamcomputing.eu/blog/2014-09-16/use-opencl-fpgas/

Space is used for the BSP and Verilog is generated, so it is not fully optimised for space. Still 95% of max performance is reachable, and that within a lot less development time. Altera describes OpenCL to do system-design and Verilog to do IP-design.

Pro:
https://www.quora.com/How-is-the-prospect-of-OpenCL-on-FPGA

"steep learning curve"

Кажется для GPU-CPU-cluster - good enough(?)
http://www.openclblog.com/

http://ersaconf.org/ersa12/papers/Brown-opencl-for-fpgas.pdf