==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a200tfbg676-2'
@I [IMPL-8] Exporting RTL as an IP for System Generator for DSP (Vivado).
can't read "RtlHierarchyInfo": no such variable
@I [IMPL-8] Starting RTL evaluation using Vivado ...
command 'ap_source' returned error code
    while executing
"source C:/Users/stevenlee/Documents/cmp_max/solution1/export.tcl"
    invoked from within
"hls::main C:/Users/stevenlee/Documents/cmp_max/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
