MODULE: tb(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
         top_module [RTL]:       1   280159(   72861,  207298)    41793(  40001,  1792)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
rtlc_tb__INTERNAL__ENC__MOD
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:       2        0(       0,       0)        2(      2,     0)       0
     MED_FDPC_INIT0 [RTL]:      65        0(       0,       0)       65(     65,     0)       0
    rtlc_tb_GLOBAL_SIGNAL
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
           MED_LUT2 [RTL]:      36       36(       0,      36)        0(      0,     0)       0
           MED_LUT3 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:      54       54(       0,      54)        0(      0,     0)       0
 M_RTLSIM_GLOB_CONN [RTL]:       1     8595(    8596,       0)     4350(   4350,     0)       0
M_RTLSIM_NnblkFilter_wrapper
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
   BHV_OVL_FIN_GLOBAL_MOD
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
            MctCore [RTL]:       1      792(     768,      24)     1542(   1542,     0)       0
           MctCore [XRTL]:       1     5886(    2589,    3307)     1954(   1954,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     168   295568(   84857,  210722)    49706(  47914,  1792)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 295568	(LUT1s: 3329,  LUT2s: 49775,  LUT3s: 106652,     LUT4s: 135812)
Total number of registers:     49706	(FFs: 47914, LTs: 1792)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	1511131200


MODULE: top_module(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
main_alu{element_width=>32,memory_height=>100000,address_width=>18,multiples_memory_value_width=>32}
                    [RTL]:       1   189089(   63463,  125626)    28556(  26764,  1792)       0
control_unit{no_of_units=>8,address_width=>18,A_address_width=>19,element_width=>32}
                    [RTL]:       1      737(     432,     305)      275(    275,     0)       0
memP_v2{element_width=>32,memory_height=>100000,address_width=>18}
                    [RTL]:       1        0(       0,       0)      275(    275,     0)       0
memR{element_width=>32,memory_height=>100000,address_width=>18}
                    [RTL]:       1        0(       0,       0)      275(    275,     0)       0
memA{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,element_width=>32,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32}
                    [RTL]:       1    23543(     693,   22850)      396(    396,     0)       0
col_nos{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,col_nos_values_width=>24}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
multiples_memory{no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
memX{element_width=>32,memory_height=>100000,address_width=>18}
                    [RTL]:       1        2(       1,       1)      275(    275,     0)       0
     parameters_mem [RTL]:       1        0(       0,       0)        0(      0,     0)       0
P_Emap_8{no_of_elements_on_col_nos=>20,no_of_elements_in_output=>8,element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18,col_nos_values_width=>24,multiples_memory_value_width=>32}
                    [RTL]:       4    66788(    8272,   58516)    11740(  11740,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      14   280159(   72861,  207298)    41793(  40001,  1792)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 280159	(LUT1s: 2351,  LUT2s: 45400,  LUT3s: 101531,     LUT4s: 130877)
Total number of registers:     41793	(FFs: 40001, LTs: 1792)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	1509951552


MODULE: M_RTLSIM_INCR_32(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:      12       12(       0,      12)        0(      0,     0)       0
           MED_LUT4 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      43       43(       0,      43)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 43	(LUT1s: 0,  LUT2s: 11,  LUT3s: 12,     LUT4s: 20)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: rtlc_tb__INTERNAL__ENC__MOD(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: rtlc_tb_GLOBAL_SIGNAL(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_GLOB_CONN(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:     104      104(       0,     104)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:     169        0(       0,       0)      169(    169,     0)       0
           MED_LUT1 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:      34        0(       0,       0)       34(     34,     0)       0
M_RTLSIM_ADD_CLA_64 [RTL]:       1      281(     281,       0)        0(      0,     0)       0
M_RTLSIM_TIMER_PRIM [RTL]:       1      376(     376,       0)       65(     65,     0)       0
M_RTLSIM_tb_transactor_wrapper
                    [RTL]:       1     6867(    6868,       0)     3770(   3770,     0)       0
     M_RTLSIM_AND_2 [RTL]:      13       13(      13,       0)        0(      0,     0)       0
            MED_FDE [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT3 [RTL]:     193      193(       0,     193)        0(      0,     0)       0
  TBX_BreakLongPath [RTL]:       2        0(       0,       0)        0(      0,     0)       0
      M_RTLSIM_OR_2 [RTL]:       4        4(       4,       0)        0(      0,     0)       0
     M_RTLSIM_AND_3 [RTL]:       2        2(       2,       0)        0(      0,     0)       0
      M_RTLSIM_OR_3 [RTL]:       2        2(       2,       0)        0(      0,     0)       0
             MED_FD [RTL]:       2        0(       0,       0)        2(      2,     0)       0
    velclockgen_top [RTL]:       1      737(     308,     429)      309(    309,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     546     8595(    7854,     742)     4350(   4350,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 8595	(LUT1s: 349,  LUT2s: 2531,  LUT3s: 3330,     LUT4s: 2385)
Total number of registers:     4350	(FFs: 4350, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_NnblkFilter_wrapper(type: USER/XRTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: MctCore(type: USER/XRTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
      MED_PULLDOWN [XRTL]:       5        0(       0,       5)        0(      0,     0)       0
          MED_LUT2 [XRTL]:       1        1(       0,       1)        0(      0,     0)       0
          MED_LUT3 [XRTL]:       1        1(       0,       1)        0(      0,     0)       0
          MED_LUT4 [XRTL]:      42       42(       0,      42)        0(      0,     0)       0
         uclockgen [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
    interconnector [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
MctSwControl{ClockNum=>0}
                   [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
     MctGlobalAssignBlock
                   [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
 tipClockControl00 [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
    StorageControl [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
  ChannelController [RTL]:       1      792(     768,      24)     1542(   1542,     0)       0
 ChannelController [XRTL]:       1     5842(    2589,    3258)     1954(   1954,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      56     6678(    3357,    3331)     3496(   3496,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6678	(LUT1s: 629,  LUT2s: 1797,  LUT3s: 1776,     LUT4s: 2476)
Total number of registers:     3496	(FFs: 3496, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	1179648


MODULE: BHV_OVL_FIN_GLOBAL_MOD(type: USER/XRTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: main_alu{element_width=>32,memory_height=>100000,address_width=>18,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
rKold_prev{element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18}
                    [RTL]:       1        0(       0,       0)      274(    274,     0)       0
Alu{element_width=>32,memory_height=>100000,no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,no_of_units=>8,no_of_elements_in_p_emap_output=>8,col_nos_values_width=>24,multiples_memory_value_width=>32}
                    [RTL]:       1   189089(   63463,  125626)    28282(  26490,  1792)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       2   189089(   63463,  125626)    28556(  26764,  1792)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 189089	(LUT1s: 1413,  LUT2s: 32284,  LUT3s: 78385,     LUT4s: 77007)
Total number of registers:     28556	(FFs: 26764, LTs: 1792)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	67110912


MODULE: control_unit{no_of_units=>8,address_width=>18,A_address_width=>19,element_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     M_RTLSIM_EQ_32 [RTL]:       1       21(      21,       0)        0(      0,     0)       0
 M_RTLSIM_LT_UNS_29 [RTL]:       5      140(     140,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_18 [RTL]:       6      144(     144,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       2       86(      86,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_19 [RTL]:       1       26(      26,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_11 [RTL]:       1       15(      15,       0)        0(      0,     0)       0
            MED_FDE [RTL]:     131        0(       0,       0)      131(    131,     0)       0
     MED_FDPC_INIT0 [RTL]:     142        0(       0,       0)      142(    142,     0)       0
     MED_FDPC_INIT1 [RTL]:       2        0(       0,       0)        2(      2,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:      64       64(       0,      64)        0(      0,     0)       0
           MED_LUT3 [RTL]:     153      153(       0,     153)        0(      0,     0)       0
           MED_LUT4 [RTL]:      86       86(       0,      86)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     596      737(     432,     305)      275(    275,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 737	(LUT1s: 2,  LUT2s: 134,  LUT3s: 359,     LUT4s: 242)
Total number of registers:     275	(FFs: 275, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: memP_v2{element_width=>32,memory_height=>100000,address_width=>18}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc3_17_256_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
             MED_FD [RTL]:     274        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     276        0(       0,       0)      275(    275,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     275	(FFs: 275, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: memR{element_width=>32,memory_height=>100000,address_width=>18}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc4_17_256_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
             MED_FD [RTL]:     274        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     276        0(       0,       0)      275(    275,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     275	(FFs: 275, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: memA{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,element_width=>32,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_LT_UNS_32 [RTL]:       4      124(     124,       0)        0(      0,     0)       0
     M_RTLSIM_XOR_2 [RTL]:      92       92(      92,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       4      172(     172,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_24 [RTL]:       6      192(     192,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_22 [RTL]:       1       30(      30,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_21 [RTL]:       2       56(      56,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_20 [RTL]:       1       27(      27,       0)        0(      0,     0)       0
VMW_PARAM_MEM_rtlc5_18_2560_5_0_1_0
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:      12        0(       0,       0)       12(     12,     0)       0
     MED_FDPC_INIT0 [RTL]:     128        0(       0,       0)      128(    128,     0)       0
             MED_FD [RTL]:     256        0(       0,       0)      256(    256,     0)       0
           MED_LUT1 [RTL]:      88       88(       0,      88)        0(      0,     0)       0
           MED_LUT2 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT3 [RTL]:    3873     3873(       0,    3873)        0(      0,     0)       0
           MED_LUT4 [RTL]:   18870    18870(       0,   18870)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :   23357    23543(     693,   22850)      396(    396,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 23543	(LUT1s: 88,  LUT2s: 233,  LUT3s: 4118,     LUT4s: 19104)
Total number of registers:     396	(FFs: 396, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	671088640
Total number of memory bits(cumulative):	671088640


MODULE: col_nos{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,col_nos_values_width=>24}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc6_18_1920_5_0_1_0
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	503316480
Total number of memory bits(cumulative):	503316480


MODULE: multiples_memory{no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc7_18_128_5_0_1_0
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: memX{element_width=>32,memory_height=>100000,address_width=>18}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
      M_RTLSIM_OR_2 [RTL]:       1        1(       1,       0)        0(      0,     0)       0
VMW_PARAM_MEM_rtlc8_17_256_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
             MED_FD [RTL]:     274        0(       0,       0)      274(    274,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     278        2(       1,       1)      275(    275,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 2	(LUT1s: 0,  LUT2s: 1,  LUT3s: 1,     LUT4s: 0)
Total number of registers:     275	(FFs: 275, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: parameters_mem(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc10_1_32_5_0_2_0
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	64
Total number of memory bits(cumulative):	64


MODULE: P_Emap_8{no_of_elements_on_col_nos=>20,no_of_elements_in_output=>8,element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18,col_nos_values_width=>24,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_LT_UNS_32 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
     M_RTLSIM_XOR_2 [RTL]:     217      217(     217,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_26 [RTL]:       2       70(      70,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_25 [RTL]:       1       34(      34,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_29 [RTL]:       4      156(     156,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_28 [RTL]:       2       76(      76,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_24 [RTL]:       1       32(      32,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_27 [RTL]:       1       36(      36,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_20 [RTL]:       8      216(     216,       0)        0(      0,     0)       0
    M_RTLSIM_INCR_3 [RTL]:       8       32(      32,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_24 [RTL]:       8      256(     256,       0)        0(      0,     0)       0
VMW_PARAM_MEM_rtlc2_17_256_5_0_8_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
             MED_FD [RTL]:     275        0(       0,       0)      275(    275,     0)       0
            MED_FDE [RTL]:    2624        0(       0,       0)     2624(   2624,     0)       0
     MED_FDPC_INIT1 [RTL]:       3        0(       0,       0)        3(      3,     0)       0
     MED_FDPC_INIT0 [RTL]:      33        0(       0,       0)       33(     33,     0)       0
           MED_LUT4 [RTL]:    7734     7734(       0,    7734)        0(      0,     0)       0
           MED_LUT3 [RTL]:    4119     4119(       0,    4119)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_28 [RTL]:       4      452(     452,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_27 [RTL]:       2      216(     216,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_25 [RTL]:       1       98(      98,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_26 [RTL]:       1      103(     103,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:     212      212(       0,     212)        0(      0,     0)       0
           MED_LUT2 [RTL]:    2564     2564(       0,    2564)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :   17827    16697(    2068,   14629)     2935(   2935,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16697	(LUT1s: 212,  LUT2s: 3187,  LUT3s: 4667,     LUT4s: 8631)
Total number of registers:     2935	(FFs: 2935, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: rKold_prev{element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc1_17_256_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
             MED_FD [RTL]:     274        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     275        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     274	(FFs: 274, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: Alu{element_width=>32,memory_height=>100000,no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,no_of_units=>8,no_of_elements_in_p_emap_output=>8,col_nos_values_width=>24,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
vectorXvector_with_control{element_width=>32,no_of_units=>8}
                    [RTL]:       2    32240(   10720,   21520)     5788(   5276,   512)       0
matrix_by_vector_v3_with_control{element_width=>32,no_of_row_by_vector_modules=>4,NI=>8,multiples_memory_value_width=>32}
                    [RTL]:       1    67126(   23746,   43380)    10359(   9335,  1024)       0
AP_total{element_width=>32,no_of_units=>8,memory_height=>100000}
                    [RTL]:       1        0(       0,       0)      274(    274,     0)       0
vectorXvector_mXv_with_control{element_width=>32,no_of_units=>8}
                    [RTL]:       1    16123(    5360,   10763)     2895(   2639,   256)       0
           division [RTL]:       2     3278(    2900,     378)      196(    196,     0)       0
vXc_mul3_add{element_width=>32,no_of_units=>8}
                    [RTL]:       2    46652(   13672,   32980)     5898(   5898,     0)       0
vXc_mul3_sub{element_width=>32,no_of_units=>8}
                    [RTL]:       1    23362(    6874,   16488)     2694(   2694,     0)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       2       62(      62,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       3      129(     129,       0)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:       4        0(       0,       0)        4(      4,     0)       0
     MED_FDPC_INIT0 [RTL]:     101        0(       0,       0)      101(    101,     0)       0
            MED_FDE [RTL]:      72        0(       0,       0)       72(     72,     0)       0
             MED_FD [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT1 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT3 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
           MED_LUT4 [RTL]:      92       92(       0,      92)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     310   189089(   63463,  125626)    28282(  26490,  1792)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 189089	(LUT1s: 1413,  LUT2s: 32284,  LUT3s: 78385,     LUT4s: 77007)
Total number of registers:     28282	(FFs: 26490, LTs: 1792)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	33556480


MODULE: vectorXvector_with_control{element_width=>32,no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
eight_Dot_Product_Multiply_with_control{element_width=>32,no_of_units=>8}
                    [RTL]:       1    15970(    5248,   10722)     2348(   2092,   256)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_28 [RTL]:       1       38(      38,       0)        0(      0,     0)       0
            MED_FDE [RTL]:     512        0(       0,       0)      512(    512,     0)       0
     MED_FDPC_INIT0 [RTL]:      33        0(       0,       0)       33(     33,     0)       0
     MED_FDPC_INIT1 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     588    16120(    5360,   10760)     2894(   2638,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16120	(LUT1s: 119,  LUT2s: 2670,  LUT3s: 6933,     LUT4s: 6398)
Total number of registers:     2894	(FFs: 2638, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: matrix_by_vector_v3_with_control{element_width=>32,no_of_row_by_vector_modules=>4,NI=>8,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
decoder_with_control{no_of_row_by_vector_modules=>4}
                    [RTL]:       1        3(       1,       2)      258(    258,     0)       0
row_by_vector_with_control{NI=>8,element_width=>32,multiples_memory_value_width=>32}
                    [RTL]:       4    66896(   23628,   43268)    10020(   8996,  1024)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       2       86(      86,       0)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:       2        0(       0,       0)        2(      2,     0)       0
     MED_FDPC_INIT0 [RTL]:      75        0(       0,       0)       75(     75,     0)       0
            MED_FDE [RTL]:       4        0(       0,       0)        4(      4,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT3 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT4 [RTL]:      96       96(       0,      96)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     199    67126(   23746,   43380)    10359(   9335,  1024)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 67126	(LUT1s: 477,  LUT2s: 10863,  LUT3s: 28185,     LUT4s: 27601)
Total number of registers:     10359	(FFs: 9335, LTs: 1024)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	2048


MODULE: AP_total{element_width=>32,no_of_units=>8,memory_height=>100000}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
VMW_PARAM_MEM_rtlc0_17_256_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
             MED_FD [RTL]:     274        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     275        0(       0,       0)      274(    274,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     274	(FFs: 274, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	33554432
Total number of memory bits(cumulative):	33554432


MODULE: vectorXvector_mXv_with_control{element_width=>32,no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
eight_Dot_Product_Multiply_with_control{element_width=>32,no_of_units=>8}
                    [RTL]:       1    15970(    5248,   10722)     2348(   2092,   256)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_28 [RTL]:       1       38(      38,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:      34        0(       0,       0)       34(     34,     0)       0
            MED_FDE [RTL]:     512        0(       0,       0)      512(    512,     0)       0
     MED_FDPC_INIT1 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      37       37(       0,      37)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     592    16123(    5360,   10763)     2895(   2639,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16123	(LUT1s: 120,  LUT2s: 2670,  LUT3s: 6933,     LUT4s: 6400)
Total number of registers:     2895	(FFs: 2639, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: division(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
             FP_div [RTL]:       1     1636(    1449,     187)       96(     96,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:       1        1(       1,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       2        0(       0,       0)        2(      2,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       6     1639(    1450,     189)       98(     98,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1639	(LUT1s: 67,  LUT2s: 61,  LUT3s: 100,     LUT4s: 1411)
Total number of registers:     98	(FFs: 98, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: vXc_mul3_add{element_width=>32,no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
   vXc_add_8_delay{NI=>8}
                    [RTL]:       1    22879(    6571,   16308)     2297(   2297,     0)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       3       93(      93,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       4      172(     172,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:     136        0(       0,       0)      136(    136,     0)       0
            MED_FDE [RTL]:     513        0(       0,       0)      513(    513,     0)       0
     MED_FDPC_INIT1 [RTL]:       3        0(       0,       0)        3(      3,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:      38       38(       0,      38)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:     135      135(       0,     135)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     842    23326(    6836,   16490)     2949(   2949,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 23326	(LUT1s: 146,  LUT2s: 4413,  LUT3s: 9695,     LUT4s: 9072)
Total number of registers:     2949	(FFs: 2949, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: vXc_mul3_sub{element_width=>32,no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
   vXc_add_8{NI=>8} [RTL]:       1    22879(    6571,   16308)     2041(   2041,     0)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       3       93(      93,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       4      172(     172,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_28 [RTL]:       1       38(      38,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:     137        0(       0,       0)      137(    137,     0)       0
            MED_FDE [RTL]:     513        0(       0,       0)      513(    513,     0)       0
     MED_FDPC_INIT1 [RTL]:       3        0(       0,       0)        3(      3,     0)       0
           MED_LUT2 [RTL]:      36       36(       0,      36)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT4 [RTL]:     135      135(       0,     135)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     842    23362(    6874,   16488)     2694(   2694,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 23362	(LUT1s: 145,  LUT2s: 4422,  LUT3s: 9705,     LUT4s: 9090)
Total number of registers:     2694	(FFs: 2694, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_UNS_32(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:      30       30(       0,      30)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      31       31(       0,      31)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 31	(LUT1s: 0,  LUT2s: 0,  LUT3s: 30,     LUT4s: 1)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: eight_Dot_Product_Multiply_with_control{element_width=>32,no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
N_to_2N_demux{no_of_units=>8}
                    [RTL]:       1        1(       0,       1)      256(      0,   256)       0
Eight_Organizer_with_control_row{no_of_units=>8}
                    [RTL]:       1     7397(    2936,    4461)      853(    853,     0)       0
           multiply [RTL]:       4     7752(    1828,    5924)      620(    620,     0)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       2       62(      62,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:     256      256(     256,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       2       86(      86,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_29 [RTL]:       1       39(      39,       0)        0(      0,     0)       0
     M_RTLSIM_EQ_32 [RTL]:       1       21(      21,       0)        0(      0,     0)       0
     M_RTLSIM_EQ_29 [RTL]:       1       20(      20,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:      70        0(       0,       0)       70(     70,     0)       0
             MED_FD [RTL]:       1        0(       0,       0)        1(      1,     0)       0
            MED_FDE [RTL]:     546        0(       0,       0)      546(    546,     0)       0
     MED_FDPC_INIT1 [RTL]:       2        0(       0,       0)        2(      2,     0)       0
           MED_LUT1 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:     260      260(       0,     260)        0(      0,     0)       0
           MED_LUT4 [RTL]:      69       69(       0,      69)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1224    15970(    5248,   10722)     2348(   2092,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 15970	(LUT1s: 118,  LUT2s: 2647,  LUT3s: 6881,     LUT4s: 6324)
Total number of registers:     2348	(FFs: 2092, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_28(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT4 [RTL]:      18       18(       0,      18)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      38       38(       0,      38)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 38	(LUT1s: 0,  LUT2s: 11,  LUT3s: 9,     LUT4s: 18)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: N_to_2N_demux{no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
            MED_LDN [RTL]:     256        0(       0,       0)      256(      0,   256)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     257        1(       0,       1)      256(      0,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 1,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     256	(FFs: 0, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: Eight_Organizer_with_control_row{no_of_units=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
        TwoxOne_mux [RTL]:       1       32(      32,       0)        0(      0,     0)       0
EightxEight_Adder_with_start
                    [RTL]:       1     6386(    2513,    3873)      688(    688,     0)       0
adder_subtractor_with_control_with_start
                    [RTL]:       1      975(     391,     584)      130(    130,     0)       0
     MED_FDPC_INIT1 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
            MED_FDE [RTL]:       1        0(       0,       0)        1(      1,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
             MED_FD [RTL]:      32        0(       0,       0)       32(     32,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      42     7397(    2936,    4461)      853(    853,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 7397	(LUT1s: 80,  LUT2s: 932,  LUT3s: 2937,     LUT4s: 3448)
Total number of registers:     853	(FFs: 853, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: multiply(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
   InputIEEE_8_23_to_8_23
                    [RTL]:       2       96(       0,      96)        0(      0,     0)       0
FPMultiplier_8_23_8_23_8_23_uid2
                    [RTL]:       1     1802(     457,    1345)      155(    155,     0)       0
  OutputIEEE_8_23_to_8_23
                    [RTL]:       1       39(       0,      39)        0(      0,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       5     1938(     457,    1481)      155(    155,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1938	(LUT1s: 8,  LUT2s: 420,  LUT3s: 833,     LUT4s: 677)
Total number of registers:     155	(FFs: 155, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_MUXN_2_1(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_29(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
           MED_LUT3 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT4 [RTL]:      18       18(       0,      18)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      39       39(       0,      39)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 39	(LUT1s: 0,  LUT2s: 10,  LUT3s: 11,     LUT4s: 18)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_32(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      21       21(       0,      21)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      21       21(       0,      21)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 21	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 21)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_29(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      18       18(       0,      18)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      20       20(       0,      20)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 20	(LUT1s: 0,  LUT2s: 1,  LUT3s: 1,     LUT4s: 18)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: TwoxOne_mux(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  M_RTLSIM_MUXN_2_1 [RTL]:      32       32(      32,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      32       32(      32,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 32	(LUT1s: 0,  LUT2s: 0,  LUT3s: 32,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: EightxEight_Adder_with_start(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
adder_subtractor_with_start
                    [RTL]:       7     6377(    2513,    3864)      679(    679,     0)       0
     MED_FDPC_INIT0 [RTL]:       8        0(       0,       0)        8(      8,     0)       0
             MED_FD [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      25     6386(    2513,    3873)      688(    688,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6386	(LUT1s: 70,  LUT2s: 815,  LUT3s: 2513,     LUT4s: 2988)
Total number of registers:     688	(FFs: 688, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: adder_subtractor_with_control_with_start(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
              fpadd [RTL]:       1      825(     359,     466)       96(     96,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:      32       32(      32,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:      34        0(       0,       0)       34(     34,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:     110      110(       0,     110)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     185      975(     391,     584)      130(    130,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 975	(LUT1s: 10,  LUT2s: 116,  LUT3s: 391,     LUT4s: 458)
Total number of registers:     130	(FFs: 130, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: adder_subtractor_with_start(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
              fpadd [RTL]:       1      825(     359,     466)       96(     96,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:      78       78(       0,      78)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      88      911(     359,     552)       97(     97,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 911	(LUT1s: 10,  LUT2s: 116,  LUT3s: 359,     LUT4s: 426)
Total number of registers:     97	(FFs: 97, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: fpadd(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
            fpalign [RTL]:       1      323(      71,     252)        0(      0,     0)       0
            mantadd [RTL]:       1       87(      75,      12)        0(      0,     0)       0
           normlize [RTL]:       1      215(     144,      71)        0(      0,     0)       0
            rounder [RTL]:       1       69(      66,       3)        0(      0,     0)       0
            special [RTL]:       1       35(       0,      35)        0(      0,     0)       0
             final1 [RTL]:       1       96(       3,      93)        0(      0,     0)       0
            MED_FDE [RTL]:      96        0(       0,       0)       96(     96,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     102      825(     359,     466)       96(     96,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 825	(LUT1s: 10,  LUT2s: 114,  LUT3s: 353,     LUT4s: 348)
Total number of registers:     96	(FFs: 96, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: fpalign(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_LT_UNS_31 [RTL]:       1       55(      55,       0)        0(      0,     0)       0
 M_RTLSIM_ADD_UNS_8 [RTL]:       1       16(      16,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT3 [RTL]:      61       61(       0,      61)        0(      0,     0)       0
           MED_LUT4 [RTL]:     170      170(       0,     170)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     254      323(      71,     252)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 323	(LUT1s: 2,  LUT2s: 28,  LUT3s: 86,     LUT4s: 207)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: mantadd(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     M_RTLSIM_XOR_2 [RTL]:      25       25(      25,       0)        0(      0,     0)       0
M_RTLSIM_ADD_UNS_25 [RTL]:       1       50(      50,       0)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      38       87(      75,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 87	(LUT1s: 0,  LUT2s: 25,  LUT3s: 56,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: normlize(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     M_RTLSIM_LSHIFT_26_5
                    [RTL]:       1      130(     130,       0)        0(      0,     0)       0
    M_RTLSIM_DECR_3 [RTL]:       1        4(       4,       0)        0(      0,     0)       0
 M_RTLSIM_ADD_UNS_5 [RTL]:       1       10(      10,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT4 [RTL]:      42       42(       0,      42)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      74      215(     144,      71)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 215	(LUT1s: 7,  LUT2s: 43,  LUT3s: 121,     LUT4s: 44)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: rounder(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  M_RTLSIM_MUXN_2_1 [RTL]:      23       23(      23,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_23 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
    M_RTLSIM_INCR_6 [RTL]:       1        8(       8,       0)        0(      0,     0)       0
 M_RTLSIM_ADD_UNS_2 [RTL]:       1        4(       4,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      29       69(      66,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 69	(LUT1s: 1,  LUT2s: 10,  LUT3s: 39,     LUT4s: 19)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: special(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
           MED_LUT4 [RTL]:      21       21(       0,      21)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 35	(LUT1s: 0,  LUT2s: 4,  LUT3s: 10,     LUT4s: 21)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: final1(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
    M_RTLSIM_DECR_2 [RTL]:       1        3(       3,       0)        0(      0,     0)       0
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT3 [RTL]:      39       39(       0,      39)        0(      0,     0)       0
           MED_LUT4 [RTL]:      51       51(       0,      51)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      94       96(       3,      93)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 96	(LUT1s: 0,  LUT2s: 4,  LUT3s: 41,     LUT4s: 51)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_UNS_31(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      37       37(       0,      37)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT2 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      55       55(       0,      55)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 55	(LUT1s: 0,  LUT2s: 9,  LUT3s: 9,     LUT4s: 37)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_8(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16	(LUT1s: 0,  LUT2s: 0,  LUT3s: 16,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_XOR_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_25(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      50       50(       0,      50)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      50       50(       0,      50)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 50	(LUT1s: 0,  LUT2s: 0,  LUT3s: 50,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LSHIFT_26_5(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      31       31(       0,      31)        0(      0,     0)       0
           MED_LUT3 [RTL]:      99       99(       0,      99)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     130      130(       0,     130)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 130	(LUT1s: 0,  LUT2s: 31,  LUT3s: 99,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 4	(LUT1s: 0,  LUT2s: 1,  LUT3s: 1,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_5(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 10	(LUT1s: 0,  LUT2s: 0,  LUT3s: 10,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_23(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT4 [RTL]:      14       14(       0,      14)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      31       31(       0,      31)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 31	(LUT1s: 0,  LUT2s: 8,  LUT3s: 9,     LUT4s: 14)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_6(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       8        8(       0,       8)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 8	(LUT1s: 0,  LUT2s: 2,  LUT3s: 2,     LUT4s: 4)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 4	(LUT1s: 0,  LUT2s: 0,  LUT3s: 4,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 1,  LUT3s: 2,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: InputIEEE_8_23_to_8_23(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT3 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT4 [RTL]:      33       33(       0,      33)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      48       48(       0,      48)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 48	(LUT1s: 2,  LUT2s: 6,  LUT3s: 7,     LUT4s: 33)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: FPMultiplier_8_23_8_23_8_23_uid2(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
IntMultiplier_UsingDSP_24_24_48_unsigned_uid4
                    [RTL]:       1     1617(     348,    1269)       72(     72,     0)       0
   IntAdder_33_f300_uid23
                    [RTL]:       1       66(      66,       0)       67(     67,     0)       0
   M_RTLSIM_INCR_10 [RTL]:       1       14(      14,       0)        0(      0,     0)       0
 M_RTLSIM_ADD_UNS_8 [RTL]:       1       16(      16,       0)        0(      0,     0)       0
    M_RTLSIM_DECR_2 [RTL]:       1        3(       3,       0)        0(      0,     0)       0
    M_RTLSIM_INCR_7 [RTL]:       1       10(      10,       0)        0(      0,     0)       0
             MED_FD [RTL]:      16        0(       0,       0)       16(     16,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT3 [RTL]:      47       47(       0,      47)        0(      0,     0)       0
           MED_LUT4 [RTL]:      22       22(       0,      22)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      98     1802(     457,    1345)      155(    155,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1802	(LUT1s: 2,  LUT2s: 406,  LUT3s: 808,     LUT4s: 586)
Total number of registers:     155	(FFs: 155, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: OutputIEEE_8_23_to_8_23(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT4 [RTL]:      25       25(       0,      25)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      39       39(       0,      39)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 39	(LUT1s: 1,  LUT2s: 2,  LUT3s: 11,     LUT4s: 25)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: IntMultiplier_UsingDSP_24_24_48_unsigned_uid4(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
   IntAdder_42_f300_uid15
                    [RTL]:       1       84(      84,       0)        0(      0,     0)       0
             MED_FD [RTL]:      72        0(       0,       0)       72(     72,     0)       0
           MED_LUT4 [RTL]:     410      410(       0,     410)        0(      0,     0)       0
           MED_LUT3 [RTL]:     510      510(       0,     510)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_39 [RTL]:       1      149(     149,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_29 [RTL]:       1      115(     115,       0)        0(      0,     0)       0
           MED_LUT2 [RTL]:     349      349(       0,     349)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1344     1617(     348,    1269)       72(     72,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1617	(LUT1s: 0,  LUT2s: 391,  LUT3s: 672,     LUT4s: 554)
Total number of registers:     72	(FFs: 72, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: IntAdder_33_f300_uid23(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_ADD_UNS_33 [RTL]:       1       66(      66,       0)        0(      0,     0)       0
             MED_FD [RTL]:      67        0(       0,       0)       67(     67,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      68       66(      66,       0)       67(     67,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 66	(LUT1s: 0,  LUT2s: 0,  LUT3s: 66,     LUT4s: 0)
Total number of registers:     67	(FFs: 67, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_10(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT3 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      14       14(       0,      14)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 14	(LUT1s: 0,  LUT2s: 5,  LUT3s: 3,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_7(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 10	(LUT1s: 0,  LUT2s: 4,  LUT3s: 2,     LUT4s: 4)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: IntAdder_42_f300_uid15(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_ADD_UNS_42 [RTL]:       1       84(      84,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1       84(      84,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 84	(LUT1s: 0,  LUT2s: 0,  LUT3s: 84,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_39(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      46       46(       0,      46)        0(      0,     0)       0
           MED_LUT2 [RTL]:      23       23(       0,      23)        0(      0,     0)       0
           MED_LUT4 [RTL]:      80       80(       0,      80)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     149      149(       0,     149)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 149	(LUT1s: 0,  LUT2s: 23,  LUT3s: 46,     LUT4s: 80)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_29(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT2 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT4 [RTL]:      64       64(       0,      64)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     115      115(       0,     115)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 115	(LUT1s: 0,  LUT2s: 19,  LUT3s: 32,     LUT4s: 64)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_42(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      84       84(       0,      84)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      84       84(       0,      84)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 84	(LUT1s: 0,  LUT2s: 0,  LUT3s: 84,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_UNS_33(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      66       66(       0,      66)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      66       66(       0,      66)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 66	(LUT1s: 0,  LUT2s: 0,  LUT3s: 66,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: decoder_with_control{no_of_row_by_vector_modules=>4}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     M_RTLSIM_XOR_2 [RTL]:       1        1(       1,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
     MED_FDPC_INIT1 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
            MED_FDE [RTL]:     256        0(       0,       0)      256(    256,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     261        3(       1,       2)      258(    258,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 3,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     258	(FFs: 258, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: row_by_vector_with_control{NI=>8,element_width=>32,multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
eight_Dot_Product_Multiply_with_control_row{multiples_memory_value_width=>32}
                    [RTL]:       1    16721(    5906,   10815)     2500(   2244,   256)       0
      M_RTLSIM_OR_2 [RTL]:       1        1(       1,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:       4        0(       0,       0)        4(      4,     0)       0
             MED_FD [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       9    16724(    5907,   10817)     2505(   2249,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16724	(LUT1s: 119,  LUT2s: 2708,  LUT3s: 7031,     LUT4s: 6866)
Total number of registers:     2505	(FFs: 2249, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	512


MODULE: eight_Dot_Product_Multiply_with_control_row{multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
N_to_2N_demux{no_of_units=>8}
                    [RTL]:       1        1(       0,       1)      256(      0,   256)       0
Eight_Organizer_with_control_row{no_of_units=>8}
                    [RTL]:       1     7397(    2936,    4461)      853(    853,     0)       0
multiples_fifo{multiples_memory_value_width=>32}
                    [RTL]:       1       29(      19,      10)       37(     37,     0)       0
           multiply [RTL]:       4     7752(    1828,    5924)      620(    620,     0)       0
 M_RTLSIM_LT_UNS_32 [RTL]:       4      124(     124,       0)        0(      0,     0)       0
M_RTLSIM_UNS_REM_STATIC_5_10_4_4
                    [RTL]:       2        6(       6,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:     297      297(     297,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       4      172(     172,       0)        0(      0,     0)       0
   M_RTLSIM_DECR_32 [RTL]:       2       86(      86,       0)        0(      0,     0)       0
    M_RTLSIM_INCR_4 [RTL]:       2       12(      12,       0)        0(      0,     0)       0
    M_RTLSIM_EQ_256 [RTL]:       2      342(     342,       0)        0(      0,     0)       0
     M_RTLSIM_EQ_32 [RTL]:       4       84(      84,       0)        0(      0,     0)       0
             MED_FD [RTL]:       4        0(       0,       0)        4(      4,     0)       0
     MED_FDPC_INIT0 [RTL]:     177        0(       0,       0)      177(    177,     0)       0
     MED_FDPC_INIT1 [RTL]:       8        0(       0,       0)        8(      8,     0)       0
            MED_FDE [RTL]:     545        0(       0,       0)      545(    545,     0)       0
           MED_LUT1 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT2 [RTL]:      13       13(       0,      13)        0(      0,     0)       0
           MED_LUT3 [RTL]:     263      263(       0,     263)        0(      0,     0)       0
           MED_LUT4 [RTL]:     139      139(       0,     139)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1477    16721(    5906,   10815)     2500(   2244,   256)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 16721	(LUT1s: 119,  LUT2s: 2706,  LUT3s: 7030,     LUT4s: 6866)
Total number of registers:     2500	(FFs: 2244, LTs: 256)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	512


MODULE: M_RTLSIM_OR_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: multiples_fifo{multiples_memory_value_width=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_UNS_REM_STATIC_6_10_4_4
                    [RTL]:       1        6(       6,       0)        0(      0,     0)       0
    M_RTLSIM_DECR_4 [RTL]:       1        6(       6,       0)        0(      0,     0)       0
    M_RTLSIM_DECR_5 [RTL]:       1        7(       7,       0)        0(      0,     0)       0
VMW_PARAM_MEM_rtlc9_4_32_5_0_1_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
             MED_FD [RTL]:      37        0(       0,       0)       37(     37,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      51       29(      19,      10)       37(     37,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 29	(LUT1s: 2,  LUT2s: 7,  LUT3s: 7,     LUT4s: 13)
Total number of registers:     37	(FFs: 37, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	512
Total number of memory bits(cumulative):	512


MODULE: M_RTLSIM_UNS_REM_STATIC_5_10_4_4(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4
                    [RTL]:       1        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 3)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_32(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:      12       12(       0,      12)        0(      0,     0)       0
           MED_LUT4 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      43       43(       0,      43)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 43	(LUT1s: 0,  LUT2s: 11,  LUT3s: 12,     LUT4s: 20)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_4(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6	(LUT1s: 0,  LUT2s: 3,  LUT3s: 1,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_256(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:     170      170(       0,     170)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     171      171(       0,     171)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 171	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 170)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_UNS_REM_STATIC_6_10_4_4(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4
                    [RTL]:       1        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 5)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_4(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6	(LUT1s: 0,  LUT2s: 3,  LUT3s: 1,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_5(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       7        7(       0,       7)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 7	(LUT1s: 0,  LUT2s: 2,  LUT3s: 3,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 5)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 3)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: FP_div(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
div_nr_wsticky{NBITS=>24,PBITS=>27}
                    [RTL]:       1     1440(    1377,      63)        0(      0,     0)       0
    M_RTLSIM_DECR_9 [RTL]:       1       12(      12,       0)        0(      0,     0)       0
   M_RTLSIM_INCR_23 [RTL]:       1       31(      31,       0)        0(      0,     0)       0
 M_RTLSIM_ADD_UNS_8 [RTL]:       1       16(      16,       0)        0(      0,     0)       0
    M_RTLSIM_INCR_2 [RTL]:       1        3(       3,       0)        0(      0,     0)       0
    M_RTLSIM_DECR_7 [RTL]:       1       10(      10,       0)        0(      0,     0)       0
            MED_FDE [RTL]:      96        0(       0,       0)       96(     96,     0)       0
           MED_LUT1 [RTL]:      13       13(       0,      13)        0(      0,     0)       0
           MED_LUT2 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
           MED_LUT3 [RTL]:      65       65(       0,      65)        0(      0,     0)       0
           MED_LUT4 [RTL]:      30       30(       0,      30)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     226     1636(    1449,     187)       96(     96,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1636	(LUT1s: 67,  LUT2s: 60,  LUT3s: 98,     LUT4s: 1411)
Total number of registers:     96	(FFs: 96, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: div_nr_wsticky{NBITS=>24,PBITS=>27}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     a_s{NBITS=>24} [RTL]:      27     1404(    1377,      27)        0(      0,     0)       0
           MED_LUT1 [RTL]:      27       27(       0,      27)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      63     1440(    1377,      63)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1440	(LUT1s: 54,  LUT2s: 28,  LUT3s: 1,     LUT4s: 1357)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_9(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT3 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      12       12(       0,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 12	(LUT1s: 0,  LUT2s: 3,  LUT3s: 3,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 1,  LUT3s: 2,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_7(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 10	(LUT1s: 0,  LUT2s: 4,  LUT3s: 2,     LUT4s: 4)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: a_s{NBITS=>24}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_ADD_SUB_25 [RTL]:       1       51(      51,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       2       52(      51,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 52	(LUT1s: 1,  LUT2s: 1,  LUT3s: 0,     LUT4s: 50)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_SUB_25(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      50       50(       0,      50)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      51       51(       0,      51)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 51	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 50)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: vXc_add_8_delay{NI=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           multiply [RTL]:       8    15504(    3656,   11848)     1240(   1240,     0)       0
              delay [RTL]:       8        0(       0,       0)      256(    256,     0)       0
   adder_subtractor [RTL]:       8     7288(    2872,    4416)      768(    768,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
             MED_FD [RTL]:      32        0(       0,       0)       32(     32,     0)       0
            MED_FDE [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     102    22879(    6571,   16308)     2297(   2297,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 22879	(LUT1s: 145,  LUT2s: 4331,  LUT3s: 9549,     LUT4s: 8854)
Total number of registers:     2297	(FFs: 2297, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: delay(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
            MED_FDE [RTL]:      32        0(       0,       0)       32(     32,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      32        0(       0,       0)       32(     32,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     32	(FFs: 32, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: adder_subtractor(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
              fpadd [RTL]:       1      825(     359,     466)       96(     96,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:      78       78(       0,      78)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      87      911(     359,     552)       96(     96,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 911	(LUT1s: 10,  LUT2s: 116,  LUT3s: 359,     LUT4s: 426)
Total number of registers:     96	(FFs: 96, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: vXc_add_8{NI=>8}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           multiply [RTL]:       8    15504(    3656,   11848)     1240(   1240,     0)       0
   adder_subtractor [RTL]:       8     7288(    2872,    4416)      768(    768,     0)       0
   M_RTLSIM_INCR_32 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
             MED_FD [RTL]:      32        0(       0,       0)       32(     32,     0)       0
            MED_FDE [RTL]:       1        0(       0,       0)        1(      1,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      94    22879(    6571,   16308)     2041(   2041,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 22879	(LUT1s: 145,  LUT2s: 4331,  LUT3s: 9549,     LUT4s: 8854)
Total number of registers:     2041	(FFs: 2041, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_UNS_29(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:      27       27(       0,      27)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      28       28(       0,      28)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 28	(LUT1s: 0,  LUT2s: 0,  LUT3s: 27,     LUT4s: 1)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_18(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:      12       12(       0,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      24       24(       0,      24)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 24	(LUT1s: 0,  LUT2s: 6,  LUT3s: 6,     LUT4s: 12)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_19(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT3 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT4 [RTL]:      12       12(       0,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      26       26(       0,      26)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 26	(LUT1s: 0,  LUT2s: 8,  LUT3s: 6,     LUT4s: 12)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_11(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      15       15(       0,      15)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 15	(LUT1s: 0,  LUT2s: 4,  LUT3s: 5,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_24(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      32       32(       0,      32)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 32	(LUT1s: 0,  LUT2s: 8,  LUT3s: 8,     LUT4s: 16)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_22(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT3 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT4 [RTL]:      14       14(       0,      14)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      30       30(       0,      30)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 30	(LUT1s: 0,  LUT2s: 9,  LUT3s: 7,     LUT4s: 14)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_21(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT3 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT4 [RTL]:      14       14(       0,      14)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      28       28(       0,      28)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 28	(LUT1s: 0,  LUT2s: 7,  LUT3s: 7,     LUT4s: 14)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_20(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:      12       12(       0,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      27       27(       0,      27)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 27	(LUT1s: 0,  LUT2s: 7,  LUT3s: 8,     LUT4s: 12)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_26(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT3 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
           MED_LUT4 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 35	(LUT1s: 0,  LUT2s: 9,  LUT3s: 10,     LUT4s: 16)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_25(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      34       34(       0,      34)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 34	(LUT1s: 0,  LUT2s: 10,  LUT3s: 8,     LUT4s: 16)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_28(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT4 [RTL]:      18       18(       0,      18)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      38       38(       0,      38)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 38	(LUT1s: 0,  LUT2s: 11,  LUT3s: 9,     LUT4s: 18)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_24(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      32       32(       0,      32)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 32	(LUT1s: 0,  LUT2s: 8,  LUT3s: 8,     LUT4s: 16)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_27(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT3 [RTL]:       9        9(       0,       9)        0(      0,     0)       0
           MED_LUT4 [RTL]:      18       18(       0,      18)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      36       36(       0,      36)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 36	(LUT1s: 0,  LUT2s: 9,  LUT3s: 9,     LUT4s: 18)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 4	(LUT1s: 0,  LUT2s: 1,  LUT3s: 1,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_28(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT4 [RTL]:      61       61(       0,      61)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     113      113(       0,     113)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 113	(LUT1s: 0,  LUT2s: 20,  LUT3s: 32,     LUT4s: 61)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_27(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT4 [RTL]:      55       55(       0,      55)        0(      0,     0)       0
           MED_LUT3 [RTL]:      33       33(       0,      33)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     108      108(       0,     108)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 108	(LUT1s: 0,  LUT2s: 20,  LUT3s: 33,     LUT4s: 55)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_25(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT4 [RTL]:      43       43(       0,      43)        0(      0,     0)       0
           MED_LUT3 [RTL]:      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      98       98(       0,      98)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 98	(LUT1s: 0,  LUT2s: 20,  LUT3s: 35,     LUT4s: 43)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_26(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT4 [RTL]:      49       49(       0,      49)        0(      0,     0)       0
           MED_LUT3 [RTL]:      34       34(       0,      34)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     103      103(       0,     103)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 103	(LUT1s: 0,  LUT2s: 20,  LUT3s: 34,     LUT4s: 49)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_ADD_CLA_64(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:     137      137(       0,     137)        0(      0,     0)       0
           MED_LUT3 [RTL]:      80       80(       0,      80)        0(      0,     0)       0
           MED_LUT2 [RTL]:      64       64(       0,      64)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     281      281(       0,     281)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 281	(LUT1s: 0,  LUT2s: 64,  LUT3s: 80,     LUT4s: 137)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_TIMER_PRIM(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      31       31(       0,      31)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_64 [RTL]:       1      281(     281,       0)        0(      0,     0)       0
           MED_LUT3 [RTL]:      64       64(       0,      64)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:      65        0(       0,       0)       65(     65,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     161      376(     281,      95)       65(     65,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 376	(LUT1s: 0,  LUT2s: 95,  LUT3s: 144,     LUT4s: 137)
Total number of registers:     65	(FFs: 65, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_tb_transactor_wrapper(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_transactor_And_4
                    [RTL]:       1        1(       1,       0)        0(      0,     0)       0
 M_RTLSIM_tb_transactor_0
                    [RTL]:       1     6544(    6545,       0)     3619(   3619,     0)       0
M_RTLSIM_TriggerTraceOff_Transactor
                    [RTL]:       1      314(     314,       0)       85(     85,     0)       0
    TBX_CLK_CONTROL [RTL]:       1        0(       0,       0)        0(      0,     0)       0
M_RTLSIM_Dummy_Clock_Report_Module
                    [RTL]:       1        2(       2,       0)       66(     66,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      11     6867(    6862,       6)     3770(   3770,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6867	(LUT1s: 107,  LUT2s: 2186,  LUT3s: 2537,     LUT4s: 2037)
Total number of registers:     3770	(FFs: 3770, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_AND_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: TBX_BreakLongPath(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_AND_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_OR_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: velclockgen_top(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  CG_Clock_Interconnector
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:     308      308(     308,       0)        0(      0,     0)       0
     MED_FDPC_INIT1 [RTL]:      15        0(       0,       0)       15(     15,     0)       0
     MED_FDPC_INIT0 [RTL]:     294        0(       0,       0)      294(    294,     0)       0
           MED_LUT1 [RTL]:     226      226(       0,     226)        0(      0,     0)       0
           MED_LUT2 [RTL]:      65       65(       0,      65)        0(      0,     0)       0
           MED_LUT3 [RTL]:      64       64(       0,      64)        0(      0,     0)       0
           MED_LUT4 [RTL]:      74       74(       0,      74)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1047      737(     308,     429)      309(    309,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 737	(LUT1s: 226,  LUT2s: 65,  LUT3s: 372,     LUT4s: 74)
Total number of registers:     309	(FFs: 309, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_transactor_And_4(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 1)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_tb_transactor_0(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  M_RTLSIM_tb_storecookie
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
    SceMiRunControl [RTL]:       1     2382(     368,    2015)     2573(   2573,     0)       0
  TBX_BreakLongPath [RTL]:       1        0(       0,       0)        0(      0,     0)       0
   VeloceGuiBreakSeqMacro
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
M_RTLSIM_BackupReplay_Transactor
                    [RTL]:       1     2133(    2133,       0)      474(    474,     0)       0
 M_RTLSIM_transactor_Or_1
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
M_RTLSIM_transactor_PosedgeEnable_1
                    [RTL]:       1        1(       1,       0)        0(      0,     0)       0
 reset_tbx_bhvc__modified
                    [RTL]:       1        4(       4,       0)        0(      0,     0)       0
SceMiMessageInPort{PortWidth=>32}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
SceMiMessageOutPort{PortWidth=>32}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
 M_RTLSIM_LT_CLA_64 [RTL]:       2      224(     224,       0)        0(      0,     0)       0
     M_RTLSIM_EQ_64 [RTL]:       1       43(      43,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:     326      326(     326,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_64
                    [RTL]:       5      715(     715,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_25
                    [RTL]:       1       52(      52,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_32
                    [RTL]:       1       59(      59,       0)        0(      0,     0)       0
     M_RTLSIM_DECR_CLA_30
                    [RTL]:       1       57(      57,       0)        0(      0,     0)       0
            MED_FDE [RTL]:     274        0(       0,       0)      274(    274,     0)       0
     MED_FDPC_INIT1 [RTL]:       1        0(       0,       0)        1(      1,     0)       0
             MED_FD [RTL]:     294        0(       0,       0)      294(    294,     0)       0
     MED_FDPC_INIT0 [RTL]:       3        0(       0,       0)        3(      3,     0)       0
           MED_LUT1 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT2 [RTL]:     425      425(       0,     425)        0(      0,     0)       0
           MED_LUT3 [RTL]:      21       21(       0,      21)        0(      0,     0)       0
           MED_LUT4 [RTL]:      99       99(       0,      99)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1467     6544(    3982,    2563)     3619(   3619,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6544	(LUT1s: 99,  LUT2s: 2113,  LUT3s: 2397,     LUT4s: 1935)
Total number of registers:     3619	(FFs: 3619, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_TriggerTraceOff_Transactor(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_LT_CLA_16 [RTL]:       2       56(      56,       0)        0(      0,     0)       0
 M_RTLSIM_LT_CLA_17 [RTL]:       1       32(      32,       0)        0(      0,     0)       0
   M_RTLSIM_MUX_3_3 [RTL]:       4       12(      12,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:      42       42(      42,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_16
                    [RTL]:       1       35(      35,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_11
                    [RTL]:       3       45(      45,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:      31        0(       0,       0)       31(     31,     0)       0
     MED_FDPC_INIT1 [RTL]:      10        0(       0,       0)       10(     10,     0)       0
            MED_FDE [RTL]:      41        0(       0,       0)       41(     41,     0)       0
             MED_FD [RTL]:       3        0(       0,       0)        3(      3,     0)       0
           MED_LUT1 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT2 [RTL]:      11       11(       0,      11)        0(      0,     0)       0
           MED_LUT3 [RTL]:      60       60(       0,      60)        0(      0,     0)       0
           MED_LUT4 [RTL]:      15       15(       0,      15)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     230      314(     222,      92)       85(     85,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 314	(LUT1s: 6,  LUT2s: 69,  LUT3s: 138,     LUT4s: 101)
Total number of registers:     85	(FFs: 85, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: TBX_CLK_CONTROL(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_Dummy_Clock_Report_Module(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     MED_FDPC_INIT0 [RTL]:      66        0(       0,       0)       66(     66,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      68        2(       0,       2)       66(     66,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 2	(LUT1s: 1,  LUT2s: 0,  LUT3s: 1,     LUT4s: 0)
Total number of registers:     66	(FFs: 66, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_tb_storecookie(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiRunControl(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
SceMiMessageInPort{PortWidth=>68}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
SceMiMessageOutPort{PortWidth=>480}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
       MED_PULLDOWN [RTL]:       1        0(       0,       1)        0(      0,     0)       0
   M_RTLSIM_MUX_3_3 [RTL]:       1        3(       3,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:      80       80(      80,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_64 [RTL]:       1      281(     281,       0)        0(      0,     0)       0
M_RTLSIM_INCR_CLA_3 [RTL]:       1        4(       4,       0)        0(      0,     0)       0
            MED_FDE [RTL]:    2108        0(       0,       0)     2108(   2108,     0)       0
     MED_FDPC_INIT0 [RTL]:      37        0(       0,       0)       37(     37,     0)       0
             MED_FD [RTL]:     424        0(       0,       0)      424(    424,     0)       0
     MED_FDPC_INIT1 [RTL]:       4        0(       0,       0)        4(      4,     0)       0
           MED_LUT1 [RTL]:      88       88(       0,      88)        0(      0,     0)       0
           MED_LUT2 [RTL]:     530      530(       0,     530)        0(      0,     0)       0
           MED_LUT3 [RTL]:    1153     1153(       0,    1153)        0(      0,     0)       0
           MED_LUT4 [RTL]:     243      243(       0,     243)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    4673     2382(     368,    2015)     2573(   2573,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 2382	(LUT1s: 88,  LUT2s: 597,  LUT3s: 1314,     LUT4s: 383)
Total number of registers:     2573	(FFs: 2573, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: VeloceGuiBreakSeqMacro(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_BackupReplay_Transactor(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
SceMiMessageInPort{PortWidth=>68}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
SceMiMessageOutPort{PortWidth=>480}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
  TBX_BreakLongPath [RTL]:       4        0(       0,       0)        0(      0,     0)       0
 M_RTLSIM_LT_CLA_64 [RTL]:       7      784(     784,       0)        0(      0,     0)       0
     M_RTLSIM_OR_64 [RTL]:       4       84(      84,       0)        0(      0,     0)       0
  M_RTLSIM_MUXN_2_1 [RTL]:     266      266(     266,       0)        0(      0,     0)       0
M_RTLSIM_ADD_CLA_64 [RTL]:       1      281(     281,       0)        0(      0,     0)       0
     MED_FDPC_INIT0 [RTL]:     267        0(       0,       0)      267(    267,     0)       0
            MED_FDE [RTL]:     139        0(       0,       0)      139(    139,     0)       0
     MED_FDPC_INIT1 [RTL]:      68        0(       0,       0)       68(     68,     0)       0
           MED_LUT1 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
           MED_LUT2 [RTL]:     401      401(       0,     401)        0(      0,     0)       0
           MED_LUT3 [RTL]:      23       23(       0,      23)        0(      0,     0)       0
           MED_LUT4 [RTL]:     288      288(       0,     288)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1476     2133(    1415,     718)      474(    474,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 2133	(LUT1s: 6,  LUT2s: 584,  LUT3s: 481,     LUT4s: 1062)
Total number of registers:     474	(FFs: 474, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_transactor_Or_1(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_transactor_PosedgeEnable_1(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 1	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: reset_tbx_bhvc__modified(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
   DSIMU_FDPC_INIT0 [RTL]:       3        0(       0,       0)        0(      0,     0)       0
           MED_LUT1 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       7        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 4	(LUT1s: 2,  LUT2s: 2,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiMessageInPort{PortWidth=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiMessageOutPort{PortWidth=>32}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_CLA_64(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      79       79(       0,      79)        0(      0,     0)       0
           MED_LUT3 [RTL]:      16       16(       0,      16)        0(      0,     0)       0
           MED_LUT2 [RTL]:      17       17(       0,      17)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     112      112(       0,     112)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 112	(LUT1s: 0,  LUT2s: 17,  LUT3s: 16,     LUT4s: 79)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_64(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      42       42(       0,      42)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      43       43(       0,      43)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 43	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 42)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_64(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      80       80(       0,      80)        0(      0,     0)       0
           MED_LUT3 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT4 [RTL]:      31       31(       0,      31)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     143      143(       0,     143)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 143	(LUT1s: 0,  LUT2s: 80,  LUT3s: 32,     LUT4s: 31)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_25(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      27       27(       0,      27)        0(      0,     0)       0
           MED_LUT3 [RTL]:      17       17(       0,      17)        0(      0,     0)       0
           MED_LUT4 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      52       52(       0,      52)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 52	(LUT1s: 0,  LUT2s: 27,  LUT3s: 17,     LUT4s: 8)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_32(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT3 [RTL]:      24       24(       0,      24)        0(      0,     0)       0
           MED_LUT4 [RTL]:      15       15(       0,      15)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      59       59(       0,      59)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 59	(LUT1s: 0,  LUT2s: 20,  LUT3s: 24,     LUT4s: 15)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_CLA_30(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      22       22(       0,      22)        0(      0,     0)       0
           MED_LUT3 [RTL]:      22       22(       0,      22)        0(      0,     0)       0
           MED_LUT4 [RTL]:      13       13(       0,      13)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      57       57(       0,      57)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 57	(LUT1s: 0,  LUT2s: 22,  LUT3s: 22,     LUT4s: 13)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiMessageInPort{PortWidth=>68}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiMessageOutPort{PortWidth=>480}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_MUX_3_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 0,  LUT2s: 2,  LUT3s: 0,     LUT4s: 1)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_3(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 4	(LUT1s: 0,  LUT2s: 1,  LUT3s: 1,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_OR_64(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      21       21(       0,      21)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      21       21(       0,      21)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 21	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 21)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: DSIMU_FDPC_INIT0(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_CLA_16(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT3 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT2 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      28       28(       0,      28)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 28	(LUT1s: 0,  LUT2s: 5,  LUT3s: 4,     LUT4s: 19)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_LT_CLA_17(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT3 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      32       32(       0,      32)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 32	(LUT1s: 0,  LUT2s: 8,  LUT3s: 5,     LUT4s: 19)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_16(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 35	(LUT1s: 0,  LUT2s: 20,  LUT3s: 8,     LUT4s: 7)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_11(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
           MED_LUT3 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      15       15(       0,      15)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 15	(LUT1s: 0,  LUT2s: 4,  LUT3s: 5,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: CG_Clock_Interconnector(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
      TIP_DRIVEGATE [RTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: TIP_DRIVEGATE(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: uclockgen(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: interconnector(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: MctSwControl{ClockNum=>0}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
SceMiMessageInPort{PortWidth=>32}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
SceMiClockControl{ClockNum=>0}
                    [RTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       2        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: ChannelController(type: USER/XRTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
M_RTLSIM_SanitySignalGenerator{TIP_SIGNAL_SIZE=>192}
                   [XRTL]:       1       74(      74,       0)        0(      0,     0)       0
M_RTLSIM_SanitySignalGenerator{TIP_SIGNAL_SIZE=>576}
                   [XRTL]:       1      202(     202,       0)        0(      0,     0)       0
tipComodelWrapper_PathBreaker{TIP_SIZE=>192}
                    [RTL]:       1      204(     192,      12)      387(    387,     0)       0
tipComodelWrapper_PathBreaker{TIP_SIZE=>576}
                    [RTL]:       1      588(     576,      12)     1155(   1155,     0)       0
      MED_PULLDOWN [XRTL]:       5        0(       0,       5)        0(      0,     0)       0
  M_RTLSIM_DEC_5_9 [XRTL]:       2       16(      16,       0)        0(      0,     0)       0
    M_RTLSIM_EQ_22 [XRTL]:       1       15(      15,       0)        0(      0,     0)       0
     M_RTLSIM_EQ_9 [XRTL]:       1        7(       7,       0)        0(      0,     0)       0
    M_RTLSIM_EQ_30 [XRTL]:       2       40(      40,       0)        0(      0,     0)       0
 M_RTLSIM_MUXN_4_2 [XRTL]:     513     1026(    1026,       0)        0(      0,     0)       0
 M_RTLSIM_MUXN_2_1 [XRTL]:      23       23(      23,       0)        0(      0,     0)       0
      M_RTLSIM_ADD_CLA_64
                   [XRTL]:       1      281(     281,       0)        0(      0,     0)       0
     M_RTLSIM_INCR_CLA_64
                   [XRTL]:       6      858(     858,       0)        0(      0,     0)       0
      M_RTLSIM_INCR_CLA_9
                   [XRTL]:       1       12(      12,       0)        0(      0,     0)       0
     M_RTLSIM_DECR_CLA_16
                   [XRTL]:       1       35(      35,       0)        0(      0,     0)       0
VMW_PARAM_MEM_rtlc11_11_576_5_0_0_1
                   [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
            MED_FD [XRTL]:     592        0(       0,       0)      592(    592,     0)       0
           MED_FDE [XRTL]:    1276        0(       0,       0)     1276(   1276,     0)       0
    MED_FDPC_INIT0 [XRTL]:      79        0(       0,       0)       79(     79,     0)       0
    MED_FDPC_INIT1 [XRTL]:       7        0(       0,       0)        7(      7,     0)       0
          MED_LUT1 [XRTL]:     625      625(       0,     625)        0(      0,     0)       0
          MED_LUT2 [XRTL]:    1202     1202(       0,    1202)        0(      0,     0)       0
          MED_LUT3 [XRTL]:     623      623(       0,     623)        0(      0,     0)       0
          MED_LUT4 [XRTL]:     803      803(       0,     803)        0(      0,     0)       0
   ConvertZXModule [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
   tipComodelInputWrapper
                   [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
  tipComodelOutputWrapper
                   [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
   tipComodelReset [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
MctPublicUclockGen [XRTL]:       1        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    5773     6634(    3357,    3282)     3496(   3496,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 6634	(LUT1s: 629,  LUT2s: 1796,  LUT3s: 1775,     LUT4s: 2434)
Total number of registers:     3496	(FFs: 3496, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	1179648
Total number of memory bits(cumulative):	1179648


MODULE: MctGlobalAssignBlock(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipClockControl00(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: StorageControl(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: SceMiClockControl{ClockNum=>0}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: ConvertZXModule(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_SanitySignalGenerator{TIP_SIGNAL_SIZE=>192}(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_CRC_PH_II [RTL]:       1       10(      10,       0)        0(      0,     0)       0
           MED_LUT3 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT4 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      65       74(      10,      64)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 74	(LUT1s: 0,  LUT2s: 10,  LUT3s: 32,     LUT4s: 32)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_SanitySignalGenerator{TIP_SIGNAL_SIZE=>576}(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
 M_RTLSIM_CRC_PH_II [RTL]:       1       10(      10,       0)        0(      0,     0)       0
           MED_LUT3 [RTL]:      32       32(       0,      32)        0(      0,     0)       0
           MED_LUT4 [RTL]:     160      160(       0,     160)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     193      202(      10,     192)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 202	(LUT1s: 0,  LUT2s: 10,  LUT3s: 32,     LUT4s: 160)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipComodelWrapper_PathBreaker{TIP_SIZE=>192}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  M_RTLSIM_MUXN_2_1 [RTL]:     192      192(     192,       0)        0(      0,     0)       0
            MED_FDE [RTL]:     387        0(       0,       0)      387(    387,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :     591      204(     192,      12)      387(    387,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 204	(LUT1s: 1,  LUT2s: 2,  LUT3s: 197,     LUT4s: 4)
Total number of registers:     387	(FFs: 387, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipComodelInputWrapper(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipComodelWrapper_PathBreaker{TIP_SIZE=>576}(type: USER/RTL)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
  M_RTLSIM_MUXN_2_1 [RTL]:     576      576(     576,       0)        0(      0,     0)       0
            MED_FDE [RTL]:    1155        0(       0,       0)     1155(   1155,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT3 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
           MED_LUT4 [RTL]:       4        4(       0,       4)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :    1743      588(     576,      12)     1155(   1155,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 588	(LUT1s: 1,  LUT2s: 2,  LUT3s: 581,     LUT4s: 4)
Total number of registers:     1155	(FFs: 1155, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipComodelOutputWrapper(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: tipComodelReset(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: MctPublicUclockGen(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
                   TOTAL :       0        0(       0,       0)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 0	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DEC_5_9(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
     M_RTLSIM_NOR_6 [RTL]:       1        3(       3,       0)        0(      0,     0)       0
           MED_LUT4 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       6        8(       3,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 8	(LUT1s: 1,  LUT2s: 0,  LUT3s: 1,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_22(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      14       14(       0,      14)        0(      0,     0)       0
           MED_LUT2 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      15       15(       0,      15)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 15	(LUT1s: 0,  LUT2s: 1,  LUT3s: 0,     LUT4s: 14)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_9(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
           MED_LUT4 [RTL]:       5        5(       0,       5)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       7        7(       0,       7)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 7	(LUT1s: 0,  LUT2s: 2,  LUT3s: 0,     LUT4s: 5)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_EQ_30(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:      19       19(       0,      19)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      20       20(       0,      20)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 20	(LUT1s: 0,  LUT2s: 0,  LUT3s: 1,     LUT4s: 19)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_MUXN_4_2(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       2        2(       0,       2)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 2	(LUT1s: 0,  LUT2s: 0,  LUT3s: 0,     LUT4s: 2)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_INCR_CLA_9(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT3 [RTL]:       3        3(       0,       3)        0(      0,     0)       0
           MED_LUT4 [RTL]:       6        6(       0,       6)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      12       12(       0,      12)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 12	(LUT1s: 0,  LUT2s: 3,  LUT3s: 3,     LUT4s: 6)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_DECR_CLA_16(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      20       20(       0,      20)        0(      0,     0)       0
           MED_LUT3 [RTL]:       8        8(       0,       8)        0(      0,     0)       0
           MED_LUT4 [RTL]:       7        7(       0,       7)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      35       35(       0,      35)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 35	(LUT1s: 0,  LUT2s: 20,  LUT3s: 8,     LUT4s: 7)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_CRC_PH_II(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT2 [RTL]:      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :      10       10(       0,      10)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 10	(LUT1s: 0,  LUT2s: 10,  LUT3s: 0,     LUT4s: 0)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


MODULE: M_RTLSIM_NOR_6(type: MACRO)
------------------------------------------------------------------------------------------------
                 Instance   Count     LUTs(   Macro,  Random) Registers(F-Flops,Latches) Tristates
------------------------------------------------------------------------------------------------
           MED_LUT4 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT3 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
           MED_LUT1 [RTL]:       1        1(       0,       1)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
                   TOTAL :       3        3(       0,       3)        0(      0,     0)       0
------------------------------------------------------------------------------------------------
Total number of LUTs: 3	(LUT1s: 1,  LUT2s: 0,  LUT3s: 1,     LUT4s: 1)
Total number of registers:     0	(FFs: 0, LTs: 0)
Total number of tristates:	0
Total number of memory bits(individual):	0
Total number of memory bits(cumulative):	0


