# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rtl_a9.ip_user_files/bd/design_1/ipshared/0ef3/src/crcaxis.v" \
"../../../../rtl_a9.ip_user_files/bd/design_1/ip/design_1_axis_reg_0_0/sim/design_1_axis_reg_0_0.v" \
"../../../../rtl_a9.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../rtl_a9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../codes/axistb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
