--------------- Initial state ---------------

----------------- Test code -----------------

  j test_start

test_complete:
  j test_complete

lab4:
  addu $1, $0, $0
  addu $1, $0, $0
  addu $1, $0, $0
  addu $1, $0, $0
  j test_complete

lab3:
  addu $1, $0, $0
  addu $1, $0, $0
  addu $1, $0, $0
  j lab4

lab2:
  addu $1, $0, $0
  addu $1, $0, $0
  j lab3

lab1:
  addu $1, $0, $0
  j lab2
lab0:
  j lab1

test_start:
  addu $1, $0, $0
  addu $1, $0, $0
  addu $1, $0, $0
  addu $1, $0, $0
  j lab0

  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0

.section .final_16_instructions
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0
  addu $2, $0, $0

---------- Expected state updates -----------
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0
r1 = 0

------------ Timeout cycle count ------------
430