#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 17:37:47 2020
# Process ID: 6600
# Current directory: D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2820 D:\AN 3\Proiect SSC\Proiect-SSC\inmultitor\inmultitor.xpr
# Log file: D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/vivado.log
# Journal file: D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Facultate/SSC/Proiect/inmultitor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.164 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/rotunjire.vhd} w ]
add_files {{D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/rotunjire.vhd}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/AN -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/AN" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 13 18:43:04 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sources_1/new/normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'normalizare_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj normalizare_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/normalizare_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
"xelab -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e167ac3c816942fab21ee60bd347844c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot normalizare_tb_behav xil_defaultlib.normalizare_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_tb
Built simulation snapshot normalizare_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "normalizare_tb_behav -key {Behavioral:sim_1:Functional:normalizare_tb} -tclbatch {normalizare_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source normalizare_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'normalizare_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/rotunjire_tb.vhd} w ]
add_files -fileset sim_1 {{D:/AN 3/Proiect SSC/Proiect-SSC/inmultitor/inmultitor.srcs/sim_1/new/rotunjire_tb.vhd}}
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 19:54:00 2020...
