// Seed: 2172556815
module module_0;
  parameter id_1 = "";
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2
);
  assign id_2 = -1;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 ();
endmodule
module module_3 (
    input tri1  id_0,
    input uwire id_1,
    input logic id_2,
    input wire  id_3
);
  always_comb begin : LABEL_0
    @(*) @(negedge id_1) $display(-1);
  end
  always_ff id_5 <= id_2;
  assign id_6 = id_5 != 1;
  module_2 modCall_1 ();
  tri0 id_7, id_8, id_9, id_10, id_11;
  assign id_10 = 1;
  assign id_8  = id_11;
  assign id_7  = id_0;
  wire id_12;
endmodule
