INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/sim/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/confirmModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/cputop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sim_1/new/entertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module entertest
