[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder:Full_Adder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_1",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_1:Full_Adder",
    "index":0.1111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_2",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_2:Full_Adder",
    "index":0.2222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_3",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_3:Full_Adder",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_4",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_4:Full_Adder",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_5",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_5:Full_Adder",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_6",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_6:Full_Adder",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ALU_sub_and|Full_Adder_7",
    "duplicate":"~ALU_sub_and|ALU_sub_and/Adder_8Module:Adder_N/Full_Adder_7:Full_Adder",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU_sub_and|ALU_sub_and>io_out_zero",
    "sources":[
      "~ALU_sub_and|ALU_sub_and>io_in_sel",
      "~ALU_sub_and|ALU_sub_and>io_out_result",
      "~ALU_sub_and|ALU_sub_and>io_in_a",
      "~ALU_sub_and|ALU_sub_and>io_in_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU_sub_and|ALU_sub_and>io_out_result",
    "sources":[
      "~ALU_sub_and|ALU_sub_and>io_in_sel",
      "~ALU_sub_and|ALU_sub_and>io_in_a",
      "~ALU_sub_and|ALU_sub_and>io_in_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU_sub_and|ALU_sub_and>io_out_overflow",
    "sources":[
      "~ALU_sub_and|ALU_sub_and>io_in_sel",
      "~ALU_sub_and|ALU_sub_and>io_in_a",
      "~ALU_sub_and|ALU_sub_and>io_in_b"
    ]
  }
]