{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "wireless_rf_approach._novel_interconnect_technologies"}, {"score": 0.004534136929881113, "phrase": "on-chip_communication_scalability_problems"}, {"score": 0.0038431888954930083, "phrase": "chip_communication_technologies"}, {"score": 0.0035648266669315943, "phrase": "energy-efficient_broadcast"}, {"score": 0.003407549468745519, "phrase": "large-scale_chip_multiprocessors"}, {"score": 0.003021141590548526, "phrase": "potential_impact"}, {"score": 0.0027602925235474317, "phrase": "key_enablers"}, {"score": 0.002678433668156678, "phrase": "unconventional_hardware_architectures"}, {"score": 0.0025989960809479104, "phrase": "algorithmic_approaches"}, {"score": 0.0023390219342052645, "phrase": "energy_efficiency"}, {"score": 0.0021049977753042253, "phrase": "many-core_chips"}], "paper_keywords": [""], "paper_abstract": "Novel interconnect technologies offer solutions to on-chip communication scalability problems. This article outlines the prospects of wireless on-chip communication technologies pointing toward low-latency and energy-efficient broadcast even in large-scale chip multiprocessors. It also discusses the challenges and potential impact of adopting these technologies as key enablers of unconventional hardware architectures and algorithmic approaches to significantly improve the performance, energy efficiency, scalability, and programmability of many-core chips.", "paper_title": "BROADCAST-ENABLED MASSIVE MULTICORE ARCHITECTURES: A WIRELESS RF APPROACH", "paper_id": "WOS:000364459300007"}