--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml montacarga.twx montacarga.ncd -o montacarga.twr
montacarga.pcf -ucf pines.ucf

Design file:              montacarga.ncd
Physical constraint file: montacarga.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
emergencia  |    3.307(R)|    0.040(R)|clk_BUFGP         |   0.000|
fc1         |    2.141(R)|   -0.121(R)|clk_BUFGP         |   0.000|
fc2         |    2.776(R)|   -0.280(R)|clk_BUFGP         |   0.000|
fc3         |    2.297(R)|    0.592(R)|clk_BUFGP         |   0.000|
fc4         |    2.266(R)|    0.190(R)|clk_BUFGP         |   0.000|
fc5         |    2.146(R)|   -0.320(R)|clk_BUFGP         |   0.000|
puerta      |    3.009(R)|    0.215(R)|clk_BUFGP         |   0.000|
reset       |    2.025(R)|   -0.142(R)|clk_BUFGP         |   0.000|
selector<0> |    5.589(R)|   -1.769(R)|clk_BUFGP         |   0.000|
selector<1> |    4.720(R)|   -0.681(R)|clk_BUFGP         |   0.000|
selector<2> |    4.791(R)|   -0.991(R)|clk_BUFGP         |   0.000|
selector<3> |    5.303(R)|   -0.637(R)|clk_BUFGP         |   0.000|
selector<4> |    4.466(R)|   -0.991(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
display<0>    |   12.204(R)|clk_BUFGP         |   0.000|
display<1>    |   12.040(R)|clk_BUFGP         |   0.000|
display<2>    |   12.134(R)|clk_BUFGP         |   0.000|
display<3>    |   12.155(R)|clk_BUFGP         |   0.000|
display<4>    |   11.712(R)|clk_BUFGP         |   0.000|
display<5>    |   11.431(R)|clk_BUFGP         |   0.000|
display<6>    |   11.940(R)|clk_BUFGP         |   0.000|
led_emergencia|    7.248(R)|clk_BUFGP         |   0.000|
led_puerta    |    7.448(R)|clk_BUFGP         |   0.000|
salida<0>     |   11.864(R)|clk_BUFGP         |   0.000|
salida<1>     |   11.736(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.774|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 18 16:35:12 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4500 MB



