
stm32_uart_frame_comms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c44  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08001cfc  08001cfc  00002cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d74  08001d74  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d74  08001d74  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d74  08001d74  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d74  08001d74  00002d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001d78  08001d78  00002d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001d7c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08001d88  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08001d88  000030c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089c4  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001483  00000000  00000000  0000b9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0000ce80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000535  00000000  00000000  0000d540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014028  00000000  00000000  0000da75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f58  00000000  00000000  00021a9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fe28  00000000  00000000  0002a9f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aa81d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016f0  00000000  00000000  000aa860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000abf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08001ce4 	.word	0x08001ce4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08001ce4 	.word	0x08001ce4

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f964 	bl	80004e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f806 	bl	8000230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f880 	bl	8000328 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000228:	f000 f84a 	bl	80002c0 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800022c:	46c0      	nop			@ (mov r8, r8)
 800022e:	e7fd      	b.n	800022c <main+0x14>

08000230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000230:	b590      	push	{r4, r7, lr}
 8000232:	b093      	sub	sp, #76	@ 0x4c
 8000234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000236:	2414      	movs	r4, #20
 8000238:	193b      	adds	r3, r7, r4
 800023a:	0018      	movs	r0, r3
 800023c:	2334      	movs	r3, #52	@ 0x34
 800023e:	001a      	movs	r2, r3
 8000240:	2100      	movs	r1, #0
 8000242:	f001 fd23 	bl	8001c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	0018      	movs	r0, r3
 800024a:	2310      	movs	r3, #16
 800024c:	001a      	movs	r2, r3
 800024e:	2100      	movs	r1, #0
 8000250:	f001 fd1c 	bl	8001c8c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000254:	2380      	movs	r3, #128	@ 0x80
 8000256:	009b      	lsls	r3, r3, #2
 8000258:	0018      	movs	r0, r3
 800025a:	f000 fbe3 	bl	8000a24 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025e:	193b      	adds	r3, r7, r4
 8000260:	2202      	movs	r2, #2
 8000262:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000264:	193b      	adds	r3, r7, r4
 8000266:	2280      	movs	r2, #128	@ 0x80
 8000268:	0052      	lsls	r2, r2, #1
 800026a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800026c:	193b      	adds	r3, r7, r4
 800026e:	2200      	movs	r2, #0
 8000270:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000272:	193b      	adds	r3, r7, r4
 8000274:	2240      	movs	r2, #64	@ 0x40
 8000276:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000278:	193b      	adds	r3, r7, r4
 800027a:	2200      	movs	r2, #0
 800027c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027e:	193b      	adds	r3, r7, r4
 8000280:	0018      	movs	r0, r3
 8000282:	f000 fc1b 	bl	8000abc <HAL_RCC_OscConfig>
 8000286:	1e03      	subs	r3, r0, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800028a:	f000 f86f 	bl	800036c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2207      	movs	r2, #7
 8000292:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2200      	movs	r2, #0
 800029e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2100      	movs	r1, #0
 80002aa:	0018      	movs	r0, r3
 80002ac:	f000 ff16 	bl	80010dc <HAL_RCC_ClockConfig>
 80002b0:	1e03      	subs	r3, r0, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002b4:	f000 f85a 	bl	800036c <Error_Handler>
  }
}
 80002b8:	46c0      	nop			@ (mov r8, r8)
 80002ba:	46bd      	mov	sp, r7
 80002bc:	b013      	add	sp, #76	@ 0x4c
 80002be:	bd90      	pop	{r4, r7, pc}

080002c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80002c4:	4b16      	ldr	r3, [pc, #88]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002c6:	4a17      	ldr	r2, [pc, #92]	@ (8000324 <MX_USART3_UART_Init+0x64>)
 80002c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80002ca:	4b15      	ldr	r3, [pc, #84]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002cc:	2296      	movs	r2, #150	@ 0x96
 80002ce:	0192      	lsls	r2, r2, #6
 80002d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80002d2:	4b13      	ldr	r3, [pc, #76]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80002d8:	4b11      	ldr	r3, [pc, #68]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002da:	2200      	movs	r2, #0
 80002dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80002de:	4b10      	ldr	r3, [pc, #64]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80002e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002e6:	220c      	movs	r2, #12
 80002e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80002f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80002fc:	4b08      	ldr	r3, [pc, #32]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 80002fe:	2200      	movs	r2, #0
 8000300:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000302:	4b07      	ldr	r3, [pc, #28]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 8000304:	2200      	movs	r2, #0
 8000306:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000308:	4b05      	ldr	r3, [pc, #20]	@ (8000320 <MX_USART3_UART_Init+0x60>)
 800030a:	0018      	movs	r0, r3
 800030c:	f001 f890 	bl	8001430 <HAL_UART_Init>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d001      	beq.n	8000318 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000314:	f000 f82a 	bl	800036c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000318:	46c0      	nop			@ (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			@ (mov r8, r8)
 8000320:	20000028 	.word	0x20000028
 8000324:	40004800 	.word	0x40004800

08000328 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800032e:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <MX_GPIO_Init+0x40>)
 8000330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000332:	4b0d      	ldr	r3, [pc, #52]	@ (8000368 <MX_GPIO_Init+0x40>)
 8000334:	2102      	movs	r1, #2
 8000336:	430a      	orrs	r2, r1
 8000338:	635a      	str	r2, [r3, #52]	@ 0x34
 800033a:	4b0b      	ldr	r3, [pc, #44]	@ (8000368 <MX_GPIO_Init+0x40>)
 800033c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800033e:	2202      	movs	r2, #2
 8000340:	4013      	ands	r3, r2
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000346:	4b08      	ldr	r3, [pc, #32]	@ (8000368 <MX_GPIO_Init+0x40>)
 8000348:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800034a:	4b07      	ldr	r3, [pc, #28]	@ (8000368 <MX_GPIO_Init+0x40>)
 800034c:	2101      	movs	r1, #1
 800034e:	430a      	orrs	r2, r1
 8000350:	635a      	str	r2, [r3, #52]	@ 0x34
 8000352:	4b05      	ldr	r3, [pc, #20]	@ (8000368 <MX_GPIO_Init+0x40>)
 8000354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000356:	2201      	movs	r2, #1
 8000358:	4013      	ands	r3, r2
 800035a:	603b      	str	r3, [r7, #0]
 800035c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800035e:	46c0      	nop			@ (mov r8, r8)
 8000360:	46bd      	mov	sp, r7
 8000362:	b002      	add	sp, #8
 8000364:	bd80      	pop	{r7, pc}
 8000366:	46c0      	nop			@ (mov r8, r8)
 8000368:	40021000 	.word	0x40021000

0800036c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	46c0      	nop			@ (mov r8, r8)
 8000376:	e7fd      	b.n	8000374 <Error_Handler+0x8>

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800037e:	4b0f      	ldr	r3, [pc, #60]	@ (80003bc <HAL_MspInit+0x44>)
 8000380:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000382:	4b0e      	ldr	r3, [pc, #56]	@ (80003bc <HAL_MspInit+0x44>)
 8000384:	2101      	movs	r1, #1
 8000386:	430a      	orrs	r2, r1
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40
 800038a:	4b0c      	ldr	r3, [pc, #48]	@ (80003bc <HAL_MspInit+0x44>)
 800038c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800038e:	2201      	movs	r2, #1
 8000390:	4013      	ands	r3, r2
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4b09      	ldr	r3, [pc, #36]	@ (80003bc <HAL_MspInit+0x44>)
 8000398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <HAL_MspInit+0x44>)
 800039c:	2180      	movs	r1, #128	@ 0x80
 800039e:	0549      	lsls	r1, r1, #21
 80003a0:	430a      	orrs	r2, r1
 80003a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80003a4:	4b05      	ldr	r3, [pc, #20]	@ (80003bc <HAL_MspInit+0x44>)
 80003a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003a8:	2380      	movs	r3, #128	@ 0x80
 80003aa:	055b      	lsls	r3, r3, #21
 80003ac:	4013      	ands	r3, r2
 80003ae:	603b      	str	r3, [r7, #0]
 80003b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003b2:	46c0      	nop			@ (mov r8, r8)
 80003b4:	46bd      	mov	sp, r7
 80003b6:	b002      	add	sp, #8
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	46c0      	nop			@ (mov r8, r8)
 80003bc:	40021000 	.word	0x40021000

080003c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003c0:	b590      	push	{r4, r7, lr}
 80003c2:	b08b      	sub	sp, #44	@ 0x2c
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c8:	2414      	movs	r4, #20
 80003ca:	193b      	adds	r3, r7, r4
 80003cc:	0018      	movs	r0, r3
 80003ce:	2314      	movs	r3, #20
 80003d0:	001a      	movs	r2, r3
 80003d2:	2100      	movs	r1, #0
 80003d4:	f001 fc5a 	bl	8001c8c <memset>
  if(huart->Instance==USART3)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a1b      	ldr	r2, [pc, #108]	@ (800044c <HAL_UART_MspInit+0x8c>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d130      	bne.n	8000444 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80003e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000450 <HAL_UART_MspInit+0x90>)
 80003e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000450 <HAL_UART_MspInit+0x90>)
 80003e8:	2180      	movs	r1, #128	@ 0x80
 80003ea:	02c9      	lsls	r1, r1, #11
 80003ec:	430a      	orrs	r2, r1
 80003ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80003f0:	4b17      	ldr	r3, [pc, #92]	@ (8000450 <HAL_UART_MspInit+0x90>)
 80003f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003f4:	2380      	movs	r3, #128	@ 0x80
 80003f6:	02db      	lsls	r3, r3, #11
 80003f8:	4013      	ands	r3, r2
 80003fa:	613b      	str	r3, [r7, #16]
 80003fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fe:	4b14      	ldr	r3, [pc, #80]	@ (8000450 <HAL_UART_MspInit+0x90>)
 8000400:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000402:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <HAL_UART_MspInit+0x90>)
 8000404:	2102      	movs	r1, #2
 8000406:	430a      	orrs	r2, r1
 8000408:	635a      	str	r2, [r3, #52]	@ 0x34
 800040a:	4b11      	ldr	r3, [pc, #68]	@ (8000450 <HAL_UART_MspInit+0x90>)
 800040c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800040e:	2202      	movs	r2, #2
 8000410:	4013      	ands	r3, r2
 8000412:	60fb      	str	r3, [r7, #12]
 8000414:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB9     ------> USART3_RX
    PB8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000416:	193b      	adds	r3, r7, r4
 8000418:	22c0      	movs	r2, #192	@ 0xc0
 800041a:	0092      	lsls	r2, r2, #2
 800041c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800041e:	0021      	movs	r1, r4
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2202      	movs	r2, #2
 8000424:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	187b      	adds	r3, r7, r1
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2200      	movs	r2, #0
 8000430:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2204      	movs	r2, #4
 8000436:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000438:	187b      	adds	r3, r7, r1
 800043a:	4a06      	ldr	r2, [pc, #24]	@ (8000454 <HAL_UART_MspInit+0x94>)
 800043c:	0019      	movs	r1, r3
 800043e:	0010      	movs	r0, r2
 8000440:	f000 f98c 	bl	800075c <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000444:	46c0      	nop			@ (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	b00b      	add	sp, #44	@ 0x2c
 800044a:	bd90      	pop	{r4, r7, pc}
 800044c:	40004800 	.word	0x40004800
 8000450:	40021000 	.word	0x40021000
 8000454:	50000400 	.word	0x50000400

08000458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800045c:	46c0      	nop			@ (mov r8, r8)
 800045e:	e7fd      	b.n	800045c <NMI_Handler+0x4>

08000460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000464:	46c0      	nop			@ (mov r8, r8)
 8000466:	e7fd      	b.n	8000464 <HardFault_Handler+0x4>

08000468 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800046c:	46c0      	nop			@ (mov r8, r8)
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}

08000472 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000472:	b580      	push	{r7, lr}
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000476:	46c0      	nop			@ (mov r8, r8)
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000480:	f000 f89c 	bl	80005bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000484:	46c0      	nop			@ (mov r8, r8)
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800048e:	46c0      	nop			@ (mov r8, r8)
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000494:	480d      	ldr	r0, [pc, #52]	@ (80004cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000496:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000498:	f7ff fff7 	bl	800048a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800049c:	480c      	ldr	r0, [pc, #48]	@ (80004d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800049e:	490d      	ldr	r1, [pc, #52]	@ (80004d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a0:	4a0d      	ldr	r2, [pc, #52]	@ (80004d8 <LoopForever+0xe>)
  movs r3, #0
 80004a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a4:	e002      	b.n	80004ac <LoopCopyDataInit>

080004a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004aa:	3304      	adds	r3, #4

080004ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b0:	d3f9      	bcc.n	80004a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b2:	4a0a      	ldr	r2, [pc, #40]	@ (80004dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b4:	4c0a      	ldr	r4, [pc, #40]	@ (80004e0 <LoopForever+0x16>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b8:	e001      	b.n	80004be <LoopFillZerobss>

080004ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004bc:	3204      	adds	r2, #4

080004be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c0:	d3fb      	bcc.n	80004ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004c2:	f001 fbeb 	bl	8001c9c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80004c6:	f7ff fea7 	bl	8000218 <main>

080004ca <LoopForever>:

LoopForever:
  b LoopForever
 80004ca:	e7fe      	b.n	80004ca <LoopForever>
  ldr   r0, =_estack
 80004cc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80004d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d8:	08001d7c 	.word	0x08001d7c
  ldr r2, =_sbss
 80004dc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004e0:	200000c0 	.word	0x200000c0

080004e4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e4:	e7fe      	b.n	80004e4 <ADC1_IRQHandler>
	...

080004e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	2200      	movs	r2, #0
 80004f2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000524 <HAL_Init+0x3c>)
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000524 <HAL_Init+0x3c>)
 80004fa:	2180      	movs	r1, #128	@ 0x80
 80004fc:	0049      	lsls	r1, r1, #1
 80004fe:	430a      	orrs	r2, r1
 8000500:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000502:	2003      	movs	r0, #3
 8000504:	f000 f810 	bl	8000528 <HAL_InitTick>
 8000508:	1e03      	subs	r3, r0, #0
 800050a:	d003      	beq.n	8000514 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800050c:	1dfb      	adds	r3, r7, #7
 800050e:	2201      	movs	r2, #1
 8000510:	701a      	strb	r2, [r3, #0]
 8000512:	e001      	b.n	8000518 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000514:	f7ff ff30 	bl	8000378 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000518:	1dfb      	adds	r3, r7, #7
 800051a:	781b      	ldrb	r3, [r3, #0]
}
 800051c:	0018      	movs	r0, r3
 800051e:	46bd      	mov	sp, r7
 8000520:	b002      	add	sp, #8
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40022000 	.word	0x40022000

08000528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000528:	b590      	push	{r4, r7, lr}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000530:	230f      	movs	r3, #15
 8000532:	18fb      	adds	r3, r7, r3
 8000534:	2200      	movs	r2, #0
 8000536:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000538:	4b1d      	ldr	r3, [pc, #116]	@ (80005b0 <HAL_InitTick+0x88>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d02b      	beq.n	8000598 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000540:	4b1c      	ldr	r3, [pc, #112]	@ (80005b4 <HAL_InitTick+0x8c>)
 8000542:	681c      	ldr	r4, [r3, #0]
 8000544:	4b1a      	ldr	r3, [pc, #104]	@ (80005b0 <HAL_InitTick+0x88>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	0019      	movs	r1, r3
 800054a:	23fa      	movs	r3, #250	@ 0xfa
 800054c:	0098      	lsls	r0, r3, #2
 800054e:	f7ff fdd7 	bl	8000100 <__udivsi3>
 8000552:	0003      	movs	r3, r0
 8000554:	0019      	movs	r1, r3
 8000556:	0020      	movs	r0, r4
 8000558:	f7ff fdd2 	bl	8000100 <__udivsi3>
 800055c:	0003      	movs	r3, r0
 800055e:	0018      	movs	r0, r3
 8000560:	f000 f8ef 	bl	8000742 <HAL_SYSTICK_Config>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d112      	bne.n	800058e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2b03      	cmp	r3, #3
 800056c:	d80a      	bhi.n	8000584 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	2301      	movs	r3, #1
 8000572:	425b      	negs	r3, r3
 8000574:	2200      	movs	r2, #0
 8000576:	0018      	movs	r0, r3
 8000578:	f000 f8ce 	bl	8000718 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800057c:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <HAL_InitTick+0x90>)
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	e00d      	b.n	80005a0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000584:	230f      	movs	r3, #15
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2201      	movs	r2, #1
 800058a:	701a      	strb	r2, [r3, #0]
 800058c:	e008      	b.n	80005a0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800058e:	230f      	movs	r3, #15
 8000590:	18fb      	adds	r3, r7, r3
 8000592:	2201      	movs	r2, #1
 8000594:	701a      	strb	r2, [r3, #0]
 8000596:	e003      	b.n	80005a0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000598:	230f      	movs	r3, #15
 800059a:	18fb      	adds	r3, r7, r3
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80005a0:	230f      	movs	r3, #15
 80005a2:	18fb      	adds	r3, r7, r3
 80005a4:	781b      	ldrb	r3, [r3, #0]
}
 80005a6:	0018      	movs	r0, r3
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b005      	add	sp, #20
 80005ac:	bd90      	pop	{r4, r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	20000008 	.word	0x20000008
 80005b4:	20000000 	.word	0x20000000
 80005b8:	20000004 	.word	0x20000004

080005bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005c0:	4b05      	ldr	r3, [pc, #20]	@ (80005d8 <HAL_IncTick+0x1c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	001a      	movs	r2, r3
 80005c6:	4b05      	ldr	r3, [pc, #20]	@ (80005dc <HAL_IncTick+0x20>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	18d2      	adds	r2, r2, r3
 80005cc:	4b03      	ldr	r3, [pc, #12]	@ (80005dc <HAL_IncTick+0x20>)
 80005ce:	601a      	str	r2, [r3, #0]
}
 80005d0:	46c0      	nop			@ (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	20000008 	.word	0x20000008
 80005dc:	200000bc 	.word	0x200000bc

080005e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  return uwTick;
 80005e4:	4b02      	ldr	r3, [pc, #8]	@ (80005f0 <HAL_GetTick+0x10>)
 80005e6:	681b      	ldr	r3, [r3, #0]
}
 80005e8:	0018      	movs	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	200000bc 	.word	0x200000bc

080005f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	0002      	movs	r2, r0
 80005fc:	6039      	str	r1, [r7, #0]
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000602:	1dfb      	adds	r3, r7, #7
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b7f      	cmp	r3, #127	@ 0x7f
 8000608:	d828      	bhi.n	800065c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800060a:	4a2f      	ldr	r2, [pc, #188]	@ (80006c8 <__NVIC_SetPriority+0xd4>)
 800060c:	1dfb      	adds	r3, r7, #7
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	b25b      	sxtb	r3, r3
 8000612:	089b      	lsrs	r3, r3, #2
 8000614:	33c0      	adds	r3, #192	@ 0xc0
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	589b      	ldr	r3, [r3, r2]
 800061a:	1dfa      	adds	r2, r7, #7
 800061c:	7812      	ldrb	r2, [r2, #0]
 800061e:	0011      	movs	r1, r2
 8000620:	2203      	movs	r2, #3
 8000622:	400a      	ands	r2, r1
 8000624:	00d2      	lsls	r2, r2, #3
 8000626:	21ff      	movs	r1, #255	@ 0xff
 8000628:	4091      	lsls	r1, r2
 800062a:	000a      	movs	r2, r1
 800062c:	43d2      	mvns	r2, r2
 800062e:	401a      	ands	r2, r3
 8000630:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	019b      	lsls	r3, r3, #6
 8000636:	22ff      	movs	r2, #255	@ 0xff
 8000638:	401a      	ands	r2, r3
 800063a:	1dfb      	adds	r3, r7, #7
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	0018      	movs	r0, r3
 8000640:	2303      	movs	r3, #3
 8000642:	4003      	ands	r3, r0
 8000644:	00db      	lsls	r3, r3, #3
 8000646:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000648:	481f      	ldr	r0, [pc, #124]	@ (80006c8 <__NVIC_SetPriority+0xd4>)
 800064a:	1dfb      	adds	r3, r7, #7
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	b25b      	sxtb	r3, r3
 8000650:	089b      	lsrs	r3, r3, #2
 8000652:	430a      	orrs	r2, r1
 8000654:	33c0      	adds	r3, #192	@ 0xc0
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800065a:	e031      	b.n	80006c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800065c:	4a1b      	ldr	r2, [pc, #108]	@ (80006cc <__NVIC_SetPriority+0xd8>)
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	0019      	movs	r1, r3
 8000664:	230f      	movs	r3, #15
 8000666:	400b      	ands	r3, r1
 8000668:	3b08      	subs	r3, #8
 800066a:	089b      	lsrs	r3, r3, #2
 800066c:	3306      	adds	r3, #6
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	18d3      	adds	r3, r2, r3
 8000672:	3304      	adds	r3, #4
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	1dfa      	adds	r2, r7, #7
 8000678:	7812      	ldrb	r2, [r2, #0]
 800067a:	0011      	movs	r1, r2
 800067c:	2203      	movs	r2, #3
 800067e:	400a      	ands	r2, r1
 8000680:	00d2      	lsls	r2, r2, #3
 8000682:	21ff      	movs	r1, #255	@ 0xff
 8000684:	4091      	lsls	r1, r2
 8000686:	000a      	movs	r2, r1
 8000688:	43d2      	mvns	r2, r2
 800068a:	401a      	ands	r2, r3
 800068c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	019b      	lsls	r3, r3, #6
 8000692:	22ff      	movs	r2, #255	@ 0xff
 8000694:	401a      	ands	r2, r3
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	0018      	movs	r0, r3
 800069c:	2303      	movs	r3, #3
 800069e:	4003      	ands	r3, r0
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a4:	4809      	ldr	r0, [pc, #36]	@ (80006cc <__NVIC_SetPriority+0xd8>)
 80006a6:	1dfb      	adds	r3, r7, #7
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	001c      	movs	r4, r3
 80006ac:	230f      	movs	r3, #15
 80006ae:	4023      	ands	r3, r4
 80006b0:	3b08      	subs	r3, #8
 80006b2:	089b      	lsrs	r3, r3, #2
 80006b4:	430a      	orrs	r2, r1
 80006b6:	3306      	adds	r3, #6
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	18c3      	adds	r3, r0, r3
 80006bc:	3304      	adds	r3, #4
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	46c0      	nop			@ (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b003      	add	sp, #12
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	e000e100 	.word	0xe000e100
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	1e5a      	subs	r2, r3, #1
 80006dc:	2380      	movs	r3, #128	@ 0x80
 80006de:	045b      	lsls	r3, r3, #17
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d301      	bcc.n	80006e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006e4:	2301      	movs	r3, #1
 80006e6:	e010      	b.n	800070a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <SysTick_Config+0x44>)
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	3a01      	subs	r2, #1
 80006ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f0:	2301      	movs	r3, #1
 80006f2:	425b      	negs	r3, r3
 80006f4:	2103      	movs	r1, #3
 80006f6:	0018      	movs	r0, r3
 80006f8:	f7ff ff7c 	bl	80005f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <SysTick_Config+0x44>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <SysTick_Config+0x44>)
 8000704:	2207      	movs	r2, #7
 8000706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000708:	2300      	movs	r3, #0
}
 800070a:	0018      	movs	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	b002      	add	sp, #8
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	e000e010 	.word	0xe000e010

08000718 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	60b9      	str	r1, [r7, #8]
 8000720:	607a      	str	r2, [r7, #4]
 8000722:	210f      	movs	r1, #15
 8000724:	187b      	adds	r3, r7, r1
 8000726:	1c02      	adds	r2, r0, #0
 8000728:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	187b      	adds	r3, r7, r1
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b25b      	sxtb	r3, r3
 8000732:	0011      	movs	r1, r2
 8000734:	0018      	movs	r0, r3
 8000736:	f7ff ff5d 	bl	80005f4 <__NVIC_SetPriority>
}
 800073a:	46c0      	nop			@ (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	b004      	add	sp, #16
 8000740:	bd80      	pop	{r7, pc}

08000742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b082      	sub	sp, #8
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	0018      	movs	r0, r3
 800074e:	f7ff ffbf 	bl	80006d0 <SysTick_Config>
 8000752:	0003      	movs	r3, r0
}
 8000754:	0018      	movs	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	b002      	add	sp, #8
 800075a:	bd80      	pop	{r7, pc}

0800075c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800076a:	e147      	b.n	80009fc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2101      	movs	r1, #1
 8000772:	697a      	ldr	r2, [r7, #20]
 8000774:	4091      	lsls	r1, r2
 8000776:	000a      	movs	r2, r1
 8000778:	4013      	ands	r3, r2
 800077a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d100      	bne.n	8000784 <HAL_GPIO_Init+0x28>
 8000782:	e138      	b.n	80009f6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	2203      	movs	r2, #3
 800078a:	4013      	ands	r3, r2
 800078c:	2b01      	cmp	r3, #1
 800078e:	d005      	beq.n	800079c <HAL_GPIO_Init+0x40>
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	2203      	movs	r2, #3
 8000796:	4013      	ands	r3, r2
 8000798:	2b02      	cmp	r3, #2
 800079a:	d130      	bne.n	80007fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	689b      	ldr	r3, [r3, #8]
 80007a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007a2:	697b      	ldr	r3, [r7, #20]
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	2203      	movs	r2, #3
 80007a8:	409a      	lsls	r2, r3
 80007aa:	0013      	movs	r3, r2
 80007ac:	43da      	mvns	r2, r3
 80007ae:	693b      	ldr	r3, [r7, #16]
 80007b0:	4013      	ands	r3, r2
 80007b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	68da      	ldr	r2, [r3, #12]
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	409a      	lsls	r2, r3
 80007be:	0013      	movs	r3, r2
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007d2:	2201      	movs	r2, #1
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	409a      	lsls	r2, r3
 80007d8:	0013      	movs	r3, r2
 80007da:	43da      	mvns	r2, r3
 80007dc:	693b      	ldr	r3, [r7, #16]
 80007de:	4013      	ands	r3, r2
 80007e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	091b      	lsrs	r3, r3, #4
 80007e8:	2201      	movs	r2, #1
 80007ea:	401a      	ands	r2, r3
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	409a      	lsls	r2, r3
 80007f0:	0013      	movs	r3, r2
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	693a      	ldr	r2, [r7, #16]
 80007fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2203      	movs	r2, #3
 8000804:	4013      	ands	r3, r2
 8000806:	2b03      	cmp	r3, #3
 8000808:	d017      	beq.n	800083a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	68db      	ldr	r3, [r3, #12]
 800080e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	2203      	movs	r2, #3
 8000816:	409a      	lsls	r2, r3
 8000818:	0013      	movs	r3, r2
 800081a:	43da      	mvns	r2, r3
 800081c:	693b      	ldr	r3, [r7, #16]
 800081e:	4013      	ands	r3, r2
 8000820:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	689a      	ldr	r2, [r3, #8]
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	005b      	lsls	r3, r3, #1
 800082a:	409a      	lsls	r2, r3
 800082c:	0013      	movs	r3, r2
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	4313      	orrs	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	2203      	movs	r2, #3
 8000840:	4013      	ands	r3, r2
 8000842:	2b02      	cmp	r3, #2
 8000844:	d123      	bne.n	800088e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	08da      	lsrs	r2, r3, #3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	3208      	adds	r2, #8
 800084e:	0092      	lsls	r2, r2, #2
 8000850:	58d3      	ldr	r3, [r2, r3]
 8000852:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	2207      	movs	r2, #7
 8000858:	4013      	ands	r3, r2
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	220f      	movs	r2, #15
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	43da      	mvns	r2, r3
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	691a      	ldr	r2, [r3, #16]
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	2107      	movs	r1, #7
 8000872:	400b      	ands	r3, r1
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	409a      	lsls	r2, r3
 8000878:	0013      	movs	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	08da      	lsrs	r2, r3, #3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	3208      	adds	r2, #8
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	6939      	ldr	r1, [r7, #16]
 800088c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	2203      	movs	r2, #3
 800089a:	409a      	lsls	r2, r3
 800089c:	0013      	movs	r3, r2
 800089e:	43da      	mvns	r2, r3
 80008a0:	693b      	ldr	r3, [r7, #16]
 80008a2:	4013      	ands	r3, r2
 80008a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	2203      	movs	r2, #3
 80008ac:	401a      	ands	r2, r3
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	409a      	lsls	r2, r3
 80008b4:	0013      	movs	r3, r2
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	685a      	ldr	r2, [r3, #4]
 80008c6:	23c0      	movs	r3, #192	@ 0xc0
 80008c8:	029b      	lsls	r3, r3, #10
 80008ca:	4013      	ands	r3, r2
 80008cc:	d100      	bne.n	80008d0 <HAL_GPIO_Init+0x174>
 80008ce:	e092      	b.n	80009f6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80008d0:	4a50      	ldr	r2, [pc, #320]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	089b      	lsrs	r3, r3, #2
 80008d6:	3318      	adds	r3, #24
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	589b      	ldr	r3, [r3, r2]
 80008dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	2203      	movs	r2, #3
 80008e2:	4013      	ands	r3, r2
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	220f      	movs	r2, #15
 80008e8:	409a      	lsls	r2, r3
 80008ea:	0013      	movs	r3, r2
 80008ec:	43da      	mvns	r2, r3
 80008ee:	693b      	ldr	r3, [r7, #16]
 80008f0:	4013      	ands	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	23a0      	movs	r3, #160	@ 0xa0
 80008f8:	05db      	lsls	r3, r3, #23
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d013      	beq.n	8000926 <HAL_GPIO_Init+0x1ca>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a45      	ldr	r2, [pc, #276]	@ (8000a18 <HAL_GPIO_Init+0x2bc>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d00d      	beq.n	8000922 <HAL_GPIO_Init+0x1c6>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a44      	ldr	r2, [pc, #272]	@ (8000a1c <HAL_GPIO_Init+0x2c0>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d007      	beq.n	800091e <HAL_GPIO_Init+0x1c2>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a43      	ldr	r2, [pc, #268]	@ (8000a20 <HAL_GPIO_Init+0x2c4>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d101      	bne.n	800091a <HAL_GPIO_Init+0x1be>
 8000916:	2303      	movs	r3, #3
 8000918:	e006      	b.n	8000928 <HAL_GPIO_Init+0x1cc>
 800091a:	2305      	movs	r3, #5
 800091c:	e004      	b.n	8000928 <HAL_GPIO_Init+0x1cc>
 800091e:	2302      	movs	r3, #2
 8000920:	e002      	b.n	8000928 <HAL_GPIO_Init+0x1cc>
 8000922:	2301      	movs	r3, #1
 8000924:	e000      	b.n	8000928 <HAL_GPIO_Init+0x1cc>
 8000926:	2300      	movs	r3, #0
 8000928:	697a      	ldr	r2, [r7, #20]
 800092a:	2103      	movs	r1, #3
 800092c:	400a      	ands	r2, r1
 800092e:	00d2      	lsls	r2, r2, #3
 8000930:	4093      	lsls	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	4313      	orrs	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000938:	4936      	ldr	r1, [pc, #216]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	089b      	lsrs	r3, r3, #2
 800093e:	3318      	adds	r3, #24
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000946:	4b33      	ldr	r3, [pc, #204]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	43da      	mvns	r2, r3
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	4013      	ands	r3, r2
 8000954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	685a      	ldr	r2, [r3, #4]
 800095a:	2380      	movs	r3, #128	@ 0x80
 800095c:	035b      	lsls	r3, r3, #13
 800095e:	4013      	ands	r3, r2
 8000960:	d003      	beq.n	800096a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4313      	orrs	r3, r2
 8000968:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800096a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000970:	4b28      	ldr	r3, [pc, #160]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	43da      	mvns	r2, r3
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	4013      	ands	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685a      	ldr	r2, [r3, #4]
 8000984:	2380      	movs	r3, #128	@ 0x80
 8000986:	039b      	lsls	r3, r3, #14
 8000988:	4013      	ands	r3, r2
 800098a:	d003      	beq.n	8000994 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800098c:	693a      	ldr	r2, [r7, #16]
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000994:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800099a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 800099c:	2384      	movs	r3, #132	@ 0x84
 800099e:	58d3      	ldr	r3, [r2, r3]
 80009a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	43da      	mvns	r2, r3
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685a      	ldr	r2, [r3, #4]
 80009b0:	2380      	movs	r3, #128	@ 0x80
 80009b2:	029b      	lsls	r3, r3, #10
 80009b4:	4013      	ands	r3, r2
 80009b6:	d003      	beq.n	80009c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009c0:	4914      	ldr	r1, [pc, #80]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 80009c2:	2284      	movs	r2, #132	@ 0x84
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80009c8:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	58d3      	ldr	r3, [r2, r3]
 80009ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	43da      	mvns	r2, r3
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685a      	ldr	r2, [r3, #4]
 80009de:	2380      	movs	r3, #128	@ 0x80
 80009e0:	025b      	lsls	r3, r3, #9
 80009e2:	4013      	ands	r3, r2
 80009e4:	d003      	beq.n	80009ee <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009ee:	4909      	ldr	r1, [pc, #36]	@ (8000a14 <HAL_GPIO_Init+0x2b8>)
 80009f0:	2280      	movs	r2, #128	@ 0x80
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3301      	adds	r3, #1
 80009fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	40da      	lsrs	r2, r3
 8000a04:	1e13      	subs	r3, r2, #0
 8000a06:	d000      	beq.n	8000a0a <HAL_GPIO_Init+0x2ae>
 8000a08:	e6b0      	b.n	800076c <HAL_GPIO_Init+0x10>
  }
}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	46c0      	nop			@ (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b006      	add	sp, #24
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40021800 	.word	0x40021800
 8000a18:	50000400 	.word	0x50000400
 8000a1c:	50000800 	.word	0x50000800
 8000a20:	50000c00 	.word	0x50000c00

08000a24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a19      	ldr	r2, [pc, #100]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000a32:	4013      	ands	r3, r2
 8000a34:	0019      	movs	r1, r3
 8000a36:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	2380      	movs	r3, #128	@ 0x80
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d11f      	bne.n	8000a88 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000a48:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	0013      	movs	r3, r2
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	189b      	adds	r3, r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	4912      	ldr	r1, [pc, #72]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000a56:	0018      	movs	r0, r3
 8000a58:	f7ff fb52 	bl	8000100 <__udivsi3>
 8000a5c:	0003      	movs	r3, r0
 8000a5e:	3301      	adds	r3, #1
 8000a60:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a62:	e008      	b.n	8000a76 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d003      	beq.n	8000a72 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	e001      	b.n	8000a76 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000a72:	2303      	movs	r3, #3
 8000a74:	e009      	b.n	8000a8a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a76:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a78:	695a      	ldr	r2, [r3, #20]
 8000a7a:	2380      	movs	r3, #128	@ 0x80
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	401a      	ands	r2, r3
 8000a80:	2380      	movs	r3, #128	@ 0x80
 8000a82:	00db      	lsls	r3, r3, #3
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d0ed      	beq.n	8000a64 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b004      	add	sp, #16
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	40007000 	.word	0x40007000
 8000a98:	fffff9ff 	.word	0xfffff9ff
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	000f4240 	.word	0x000f4240

08000aa4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000aa8:	4b03      	ldr	r3, [pc, #12]	@ (8000ab8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000aaa:	689a      	ldr	r2, [r3, #8]
 8000aac:	23e0      	movs	r3, #224	@ 0xe0
 8000aae:	01db      	lsls	r3, r3, #7
 8000ab0:	4013      	ands	r3, r2
}
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40021000 	.word	0x40021000

08000abc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d101      	bne.n	8000ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e2f3      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	d100      	bne.n	8000ada <HAL_RCC_OscConfig+0x1e>
 8000ad8:	e07c      	b.n	8000bd4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ada:	4bc3      	ldr	r3, [pc, #780]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	2238      	movs	r2, #56	@ 0x38
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ae4:	4bc0      	ldr	r3, [pc, #768]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	2203      	movs	r2, #3
 8000aea:	4013      	ands	r3, r2
 8000aec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	2b10      	cmp	r3, #16
 8000af2:	d102      	bne.n	8000afa <HAL_RCC_OscConfig+0x3e>
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	2b03      	cmp	r3, #3
 8000af8:	d002      	beq.n	8000b00 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	2b08      	cmp	r3, #8
 8000afe:	d10b      	bne.n	8000b18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b00:	4bb9      	ldr	r3, [pc, #740]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	029b      	lsls	r3, r3, #10
 8000b08:	4013      	ands	r3, r2
 8000b0a:	d062      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x116>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d15e      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e2ce      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	025b      	lsls	r3, r3, #9
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d107      	bne.n	8000b34 <HAL_RCC_OscConfig+0x78>
 8000b24:	4bb0      	ldr	r3, [pc, #704]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4baf      	ldr	r3, [pc, #700]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b2a:	2180      	movs	r1, #128	@ 0x80
 8000b2c:	0249      	lsls	r1, r1, #9
 8000b2e:	430a      	orrs	r2, r1
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	e020      	b.n	8000b76 <HAL_RCC_OscConfig+0xba>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	23a0      	movs	r3, #160	@ 0xa0
 8000b3a:	02db      	lsls	r3, r3, #11
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d10e      	bne.n	8000b5e <HAL_RCC_OscConfig+0xa2>
 8000b40:	4ba9      	ldr	r3, [pc, #676]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4ba8      	ldr	r3, [pc, #672]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b46:	2180      	movs	r1, #128	@ 0x80
 8000b48:	02c9      	lsls	r1, r1, #11
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	4ba6      	ldr	r3, [pc, #664]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	4ba5      	ldr	r3, [pc, #660]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b54:	2180      	movs	r1, #128	@ 0x80
 8000b56:	0249      	lsls	r1, r1, #9
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	e00b      	b.n	8000b76 <HAL_RCC_OscConfig+0xba>
 8000b5e:	4ba2      	ldr	r3, [pc, #648]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4ba1      	ldr	r3, [pc, #644]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b64:	49a1      	ldr	r1, [pc, #644]	@ (8000dec <HAL_RCC_OscConfig+0x330>)
 8000b66:	400a      	ands	r2, r1
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	4b9f      	ldr	r3, [pc, #636]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	4b9e      	ldr	r3, [pc, #632]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b70:	499f      	ldr	r1, [pc, #636]	@ (8000df0 <HAL_RCC_OscConfig+0x334>)
 8000b72:	400a      	ands	r2, r1
 8000b74:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d014      	beq.n	8000ba8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b7e:	f7ff fd2f 	bl	80005e0 <HAL_GetTick>
 8000b82:	0003      	movs	r3, r0
 8000b84:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b86:	e008      	b.n	8000b9a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b88:	f7ff fd2a 	bl	80005e0 <HAL_GetTick>
 8000b8c:	0002      	movs	r2, r0
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b64      	cmp	r3, #100	@ 0x64
 8000b94:	d901      	bls.n	8000b9a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e28d      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b9a:	4b93      	ldr	r3, [pc, #588]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	2380      	movs	r3, #128	@ 0x80
 8000ba0:	029b      	lsls	r3, r3, #10
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	d0f0      	beq.n	8000b88 <HAL_RCC_OscConfig+0xcc>
 8000ba6:	e015      	b.n	8000bd4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fd1a 	bl	80005e0 <HAL_GetTick>
 8000bac:	0003      	movs	r3, r0
 8000bae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bb0:	e008      	b.n	8000bc4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb2:	f7ff fd15 	bl	80005e0 <HAL_GetTick>
 8000bb6:	0002      	movs	r2, r0
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	1ad3      	subs	r3, r2, r3
 8000bbc:	2b64      	cmp	r3, #100	@ 0x64
 8000bbe:	d901      	bls.n	8000bc4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	e278      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bc4:	4b88      	ldr	r3, [pc, #544]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	2380      	movs	r3, #128	@ 0x80
 8000bca:	029b      	lsls	r3, r3, #10
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d1f0      	bne.n	8000bb2 <HAL_RCC_OscConfig+0xf6>
 8000bd0:	e000      	b.n	8000bd4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2202      	movs	r2, #2
 8000bda:	4013      	ands	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <HAL_RCC_OscConfig+0x124>
 8000bde:	e099      	b.n	8000d14 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000be0:	4b81      	ldr	r3, [pc, #516]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	2238      	movs	r2, #56	@ 0x38
 8000be6:	4013      	ands	r3, r2
 8000be8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bea:	4b7f      	ldr	r3, [pc, #508]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000bec:	68db      	ldr	r3, [r3, #12]
 8000bee:	2203      	movs	r2, #3
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	2b10      	cmp	r3, #16
 8000bf8:	d102      	bne.n	8000c00 <HAL_RCC_OscConfig+0x144>
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d002      	beq.n	8000c06 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d135      	bne.n	8000c72 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c06:	4b78      	ldr	r3, [pc, #480]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	2380      	movs	r3, #128	@ 0x80
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	4013      	ands	r3, r2
 8000c10:	d005      	beq.n	8000c1e <HAL_RCC_OscConfig+0x162>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e24b      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c1e:	4b72      	ldr	r3, [pc, #456]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	4a74      	ldr	r2, [pc, #464]	@ (8000df4 <HAL_RCC_OscConfig+0x338>)
 8000c24:	4013      	ands	r3, r2
 8000c26:	0019      	movs	r1, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	695b      	ldr	r3, [r3, #20]
 8000c2c:	021a      	lsls	r2, r3, #8
 8000c2e:	4b6e      	ldr	r3, [pc, #440]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c30:	430a      	orrs	r2, r1
 8000c32:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d112      	bne.n	8000c60 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000c3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8000df8 <HAL_RCC_OscConfig+0x33c>)
 8000c40:	4013      	ands	r3, r2
 8000c42:	0019      	movs	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	691a      	ldr	r2, [r3, #16]
 8000c48:	4b67      	ldr	r3, [pc, #412]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000c4e:	4b66      	ldr	r3, [pc, #408]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	0adb      	lsrs	r3, r3, #11
 8000c54:	2207      	movs	r2, #7
 8000c56:	4013      	ands	r3, r2
 8000c58:	4a68      	ldr	r2, [pc, #416]	@ (8000dfc <HAL_RCC_OscConfig+0x340>)
 8000c5a:	40da      	lsrs	r2, r3
 8000c5c:	4b68      	ldr	r3, [pc, #416]	@ (8000e00 <HAL_RCC_OscConfig+0x344>)
 8000c5e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000c60:	4b68      	ldr	r3, [pc, #416]	@ (8000e04 <HAL_RCC_OscConfig+0x348>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff fc5f 	bl	8000528 <HAL_InitTick>
 8000c6a:	1e03      	subs	r3, r0, #0
 8000c6c:	d051      	beq.n	8000d12 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e221      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d030      	beq.n	8000cdc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a5e      	ldr	r2, [pc, #376]	@ (8000df8 <HAL_RCC_OscConfig+0x33c>)
 8000c80:	4013      	ands	r3, r2
 8000c82:	0019      	movs	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	691a      	ldr	r2, [r3, #16]
 8000c88:	4b57      	ldr	r3, [pc, #348]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000c8e:	4b56      	ldr	r3, [pc, #344]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	4b55      	ldr	r3, [pc, #340]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000c94:	2180      	movs	r1, #128	@ 0x80
 8000c96:	0049      	lsls	r1, r1, #1
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fca0 	bl	80005e0 <HAL_GetTick>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ca4:	e008      	b.n	8000cb8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ca6:	f7ff fc9b 	bl	80005e0 <HAL_GetTick>
 8000caa:	0002      	movs	r2, r0
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	d901      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	e1fe      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d0f0      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc4:	4b48      	ldr	r3, [pc, #288]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	4a4a      	ldr	r2, [pc, #296]	@ (8000df4 <HAL_RCC_OscConfig+0x338>)
 8000cca:	4013      	ands	r3, r2
 8000ccc:	0019      	movs	r1, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	021a      	lsls	r2, r3, #8
 8000cd4:	4b44      	ldr	r3, [pc, #272]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	e01b      	b.n	8000d14 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000cdc:	4b42      	ldr	r3, [pc, #264]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b41      	ldr	r3, [pc, #260]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	4949      	ldr	r1, [pc, #292]	@ (8000e08 <HAL_RCC_OscConfig+0x34c>)
 8000ce4:	400a      	ands	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce8:	f7ff fc7a 	bl	80005e0 <HAL_GetTick>
 8000cec:	0003      	movs	r3, r0
 8000cee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000cf0:	e008      	b.n	8000d04 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cf2:	f7ff fc75 	bl	80005e0 <HAL_GetTick>
 8000cf6:	0002      	movs	r2, r0
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d901      	bls.n	8000d04 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000d00:	2303      	movs	r3, #3
 8000d02:	e1d8      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d04:	4b38      	ldr	r3, [pc, #224]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	2380      	movs	r3, #128	@ 0x80
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	d1f0      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x236>
 8000d10:	e000      	b.n	8000d14 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d12:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2208      	movs	r2, #8
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	d047      	beq.n	8000dae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000d1e:	4b32      	ldr	r3, [pc, #200]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2238      	movs	r2, #56	@ 0x38
 8000d24:	4013      	ands	r3, r2
 8000d26:	2b18      	cmp	r3, #24
 8000d28:	d10a      	bne.n	8000d40 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2e:	2202      	movs	r2, #2
 8000d30:	4013      	ands	r3, r2
 8000d32:	d03c      	beq.n	8000dae <HAL_RCC_OscConfig+0x2f2>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d138      	bne.n	8000dae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	e1ba      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d019      	beq.n	8000d7c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000d48:	4b27      	ldr	r3, [pc, #156]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d4a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000d4c:	4b26      	ldr	r3, [pc, #152]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d4e:	2101      	movs	r1, #1
 8000d50:	430a      	orrs	r2, r1
 8000d52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d54:	f7ff fc44 	bl	80005e0 <HAL_GetTick>
 8000d58:	0003      	movs	r3, r0
 8000d5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d5c:	e008      	b.n	8000d70 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d5e:	f7ff fc3f 	bl	80005e0 <HAL_GetTick>
 8000d62:	0002      	movs	r2, r0
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	1ad3      	subs	r3, r2, r3
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d901      	bls.n	8000d70 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	e1a2      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d70:	4b1d      	ldr	r3, [pc, #116]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d74:	2202      	movs	r2, #2
 8000d76:	4013      	ands	r3, r2
 8000d78:	d0f1      	beq.n	8000d5e <HAL_RCC_OscConfig+0x2a2>
 8000d7a:	e018      	b.n	8000dae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000d80:	4b19      	ldr	r3, [pc, #100]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000d82:	2101      	movs	r1, #1
 8000d84:	438a      	bics	r2, r1
 8000d86:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d88:	f7ff fc2a 	bl	80005e0 <HAL_GetTick>
 8000d8c:	0003      	movs	r3, r0
 8000d8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d90:	e008      	b.n	8000da4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d92:	f7ff fc25 	bl	80005e0 <HAL_GetTick>
 8000d96:	0002      	movs	r2, r0
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d901      	bls.n	8000da4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000da0:	2303      	movs	r3, #3
 8000da2:	e188      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000da4:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da8:	2202      	movs	r2, #2
 8000daa:	4013      	ands	r3, r2
 8000dac:	d1f1      	bne.n	8000d92 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2204      	movs	r2, #4
 8000db4:	4013      	ands	r3, r2
 8000db6:	d100      	bne.n	8000dba <HAL_RCC_OscConfig+0x2fe>
 8000db8:	e0c6      	b.n	8000f48 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dba:	231f      	movs	r3, #31
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	2238      	movs	r2, #56	@ 0x38
 8000dc8:	4013      	ands	r3, r2
 8000dca:	2b20      	cmp	r3, #32
 8000dcc:	d11e      	bne.n	8000e0c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_RCC_OscConfig+0x32c>)
 8000dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d100      	bne.n	8000dda <HAL_RCC_OscConfig+0x31e>
 8000dd8:	e0b6      	b.n	8000f48 <HAL_RCC_OscConfig+0x48c>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d000      	beq.n	8000de4 <HAL_RCC_OscConfig+0x328>
 8000de2:	e0b1      	b.n	8000f48 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e166      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
 8000de8:	40021000 	.word	0x40021000
 8000dec:	fffeffff 	.word	0xfffeffff
 8000df0:	fffbffff 	.word	0xfffbffff
 8000df4:	ffff80ff 	.word	0xffff80ff
 8000df8:	ffffc7ff 	.word	0xffffc7ff
 8000dfc:	00f42400 	.word	0x00f42400
 8000e00:	20000000 	.word	0x20000000
 8000e04:	20000004 	.word	0x20000004
 8000e08:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000e0c:	4bac      	ldr	r3, [pc, #688]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e10:	2380      	movs	r3, #128	@ 0x80
 8000e12:	055b      	lsls	r3, r3, #21
 8000e14:	4013      	ands	r3, r2
 8000e16:	d101      	bne.n	8000e1c <HAL_RCC_OscConfig+0x360>
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e000      	b.n	8000e1e <HAL_RCC_OscConfig+0x362>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d011      	beq.n	8000e46 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000e22:	4ba7      	ldr	r3, [pc, #668]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e26:	4ba6      	ldr	r3, [pc, #664]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e28:	2180      	movs	r1, #128	@ 0x80
 8000e2a:	0549      	lsls	r1, r1, #21
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e30:	4ba3      	ldr	r3, [pc, #652]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e34:	2380      	movs	r3, #128	@ 0x80
 8000e36:	055b      	lsls	r3, r3, #21
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000e3e:	231f      	movs	r3, #31
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e46:	4b9f      	ldr	r3, [pc, #636]	@ (80010c4 <HAL_RCC_OscConfig+0x608>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	2380      	movs	r3, #128	@ 0x80
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d11a      	bne.n	8000e88 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e52:	4b9c      	ldr	r3, [pc, #624]	@ (80010c4 <HAL_RCC_OscConfig+0x608>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	4b9b      	ldr	r3, [pc, #620]	@ (80010c4 <HAL_RCC_OscConfig+0x608>)
 8000e58:	2180      	movs	r1, #128	@ 0x80
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000e60:	f7ff fbbe 	bl	80005e0 <HAL_GetTick>
 8000e64:	0003      	movs	r3, r0
 8000e66:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e68:	e008      	b.n	8000e7c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e6a:	f7ff fbb9 	bl	80005e0 <HAL_GetTick>
 8000e6e:	0002      	movs	r2, r0
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e11c      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e7c:	4b91      	ldr	r3, [pc, #580]	@ (80010c4 <HAL_RCC_OscConfig+0x608>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	2380      	movs	r3, #128	@ 0x80
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	4013      	ands	r3, r2
 8000e86:	d0f0      	beq.n	8000e6a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d106      	bne.n	8000e9e <HAL_RCC_OscConfig+0x3e2>
 8000e90:	4b8b      	ldr	r3, [pc, #556]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000e94:	4b8a      	ldr	r3, [pc, #552]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000e96:	2101      	movs	r1, #1
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000e9c:	e01c      	b.n	8000ed8 <HAL_RCC_OscConfig+0x41c>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	2b05      	cmp	r3, #5
 8000ea4:	d10c      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x404>
 8000ea6:	4b86      	ldr	r3, [pc, #536]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000ea8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000eaa:	4b85      	ldr	r3, [pc, #532]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000eac:	2104      	movs	r1, #4
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000eb2:	4b83      	ldr	r3, [pc, #524]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000eb4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000eb6:	4b82      	ldr	r3, [pc, #520]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000eb8:	2101      	movs	r1, #1
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000ebe:	e00b      	b.n	8000ed8 <HAL_RCC_OscConfig+0x41c>
 8000ec0:	4b7f      	ldr	r3, [pc, #508]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000ec2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000ec4:	4b7e      	ldr	r3, [pc, #504]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	438a      	bics	r2, r1
 8000eca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000ecc:	4b7c      	ldr	r3, [pc, #496]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000ece:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000ed0:	4b7b      	ldr	r3, [pc, #492]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	438a      	bics	r2, r1
 8000ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d014      	beq.n	8000f0a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ee0:	f7ff fb7e 	bl	80005e0 <HAL_GetTick>
 8000ee4:	0003      	movs	r3, r0
 8000ee6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ee8:	e009      	b.n	8000efe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eea:	f7ff fb79 	bl	80005e0 <HAL_GetTick>
 8000eee:	0002      	movs	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	4a74      	ldr	r2, [pc, #464]	@ (80010c8 <HAL_RCC_OscConfig+0x60c>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e0db      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000efe:	4b70      	ldr	r3, [pc, #448]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f02:	2202      	movs	r2, #2
 8000f04:	4013      	ands	r3, r2
 8000f06:	d0f0      	beq.n	8000eea <HAL_RCC_OscConfig+0x42e>
 8000f08:	e013      	b.n	8000f32 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fb69 	bl	80005e0 <HAL_GetTick>
 8000f0e:	0003      	movs	r3, r0
 8000f10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f12:	e009      	b.n	8000f28 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f14:	f7ff fb64 	bl	80005e0 <HAL_GetTick>
 8000f18:	0002      	movs	r2, r0
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	4a6a      	ldr	r2, [pc, #424]	@ (80010c8 <HAL_RCC_OscConfig+0x60c>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d901      	bls.n	8000f28 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e0c6      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f28:	4b65      	ldr	r3, [pc, #404]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d1f0      	bne.n	8000f14 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000f32:	231f      	movs	r3, #31
 8000f34:	18fb      	adds	r3, r7, r3
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d105      	bne.n	8000f48 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000f3c:	4b60      	ldr	r3, [pc, #384]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f40:	4b5f      	ldr	r3, [pc, #380]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f42:	4962      	ldr	r1, [pc, #392]	@ (80010cc <HAL_RCC_OscConfig+0x610>)
 8000f44:	400a      	ands	r2, r1
 8000f46:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	69db      	ldr	r3, [r3, #28]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d100      	bne.n	8000f52 <HAL_RCC_OscConfig+0x496>
 8000f50:	e0b0      	b.n	80010b4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f52:	4b5b      	ldr	r3, [pc, #364]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	2238      	movs	r2, #56	@ 0x38
 8000f58:	4013      	ands	r3, r2
 8000f5a:	2b10      	cmp	r3, #16
 8000f5c:	d100      	bne.n	8000f60 <HAL_RCC_OscConfig+0x4a4>
 8000f5e:	e078      	b.n	8001052 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d153      	bne.n	8001010 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f68:	4b55      	ldr	r3, [pc, #340]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b54      	ldr	r3, [pc, #336]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f6e:	4958      	ldr	r1, [pc, #352]	@ (80010d0 <HAL_RCC_OscConfig+0x614>)
 8000f70:	400a      	ands	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f74:	f7ff fb34 	bl	80005e0 <HAL_GetTick>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7e:	f7ff fb2f 	bl	80005e0 <HAL_GetTick>
 8000f82:	0002      	movs	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e092      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f90:	4b4b      	ldr	r3, [pc, #300]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	2380      	movs	r3, #128	@ 0x80
 8000f96:	049b      	lsls	r3, r3, #18
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d1f0      	bne.n	8000f7e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f9c:	4b48      	ldr	r3, [pc, #288]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	4a4c      	ldr	r2, [pc, #304]	@ (80010d4 <HAL_RCC_OscConfig+0x618>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	0019      	movs	r1, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a1a      	ldr	r2, [r3, #32]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb4:	021b      	lsls	r3, r3, #8
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	4b3e      	ldr	r3, [pc, #248]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fca:	4b3d      	ldr	r3, [pc, #244]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4b3c      	ldr	r3, [pc, #240]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000fd0:	2180      	movs	r1, #128	@ 0x80
 8000fd2:	0449      	lsls	r1, r1, #17
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8000fd8:	4b39      	ldr	r3, [pc, #228]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000fda:	68da      	ldr	r2, [r3, #12]
 8000fdc:	4b38      	ldr	r3, [pc, #224]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8000fde:	2180      	movs	r1, #128	@ 0x80
 8000fe0:	0549      	lsls	r1, r1, #21
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe6:	f7ff fafb 	bl	80005e0 <HAL_GetTick>
 8000fea:	0003      	movs	r3, r0
 8000fec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ff0:	f7ff faf6 	bl	80005e0 <HAL_GetTick>
 8000ff4:	0002      	movs	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e059      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001002:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	2380      	movs	r3, #128	@ 0x80
 8001008:	049b      	lsls	r3, r3, #18
 800100a:	4013      	ands	r3, r2
 800100c:	d0f0      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x534>
 800100e:	e051      	b.n	80010b4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001010:	4b2b      	ldr	r3, [pc, #172]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b2a      	ldr	r3, [pc, #168]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8001016:	492e      	ldr	r1, [pc, #184]	@ (80010d0 <HAL_RCC_OscConfig+0x614>)
 8001018:	400a      	ands	r2, r1
 800101a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800101c:	f7ff fae0 	bl	80005e0 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001026:	f7ff fadb 	bl	80005e0 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e03e      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001038:	4b21      	ldr	r3, [pc, #132]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	2380      	movs	r3, #128	@ 0x80
 800103e:	049b      	lsls	r3, r3, #18
 8001040:	4013      	ands	r3, r2
 8001042:	d1f0      	bne.n	8001026 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001044:	4b1e      	ldr	r3, [pc, #120]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8001046:	68da      	ldr	r2, [r3, #12]
 8001048:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 800104a:	4923      	ldr	r1, [pc, #140]	@ (80010d8 <HAL_RCC_OscConfig+0x61c>)
 800104c:	400a      	ands	r2, r1
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	e030      	b.n	80010b4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d101      	bne.n	800105e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e02b      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <HAL_RCC_OscConfig+0x604>)
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	2203      	movs	r2, #3
 8001068:	401a      	ands	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6a1b      	ldr	r3, [r3, #32]
 800106e:	429a      	cmp	r2, r3
 8001070:	d11e      	bne.n	80010b0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	2270      	movs	r2, #112	@ 0x70
 8001076:	401a      	ands	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800107c:	429a      	cmp	r2, r3
 800107e:	d117      	bne.n	80010b0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001080:	697a      	ldr	r2, [r7, #20]
 8001082:	23fe      	movs	r3, #254	@ 0xfe
 8001084:	01db      	lsls	r3, r3, #7
 8001086:	401a      	ands	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800108c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800108e:	429a      	cmp	r2, r3
 8001090:	d10e      	bne.n	80010b0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	23f8      	movs	r3, #248	@ 0xf8
 8001096:	039b      	lsls	r3, r3, #14
 8001098:	401a      	ands	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800109e:	429a      	cmp	r2, r3
 80010a0:	d106      	bne.n	80010b0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	0f5b      	lsrs	r3, r3, #29
 80010a6:	075a      	lsls	r2, r3, #29
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d001      	beq.n	80010b4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e000      	b.n	80010b6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b008      	add	sp, #32
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40007000 	.word	0x40007000
 80010c8:	00001388 	.word	0x00001388
 80010cc:	efffffff 	.word	0xefffffff
 80010d0:	feffffff 	.word	0xfeffffff
 80010d4:	1fc1808c 	.word	0x1fc1808c
 80010d8:	effefffc 	.word	0xeffefffc

080010dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0e9      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010f0:	4b76      	ldr	r3, [pc, #472]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2207      	movs	r2, #7
 80010f6:	4013      	ands	r3, r2
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d91e      	bls.n	800113c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fe:	4b73      	ldr	r3, [pc, #460]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2207      	movs	r2, #7
 8001104:	4393      	bics	r3, r2
 8001106:	0019      	movs	r1, r3
 8001108:	4b70      	ldr	r3, [pc, #448]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	430a      	orrs	r2, r1
 800110e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001110:	f7ff fa66 	bl	80005e0 <HAL_GetTick>
 8001114:	0003      	movs	r3, r0
 8001116:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001118:	e009      	b.n	800112e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800111a:	f7ff fa61 	bl	80005e0 <HAL_GetTick>
 800111e:	0002      	movs	r2, r0
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	4a6a      	ldr	r2, [pc, #424]	@ (80012d0 <HAL_RCC_ClockConfig+0x1f4>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e0ca      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800112e:	4b67      	ldr	r3, [pc, #412]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2207      	movs	r2, #7
 8001134:	4013      	ands	r3, r2
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	429a      	cmp	r2, r3
 800113a:	d1ee      	bne.n	800111a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2202      	movs	r2, #2
 8001142:	4013      	ands	r3, r2
 8001144:	d015      	beq.n	8001172 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2204      	movs	r2, #4
 800114c:	4013      	ands	r3, r2
 800114e:	d006      	beq.n	800115e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001150:	4b60      	ldr	r3, [pc, #384]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	4b5f      	ldr	r3, [pc, #380]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001156:	21e0      	movs	r1, #224	@ 0xe0
 8001158:	01c9      	lsls	r1, r1, #7
 800115a:	430a      	orrs	r2, r1
 800115c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800115e:	4b5d      	ldr	r3, [pc, #372]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	4a5d      	ldr	r2, [pc, #372]	@ (80012d8 <HAL_RCC_ClockConfig+0x1fc>)
 8001164:	4013      	ands	r3, r2
 8001166:	0019      	movs	r1, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	4b59      	ldr	r3, [pc, #356]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 800116e:	430a      	orrs	r2, r1
 8001170:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2201      	movs	r2, #1
 8001178:	4013      	ands	r3, r2
 800117a:	d057      	beq.n	800122c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d107      	bne.n	8001194 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001184:	4b53      	ldr	r3, [pc, #332]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	2380      	movs	r3, #128	@ 0x80
 800118a:	029b      	lsls	r3, r3, #10
 800118c:	4013      	ands	r3, r2
 800118e:	d12b      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e097      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d107      	bne.n	80011ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800119c:	4b4d      	ldr	r3, [pc, #308]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	@ 0x80
 80011a2:	049b      	lsls	r3, r3, #18
 80011a4:	4013      	ands	r3, r2
 80011a6:	d11f      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e08b      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d107      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011b4:	4b47      	ldr	r3, [pc, #284]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	2380      	movs	r3, #128	@ 0x80
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	4013      	ands	r3, r2
 80011be:	d113      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e07f      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b03      	cmp	r3, #3
 80011ca:	d106      	bne.n	80011da <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011cc:	4b41      	ldr	r3, [pc, #260]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80011ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d0:	2202      	movs	r2, #2
 80011d2:	4013      	ands	r3, r2
 80011d4:	d108      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e074      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011da:	4b3e      	ldr	r3, [pc, #248]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80011dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011de:	2202      	movs	r2, #2
 80011e0:	4013      	ands	r3, r2
 80011e2:	d101      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e06d      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80011e8:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2207      	movs	r2, #7
 80011ee:	4393      	bics	r3, r2
 80011f0:	0019      	movs	r1, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	4b37      	ldr	r3, [pc, #220]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80011f8:	430a      	orrs	r2, r1
 80011fa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80011fc:	f7ff f9f0 	bl	80005e0 <HAL_GetTick>
 8001200:	0003      	movs	r3, r0
 8001202:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001204:	e009      	b.n	800121a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001206:	f7ff f9eb 	bl	80005e0 <HAL_GetTick>
 800120a:	0002      	movs	r2, r0
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	4a2f      	ldr	r2, [pc, #188]	@ (80012d0 <HAL_RCC_ClockConfig+0x1f4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d901      	bls.n	800121a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e054      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800121a:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2238      	movs	r2, #56	@ 0x38
 8001220:	401a      	ands	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	429a      	cmp	r2, r3
 800122a:	d1ec      	bne.n	8001206 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800122c:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2207      	movs	r2, #7
 8001232:	4013      	ands	r3, r2
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d21e      	bcs.n	8001278 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2207      	movs	r2, #7
 8001240:	4393      	bics	r3, r2
 8001242:	0019      	movs	r1, r3
 8001244:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	430a      	orrs	r2, r1
 800124a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800124c:	f7ff f9c8 	bl	80005e0 <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001254:	e009      	b.n	800126a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001256:	f7ff f9c3 	bl	80005e0 <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	4a1b      	ldr	r2, [pc, #108]	@ (80012d0 <HAL_RCC_ClockConfig+0x1f4>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d901      	bls.n	800126a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e02c      	b.n	80012c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800126a:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2207      	movs	r2, #7
 8001270:	4013      	ands	r3, r2
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	429a      	cmp	r2, r3
 8001276:	d1ee      	bne.n	8001256 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2204      	movs	r2, #4
 800127e:	4013      	ands	r3, r2
 8001280:	d009      	beq.n	8001296 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001282:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <HAL_RCC_ClockConfig+0x200>)
 8001288:	4013      	ands	r3, r2
 800128a:	0019      	movs	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68da      	ldr	r2, [r3, #12]
 8001290:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 8001292:	430a      	orrs	r2, r1
 8001294:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001296:	f000 f829 	bl	80012ec <HAL_RCC_GetSysClockFreq>
 800129a:	0001      	movs	r1, r0
 800129c:	4b0d      	ldr	r3, [pc, #52]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	0a1b      	lsrs	r3, r3, #8
 80012a2:	220f      	movs	r2, #15
 80012a4:	401a      	ands	r2, r3
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <HAL_RCC_ClockConfig+0x204>)
 80012a8:	0092      	lsls	r2, r2, #2
 80012aa:	58d3      	ldr	r3, [r2, r3]
 80012ac:	221f      	movs	r2, #31
 80012ae:	4013      	ands	r3, r2
 80012b0:	000a      	movs	r2, r1
 80012b2:	40da      	lsrs	r2, r3
 80012b4:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <HAL_RCC_ClockConfig+0x208>)
 80012b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <HAL_RCC_ClockConfig+0x20c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff f933 	bl	8000528 <HAL_InitTick>
 80012c2:	0003      	movs	r3, r0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b004      	add	sp, #16
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40022000 	.word	0x40022000
 80012d0:	00001388 	.word	0x00001388
 80012d4:	40021000 	.word	0x40021000
 80012d8:	fffff0ff 	.word	0xfffff0ff
 80012dc:	ffff8fff 	.word	0xffff8fff
 80012e0:	08001cfc 	.word	0x08001cfc
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000004 	.word	0x20000004

080012ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012f2:	4b3c      	ldr	r3, [pc, #240]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2238      	movs	r2, #56	@ 0x38
 80012f8:	4013      	ands	r3, r2
 80012fa:	d10f      	bne.n	800131c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80012fc:	4b39      	ldr	r3, [pc, #228]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	0adb      	lsrs	r3, r3, #11
 8001302:	2207      	movs	r2, #7
 8001304:	4013      	ands	r3, r2
 8001306:	2201      	movs	r2, #1
 8001308:	409a      	lsls	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800130e:	6839      	ldr	r1, [r7, #0]
 8001310:	4835      	ldr	r0, [pc, #212]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001312:	f7fe fef5 	bl	8000100 <__udivsi3>
 8001316:	0003      	movs	r3, r0
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	e05d      	b.n	80013d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800131c:	4b31      	ldr	r3, [pc, #196]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	2238      	movs	r2, #56	@ 0x38
 8001322:	4013      	ands	r3, r2
 8001324:	2b08      	cmp	r3, #8
 8001326:	d102      	bne.n	800132e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001328:	4b30      	ldr	r3, [pc, #192]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x100>)
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	e054      	b.n	80013d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800132e:	4b2d      	ldr	r3, [pc, #180]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	2238      	movs	r2, #56	@ 0x38
 8001334:	4013      	ands	r3, r2
 8001336:	2b10      	cmp	r3, #16
 8001338:	d138      	bne.n	80013ac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800133a:	4b2a      	ldr	r3, [pc, #168]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2203      	movs	r2, #3
 8001340:	4013      	ands	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001344:	4b27      	ldr	r3, [pc, #156]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	091b      	lsrs	r3, r3, #4
 800134a:	2207      	movs	r2, #7
 800134c:	4013      	ands	r3, r2
 800134e:	3301      	adds	r3, #1
 8001350:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2b03      	cmp	r3, #3
 8001356:	d10d      	bne.n	8001374 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	4824      	ldr	r0, [pc, #144]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x100>)
 800135c:	f7fe fed0 	bl	8000100 <__udivsi3>
 8001360:	0003      	movs	r3, r0
 8001362:	0019      	movs	r1, r3
 8001364:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	227f      	movs	r2, #127	@ 0x7f
 800136c:	4013      	ands	r3, r2
 800136e:	434b      	muls	r3, r1
 8001370:	617b      	str	r3, [r7, #20]
        break;
 8001372:	e00d      	b.n	8001390 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	481c      	ldr	r0, [pc, #112]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001378:	f7fe fec2 	bl	8000100 <__udivsi3>
 800137c:	0003      	movs	r3, r0
 800137e:	0019      	movs	r1, r3
 8001380:	4b18      	ldr	r3, [pc, #96]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	227f      	movs	r2, #127	@ 0x7f
 8001388:	4013      	ands	r3, r2
 800138a:	434b      	muls	r3, r1
 800138c:	617b      	str	r3, [r7, #20]
        break;
 800138e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001390:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	0f5b      	lsrs	r3, r3, #29
 8001396:	2207      	movs	r2, #7
 8001398:	4013      	ands	r3, r2
 800139a:	3301      	adds	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	6978      	ldr	r0, [r7, #20]
 80013a2:	f7fe fead 	bl	8000100 <__udivsi3>
 80013a6:	0003      	movs	r3, r0
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	e015      	b.n	80013d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80013ac:	4b0d      	ldr	r3, [pc, #52]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2238      	movs	r2, #56	@ 0x38
 80013b2:	4013      	ands	r3, r2
 80013b4:	2b20      	cmp	r3, #32
 80013b6:	d103      	bne.n	80013c0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80013b8:	2380      	movs	r3, #128	@ 0x80
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	e00b      	b.n	80013d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2238      	movs	r2, #56	@ 0x38
 80013c6:	4013      	ands	r3, r2
 80013c8:	2b18      	cmp	r3, #24
 80013ca:	d103      	bne.n	80013d4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80013cc:	23fa      	movs	r3, #250	@ 0xfa
 80013ce:	01db      	lsls	r3, r3, #7
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	e001      	b.n	80013d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80013d8:	693b      	ldr	r3, [r7, #16]
}
 80013da:	0018      	movs	r0, r3
 80013dc:	46bd      	mov	sp, r7
 80013de:	b006      	add	sp, #24
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	46c0      	nop			@ (mov r8, r8)
 80013e4:	40021000 	.word	0x40021000
 80013e8:	00f42400 	.word	0x00f42400
 80013ec:	007a1200 	.word	0x007a1200

080013f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <HAL_RCC_GetHCLKFreq+0x10>)
 80013f6:	681b      	ldr	r3, [r3, #0]
}
 80013f8:	0018      	movs	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	20000000 	.word	0x20000000

08001404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001404:	b5b0      	push	{r4, r5, r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001408:	f7ff fff2 	bl	80013f0 <HAL_RCC_GetHCLKFreq>
 800140c:	0004      	movs	r4, r0
 800140e:	f7ff fb49 	bl	8000aa4 <LL_RCC_GetAPB1Prescaler>
 8001412:	0003      	movs	r3, r0
 8001414:	0b1a      	lsrs	r2, r3, #12
 8001416:	4b05      	ldr	r3, [pc, #20]	@ (800142c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001418:	0092      	lsls	r2, r2, #2
 800141a:	58d3      	ldr	r3, [r2, r3]
 800141c:	221f      	movs	r2, #31
 800141e:	4013      	ands	r3, r2
 8001420:	40dc      	lsrs	r4, r3
 8001422:	0023      	movs	r3, r4
}
 8001424:	0018      	movs	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	bdb0      	pop	{r4, r5, r7, pc}
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	08001d3c 	.word	0x08001d3c

08001430 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e046      	b.n	80014d0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2288      	movs	r2, #136	@ 0x88
 8001446:	589b      	ldr	r3, [r3, r2]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d107      	bne.n	800145c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2284      	movs	r2, #132	@ 0x84
 8001450:	2100      	movs	r1, #0
 8001452:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	0018      	movs	r0, r3
 8001458:	f7fe ffb2 	bl	80003c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2288      	movs	r2, #136	@ 0x88
 8001460:	2124      	movs	r1, #36	@ 0x24
 8001462:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2101      	movs	r1, #1
 8001470:	438a      	bics	r2, r1
 8001472:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	0018      	movs	r0, r3
 8001480:	f000 f9d0 	bl	8001824 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	0018      	movs	r0, r3
 8001488:	f000 f828 	bl	80014dc <UART_SetConfig>
 800148c:	0003      	movs	r3, r0
 800148e:	2b01      	cmp	r3, #1
 8001490:	d101      	bne.n	8001496 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e01c      	b.n	80014d0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	490d      	ldr	r1, [pc, #52]	@ (80014d8 <HAL_UART_Init+0xa8>)
 80014a2:	400a      	ands	r2, r1
 80014a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	212a      	movs	r1, #42	@ 0x2a
 80014b2:	438a      	bics	r2, r1
 80014b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2101      	movs	r1, #1
 80014c2:	430a      	orrs	r2, r1
 80014c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 fa5f 	bl	800198c <UART_CheckIdleState>
 80014ce:	0003      	movs	r3, r0
}
 80014d0:	0018      	movs	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	b002      	add	sp, #8
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	ffffb7ff 	.word	0xffffb7ff

080014dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80014e4:	231a      	movs	r3, #26
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	431a      	orrs	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	431a      	orrs	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	4313      	orrs	r3, r2
 8001502:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4abc      	ldr	r2, [pc, #752]	@ (80017fc <UART_SetConfig+0x320>)
 800150c:	4013      	ands	r3, r2
 800150e:	0019      	movs	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	430a      	orrs	r2, r1
 8001518:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4ab7      	ldr	r2, [pc, #732]	@ (8001800 <UART_SetConfig+0x324>)
 8001522:	4013      	ands	r3, r2
 8001524:	0019      	movs	r1, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	430a      	orrs	r2, r1
 8001530:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	69fa      	ldr	r2, [r7, #28]
 800153e:	4313      	orrs	r3, r2
 8001540:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	4aae      	ldr	r2, [pc, #696]	@ (8001804 <UART_SetConfig+0x328>)
 800154a:	4013      	ands	r3, r2
 800154c:	0019      	movs	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	69fa      	ldr	r2, [r7, #28]
 8001554:	430a      	orrs	r2, r1
 8001556:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155e:	220f      	movs	r2, #15
 8001560:	4393      	bics	r3, r2
 8001562:	0019      	movs	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4aa4      	ldr	r2, [pc, #656]	@ (8001808 <UART_SetConfig+0x32c>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d127      	bne.n	80015ca <UART_SetConfig+0xee>
 800157a:	4ba4      	ldr	r3, [pc, #656]	@ (800180c <UART_SetConfig+0x330>)
 800157c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800157e:	2203      	movs	r2, #3
 8001580:	4013      	ands	r3, r2
 8001582:	2b03      	cmp	r3, #3
 8001584:	d017      	beq.n	80015b6 <UART_SetConfig+0xda>
 8001586:	d81b      	bhi.n	80015c0 <UART_SetConfig+0xe4>
 8001588:	2b02      	cmp	r3, #2
 800158a:	d00a      	beq.n	80015a2 <UART_SetConfig+0xc6>
 800158c:	d818      	bhi.n	80015c0 <UART_SetConfig+0xe4>
 800158e:	2b00      	cmp	r3, #0
 8001590:	d002      	beq.n	8001598 <UART_SetConfig+0xbc>
 8001592:	2b01      	cmp	r3, #1
 8001594:	d00a      	beq.n	80015ac <UART_SetConfig+0xd0>
 8001596:	e013      	b.n	80015c0 <UART_SetConfig+0xe4>
 8001598:	231b      	movs	r3, #27
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	e058      	b.n	8001654 <UART_SetConfig+0x178>
 80015a2:	231b      	movs	r3, #27
 80015a4:	18fb      	adds	r3, r7, r3
 80015a6:	2202      	movs	r2, #2
 80015a8:	701a      	strb	r2, [r3, #0]
 80015aa:	e053      	b.n	8001654 <UART_SetConfig+0x178>
 80015ac:	231b      	movs	r3, #27
 80015ae:	18fb      	adds	r3, r7, r3
 80015b0:	2204      	movs	r2, #4
 80015b2:	701a      	strb	r2, [r3, #0]
 80015b4:	e04e      	b.n	8001654 <UART_SetConfig+0x178>
 80015b6:	231b      	movs	r3, #27
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	2208      	movs	r2, #8
 80015bc:	701a      	strb	r2, [r3, #0]
 80015be:	e049      	b.n	8001654 <UART_SetConfig+0x178>
 80015c0:	231b      	movs	r3, #27
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2210      	movs	r2, #16
 80015c6:	701a      	strb	r2, [r3, #0]
 80015c8:	e044      	b.n	8001654 <UART_SetConfig+0x178>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a90      	ldr	r2, [pc, #576]	@ (8001810 <UART_SetConfig+0x334>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d127      	bne.n	8001624 <UART_SetConfig+0x148>
 80015d4:	4b8d      	ldr	r3, [pc, #564]	@ (800180c <UART_SetConfig+0x330>)
 80015d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d8:	220c      	movs	r2, #12
 80015da:	4013      	ands	r3, r2
 80015dc:	2b0c      	cmp	r3, #12
 80015de:	d017      	beq.n	8001610 <UART_SetConfig+0x134>
 80015e0:	d81b      	bhi.n	800161a <UART_SetConfig+0x13e>
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d00a      	beq.n	80015fc <UART_SetConfig+0x120>
 80015e6:	d818      	bhi.n	800161a <UART_SetConfig+0x13e>
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d002      	beq.n	80015f2 <UART_SetConfig+0x116>
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d00a      	beq.n	8001606 <UART_SetConfig+0x12a>
 80015f0:	e013      	b.n	800161a <UART_SetConfig+0x13e>
 80015f2:	231b      	movs	r3, #27
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	e02b      	b.n	8001654 <UART_SetConfig+0x178>
 80015fc:	231b      	movs	r3, #27
 80015fe:	18fb      	adds	r3, r7, r3
 8001600:	2202      	movs	r2, #2
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e026      	b.n	8001654 <UART_SetConfig+0x178>
 8001606:	231b      	movs	r3, #27
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	2204      	movs	r2, #4
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	e021      	b.n	8001654 <UART_SetConfig+0x178>
 8001610:	231b      	movs	r3, #27
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	2208      	movs	r2, #8
 8001616:	701a      	strb	r2, [r3, #0]
 8001618:	e01c      	b.n	8001654 <UART_SetConfig+0x178>
 800161a:	231b      	movs	r3, #27
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	2210      	movs	r2, #16
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	e017      	b.n	8001654 <UART_SetConfig+0x178>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a7a      	ldr	r2, [pc, #488]	@ (8001814 <UART_SetConfig+0x338>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d104      	bne.n	8001638 <UART_SetConfig+0x15c>
 800162e:	231b      	movs	r3, #27
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e00d      	b.n	8001654 <UART_SetConfig+0x178>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a76      	ldr	r2, [pc, #472]	@ (8001818 <UART_SetConfig+0x33c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d104      	bne.n	800164c <UART_SetConfig+0x170>
 8001642:	231b      	movs	r3, #27
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
 800164a:	e003      	b.n	8001654 <UART_SetConfig+0x178>
 800164c:	231b      	movs	r3, #27
 800164e:	18fb      	adds	r3, r7, r3
 8001650:	2210      	movs	r2, #16
 8001652:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	69da      	ldr	r2, [r3, #28]
 8001658:	2380      	movs	r3, #128	@ 0x80
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	429a      	cmp	r2, r3
 800165e:	d000      	beq.n	8001662 <UART_SetConfig+0x186>
 8001660:	e065      	b.n	800172e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8001662:	231b      	movs	r3, #27
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b08      	cmp	r3, #8
 800166a:	d015      	beq.n	8001698 <UART_SetConfig+0x1bc>
 800166c:	dc18      	bgt.n	80016a0 <UART_SetConfig+0x1c4>
 800166e:	2b04      	cmp	r3, #4
 8001670:	d00d      	beq.n	800168e <UART_SetConfig+0x1b2>
 8001672:	dc15      	bgt.n	80016a0 <UART_SetConfig+0x1c4>
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <UART_SetConfig+0x1a2>
 8001678:	2b02      	cmp	r3, #2
 800167a:	d005      	beq.n	8001688 <UART_SetConfig+0x1ac>
 800167c:	e010      	b.n	80016a0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800167e:	f7ff fec1 	bl	8001404 <HAL_RCC_GetPCLK1Freq>
 8001682:	0003      	movs	r3, r0
 8001684:	617b      	str	r3, [r7, #20]
        break;
 8001686:	e012      	b.n	80016ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001688:	4b64      	ldr	r3, [pc, #400]	@ (800181c <UART_SetConfig+0x340>)
 800168a:	617b      	str	r3, [r7, #20]
        break;
 800168c:	e00f      	b.n	80016ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800168e:	f7ff fe2d 	bl	80012ec <HAL_RCC_GetSysClockFreq>
 8001692:	0003      	movs	r3, r0
 8001694:	617b      	str	r3, [r7, #20]
        break;
 8001696:	e00a      	b.n	80016ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001698:	2380      	movs	r3, #128	@ 0x80
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	617b      	str	r3, [r7, #20]
        break;
 800169e:	e006      	b.n	80016ae <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80016a4:	231a      	movs	r3, #26
 80016a6:	18fb      	adds	r3, r7, r3
 80016a8:	2201      	movs	r2, #1
 80016aa:	701a      	strb	r2, [r3, #0]
        break;
 80016ac:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d100      	bne.n	80016b6 <UART_SetConfig+0x1da>
 80016b4:	e08d      	b.n	80017d2 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016ba:	4b59      	ldr	r3, [pc, #356]	@ (8001820 <UART_SetConfig+0x344>)
 80016bc:	0052      	lsls	r2, r2, #1
 80016be:	5ad3      	ldrh	r3, [r2, r3]
 80016c0:	0019      	movs	r1, r3
 80016c2:	6978      	ldr	r0, [r7, #20]
 80016c4:	f7fe fd1c 	bl	8000100 <__udivsi3>
 80016c8:	0003      	movs	r3, r0
 80016ca:	005a      	lsls	r2, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	18d2      	adds	r2, r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	0019      	movs	r1, r3
 80016da:	0010      	movs	r0, r2
 80016dc:	f7fe fd10 	bl	8000100 <__udivsi3>
 80016e0:	0003      	movs	r3, r0
 80016e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	2b0f      	cmp	r3, #15
 80016e8:	d91c      	bls.n	8001724 <UART_SetConfig+0x248>
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	025b      	lsls	r3, r3, #9
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d217      	bcs.n	8001724 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	200e      	movs	r0, #14
 80016fa:	183b      	adds	r3, r7, r0
 80016fc:	210f      	movs	r1, #15
 80016fe:	438a      	bics	r2, r1
 8001700:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	085b      	lsrs	r3, r3, #1
 8001706:	b29b      	uxth	r3, r3
 8001708:	2207      	movs	r2, #7
 800170a:	4013      	ands	r3, r2
 800170c:	b299      	uxth	r1, r3
 800170e:	183b      	adds	r3, r7, r0
 8001710:	183a      	adds	r2, r7, r0
 8001712:	8812      	ldrh	r2, [r2, #0]
 8001714:	430a      	orrs	r2, r1
 8001716:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	183a      	adds	r2, r7, r0
 800171e:	8812      	ldrh	r2, [r2, #0]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	e056      	b.n	80017d2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001724:	231a      	movs	r3, #26
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	2201      	movs	r2, #1
 800172a:	701a      	strb	r2, [r3, #0]
 800172c:	e051      	b.n	80017d2 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800172e:	231b      	movs	r3, #27
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b08      	cmp	r3, #8
 8001736:	d015      	beq.n	8001764 <UART_SetConfig+0x288>
 8001738:	dc18      	bgt.n	800176c <UART_SetConfig+0x290>
 800173a:	2b04      	cmp	r3, #4
 800173c:	d00d      	beq.n	800175a <UART_SetConfig+0x27e>
 800173e:	dc15      	bgt.n	800176c <UART_SetConfig+0x290>
 8001740:	2b00      	cmp	r3, #0
 8001742:	d002      	beq.n	800174a <UART_SetConfig+0x26e>
 8001744:	2b02      	cmp	r3, #2
 8001746:	d005      	beq.n	8001754 <UART_SetConfig+0x278>
 8001748:	e010      	b.n	800176c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800174a:	f7ff fe5b 	bl	8001404 <HAL_RCC_GetPCLK1Freq>
 800174e:	0003      	movs	r3, r0
 8001750:	617b      	str	r3, [r7, #20]
        break;
 8001752:	e012      	b.n	800177a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001754:	4b31      	ldr	r3, [pc, #196]	@ (800181c <UART_SetConfig+0x340>)
 8001756:	617b      	str	r3, [r7, #20]
        break;
 8001758:	e00f      	b.n	800177a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800175a:	f7ff fdc7 	bl	80012ec <HAL_RCC_GetSysClockFreq>
 800175e:	0003      	movs	r3, r0
 8001760:	617b      	str	r3, [r7, #20]
        break;
 8001762:	e00a      	b.n	800177a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001764:	2380      	movs	r3, #128	@ 0x80
 8001766:	021b      	lsls	r3, r3, #8
 8001768:	617b      	str	r3, [r7, #20]
        break;
 800176a:	e006      	b.n	800177a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001770:	231a      	movs	r3, #26
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
        break;
 8001778:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d028      	beq.n	80017d2 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001784:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <UART_SetConfig+0x344>)
 8001786:	0052      	lsls	r2, r2, #1
 8001788:	5ad3      	ldrh	r3, [r2, r3]
 800178a:	0019      	movs	r1, r3
 800178c:	6978      	ldr	r0, [r7, #20]
 800178e:	f7fe fcb7 	bl	8000100 <__udivsi3>
 8001792:	0003      	movs	r3, r0
 8001794:	001a      	movs	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	18d2      	adds	r2, r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	0019      	movs	r1, r3
 80017a4:	0010      	movs	r0, r2
 80017a6:	f7fe fcab 	bl	8000100 <__udivsi3>
 80017aa:	0003      	movs	r3, r0
 80017ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d90a      	bls.n	80017ca <UART_SetConfig+0x2ee>
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	025b      	lsls	r3, r3, #9
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d205      	bcs.n	80017ca <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	60da      	str	r2, [r3, #12]
 80017c8:	e003      	b.n	80017d2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80017ca:	231a      	movs	r3, #26
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	226a      	movs	r2, #106	@ 0x6a
 80017d6:	2101      	movs	r1, #1
 80017d8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2268      	movs	r2, #104	@ 0x68
 80017de:	2101      	movs	r1, #1
 80017e0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80017ee:	231a      	movs	r3, #26
 80017f0:	18fb      	adds	r3, r7, r3
 80017f2:	781b      	ldrb	r3, [r3, #0]
}
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b008      	add	sp, #32
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	cfff69f3 	.word	0xcfff69f3
 8001800:	ffffcfff 	.word	0xffffcfff
 8001804:	11fff4ff 	.word	0x11fff4ff
 8001808:	40013800 	.word	0x40013800
 800180c:	40021000 	.word	0x40021000
 8001810:	40004400 	.word	0x40004400
 8001814:	40004800 	.word	0x40004800
 8001818:	40004c00 	.word	0x40004c00
 800181c:	00f42400 	.word	0x00f42400
 8001820:	08001d5c 	.word	0x08001d5c

08001824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001830:	2208      	movs	r2, #8
 8001832:	4013      	ands	r3, r2
 8001834:	d00b      	beq.n	800184e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	4a4a      	ldr	r2, [pc, #296]	@ (8001968 <UART_AdvFeatureConfig+0x144>)
 800183e:	4013      	ands	r3, r2
 8001840:	0019      	movs	r1, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001852:	2201      	movs	r2, #1
 8001854:	4013      	ands	r3, r2
 8001856:	d00b      	beq.n	8001870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4a43      	ldr	r2, [pc, #268]	@ (800196c <UART_AdvFeatureConfig+0x148>)
 8001860:	4013      	ands	r3, r2
 8001862:	0019      	movs	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	430a      	orrs	r2, r1
 800186e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001874:	2202      	movs	r2, #2
 8001876:	4013      	ands	r3, r2
 8001878:	d00b      	beq.n	8001892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	4a3b      	ldr	r2, [pc, #236]	@ (8001970 <UART_AdvFeatureConfig+0x14c>)
 8001882:	4013      	ands	r3, r2
 8001884:	0019      	movs	r1, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001896:	2204      	movs	r2, #4
 8001898:	4013      	ands	r3, r2
 800189a:	d00b      	beq.n	80018b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4a34      	ldr	r2, [pc, #208]	@ (8001974 <UART_AdvFeatureConfig+0x150>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	0019      	movs	r1, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b8:	2210      	movs	r2, #16
 80018ba:	4013      	ands	r3, r2
 80018bc:	d00b      	beq.n	80018d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4a2c      	ldr	r2, [pc, #176]	@ (8001978 <UART_AdvFeatureConfig+0x154>)
 80018c6:	4013      	ands	r3, r2
 80018c8:	0019      	movs	r1, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018da:	2220      	movs	r2, #32
 80018dc:	4013      	ands	r3, r2
 80018de:	d00b      	beq.n	80018f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	4a25      	ldr	r2, [pc, #148]	@ (800197c <UART_AdvFeatureConfig+0x158>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	0019      	movs	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	430a      	orrs	r2, r1
 80018f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fc:	2240      	movs	r2, #64	@ 0x40
 80018fe:	4013      	ands	r3, r2
 8001900:	d01d      	beq.n	800193e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a1d      	ldr	r2, [pc, #116]	@ (8001980 <UART_AdvFeatureConfig+0x15c>)
 800190a:	4013      	ands	r3, r2
 800190c:	0019      	movs	r1, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800191e:	2380      	movs	r3, #128	@ 0x80
 8001920:	035b      	lsls	r3, r3, #13
 8001922:	429a      	cmp	r2, r3
 8001924:	d10b      	bne.n	800193e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4a15      	ldr	r2, [pc, #84]	@ (8001984 <UART_AdvFeatureConfig+0x160>)
 800192e:	4013      	ands	r3, r2
 8001930:	0019      	movs	r1, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001942:	2280      	movs	r2, #128	@ 0x80
 8001944:	4013      	ands	r3, r2
 8001946:	d00b      	beq.n	8001960 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4a0e      	ldr	r2, [pc, #56]	@ (8001988 <UART_AdvFeatureConfig+0x164>)
 8001950:	4013      	ands	r3, r2
 8001952:	0019      	movs	r1, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	605a      	str	r2, [r3, #4]
  }
}
 8001960:	46c0      	nop			@ (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b002      	add	sp, #8
 8001966:	bd80      	pop	{r7, pc}
 8001968:	ffff7fff 	.word	0xffff7fff
 800196c:	fffdffff 	.word	0xfffdffff
 8001970:	fffeffff 	.word	0xfffeffff
 8001974:	fffbffff 	.word	0xfffbffff
 8001978:	ffffefff 	.word	0xffffefff
 800197c:	ffffdfff 	.word	0xffffdfff
 8001980:	ffefffff 	.word	0xffefffff
 8001984:	ff9fffff 	.word	0xff9fffff
 8001988:	fff7ffff 	.word	0xfff7ffff

0800198c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b092      	sub	sp, #72	@ 0x48
 8001990:	af02      	add	r7, sp, #8
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2290      	movs	r2, #144	@ 0x90
 8001998:	2100      	movs	r1, #0
 800199a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800199c:	f7fe fe20 	bl	80005e0 <HAL_GetTick>
 80019a0:	0003      	movs	r3, r0
 80019a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2208      	movs	r2, #8
 80019ac:	4013      	ands	r3, r2
 80019ae:	2b08      	cmp	r3, #8
 80019b0:	d12d      	bne.n	8001a0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80019b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0391      	lsls	r1, r2, #14
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	4a47      	ldr	r2, [pc, #284]	@ (8001ad8 <UART_CheckIdleState+0x14c>)
 80019bc:	9200      	str	r2, [sp, #0]
 80019be:	2200      	movs	r2, #0
 80019c0:	f000 f88e 	bl	8001ae0 <UART_WaitOnFlagUntilTimeout>
 80019c4:	1e03      	subs	r3, r0, #0
 80019c6:	d022      	beq.n	8001a0e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019c8:	f3ef 8310 	mrs	r3, PRIMASK
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80019d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019d2:	2301      	movs	r3, #1
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d8:	f383 8810 	msr	PRIMASK, r3
}
 80019dc:	46c0      	nop			@ (mov r8, r8)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2180      	movs	r1, #128	@ 0x80
 80019ea:	438a      	bics	r2, r1
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f4:	f383 8810 	msr	PRIMASK, r3
}
 80019f8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2288      	movs	r2, #136	@ 0x88
 80019fe:	2120      	movs	r1, #32
 8001a00:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2284      	movs	r2, #132	@ 0x84
 8001a06:	2100      	movs	r1, #0
 8001a08:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e060      	b.n	8001ad0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2204      	movs	r2, #4
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d146      	bne.n	8001aaa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a1e:	2280      	movs	r2, #128	@ 0x80
 8001a20:	03d1      	lsls	r1, r2, #15
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	4a2c      	ldr	r2, [pc, #176]	@ (8001ad8 <UART_CheckIdleState+0x14c>)
 8001a26:	9200      	str	r2, [sp, #0]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f000 f859 	bl	8001ae0 <UART_WaitOnFlagUntilTimeout>
 8001a2e:	1e03      	subs	r3, r0, #0
 8001a30:	d03b      	beq.n	8001aaa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a32:	f3ef 8310 	mrs	r3, PRIMASK
 8001a36:	60fb      	str	r3, [r7, #12]
  return(result);
 8001a38:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	f383 8810 	msr	PRIMASK, r3
}
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4922      	ldr	r1, [pc, #136]	@ (8001adc <UART_CheckIdleState+0x150>)
 8001a54:	400a      	ands	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f383 8810 	msr	PRIMASK, r3
}
 8001a62:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a64:	f3ef 8310 	mrs	r3, PRIMASK
 8001a68:	61bb      	str	r3, [r7, #24]
  return(result);
 8001a6a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	f383 8810 	msr	PRIMASK, r3
}
 8001a78:	46c0      	nop			@ (mov r8, r8)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	438a      	bics	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a8c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a8e:	6a3b      	ldr	r3, [r7, #32]
 8001a90:	f383 8810 	msr	PRIMASK, r3
}
 8001a94:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	228c      	movs	r2, #140	@ 0x8c
 8001a9a:	2120      	movs	r1, #32
 8001a9c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2284      	movs	r2, #132	@ 0x84
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e012      	b.n	8001ad0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2288      	movs	r2, #136	@ 0x88
 8001aae:	2120      	movs	r1, #32
 8001ab0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	228c      	movs	r2, #140	@ 0x8c
 8001ab6:	2120      	movs	r1, #32
 8001ab8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2284      	movs	r2, #132	@ 0x84
 8001aca:	2100      	movs	r1, #0
 8001acc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b010      	add	sp, #64	@ 0x40
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	01ffffff 	.word	0x01ffffff
 8001adc:	fffffedf 	.word	0xfffffedf

08001ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001af0:	e051      	b.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	3301      	adds	r3, #1
 8001af6:	d04e      	beq.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001af8:	f7fe fd72 	bl	80005e0 <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d302      	bcc.n	8001b0e <UART_WaitOnFlagUntilTimeout+0x2e>
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e051      	b.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2204      	movs	r2, #4
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d03b      	beq.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	2b80      	cmp	r3, #128	@ 0x80
 8001b22:	d038      	beq.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	2b40      	cmp	r3, #64	@ 0x40
 8001b28:	d035      	beq.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	2208      	movs	r2, #8
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	d111      	bne.n	8001b5c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f000 f83c 	bl	8001bc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2290      	movs	r2, #144	@ 0x90
 8001b4c:	2108      	movs	r1, #8
 8001b4e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2284      	movs	r2, #132	@ 0x84
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e02c      	b.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	69da      	ldr	r2, [r3, #28]
 8001b62:	2380      	movs	r3, #128	@ 0x80
 8001b64:	011b      	lsls	r3, r3, #4
 8001b66:	401a      	ands	r2, r3
 8001b68:	2380      	movs	r3, #128	@ 0x80
 8001b6a:	011b      	lsls	r3, r3, #4
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d112      	bne.n	8001b96 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2280      	movs	r2, #128	@ 0x80
 8001b76:	0112      	lsls	r2, r2, #4
 8001b78:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f000 f81f 	bl	8001bc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2290      	movs	r2, #144	@ 0x90
 8001b86:	2120      	movs	r1, #32
 8001b88:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2284      	movs	r2, #132	@ 0x84
 8001b8e:	2100      	movs	r1, #0
 8001b90:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e00f      	b.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	425a      	negs	r2, r3
 8001ba6:	4153      	adcs	r3, r2
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	001a      	movs	r2, r3
 8001bac:	1dfb      	adds	r3, r7, #7
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d09e      	beq.n	8001af2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	b004      	add	sp, #16
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08e      	sub	sp, #56	@ 0x38
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bc8:	f3ef 8310 	mrs	r3, PRIMASK
 8001bcc:	617b      	str	r3, [r7, #20]
  return(result);
 8001bce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001bd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	f383 8810 	msr	PRIMASK, r3
}
 8001bdc:	46c0      	nop			@ (mov r8, r8)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4926      	ldr	r1, [pc, #152]	@ (8001c84 <UART_EndRxTransfer+0xc4>)
 8001bea:	400a      	ands	r2, r1
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bf0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	f383 8810 	msr	PRIMASK, r3
}
 8001bf8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8001bfe:	623b      	str	r3, [r7, #32]
  return(result);
 8001c00:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001c02:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c04:	2301      	movs	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0a:	f383 8810 	msr	PRIMASK, r3
}
 8001c0e:	46c0      	nop			@ (mov r8, r8)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689a      	ldr	r2, [r3, #8]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	491b      	ldr	r1, [pc, #108]	@ (8001c88 <UART_EndRxTransfer+0xc8>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c26:	f383 8810 	msr	PRIMASK, r3
}
 8001c2a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d118      	bne.n	8001c66 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c34:	f3ef 8310 	mrs	r3, PRIMASK
 8001c38:	60bb      	str	r3, [r7, #8]
  return(result);
 8001c3a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f383 8810 	msr	PRIMASK, r3
}
 8001c48:	46c0      	nop			@ (mov r8, r8)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2110      	movs	r1, #16
 8001c56:	438a      	bics	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	f383 8810 	msr	PRIMASK, r3
}
 8001c64:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	228c      	movs	r2, #140	@ 0x8c
 8001c6a:	2120      	movs	r1, #32
 8001c6c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8001c7a:	46c0      	nop			@ (mov r8, r8)
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b00e      	add	sp, #56	@ 0x38
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	fffffedf 	.word	0xfffffedf
 8001c88:	effffffe 	.word	0xeffffffe

08001c8c <memset>:
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	1882      	adds	r2, r0, r2
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d100      	bne.n	8001c96 <memset+0xa>
 8001c94:	4770      	bx	lr
 8001c96:	7019      	strb	r1, [r3, #0]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	e7f9      	b.n	8001c90 <memset+0x4>

08001c9c <__libc_init_array>:
 8001c9c:	b570      	push	{r4, r5, r6, lr}
 8001c9e:	2600      	movs	r6, #0
 8001ca0:	4c0c      	ldr	r4, [pc, #48]	@ (8001cd4 <__libc_init_array+0x38>)
 8001ca2:	4d0d      	ldr	r5, [pc, #52]	@ (8001cd8 <__libc_init_array+0x3c>)
 8001ca4:	1b64      	subs	r4, r4, r5
 8001ca6:	10a4      	asrs	r4, r4, #2
 8001ca8:	42a6      	cmp	r6, r4
 8001caa:	d109      	bne.n	8001cc0 <__libc_init_array+0x24>
 8001cac:	2600      	movs	r6, #0
 8001cae:	f000 f819 	bl	8001ce4 <_init>
 8001cb2:	4c0a      	ldr	r4, [pc, #40]	@ (8001cdc <__libc_init_array+0x40>)
 8001cb4:	4d0a      	ldr	r5, [pc, #40]	@ (8001ce0 <__libc_init_array+0x44>)
 8001cb6:	1b64      	subs	r4, r4, r5
 8001cb8:	10a4      	asrs	r4, r4, #2
 8001cba:	42a6      	cmp	r6, r4
 8001cbc:	d105      	bne.n	8001cca <__libc_init_array+0x2e>
 8001cbe:	bd70      	pop	{r4, r5, r6, pc}
 8001cc0:	00b3      	lsls	r3, r6, #2
 8001cc2:	58eb      	ldr	r3, [r5, r3]
 8001cc4:	4798      	blx	r3
 8001cc6:	3601      	adds	r6, #1
 8001cc8:	e7ee      	b.n	8001ca8 <__libc_init_array+0xc>
 8001cca:	00b3      	lsls	r3, r6, #2
 8001ccc:	58eb      	ldr	r3, [r5, r3]
 8001cce:	4798      	blx	r3
 8001cd0:	3601      	adds	r6, #1
 8001cd2:	e7f2      	b.n	8001cba <__libc_init_array+0x1e>
 8001cd4:	08001d74 	.word	0x08001d74
 8001cd8:	08001d74 	.word	0x08001d74
 8001cdc:	08001d78 	.word	0x08001d78
 8001ce0:	08001d74 	.word	0x08001d74

08001ce4 <_init>:
 8001ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cea:	bc08      	pop	{r3}
 8001cec:	469e      	mov	lr, r3
 8001cee:	4770      	bx	lr

08001cf0 <_fini>:
 8001cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cf6:	bc08      	pop	{r3}
 8001cf8:	469e      	mov	lr, r3
 8001cfa:	4770      	bx	lr
