## -*- coding: utf-8 -*-
<%inherit file="skeleton.tmp"/>
${next.unisim_lib()}
entity top is
<%include file="top_entity.tmp"/>
end top;
architecture board of top is
	component core_c is
<%include file="core_c_entity.tmp"/>
	end component;
	component io_dev is
<%include file="io_dev_entity.tmp"/>
	end component;

	signal reset : std_logic := '1';
	signal count : std_logic_vector(3 downto 0) := "1111";

	signal cpu_out : ${oc.io_bus_t()};
	signal cpu_in : ${oc.io_bus_t()};
	signal cpu_wr : ${oc.io_flag_t()};
	signal cpu_rd : ${oc.io_flag_t()};
	signal nyet   : ${oc.io_flag_t()};

	signal pipe   :std_logic;

	signal clk,iclk : std_logic;
	signal clk0,clk2,clk2x : std_logic;

begin
	XE1		<='0';
	E2A		<='1';
	XE3		<='0';
	XZBE	<="0000";
	XGA		<='0';
	XZCKE	<='0';
	ADVA	<='0';
	XFT		<='0';
	XLBO	<='1';
	ZZA		<='0';
	ZCLKMA(0) <= clk2x;
	ZCLKMA(1) <= clk2x;

${next.body()}

	cpunit : core_c port map(clk, clk2x, reset, nyet, cpu_in, 
		cpu_wr, cpu_rd, cpu_out, ZA, XWA, ZD);
	iounit : io_dev port map (clk, cpu_wr, cpu_rd, cpu_out, cpu_in, nyet, RS_RX, RS_TX);
			-- normal style.
	--iounit : io_dev port map (clk, cpu_wr, cpu_rd, cpu_out, cpu_in, nyet, '1', RS_TX);  
			-- no input. recvbuf is already filled with sld data.
	--iounit : io_dev port map (clk, cpu_wr, cpu_rd, cpu_out, cpu_in, nyet, pipe, pipe);
			-- like loopback.

	count_down: process(clk, count)
	begin
		if rising_edge(clk) then
			case count  is
				when "0000"=>
					count <= count;
					reset <= '0';
				when others =>
					count <= count - 1;
			end case;
		end if;
	end process;

end board;
<%namespace name="oc" file="macro.tmp"/>
<%def name="unisim_lib()"></%def>
