$date
	Wed Apr 10 16:13:55 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 0d488f4e5ee430fb $end


$scope module ALU_tb $end
$var reg 5 ! operand1 [4:0] $end
$var reg 5 " operand2 [4:0] $end
$var reg 2 # opcode [1:0] $end
$var wire 5 $ result [4:0] $end
$var wire 1 % zero_o $end
$var integer 32 & i $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
1%
b00000 $
b00000000000000000000000000000000 &
b00 #
b00000 !
b00000 "
$end
#10
b00101 !
b00101 "
b01010 $
0%
#30
b01 #
b00000 $
1%
#40
b10 #
b00101 $
0%
#50
b11 #
#60
b00000000000000000000000000000001 &
#70
b00010 !
b00010 "
b00010 $
#80
b00 #
b00100 $
#90
b01 #
b00000 $
1%
#100
b10 #
b00010 $
0%
#110
b11 #
#120
b00000000000000000000000000000010 &
#130
b00001 !
b00000 "
b00001 $
#140
b00 #
#150
b01 #
#160
b10 #
b00000 $
1%
#170
b11 #
b00001 $
0%
#180
b00000000000000000000000000000011 &
#190
b00101 "
b00101 $
#200
b00 #
b00110 $
#210
b01 #
b11100 $
#220
b10 #
b00001 $
#230
b11 #
b00101 $
#240
b00000000000000000000000000000100 &
#250
b00100 !
b00011 "
b00111 $
#260
b00 #
#270
b01 #
b00001 $
#280
b10 #
b00000 $
1%
#290
b11 #
b00111 $
0%
#300
b00000000000000000000000000000101 &
#310
b00000 !
b00101 "
b00101 $
#320
b00 #
#330
b01 #
b11011 $
#340
b10 #
b00000 $
1%
#350
b11 #
b00101 $
0%
#360
b00000000000000000000000000000110 &
#370
b00101 !
b00010 "
b00111 $
#380
b00 #
#390
b01 #
b00011 $
#400
b10 #
b00000 $
1%
#410
b11 #
b00111 $
0%
#420
b00000000000000000000000000000111 &
#430
b00010 !
b00101 "
#440
b00 #
#450
b01 #
b11101 $
#460
b10 #
b00000 $
1%
#470
b11 #
b00111 $
0%
#480
b00000000000000000000000000001000 &
#490
b00101 !
b00000 "
b00101 $
#500
b00 #
#510
b01 #
#520
b10 #
b00000 $
1%
#530
b11 #
b00101 $
0%
#540
b00000000000000000000000000001001 &
#550
b00010 !
b00101 "
b00111 $
#560
b00 #
#570
b01 #
b11101 $
#580
b10 #
b00000 $
1%
#590
b11 #
b00111 $
0%
#600
b00000000000000000000000000001010 &
