
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08008eb4  08008eb4  00009eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009064  08009064  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009064  08009064  0000a064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800906c  0800906c  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800906c  0800906c  0000a06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009070  08009070  0000a070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009074  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b06c  2**0
                  CONTENTS
 10 .bss          00004c6c  2000006c  2000006c  0000b06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004cd8  20004cd8  0000b06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bd6e  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000041d7  00000000  00000000  00026e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a8  00000000  00000000  0002afe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001172  00000000  00000000  0002c690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250e3  00000000  00000000  0002d802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aaf3  00000000  00000000  000528e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d813b  00000000  00000000  0006d3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145513  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066dc  00000000  00000000  00145558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0014bc34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e9c 	.word	0x08008e9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008e9c 	.word	0x08008e9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	603b      	str	r3, [r7, #0]
 80005a6:	4b23      	ldr	r3, [pc, #140]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a22      	ldr	r2, [pc, #136]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005ac:	f043 0310 	orr.w	r3, r3, #16
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b20      	ldr	r3, [pc, #128]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0310 	and.w	r3, r3, #16
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80005be:	2301      	movs	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	4619      	mov	r1, r3
 80005d2:	4819      	ldr	r0, [pc, #100]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005d4:	f001 f968 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80005d8:	2302      	movs	r3, #2
 80005da:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	4619      	mov	r1, r3
 80005e0:	4815      	ldr	r0, [pc, #84]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005e2:	f001 f961 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80005e6:	2304      	movs	r3, #4
 80005e8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4619      	mov	r1, r3
 80005ee:	4812      	ldr	r0, [pc, #72]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005f0:	f001 f95a 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80005f4:	2310      	movs	r3, #16
 80005f6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	4619      	mov	r1, r3
 80005fc:	480e      	ldr	r0, [pc, #56]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005fe:	f001 f953 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000602:	2320      	movs	r3, #32
 8000604:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4619      	mov	r1, r3
 800060a:	480b      	ldr	r0, [pc, #44]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800060c:	f001 f94c 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000610:	2340      	movs	r3, #64	@ 0x40
 8000612:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	4619      	mov	r1, r3
 8000618:	4807      	ldr	r0, [pc, #28]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800061a:	f001 f945 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800061e:	2380      	movs	r3, #128	@ 0x80
 8000620:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4619      	mov	r1, r3
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 8000628:	f001 f93e 	bl	80018a8 <HAL_GPIO_Init>
}
 800062c:	bf00      	nop
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40023800 	.word	0x40023800
 8000638:	40021000 	.word	0x40021000

0800063c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	da04      	bge.n	8000658 <CLCD_Write_Instruction+0x1c>
 800064e:	4b5f      	ldr	r3, [pc, #380]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000656:	e003      	b.n	8000660 <CLCD_Write_Instruction+0x24>
 8000658:	4b5c      	ldr	r3, [pc, #368]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000660:	4a5a      	ldr	r2, [pc, #360]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000662:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800066a:	2b00      	cmp	r3, #0
 800066c:	d004      	beq.n	8000678 <CLCD_Write_Instruction+0x3c>
 800066e:	4b57      	ldr	r3, [pc, #348]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000676:	e003      	b.n	8000680 <CLCD_Write_Instruction+0x44>
 8000678:	4b54      	ldr	r3, [pc, #336]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800067a:	695b      	ldr	r3, [r3, #20]
 800067c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000680:	4a52      	ldr	r2, [pc, #328]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000682:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 0320 	and.w	r3, r3, #32
 800068a:	2b00      	cmp	r3, #0
 800068c:	d004      	beq.n	8000698 <CLCD_Write_Instruction+0x5c>
 800068e:	4b4f      	ldr	r3, [pc, #316]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	e003      	b.n	80006a0 <CLCD_Write_Instruction+0x64>
 8000698:	4b4c      	ldr	r3, [pc, #304]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	f023 0320 	bic.w	r3, r3, #32
 80006a0:	4a4a      	ldr	r2, [pc, #296]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006a2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	f003 0310 	and.w	r3, r3, #16
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <CLCD_Write_Instruction+0x7c>
 80006ae:	4b47      	ldr	r3, [pc, #284]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006b0:	695b      	ldr	r3, [r3, #20]
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	e003      	b.n	80006c0 <CLCD_Write_Instruction+0x84>
 80006b8:	4b44      	ldr	r3, [pc, #272]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	f023 0310 	bic.w	r3, r3, #16
 80006c0:	4a42      	ldr	r2, [pc, #264]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 80006c4:	4b41      	ldr	r3, [pc, #260]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	4a40      	ldr	r2, [pc, #256]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ca:	f023 0301 	bic.w	r3, r3, #1
 80006ce:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 80006d0:	4b3e      	ldr	r3, [pc, #248]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d2:	695b      	ldr	r3, [r3, #20]
 80006d4:	4a3d      	ldr	r2, [pc, #244]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d6:	f023 0302 	bic.w	r3, r3, #2
 80006da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006dc:	4b3b      	ldr	r3, [pc, #236]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006de:	695b      	ldr	r3, [r3, #20]
 80006e0:	4a3a      	ldr	r2, [pc, #232]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006e2:	f023 0304 	bic.w	r3, r3, #4
 80006e6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80006e8:	4b38      	ldr	r3, [pc, #224]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ea:	695b      	ldr	r3, [r3, #20]
 80006ec:	4a37      	ldr	r2, [pc, #220]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ee:	f043 0304 	orr.w	r3, r3, #4
 80006f2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006f4:	4b35      	ldr	r3, [pc, #212]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	4a34      	ldr	r2, [pc, #208]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006fa:	f023 0304 	bic.w	r3, r3, #4
 80006fe:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 0308 	and.w	r3, r3, #8
 8000706:	2b00      	cmp	r3, #0
 8000708:	d004      	beq.n	8000714 <CLCD_Write_Instruction+0xd8>
 800070a:	4b30      	ldr	r3, [pc, #192]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000712:	e003      	b.n	800071c <CLCD_Write_Instruction+0xe0>
 8000714:	4b2d      	ldr	r3, [pc, #180]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000716:	695b      	ldr	r3, [r3, #20]
 8000718:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800071c:	4a2b      	ldr	r2, [pc, #172]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800071e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	2b00      	cmp	r3, #0
 8000728:	d004      	beq.n	8000734 <CLCD_Write_Instruction+0xf8>
 800072a:	4b28      	ldr	r3, [pc, #160]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800072c:	695b      	ldr	r3, [r3, #20]
 800072e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000732:	e003      	b.n	800073c <CLCD_Write_Instruction+0x100>
 8000734:	4b25      	ldr	r3, [pc, #148]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000736:	695b      	ldr	r3, [r3, #20]
 8000738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800073c:	4a23      	ldr	r2, [pc, #140]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800073e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	f003 0302 	and.w	r3, r3, #2
 8000746:	2b00      	cmp	r3, #0
 8000748:	d004      	beq.n	8000754 <CLCD_Write_Instruction+0x118>
 800074a:	4b20      	ldr	r3, [pc, #128]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f043 0320 	orr.w	r3, r3, #32
 8000752:	e003      	b.n	800075c <CLCD_Write_Instruction+0x120>
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000756:	695b      	ldr	r3, [r3, #20]
 8000758:	f023 0320 	bic.w	r3, r3, #32
 800075c:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800075e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	2b00      	cmp	r3, #0
 8000768:	d004      	beq.n	8000774 <CLCD_Write_Instruction+0x138>
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	e003      	b.n	800077c <CLCD_Write_Instruction+0x140>
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	f023 0310 	bic.w	r3, r3, #16
 800077c:	4a13      	ldr	r2, [pc, #76]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800077e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000782:	695b      	ldr	r3, [r3, #20]
 8000784:	4a11      	ldr	r2, [pc, #68]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000786:	f023 0301 	bic.w	r3, r3, #1
 800078a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800078e:	695b      	ldr	r3, [r3, #20]
 8000790:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000792:	f023 0302 	bic.w	r3, r3, #2
 8000796:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	4a0b      	ldr	r2, [pc, #44]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079e:	f023 0304 	bic.w	r3, r3, #4
 80007a2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a08      	ldr	r2, [pc, #32]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b6:	f023 0304 	bic.w	r3, r3, #4
 80007ba:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80007bc:	2001      	movs	r0, #1
 80007be:	f000 fedb 	bl	8001578 <HAL_Delay>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000

080007d0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	da04      	bge.n	80007ec <CLCD_Write_Display+0x1c>
 80007e2:	4b5f      	ldr	r3, [pc, #380]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ea:	e003      	b.n	80007f4 <CLCD_Write_Display+0x24>
 80007ec:	4b5c      	ldr	r3, [pc, #368]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007f4:	4a5a      	ldr	r2, [pc, #360]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007f6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <CLCD_Write_Display+0x3c>
 8000802:	4b57      	ldr	r3, [pc, #348]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800080a:	e003      	b.n	8000814 <CLCD_Write_Display+0x44>
 800080c:	4b54      	ldr	r3, [pc, #336]	@ (8000960 <CLCD_Write_Display+0x190>)
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000814:	4a52      	ldr	r2, [pc, #328]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000816:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 0320 	and.w	r3, r3, #32
 800081e:	2b00      	cmp	r3, #0
 8000820:	d004      	beq.n	800082c <CLCD_Write_Display+0x5c>
 8000822:	4b4f      	ldr	r3, [pc, #316]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000824:	695b      	ldr	r3, [r3, #20]
 8000826:	f043 0320 	orr.w	r3, r3, #32
 800082a:	e003      	b.n	8000834 <CLCD_Write_Display+0x64>
 800082c:	4b4c      	ldr	r3, [pc, #304]	@ (8000960 <CLCD_Write_Display+0x190>)
 800082e:	695b      	ldr	r3, [r3, #20]
 8000830:	f023 0320 	bic.w	r3, r3, #32
 8000834:	4a4a      	ldr	r2, [pc, #296]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000836:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	2b00      	cmp	r3, #0
 8000840:	d004      	beq.n	800084c <CLCD_Write_Display+0x7c>
 8000842:	4b47      	ldr	r3, [pc, #284]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f043 0310 	orr.w	r3, r3, #16
 800084a:	e003      	b.n	8000854 <CLCD_Write_Display+0x84>
 800084c:	4b44      	ldr	r3, [pc, #272]	@ (8000960 <CLCD_Write_Display+0x190>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	f023 0310 	bic.w	r3, r3, #16
 8000854:	4a42      	ldr	r2, [pc, #264]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000856:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000858:	4b41      	ldr	r3, [pc, #260]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085a:	695b      	ldr	r3, [r3, #20]
 800085c:	4a40      	ldr	r2, [pc, #256]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085e:	f043 0301 	orr.w	r3, r3, #1
 8000862:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000864:	4b3e      	ldr	r3, [pc, #248]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	4a3d      	ldr	r2, [pc, #244]	@ (8000960 <CLCD_Write_Display+0x190>)
 800086a:	f023 0302 	bic.w	r3, r3, #2
 800086e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000870:	4b3b      	ldr	r3, [pc, #236]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	4a3a      	ldr	r2, [pc, #232]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000876:	f023 0304 	bic.w	r3, r3, #4
 800087a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 800087c:	4b38      	ldr	r3, [pc, #224]	@ (8000960 <CLCD_Write_Display+0x190>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	4a37      	ldr	r2, [pc, #220]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000888:	4b35      	ldr	r3, [pc, #212]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	4a34      	ldr	r2, [pc, #208]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088e:	f023 0304 	bic.w	r3, r3, #4
 8000892:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	2b00      	cmp	r3, #0
 800089c:	d004      	beq.n	80008a8 <CLCD_Write_Display+0xd8>
 800089e:	4b30      	ldr	r3, [pc, #192]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a6:	e003      	b.n	80008b0 <CLCD_Write_Display+0xe0>
 80008a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008b2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	f003 0304 	and.w	r3, r3, #4
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d004      	beq.n	80008c8 <CLCD_Write_Display+0xf8>
 80008be:	4b28      	ldr	r3, [pc, #160]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008c6:	e003      	b.n	80008d0 <CLCD_Write_Display+0x100>
 80008c8:	4b25      	ldr	r3, [pc, #148]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008d0:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008d2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d004      	beq.n	80008e8 <CLCD_Write_Display+0x118>
 80008de:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	e003      	b.n	80008f0 <CLCD_Write_Display+0x120>
 80008e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ea:	695b      	ldr	r3, [r3, #20]
 80008ec:	f023 0320 	bic.w	r3, r3, #32
 80008f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008f2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <CLCD_Write_Display+0x138>
 80008fe:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000900:	695b      	ldr	r3, [r3, #20]
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	e003      	b.n	8000910 <CLCD_Write_Display+0x140>
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <CLCD_Write_Display+0x190>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	f023 0310 	bic.w	r3, r3, #16
 8000910:	4a13      	ldr	r2, [pc, #76]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000912:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000916:	695b      	ldr	r3, [r3, #20]
 8000918:	4a11      	ldr	r2, [pc, #68]	@ (8000960 <CLCD_Write_Display+0x190>)
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000922:	695b      	ldr	r3, [r3, #20]
 8000924:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000926:	f023 0302 	bic.w	r3, r3, #2
 800092a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <CLCD_Write_Display+0x190>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000932:	f023 0304 	bic.w	r3, r3, #4
 8000936:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093e:	f043 0304 	orr.w	r3, r3, #4
 8000942:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	4a05      	ldr	r2, [pc, #20]	@ (8000960 <CLCD_Write_Display+0x190>)
 800094a:	f023 0304 	bic.w	r3, r3, #4
 800094e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f000 fe11 	bl	8001578 <HAL_Delay>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	460a      	mov	r2, r1
 800096e:	71fb      	strb	r3, [r7, #7]
 8000970:	4613      	mov	r3, r2
 8000972:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8000974:	79bb      	ldrb	r3, [r7, #6]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d002      	beq.n	8000980 <CLCD_Gotoxy+0x1c>
 800097a:	2b01      	cmp	r3, #1
 800097c:	d007      	beq.n	800098e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800097e:	e00d      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	3b80      	subs	r3, #128	@ 0x80
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fe58 	bl	800063c <CLCD_Write_Instruction>
 800098c:	e006      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	3b40      	subs	r3, #64	@ 0x40
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fe51 	bl	800063c <CLCD_Write_Instruction>
 800099a:	bf00      	nop
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	603a      	str	r2, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	460b      	mov	r3, r1
 80009b2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80009b8:	79ba      	ldrb	r2, [r7, #6]
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffd0 	bl	8000964 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff feff 	bl	80007d0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	3301      	adds	r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d1ef      	bne.n	80009c4 <CLCD_Puts+0x20>
}
 80009e4:	bf00      	nop
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <CLCD_Init>:

void CLCD_Init(void)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80009f2:	2064      	movs	r0, #100	@ 0x64
 80009f4:	f000 fdc0 	bl	8001578 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80009f8:	2028      	movs	r0, #40	@ 0x28
 80009fa:	f7ff fe1f 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80009fe:	200a      	movs	r0, #10
 8000a00:	f000 fdba 	bl	8001578 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8000a04:	2028      	movs	r0, #40	@ 0x28
 8000a06:	f7ff fe19 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8000a0a:	200a      	movs	r0, #10
 8000a0c:	f000 fdb4 	bl	8001578 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8000a10:	200c      	movs	r0, #12
 8000a12:	f7ff fe13 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8000a16:	2006      	movs	r0, #6
 8000a18:	f7ff fe10 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8000a1c:	2002      	movs	r0, #2
 8000a1e:	f7ff fe0d 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fe0a 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f7ff fe07 	bl	800063c <CLCD_Write_Instruction>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of timeMutex */
  timeMutexHandle = osMutexNew(&timeMutex_attributes);
 8000a38:	481e      	ldr	r0, [pc, #120]	@ (8000ab4 <MX_FREERTOS_Init+0x80>)
 8000a3a:	f003 fb6a 	bl	8004112 <osMutexNew>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4a1d      	ldr	r2, [pc, #116]	@ (8000ab8 <MX_FREERTOS_Init+0x84>)
 8000a42:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of timeSem */
  timeSemHandle = osSemaphoreNew(1, 0, &timeSem_attributes);
 8000a44:	4a1d      	ldr	r2, [pc, #116]	@ (8000abc <MX_FREERTOS_Init+0x88>)
 8000a46:	2100      	movs	r1, #0
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f003 fc70 	bl	800432e <osSemaphoreNew>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac0 <MX_FREERTOS_Init+0x8c>)
 8000a52:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000a54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <MX_FREERTOS_Init+0x90>)
 8000a56:	2100      	movs	r1, #0
 8000a58:	481b      	ldr	r0, [pc, #108]	@ (8000ac8 <MX_FREERTOS_Init+0x94>)
 8000a5a:	f003 f9c7 	bl	8003dec <osThreadNew>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4a1a      	ldr	r2, [pc, #104]	@ (8000acc <MX_FREERTOS_Init+0x98>)
 8000a62:	6013      	str	r3, [r2, #0]

  /* creation of TimeTask */
  TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 8000a64:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad0 <MX_FREERTOS_Init+0x9c>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	481a      	ldr	r0, [pc, #104]	@ (8000ad4 <MX_FREERTOS_Init+0xa0>)
 8000a6a:	f003 f9bf 	bl	8003dec <osThreadNew>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4a19      	ldr	r2, [pc, #100]	@ (8000ad8 <MX_FREERTOS_Init+0xa4>)
 8000a72:	6013      	str	r3, [r2, #0]

  /* creation of LEDTask */
  LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 8000a74:	4a19      	ldr	r2, [pc, #100]	@ (8000adc <MX_FREERTOS_Init+0xa8>)
 8000a76:	2100      	movs	r1, #0
 8000a78:	4819      	ldr	r0, [pc, #100]	@ (8000ae0 <MX_FREERTOS_Init+0xac>)
 8000a7a:	f003 f9b7 	bl	8003dec <osThreadNew>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	4a18      	ldr	r2, [pc, #96]	@ (8000ae4 <MX_FREERTOS_Init+0xb0>)
 8000a82:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 8000a84:	4a18      	ldr	r2, [pc, #96]	@ (8000ae8 <MX_FREERTOS_Init+0xb4>)
 8000a86:	2100      	movs	r1, #0
 8000a88:	4818      	ldr	r0, [pc, #96]	@ (8000aec <MX_FREERTOS_Init+0xb8>)
 8000a8a:	f003 f9af 	bl	8003dec <osThreadNew>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4a17      	ldr	r2, [pc, #92]	@ (8000af0 <MX_FREERTOS_Init+0xbc>)
 8000a92:	6013      	str	r3, [r2, #0]

  /* creation of UartTask */
  UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 8000a94:	4a17      	ldr	r2, [pc, #92]	@ (8000af4 <MX_FREERTOS_Init+0xc0>)
 8000a96:	2100      	movs	r1, #0
 8000a98:	4817      	ldr	r0, [pc, #92]	@ (8000af8 <MX_FREERTOS_Init+0xc4>)
 8000a9a:	f003 f9a7 	bl	8003dec <osThreadNew>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a16      	ldr	r2, [pc, #88]	@ (8000afc <MX_FREERTOS_Init+0xc8>)
 8000aa2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of eventFlags */
  eventFlagsHandle = osEventFlagsNew(&eventFlags_attributes);
 8000aa4:	4816      	ldr	r0, [pc, #88]	@ (8000b00 <MX_FREERTOS_Init+0xcc>)
 8000aa6:	f003 fa4e 	bl	8003f46 <osEventFlagsNew>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4a15      	ldr	r2, [pc, #84]	@ (8000b04 <MX_FREERTOS_Init+0xd0>)
 8000aae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */

	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	08008fe8 	.word	0x08008fe8
 8000ab8:	200000b4 	.word	0x200000b4
 8000abc:	08008ff8 	.word	0x08008ff8
 8000ac0:	200000b8 	.word	0x200000b8
 8000ac4:	08008f34 	.word	0x08008f34
 8000ac8:	08000b09 	.word	0x08000b09
 8000acc:	200000a0 	.word	0x200000a0
 8000ad0:	08008f58 	.word	0x08008f58
 8000ad4:	08000b19 	.word	0x08000b19
 8000ad8:	200000a4 	.word	0x200000a4
 8000adc:	08008f7c 	.word	0x08008f7c
 8000ae0:	08000b85 	.word	0x08000b85
 8000ae4:	200000a8 	.word	0x200000a8
 8000ae8:	08008fa0 	.word	0x08008fa0
 8000aec:	08000bd9 	.word	0x08000bd9
 8000af0:	200000ac 	.word	0x200000ac
 8000af4:	08008fc4 	.word	0x08008fc4
 8000af8:	08000c4d 	.word	0x08000c4d
 8000afc:	200000b0 	.word	0x200000b0
 8000b00:	08009008 	.word	0x08009008
 8000b04:	200000bc 	.word	0x200000bc

08000b08 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000b10:	2001      	movs	r0, #1
 8000b12:	f003 f9fd 	bl	8003f10 <osDelay>
 8000b16:	e7fb      	b.n	8000b10 <StartDefaultTask+0x8>

08000b18 <StartTime>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTime */
	HAL_TIM_Base_Start_IT(&htim7);
 8000b20:	4813      	ldr	r0, [pc, #76]	@ (8000b70 <StartTime+0x58>)
 8000b22:	f001 fdab 	bl	800267c <HAL_TIM_Base_Start_IT>
//		if (osSemaphoreAcquire(timeSemHandle, osWaitForever) == osOK) {
//			time_1sec++;
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
//		}

		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_TIME_BIT,
 8000b26:	4b13      	ldr	r3, [pc, #76]	@ (8000b74 <StartTime+0x5c>)
 8000b28:	6818      	ldr	r0, [r3, #0]
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2101      	movs	r1, #1
 8000b32:	f003 fa89 	bl	8004048 <osEventFlagsWait>
 8000b36:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_TIME_BIT) {
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0f1      	beq.n	8000b26 <StartTime+0xe>
			osMutexAcquire(timeMutexHandle, osWaitForever);
 8000b42:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <StartTime+0x60>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f04f 31ff 	mov.w	r1, #4294967295
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f003 fb67 	bl	800421e <osMutexAcquire>
			time_1sec++;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <StartTime+0x64>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	3301      	adds	r3, #1
 8000b56:	4a09      	ldr	r2, [pc, #36]	@ (8000b7c <StartTime+0x64>)
 8000b58:	6013      	str	r3, [r2, #0]
			osMutexRelease(timeMutexHandle);
 8000b5a:	4b07      	ldr	r3, [pc, #28]	@ (8000b78 <StartTime+0x60>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f003 fba8 	bl	80042b4 <osMutexRelease>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8000b64:	2140      	movs	r1, #64	@ 0x40
 8000b66:	4806      	ldr	r0, [pc, #24]	@ (8000b80 <StartTime+0x68>)
 8000b68:	f001 f853 	bl	8001c12 <HAL_GPIO_TogglePin>
	for (;;) {
 8000b6c:	e7db      	b.n	8000b26 <StartTime+0xe>
 8000b6e:	bf00      	nop
 8000b70:	20000110 	.word	0x20000110
 8000b74:	200000bc 	.word	0x200000bc
 8000b78:	200000b4 	.word	0x200000b4
 8000b7c:	20000088 	.word	0x20000088
 8000b80:	40020800 	.word	0x40020800

08000b84 <StartLED>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b92:	480e      	ldr	r0, [pc, #56]	@ (8000bcc <StartLED+0x48>)
 8000b94:	f001 f824 	bl	8001be0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2140      	movs	r1, #64	@ 0x40
 8000b9c:	480c      	ldr	r0, [pc, #48]	@ (8000bd0 <StartLED+0x4c>)
 8000b9e:	f001 f81f 	bl	8001be0 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LED_BIT,
 8000ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <StartLED+0x50>)
 8000ba4:	6818      	ldr	r0, [r3, #0]
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8000baa:	2200      	movs	r2, #0
 8000bac:	2102      	movs	r1, #2
 8000bae:	f003 fa4b 	bl	8004048 <osEventFlagsWait>
 8000bb2:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_LED_BIT) {
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d0f1      	beq.n	8000ba2 <StartLED+0x1e>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000bbe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bc2:	4802      	ldr	r0, [pc, #8]	@ (8000bcc <StartLED+0x48>)
 8000bc4:	f001 f825 	bl	8001c12 <HAL_GPIO_TogglePin>
	for (;;) {
 8000bc8:	e7eb      	b.n	8000ba2 <StartLED+0x1e>
 8000bca:	bf00      	nop
 8000bcc:	40020c00 	.word	0x40020c00
 8000bd0:	40020800 	.word	0x40020800
 8000bd4:	200000bc 	.word	0x200000bc

08000bd8 <StartLCD>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCD */
	CLCD_GPIO_Init();
 8000be0:	f7ff fcdc 	bl	800059c <CLCD_GPIO_Init>
	CLCD_Init();
 8000be4:	f7ff ff03 	bl	80009ee <CLCD_Init>
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LCD_BIT,
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <StartLCD+0x60>)
 8000bea:	6818      	ldr	r0, [r3, #0]
 8000bec:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	f003 fa28 	bl	8004048 <osEventFlagsWait>
 8000bf8:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_LCD_BIT) {
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	f003 0304 	and.w	r3, r3, #4
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d0f1      	beq.n	8000be8 <StartLCD+0x10>
			uint32_t local_time;

			osMutexAcquire(timeMutexHandle, osWaitForever);
 8000c04:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <StartLCD+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f04f 31ff 	mov.w	r1, #4294967295
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f003 fb06 	bl	800421e <osMutexAcquire>
			local_time = time_1sec;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <StartLCD+0x68>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <StartLCD+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 fb49 	bl	80042b4 <osMutexRelease>

			sprintf(str, "%lu", local_time);
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	4907      	ldr	r1, [pc, #28]	@ (8000c44 <StartLCD+0x6c>)
 8000c26:	4808      	ldr	r0, [pc, #32]	@ (8000c48 <StartLCD+0x70>)
 8000c28:	f007 f8a8 	bl	8007d7c <siprintf>
			CLCD_Puts(0, 0, (unsigned char *)str);
 8000c2c:	4a06      	ldr	r2, [pc, #24]	@ (8000c48 <StartLCD+0x70>)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff feb7 	bl	80009a4 <CLCD_Puts>
	for (;;) {
 8000c36:	e7d7      	b.n	8000be8 <StartLCD+0x10>
 8000c38:	200000bc 	.word	0x200000bc
 8000c3c:	200000b4 	.word	0x200000b4
 8000c40:	20000088 	.word	0x20000088
 8000c44:	08008f08 	.word	0x08008f08
 8000c48:	2000008c 	.word	0x2000008c

08000c4c <StartUart>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUart */
	/* Infinite loop */
	for (;;) {
		// TODO: 媛 
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_UART_BIT,
 8000c54:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <StartUart+0x4c>)
 8000c56:	6818      	ldr	r0, [r3, #0]
 8000c58:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2108      	movs	r1, #8
 8000c60:	f003 f9f2 	bl	8004048 <osEventFlagsWait>
 8000c64:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_UART_BIT) {
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	f003 0308 	and.w	r3, r3, #8
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d0f1      	beq.n	8000c54 <StartUart+0x8>
			uint32_t local_time;

			osMutexAcquire(timeMutexHandle, osWaitForever);
 8000c70:	4b0a      	ldr	r3, [pc, #40]	@ (8000c9c <StartUart+0x50>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f04f 31ff 	mov.w	r1, #4294967295
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f003 fad0 	bl	800421e <osMutexAcquire>
			local_time = time_1sec;
 8000c7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ca0 <StartUart+0x54>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);
 8000c84:	4b05      	ldr	r3, [pc, #20]	@ (8000c9c <StartUart+0x50>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f003 fb13 	bl	80042b4 <osMutexRelease>

			printf("%lu\n", local_time);
 8000c8e:	68b9      	ldr	r1, [r7, #8]
 8000c90:	4804      	ldr	r0, [pc, #16]	@ (8000ca4 <StartUart+0x58>)
 8000c92:	f007 f803 	bl	8007c9c <iprintf>
	for (;;) {
 8000c96:	e7dd      	b.n	8000c54 <StartUart+0x8>
 8000c98:	200000bc 	.word	0x200000bc
 8000c9c:	200000b4 	.word	0x200000b4
 8000ca0:	20000088 	.word	0x20000088
 8000ca4:	08008f0c 	.word	0x08008f0c

08000ca8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	@ 0x28
 8000cac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
 8000cc2:	4b4b      	ldr	r3, [pc, #300]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000cc8:	f043 0310 	orr.w	r3, r3, #16
 8000ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cce:	4b48      	ldr	r3, [pc, #288]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	f003 0310 	and.w	r3, r3, #16
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	4b44      	ldr	r3, [pc, #272]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	4a43      	ldr	r2, [pc, #268]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000ce4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cea:	4b41      	ldr	r3, [pc, #260]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a3c      	ldr	r2, [pc, #240]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b3a      	ldr	r3, [pc, #232]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0308 	and.w	r3, r3, #8
 8000d0e:	60bb      	str	r3, [r7, #8]
 8000d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	4b36      	ldr	r3, [pc, #216]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	4a35      	ldr	r2, [pc, #212]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d1c:	f043 0304 	orr.w	r3, r3, #4
 8000d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d22:	4b33      	ldr	r3, [pc, #204]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	f003 0304 	and.w	r3, r3, #4
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	603b      	str	r3, [r7, #0]
 8000d32:	4b2f      	ldr	r3, [pc, #188]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	4a2e      	ldr	r2, [pc, #184]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d38:	f043 0302 	orr.w	r3, r3, #2
 8000d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <MX_GPIO_Init+0x148>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	603b      	str	r3, [r7, #0]
 8000d48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	21f7      	movs	r1, #247	@ 0xf7
 8000d4e:	4829      	ldr	r0, [pc, #164]	@ (8000df4 <MX_GPIO_Init+0x14c>)
 8000d50:	f000 ff46 	bl	8001be0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d5a:	4827      	ldr	r0, [pc, #156]	@ (8000df8 <MX_GPIO_Init+0x150>)
 8000d5c:	f000 ff40 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2140      	movs	r1, #64	@ 0x40
 8000d64:	4825      	ldr	r0, [pc, #148]	@ (8000dfc <MX_GPIO_Init+0x154>)
 8000d66:	f000 ff3b 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2120      	movs	r1, #32
 8000d6e:	4824      	ldr	r0, [pc, #144]	@ (8000e00 <MX_GPIO_Init+0x158>)
 8000d70:	f000 ff36 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000d74:	23f7      	movs	r3, #247	@ 0xf7
 8000d76:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	481a      	ldr	r0, [pc, #104]	@ (8000df4 <MX_GPIO_Init+0x14c>)
 8000d8c:	f000 fd8c 	bl	80018a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4619      	mov	r1, r3
 8000da8:	4813      	ldr	r0, [pc, #76]	@ (8000df8 <MX_GPIO_Init+0x150>)
 8000daa:	f000 fd7d 	bl	80018a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dae:	2340      	movs	r3, #64	@ 0x40
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <MX_GPIO_Init+0x154>)
 8000dc6:	f000 fd6f 	bl	80018a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000dca:	2320      	movs	r3, #32
 8000dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dda:	f107 0314 	add.w	r3, r7, #20
 8000dde:	4619      	mov	r1, r3
 8000de0:	4807      	ldr	r0, [pc, #28]	@ (8000e00 <MX_GPIO_Init+0x158>)
 8000de2:	f000 fd61 	bl	80018a8 <HAL_GPIO_Init>

}
 8000de6:	bf00      	nop
 8000de8:	3728      	adds	r7, #40	@ 0x28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40020c00 	.word	0x40020c00
 8000dfc:	40020800 	.word	0x40020800
 8000e00:	40020400 	.word	0x40020400

08000e04 <_write>:
#include <stdio.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)p, len, 10);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	230a      	movs	r3, #10
 8000e16:	68b9      	ldr	r1, [r7, #8]
 8000e18:	4803      	ldr	r0, [pc, #12]	@ (8000e28 <_write+0x24>)
 8000e1a:	f001 ff3d 	bl	8002c98 <HAL_UART_Transmit>
	return len;
 8000e1e:	687b      	ldr	r3, [r7, #4]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20000158 	.word	0x20000158

08000e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e30:	f000 fb60 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e34:	f000 f81e 	bl	8000e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e38:	f7ff ff36 	bl	8000ca8 <MX_GPIO_Init>
  MX_TIM7_Init();
 8000e3c:	f000 fa66 	bl	800130c <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8000e40:	f000 fabc 	bl	80013bc <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000e44:	f000 f880 	bl	8000f48 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	4907      	ldr	r1, [pc, #28]	@ (8000e68 <main+0x3c>)
 8000e4c:	4807      	ldr	r0, [pc, #28]	@ (8000e6c <main+0x40>)
 8000e4e:	f001 ffae 	bl	8002dae <HAL_UART_Receive_IT>
	printf("Hello\n");
 8000e52:	4807      	ldr	r0, [pc, #28]	@ (8000e70 <main+0x44>)
 8000e54:	f006 ff8a 	bl	8007d6c <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e58:	f002 ff7e 	bl	8003d58 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e5c:	f7ff fdea 	bl	8000a34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e60:	f002 ff9e 	bl	8003da0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <main+0x38>
 8000e68:	200000c0 	.word	0x200000c0
 8000e6c:	20000158 	.word	0x20000158
 8000e70:	08008f14 	.word	0x08008f14

08000e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b094      	sub	sp, #80	@ 0x50
 8000e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7a:	f107 0320 	add.w	r3, r7, #32
 8000e7e:	2230      	movs	r2, #48	@ 0x30
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f007 f874 	bl	8007f70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	4b28      	ldr	r3, [pc, #160]	@ (8000f40 <SystemClock_Config+0xcc>)
 8000e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea0:	4a27      	ldr	r2, [pc, #156]	@ (8000f40 <SystemClock_Config+0xcc>)
 8000ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea8:	4b25      	ldr	r3, [pc, #148]	@ (8000f40 <SystemClock_Config+0xcc>)
 8000eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	4b22      	ldr	r3, [pc, #136]	@ (8000f44 <SystemClock_Config+0xd0>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a21      	ldr	r2, [pc, #132]	@ (8000f44 <SystemClock_Config+0xd0>)
 8000ebe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec2:	6013      	str	r3, [r2, #0]
 8000ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f44 <SystemClock_Config+0xd0>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ed4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eda:	2302      	movs	r3, #2
 8000edc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ede:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ee8:	23a8      	movs	r3, #168	@ 0xa8
 8000eea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef4:	f107 0320 	add.w	r3, r7, #32
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 fea5 	bl	8001c48 <HAL_RCC_OscConfig>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f04:	f000 f880 	bl	8001008 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f08:	230f      	movs	r3, #15
 8000f0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f14:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	2105      	movs	r1, #5
 8000f26:	4618      	mov	r0, r3
 8000f28:	f001 f906 	bl	8002138 <HAL_RCC_ClockConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f32:	f000 f869 	bl	8001008 <Error_Handler>
  }
}
 8000f36:	bf00      	nop
 8000f38:	3750      	adds	r7, #80	@ 0x50
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40007000 	.word	0x40007000

08000f48 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2105      	movs	r1, #5
 8000f50:	2037      	movs	r0, #55	@ 0x37
 8000f52:	f000 fbed 	bl	8001730 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000f56:	2037      	movs	r0, #55	@ 0x37
 8000f58:	f000 fc06 	bl	8001768 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2105      	movs	r1, #5
 8000f60:	2027      	movs	r0, #39	@ 0x27
 8000f62:	f000 fbe5 	bl	8001730 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f66:	2027      	movs	r0, #39	@ 0x27
 8000f68:	f000 fbfe 	bl	8001768 <HAL_NVIC_EnableIRQ>
}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <HAL_UART_RxCpltCallback+0x44>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d114      	bne.n	8000fac <HAL_UART_RxCpltCallback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000f82:	2120      	movs	r1, #32
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <HAL_UART_RxCpltCallback+0x48>)
 8000f86:	f000 fe44 	bl	8001c12 <HAL_GPIO_TogglePin>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8000f8a:	230a      	movs	r3, #10
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	490b      	ldr	r1, [pc, #44]	@ (8000fbc <HAL_UART_RxCpltCallback+0x4c>)
 8000f90:	480b      	ldr	r0, [pc, #44]	@ (8000fc0 <HAL_UART_RxCpltCallback+0x50>)
 8000f92:	f001 fe81 	bl	8002c98 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8000f96:	2201      	movs	r2, #1
 8000f98:	4908      	ldr	r1, [pc, #32]	@ (8000fbc <HAL_UART_RxCpltCallback+0x4c>)
 8000f9a:	4809      	ldr	r0, [pc, #36]	@ (8000fc0 <HAL_UART_RxCpltCallback+0x50>)
 8000f9c:	f001 ff07 	bl	8002dae <HAL_UART_Receive_IT>
		osEventFlagsSet(eventFlagsHandle, EVENT_UART_BIT);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <HAL_UART_RxCpltCallback+0x54>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2108      	movs	r1, #8
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f003 f80c 	bl	8003fc4 <osEventFlagsSet>
	}
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40004800 	.word	0x40004800
 8000fb8:	40020400 	.word	0x40020400
 8000fbc:	200000c0 	.word	0x200000c0
 8000fc0:	20000158 	.word	0x20000158
 8000fc4:	200000bc 	.word	0x200000bc

08000fc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a09      	ldr	r2, [pc, #36]	@ (8000ffc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d105      	bne.n	8000fe6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		//osSemaphoreRelease(timeSemHandle);  // 몃ъ대 TimeTask 源⑥곌린

		osEventFlagsSet(eventFlagsHandle, EVENT_TIME_BIT | EVENT_LED_BIT | EVENT_LCD_BIT | EVENT_UART_BIT);
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	210f      	movs	r1, #15
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 ffef 	bl	8003fc4 <osEventFlagsSet>
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a06      	ldr	r2, [pc, #24]	@ (8001004 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d101      	bne.n	8000ff4 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8000ff0:	f000 faa2 	bl	8001538 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40001400 	.word	0x40001400
 8001000:	200000bc 	.word	0x200000bc
 8001004:	40000400 	.word	0x40000400

08001008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800100c:	b672      	cpsid	i
}
 800100e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <Error_Handler+0x8>

08001014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_MspInit+0x54>)
 8001020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001022:	4a11      	ldr	r2, [pc, #68]	@ (8001068 <HAL_MspInit+0x54>)
 8001024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001028:	6453      	str	r3, [r2, #68]	@ 0x44
 800102a:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <HAL_MspInit+0x54>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <HAL_MspInit+0x54>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_MspInit+0x54>)
 8001040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001044:	6413      	str	r3, [r2, #64]	@ 0x40
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <HAL_MspInit+0x54>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	210f      	movs	r1, #15
 8001056:	f06f 0001 	mvn.w	r0, #1
 800105a:	f000 fb69 	bl	8001730 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800

0800106c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08e      	sub	sp, #56	@ 0x38
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001078:	2300      	movs	r3, #0
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	4b33      	ldr	r3, [pc, #204]	@ (8001150 <HAL_InitTick+0xe4>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001084:	4a32      	ldr	r2, [pc, #200]	@ (8001150 <HAL_InitTick+0xe4>)
 8001086:	f043 0302 	orr.w	r3, r3, #2
 800108a:	6413      	str	r3, [r2, #64]	@ 0x40
 800108c:	4b30      	ldr	r3, [pc, #192]	@ (8001150 <HAL_InitTick+0xe4>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001098:	f107 0210 	add.w	r2, r7, #16
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4611      	mov	r1, r2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fa68 	bl	8002578 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010a8:	6a3b      	ldr	r3, [r7, #32]
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d103      	bne.n	80010ba <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010b2:	f001 fa39 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 80010b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80010b8:	e004      	b.n	80010c4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010ba:	f001 fa35 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 80010be:	4603      	mov	r3, r0
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c6:	4a23      	ldr	r2, [pc, #140]	@ (8001154 <HAL_InitTick+0xe8>)
 80010c8:	fba2 2303 	umull	r2, r3, r2, r3
 80010cc:	0c9b      	lsrs	r3, r3, #18
 80010ce:	3b01      	subs	r3, #1
 80010d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80010d2:	4b21      	ldr	r3, [pc, #132]	@ (8001158 <HAL_InitTick+0xec>)
 80010d4:	4a21      	ldr	r2, [pc, #132]	@ (800115c <HAL_InitTick+0xf0>)
 80010d6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80010d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <HAL_InitTick+0xec>)
 80010da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010de:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80010e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001158 <HAL_InitTick+0xec>)
 80010e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010e4:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <HAL_InitTick+0xec>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <HAL_InitTick+0xec>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f2:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <HAL_InitTick+0xec>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80010f8:	4817      	ldr	r0, [pc, #92]	@ (8001158 <HAL_InitTick+0xec>)
 80010fa:	f001 fa6f 	bl	80025dc <HAL_TIM_Base_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001108:	2b00      	cmp	r3, #0
 800110a:	d11b      	bne.n	8001144 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800110c:	4812      	ldr	r0, [pc, #72]	@ (8001158 <HAL_InitTick+0xec>)
 800110e:	f001 fab5 	bl	800267c <HAL_TIM_Base_Start_IT>
 8001112:	4603      	mov	r3, r0
 8001114:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001118:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800111c:	2b00      	cmp	r3, #0
 800111e:	d111      	bne.n	8001144 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001120:	201d      	movs	r0, #29
 8001122:	f000 fb21 	bl	8001768 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d808      	bhi.n	800113e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800112c:	2200      	movs	r2, #0
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	201d      	movs	r0, #29
 8001132:	f000 fafd 	bl	8001730 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001136:	4a0a      	ldr	r2, [pc, #40]	@ (8001160 <HAL_InitTick+0xf4>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e002      	b.n	8001144 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001144:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001148:	4618      	mov	r0, r3
 800114a:	3738      	adds	r7, #56	@ 0x38
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40023800 	.word	0x40023800
 8001154:	431bde83 	.word	0x431bde83
 8001158:	200000c4 	.word	0x200000c4
 800115c:	40000400 	.word	0x40000400
 8001160:	20000004 	.word	0x20000004

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <NMI_Handler+0x4>

0800116c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <HardFault_Handler+0x4>

08001174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <MemManage_Handler+0x4>

0800117c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <UsageFault_Handler+0x4>

0800118c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <TIM3_IRQHandler+0x10>)
 80011a2:	f001 fadb 	bl	800275c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200000c4 	.word	0x200000c4

080011b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011b4:	4802      	ldr	r0, [pc, #8]	@ (80011c0 <USART3_IRQHandler+0x10>)
 80011b6:	f001 fe1f 	bl	8002df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000158 	.word	0x20000158

080011c4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80011c8:	4802      	ldr	r0, [pc, #8]	@ (80011d4 <TIM7_IRQHandler+0x10>)
 80011ca:	f001 fac7 	bl	800275c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000110 	.word	0x20000110

080011d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	e00a      	b.n	8001200 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011ea:	f3af 8000 	nop.w
 80011ee:	4601      	mov	r1, r0
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	60ba      	str	r2, [r7, #8]
 80011f6:	b2ca      	uxtb	r2, r1
 80011f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	3301      	adds	r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	429a      	cmp	r2, r3
 8001206:	dbf0      	blt.n	80011ea <_read+0x12>
  }

  return len;
 8001208:	687b      	ldr	r3, [r7, #4]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800121e:	4618      	mov	r0, r3
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800123a:	605a      	str	r2, [r3, #4]
  return 0;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <_isatty>:

int _isatty(int file)
{
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001252:	2301      	movs	r3, #1
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001284:	4a14      	ldr	r2, [pc, #80]	@ (80012d8 <_sbrk+0x5c>)
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <_sbrk+0x60>)
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001290:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <_sbrk+0x64>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d102      	bne.n	800129e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <_sbrk+0x64>)
 800129a:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <_sbrk+0x68>)
 800129c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129e:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <_sbrk+0x64>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d207      	bcs.n	80012bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012ac:	f006 ff0c 	bl	80080c8 <__errno>
 80012b0:	4603      	mov	r3, r0
 80012b2:	220c      	movs	r2, #12
 80012b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	e009      	b.n	80012d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012bc:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <_sbrk+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012c2:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	4a05      	ldr	r2, [pc, #20]	@ (80012e0 <_sbrk+0x64>)
 80012cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ce:	68fb      	ldr	r3, [r7, #12]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20020000 	.word	0x20020000
 80012dc:	00000400 	.word	0x00000400
 80012e0:	2000010c 	.word	0x2000010c
 80012e4:	20004cd8 	.word	0x20004cd8

080012e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <SystemInit+0x20>)
 80012ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f2:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <SystemInit+0x20>)
 80012f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_TIM7_Init+0x64>)
 800131c:	4a15      	ldr	r2, [pc, #84]	@ (8001374 <MX_TIM7_Init+0x68>)
 800131e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8001320:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001322:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001326:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001328:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_TIM7_Init+0x64>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 800132e:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001330:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001334:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800133c:	480c      	ldr	r0, [pc, #48]	@ (8001370 <MX_TIM7_Init+0x64>)
 800133e:	f001 f94d 	bl	80025dc <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001348:	f7ff fe5e 	bl	8001008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001354:	463b      	mov	r3, r7
 8001356:	4619      	mov	r1, r3
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_TIM7_Init+0x64>)
 800135a:	f001 fbbd 	bl	8002ad8 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001364:	f7ff fe50 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000110 	.word	0x20000110
 8001374:	40001400 	.word	0x40001400

08001378 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0b      	ldr	r2, [pc, #44]	@ (80013b4 <HAL_TIM_Base_MspInit+0x3c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d10d      	bne.n	80013a6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <HAL_TIM_Base_MspInit+0x40>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001392:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <HAL_TIM_Base_MspInit+0x40>)
 8001394:	f043 0320 	orr.w	r3, r3, #32
 8001398:	6413      	str	r3, [r2, #64]	@ 0x40
 800139a:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <HAL_TIM_Base_MspInit+0x40>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	f003 0320 	and.w	r3, r3, #32
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40001400 	.word	0x40001400
 80013b8:	40023800 	.word	0x40023800

080013bc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <MX_USART3_UART_Init+0x50>)
 80013c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013da:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013e2:	220c      	movs	r2, #12
 80013e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013f4:	f001 fc00 	bl	8002bf8 <HAL_UART_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80013fe:	f7ff fe03 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000158 	.word	0x20000158
 800140c:	40004800 	.word	0x40004800

08001410 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	@ 0x28
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a19      	ldr	r2, [pc, #100]	@ (8001494 <HAL_UART_MspInit+0x84>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d12c      	bne.n	800148c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <HAL_UART_MspInit+0x88>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	4a17      	ldr	r2, [pc, #92]	@ (8001498 <HAL_UART_MspInit+0x88>)
 800143c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001440:	6413      	str	r3, [r2, #64]	@ 0x40
 8001442:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <HAL_UART_MspInit+0x88>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <HAL_UART_MspInit+0x88>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a10      	ldr	r2, [pc, #64]	@ (8001498 <HAL_UART_MspInit+0x88>)
 8001458:	f043 0308 	orr.w	r3, r3, #8
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <HAL_UART_MspInit+0x88>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800146a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800146e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001470:	2302      	movs	r3, #2
 8001472:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001478:	2303      	movs	r3, #3
 800147a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800147c:	2307      	movs	r3, #7
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	4805      	ldr	r0, [pc, #20]	@ (800149c <HAL_UART_MspInit+0x8c>)
 8001488:	f000 fa0e 	bl	80018a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800148c:	bf00      	nop
 800148e:	3728      	adds	r7, #40	@ 0x28
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40004800 	.word	0x40004800
 8001498:	40023800 	.word	0x40023800
 800149c:	40020c00 	.word	0x40020c00

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014a4:	f7ff ff20 	bl	80012e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014a8:	480c      	ldr	r0, [pc, #48]	@ (80014dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014aa:	490d      	ldr	r1, [pc, #52]	@ (80014e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ac:	4a0d      	ldr	r2, [pc, #52]	@ (80014e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014c0:	4c0a      	ldr	r4, [pc, #40]	@ (80014ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ce:	f006 fe01 	bl	80080d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff fcab 	bl	8000e2c <main>
  bx  lr    
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80014e4:	08009074 	.word	0x08009074
  ldr r2, =_sbss
 80014e8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80014ec:	20004cd8 	.word	0x20004cd8

080014f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <HAL_Init+0x40>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <HAL_Init+0x40>)
 80014fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001502:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <HAL_Init+0x40>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <HAL_Init+0x40>)
 800150a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800150e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <HAL_Init+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <HAL_Init+0x40>)
 8001516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800151c:	2003      	movs	r0, #3
 800151e:	f000 f8fc 	bl	800171a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001522:	200f      	movs	r0, #15
 8001524:	f7ff fda2 	bl	800106c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001528:	f7ff fd74 	bl	8001014 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023c00 	.word	0x40023c00

08001538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	@ (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000008 	.word	0x20000008
 800155c:	200001a0 	.word	0x200001a0

08001560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	200001a0 	.word	0x200001a0

08001578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff ffee 	bl	8001560 <HAL_GetTick>
 8001584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001590:	d005      	beq.n	800159e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <HAL_Delay+0x44>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800159e:	bf00      	nop
 80015a0:	f7ff ffde 	bl	8001560 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d8f7      	bhi.n	80015a0 <HAL_Delay+0x28>
  {
  }
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000008 	.word	0x20000008

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f2:	4a04      	ldr	r2, [pc, #16]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	60d3      	str	r3, [r2, #12]
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4907      	ldr	r1, [pc, #28]	@ (800165c <__NVIC_EnableIRQ+0x38>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	@ (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	@ (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ff4c 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001742:	f7ff ff61 	bl	8001608 <__NVIC_GetPriorityGrouping>
 8001746:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	68b9      	ldr	r1, [r7, #8]
 800174c:	6978      	ldr	r0, [r7, #20]
 800174e:	f7ff ffb1 	bl	80016b4 <NVIC_EncodePriority>
 8001752:	4602      	mov	r2, r0
 8001754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001758:	4611      	mov	r1, r2
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff ff80 	bl	8001660 <__NVIC_SetPriority>
}
 8001760:	bf00      	nop
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff ff54 	bl	8001624 <__NVIC_EnableIRQ>
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001790:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001792:	f7ff fee5 	bl	8001560 <HAL_GetTick>
 8001796:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d008      	beq.n	80017b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e052      	b.n	800185c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f022 0216 	bic.w	r2, r2, #22
 80017c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	695a      	ldr	r2, [r3, #20]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d103      	bne.n	80017e6 <HAL_DMA_Abort+0x62>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d007      	beq.n	80017f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f022 0208 	bic.w	r2, r2, #8
 80017f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f022 0201 	bic.w	r2, r2, #1
 8001804:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001806:	e013      	b.n	8001830 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001808:	f7ff feaa 	bl	8001560 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b05      	cmp	r3, #5
 8001814:	d90c      	bls.n	8001830 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2220      	movs	r2, #32
 800181a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2203      	movs	r2, #3
 8001820:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e015      	b.n	800185c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1e4      	bne.n	8001808 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001842:	223f      	movs	r2, #63	@ 0x3f
 8001844:	409a      	lsls	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2201      	movs	r2, #1
 800184e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d004      	beq.n	8001882 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2280      	movs	r2, #128	@ 0x80
 800187c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e00c      	b.n	800189c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2205      	movs	r2, #5
 8001886:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0201 	bic.w	r2, r2, #1
 8001898:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b089      	sub	sp, #36	@ 0x24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
 80018c2:	e16b      	b.n	8001b9c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018c4:	2201      	movs	r2, #1
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	429a      	cmp	r2, r3
 80018de:	f040 815a 	bne.w	8001b96 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d005      	beq.n	80018fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d130      	bne.n	800195c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	2203      	movs	r2, #3
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	43db      	mvns	r3, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4013      	ands	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	68da      	ldr	r2, [r3, #12]
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001930:	2201      	movs	r2, #1
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	091b      	lsrs	r3, r3, #4
 8001946:	f003 0201 	and.w	r2, r3, #1
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	2b03      	cmp	r3, #3
 8001966:	d017      	beq.n	8001998 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	2203      	movs	r2, #3
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4313      	orrs	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d123      	bne.n	80019ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	08da      	lsrs	r2, r3, #3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3208      	adds	r2, #8
 80019ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	220f      	movs	r2, #15
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	691a      	ldr	r2, [r3, #16]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	08da      	lsrs	r2, r3, #3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	3208      	adds	r2, #8
 80019e6:	69b9      	ldr	r1, [r7, #24]
 80019e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	2203      	movs	r2, #3
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4013      	ands	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0203 	and.w	r2, r3, #3
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f000 80b4 	beq.w	8001b96 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	4b60      	ldr	r3, [pc, #384]	@ (8001bb4 <HAL_GPIO_Init+0x30c>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	4a5f      	ldr	r2, [pc, #380]	@ (8001bb4 <HAL_GPIO_Init+0x30c>)
 8001a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001bb4 <HAL_GPIO_Init+0x30c>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a4a:	4a5b      	ldr	r2, [pc, #364]	@ (8001bb8 <HAL_GPIO_Init+0x310>)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	3302      	adds	r3, #2
 8001a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	220f      	movs	r2, #15
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a52      	ldr	r2, [pc, #328]	@ (8001bbc <HAL_GPIO_Init+0x314>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d02b      	beq.n	8001ace <HAL_GPIO_Init+0x226>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a51      	ldr	r2, [pc, #324]	@ (8001bc0 <HAL_GPIO_Init+0x318>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d025      	beq.n	8001aca <HAL_GPIO_Init+0x222>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a50      	ldr	r2, [pc, #320]	@ (8001bc4 <HAL_GPIO_Init+0x31c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d01f      	beq.n	8001ac6 <HAL_GPIO_Init+0x21e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_GPIO_Init+0x320>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d019      	beq.n	8001ac2 <HAL_GPIO_Init+0x21a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4e      	ldr	r2, [pc, #312]	@ (8001bcc <HAL_GPIO_Init+0x324>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d013      	beq.n	8001abe <HAL_GPIO_Init+0x216>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4d      	ldr	r2, [pc, #308]	@ (8001bd0 <HAL_GPIO_Init+0x328>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d00d      	beq.n	8001aba <HAL_GPIO_Init+0x212>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd4 <HAL_GPIO_Init+0x32c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d007      	beq.n	8001ab6 <HAL_GPIO_Init+0x20e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4b      	ldr	r2, [pc, #300]	@ (8001bd8 <HAL_GPIO_Init+0x330>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d101      	bne.n	8001ab2 <HAL_GPIO_Init+0x20a>
 8001aae:	2307      	movs	r3, #7
 8001ab0:	e00e      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	e00c      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001ab6:	2306      	movs	r3, #6
 8001ab8:	e00a      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001aba:	2305      	movs	r3, #5
 8001abc:	e008      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001abe:	2304      	movs	r3, #4
 8001ac0:	e006      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e004      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e002      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001aca:	2301      	movs	r3, #1
 8001acc:	e000      	b.n	8001ad0 <HAL_GPIO_Init+0x228>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	69fa      	ldr	r2, [r7, #28]
 8001ad2:	f002 0203 	and.w	r2, r2, #3
 8001ad6:	0092      	lsls	r2, r2, #2
 8001ad8:	4093      	lsls	r3, r2
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae0:	4935      	ldr	r1, [pc, #212]	@ (8001bb8 <HAL_GPIO_Init+0x310>)
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	089b      	lsrs	r3, r3, #2
 8001ae6:	3302      	adds	r3, #2
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aee:	4b3b      	ldr	r3, [pc, #236]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	43db      	mvns	r3, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4013      	ands	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b12:	4a32      	ldr	r2, [pc, #200]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b18:	4b30      	ldr	r3, [pc, #192]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b3c:	4a27      	ldr	r2, [pc, #156]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b42:	4b26      	ldr	r3, [pc, #152]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b66:	4a1d      	ldr	r2, [pc, #116]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	43db      	mvns	r3, r3
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d003      	beq.n	8001b90 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b90:	4a12      	ldr	r2, [pc, #72]	@ (8001bdc <HAL_GPIO_Init+0x334>)
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	61fb      	str	r3, [r7, #28]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	2b0f      	cmp	r3, #15
 8001ba0:	f67f ae90 	bls.w	80018c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3724      	adds	r7, #36	@ 0x24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40013800 	.word	0x40013800
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	40020400 	.word	0x40020400
 8001bc4:	40020800 	.word	0x40020800
 8001bc8:	40020c00 	.word	0x40020c00
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40021400 	.word	0x40021400
 8001bd4:	40021800 	.word	0x40021800
 8001bd8:	40021c00 	.word	0x40021c00
 8001bdc:	40013c00 	.word	0x40013c00

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bfc:	e003      	b.n	8001c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	041a      	lsls	r2, r3, #16
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	619a      	str	r2, [r3, #24]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b085      	sub	sp, #20
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c24:	887a      	ldrh	r2, [r7, #2]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	041a      	lsls	r2, r3, #16
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43d9      	mvns	r1, r3
 8001c30:	887b      	ldrh	r3, [r7, #2]
 8001c32:	400b      	ands	r3, r1
 8001c34:	431a      	orrs	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	619a      	str	r2, [r3, #24]
}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e267      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d075      	beq.n	8001d52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c66:	4b88      	ldr	r3, [pc, #544]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d00c      	beq.n	8001c8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c72:	4b85      	ldr	r3, [pc, #532]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d112      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c7e:	4b82      	ldr	r3, [pc, #520]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c8a:	d10b      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c8c:	4b7e      	ldr	r3, [pc, #504]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d05b      	beq.n	8001d50 <HAL_RCC_OscConfig+0x108>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d157      	bne.n	8001d50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e242      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cac:	d106      	bne.n	8001cbc <HAL_RCC_OscConfig+0x74>
 8001cae:	4b76      	ldr	r3, [pc, #472]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a75      	ldr	r2, [pc, #468]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	e01d      	b.n	8001cf8 <HAL_RCC_OscConfig+0xb0>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cc4:	d10c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x98>
 8001cc6:	4b70      	ldr	r3, [pc, #448]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a6f      	ldr	r2, [pc, #444]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a6c      	ldr	r2, [pc, #432]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cdc:	6013      	str	r3, [r2, #0]
 8001cde:	e00b      	b.n	8001cf8 <HAL_RCC_OscConfig+0xb0>
 8001ce0:	4b69      	ldr	r3, [pc, #420]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a68      	ldr	r2, [pc, #416]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	4b66      	ldr	r3, [pc, #408]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a65      	ldr	r2, [pc, #404]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001cf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d013      	beq.n	8001d28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d00:	f7ff fc2e 	bl	8001560 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d08:	f7ff fc2a 	bl	8001560 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b64      	cmp	r3, #100	@ 0x64
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e207      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d0f0      	beq.n	8001d08 <HAL_RCC_OscConfig+0xc0>
 8001d26:	e014      	b.n	8001d52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d28:	f7ff fc1a 	bl	8001560 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d30:	f7ff fc16 	bl	8001560 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b64      	cmp	r3, #100	@ 0x64
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e1f3      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d42:	4b51      	ldr	r3, [pc, #324]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1f0      	bne.n	8001d30 <HAL_RCC_OscConfig+0xe8>
 8001d4e:	e000      	b.n	8001d52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d063      	beq.n	8001e26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00b      	beq.n	8001d82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d6a:	4b47      	ldr	r3, [pc, #284]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d72:	2b08      	cmp	r3, #8
 8001d74:	d11c      	bne.n	8001db0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d76:	4b44      	ldr	r3, [pc, #272]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d116      	bne.n	8001db0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d82:	4b41      	ldr	r3, [pc, #260]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d005      	beq.n	8001d9a <HAL_RCC_OscConfig+0x152>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d001      	beq.n	8001d9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e1c7      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	4937      	ldr	r1, [pc, #220]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001daa:	4313      	orrs	r3, r2
 8001dac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dae:	e03a      	b.n	8001e26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d020      	beq.n	8001dfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db8:	4b34      	ldr	r3, [pc, #208]	@ (8001e8c <HAL_RCC_OscConfig+0x244>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dbe:	f7ff fbcf 	bl	8001560 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dc6:	f7ff fbcb 	bl	8001560 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e1a8      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de4:	4b28      	ldr	r3, [pc, #160]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	4925      	ldr	r1, [pc, #148]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	600b      	str	r3, [r1, #0]
 8001df8:	e015      	b.n	8001e26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dfa:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <HAL_RCC_OscConfig+0x244>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e00:	f7ff fbae 	bl	8001560 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e08:	f7ff fbaa 	bl	8001560 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e187      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f0      	bne.n	8001e08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0308 	and.w	r3, r3, #8
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d036      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d016      	beq.n	8001e68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <HAL_RCC_OscConfig+0x248>)
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff fb8e 	bl	8001560 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e48:	f7ff fb8a 	bl	8001560 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e167      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e88 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d0f0      	beq.n	8001e48 <HAL_RCC_OscConfig+0x200>
 8001e66:	e01b      	b.n	8001ea0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e68:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <HAL_RCC_OscConfig+0x248>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6e:	f7ff fb77 	bl	8001560 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e74:	e00e      	b.n	8001e94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e76:	f7ff fb73 	bl	8001560 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d907      	bls.n	8001e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e150      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	42470000 	.word	0x42470000
 8001e90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e94:	4b88      	ldr	r3, [pc, #544]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ea      	bne.n	8001e76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 8097 	beq.w	8001fdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eb2:	4b81      	ldr	r3, [pc, #516]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d10f      	bne.n	8001ede <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	4b7d      	ldr	r3, [pc, #500]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	4a7c      	ldr	r2, [pc, #496]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ece:	4b7a      	ldr	r3, [pc, #488]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eda:	2301      	movs	r3, #1
 8001edc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ede:	4b77      	ldr	r3, [pc, #476]	@ (80020bc <HAL_RCC_OscConfig+0x474>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d118      	bne.n	8001f1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eea:	4b74      	ldr	r3, [pc, #464]	@ (80020bc <HAL_RCC_OscConfig+0x474>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a73      	ldr	r2, [pc, #460]	@ (80020bc <HAL_RCC_OscConfig+0x474>)
 8001ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef6:	f7ff fb33 	bl	8001560 <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efe:	f7ff fb2f 	bl	8001560 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e10c      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f10:	4b6a      	ldr	r3, [pc, #424]	@ (80020bc <HAL_RCC_OscConfig+0x474>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d106      	bne.n	8001f32 <HAL_RCC_OscConfig+0x2ea>
 8001f24:	4b64      	ldr	r3, [pc, #400]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f28:	4a63      	ldr	r2, [pc, #396]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f30:	e01c      	b.n	8001f6c <HAL_RCC_OscConfig+0x324>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2b05      	cmp	r3, #5
 8001f38:	d10c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x30c>
 8001f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3e:	4a5e      	ldr	r2, [pc, #376]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f46:	4b5c      	ldr	r3, [pc, #368]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4a:	4a5b      	ldr	r2, [pc, #364]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f52:	e00b      	b.n	8001f6c <HAL_RCC_OscConfig+0x324>
 8001f54:	4b58      	ldr	r3, [pc, #352]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f58:	4a57      	ldr	r2, [pc, #348]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f5a:	f023 0301 	bic.w	r3, r3, #1
 8001f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f60:	4b55      	ldr	r3, [pc, #340]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f64:	4a54      	ldr	r2, [pc, #336]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f66:	f023 0304 	bic.w	r3, r3, #4
 8001f6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d015      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f74:	f7ff faf4 	bl	8001560 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f7a:	e00a      	b.n	8001f92 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f7c:	f7ff faf0 	bl	8001560 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e0cb      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f92:	4b49      	ldr	r3, [pc, #292]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0ee      	beq.n	8001f7c <HAL_RCC_OscConfig+0x334>
 8001f9e:	e014      	b.n	8001fca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa0:	f7ff fade 	bl	8001560 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa8:	f7ff fada 	bl	8001560 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e0b5      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1ee      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fca:	7dfb      	ldrb	r3, [r7, #23]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d105      	bne.n	8001fdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd0:	4b39      	ldr	r3, [pc, #228]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd4:	4a38      	ldr	r2, [pc, #224]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 80a1 	beq.w	8002128 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fe6:	4b34      	ldr	r3, [pc, #208]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d05c      	beq.n	80020ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d141      	bne.n	800207e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ffa:	4b31      	ldr	r3, [pc, #196]	@ (80020c0 <HAL_RCC_OscConfig+0x478>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002000:	f7ff faae 	bl	8001560 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002008:	f7ff faaa 	bl	8001560 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e087      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800201a:	4b27      	ldr	r3, [pc, #156]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f0      	bne.n	8002008 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69da      	ldr	r2, [r3, #28]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	019b      	lsls	r3, r3, #6
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203c:	085b      	lsrs	r3, r3, #1
 800203e:	3b01      	subs	r3, #1
 8002040:	041b      	lsls	r3, r3, #16
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002048:	061b      	lsls	r3, r3, #24
 800204a:	491b      	ldr	r1, [pc, #108]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 800204c:	4313      	orrs	r3, r2
 800204e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002050:	4b1b      	ldr	r3, [pc, #108]	@ (80020c0 <HAL_RCC_OscConfig+0x478>)
 8002052:	2201      	movs	r2, #1
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7ff fa83 	bl	8001560 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800205e:	f7ff fa7f 	bl	8001560 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e05c      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x416>
 800207c:	e054      	b.n	8002128 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <HAL_RCC_OscConfig+0x478>)
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fa6c 	bl	8001560 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800208c:	f7ff fa68 	bl	8001560 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e045      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <HAL_RCC_OscConfig+0x470>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x444>
 80020aa:	e03d      	b.n	8002128 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d107      	bne.n	80020c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e038      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40007000 	.word	0x40007000
 80020c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <HAL_RCC_OscConfig+0x4ec>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d028      	beq.n	8002124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020dc:	429a      	cmp	r2, r3
 80020de:	d121      	bne.n	8002124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d11a      	bne.n	8002124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020f4:	4013      	ands	r3, r2
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d111      	bne.n	8002124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210a:	085b      	lsrs	r3, r3, #1
 800210c:	3b01      	subs	r3, #1
 800210e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002110:	429a      	cmp	r2, r3
 8002112:	d107      	bne.n	8002124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002120:	429a      	cmp	r2, r3
 8002122:	d001      	beq.n	8002128 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800

08002138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e0cc      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800214c:	4b68      	ldr	r3, [pc, #416]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	429a      	cmp	r2, r3
 8002158:	d90c      	bls.n	8002174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215a:	4b65      	ldr	r3, [pc, #404]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	b2d2      	uxtb	r2, r2
 8002160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002162:	4b63      	ldr	r3, [pc, #396]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d001      	beq.n	8002174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e0b8      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d020      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800218c:	4b59      	ldr	r3, [pc, #356]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	4a58      	ldr	r2, [pc, #352]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002196:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021a4:	4b53      	ldr	r3, [pc, #332]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	4a52      	ldr	r2, [pc, #328]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b0:	4b50      	ldr	r3, [pc, #320]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	494d      	ldr	r1, [pc, #308]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d044      	beq.n	8002258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d107      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d6:	4b47      	ldr	r3, [pc, #284]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d119      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e07f      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d003      	beq.n	80021f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	d107      	bne.n	8002206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f6:	4b3f      	ldr	r3, [pc, #252]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d109      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e06f      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002206:	4b3b      	ldr	r3, [pc, #236]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e067      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002216:	4b37      	ldr	r3, [pc, #220]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f023 0203 	bic.w	r2, r3, #3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	4934      	ldr	r1, [pc, #208]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002224:	4313      	orrs	r3, r2
 8002226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002228:	f7ff f99a 	bl	8001560 <HAL_GetTick>
 800222c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222e:	e00a      	b.n	8002246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002230:	f7ff f996 	bl	8001560 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e04f      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002246:	4b2b      	ldr	r3, [pc, #172]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 020c 	and.w	r2, r3, #12
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	429a      	cmp	r2, r3
 8002256:	d1eb      	bne.n	8002230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002258:	4b25      	ldr	r3, [pc, #148]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d20c      	bcs.n	8002280 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002266:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	b2d2      	uxtb	r2, r2
 800226c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800226e:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	429a      	cmp	r2, r3
 800227a:	d001      	beq.n	8002280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e032      	b.n	80022e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800228c:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	4916      	ldr	r1, [pc, #88]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 800229a:	4313      	orrs	r3, r2
 800229c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d009      	beq.n	80022be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022aa:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	490e      	ldr	r1, [pc, #56]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022be:	f000 f821 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 80022c2:	4602      	mov	r2, r0
 80022c4:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	091b      	lsrs	r3, r3, #4
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	490a      	ldr	r1, [pc, #40]	@ (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 80022d0:	5ccb      	ldrb	r3, [r1, r3]
 80022d2:	fa22 f303 	lsr.w	r3, r2, r3
 80022d6:	4a09      	ldr	r2, [pc, #36]	@ (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80022d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80022da:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <HAL_RCC_ClockConfig+0x1c8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe fec4 	bl	800106c <HAL_InitTick>

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40023c00 	.word	0x40023c00
 80022f4:	40023800 	.word	0x40023800
 80022f8:	08009018 	.word	0x08009018
 80022fc:	20000000 	.word	0x20000000
 8002300:	20000004 	.word	0x20000004

08002304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002308:	b094      	sub	sp, #80	@ 0x50
 800230a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800231c:	4b79      	ldr	r3, [pc, #484]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 030c 	and.w	r3, r3, #12
 8002324:	2b08      	cmp	r3, #8
 8002326:	d00d      	beq.n	8002344 <HAL_RCC_GetSysClockFreq+0x40>
 8002328:	2b08      	cmp	r3, #8
 800232a:	f200 80e1 	bhi.w	80024f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800232e:	2b00      	cmp	r3, #0
 8002330:	d002      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x34>
 8002332:	2b04      	cmp	r3, #4
 8002334:	d003      	beq.n	800233e <HAL_RCC_GetSysClockFreq+0x3a>
 8002336:	e0db      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002338:	4b73      	ldr	r3, [pc, #460]	@ (8002508 <HAL_RCC_GetSysClockFreq+0x204>)
 800233a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800233c:	e0db      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800233e:	4b73      	ldr	r3, [pc, #460]	@ (800250c <HAL_RCC_GetSysClockFreq+0x208>)
 8002340:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002342:	e0d8      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002344:	4b6f      	ldr	r3, [pc, #444]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800234c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800234e:	4b6d      	ldr	r3, [pc, #436]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d063      	beq.n	8002422 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800235a:	4b6a      	ldr	r3, [pc, #424]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	099b      	lsrs	r3, r3, #6
 8002360:	2200      	movs	r2, #0
 8002362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002364:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800236c:	633b      	str	r3, [r7, #48]	@ 0x30
 800236e:	2300      	movs	r3, #0
 8002370:	637b      	str	r3, [r7, #52]	@ 0x34
 8002372:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002376:	4622      	mov	r2, r4
 8002378:	462b      	mov	r3, r5
 800237a:	f04f 0000 	mov.w	r0, #0
 800237e:	f04f 0100 	mov.w	r1, #0
 8002382:	0159      	lsls	r1, r3, #5
 8002384:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002388:	0150      	lsls	r0, r2, #5
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4621      	mov	r1, r4
 8002390:	1a51      	subs	r1, r2, r1
 8002392:	6139      	str	r1, [r7, #16]
 8002394:	4629      	mov	r1, r5
 8002396:	eb63 0301 	sbc.w	r3, r3, r1
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023a8:	4659      	mov	r1, fp
 80023aa:	018b      	lsls	r3, r1, #6
 80023ac:	4651      	mov	r1, sl
 80023ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023b2:	4651      	mov	r1, sl
 80023b4:	018a      	lsls	r2, r1, #6
 80023b6:	4651      	mov	r1, sl
 80023b8:	ebb2 0801 	subs.w	r8, r2, r1
 80023bc:	4659      	mov	r1, fp
 80023be:	eb63 0901 	sbc.w	r9, r3, r1
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	f04f 0300 	mov.w	r3, #0
 80023ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023d6:	4690      	mov	r8, r2
 80023d8:	4699      	mov	r9, r3
 80023da:	4623      	mov	r3, r4
 80023dc:	eb18 0303 	adds.w	r3, r8, r3
 80023e0:	60bb      	str	r3, [r7, #8]
 80023e2:	462b      	mov	r3, r5
 80023e4:	eb49 0303 	adc.w	r3, r9, r3
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023f6:	4629      	mov	r1, r5
 80023f8:	024b      	lsls	r3, r1, #9
 80023fa:	4621      	mov	r1, r4
 80023fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002400:	4621      	mov	r1, r4
 8002402:	024a      	lsls	r2, r1, #9
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800240a:	2200      	movs	r2, #0
 800240c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800240e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002410:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002414:	f7fd ff2c 	bl	8000270 <__aeabi_uldivmod>
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	4613      	mov	r3, r2
 800241e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002420:	e058      	b.n	80024d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002422:	4b38      	ldr	r3, [pc, #224]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	099b      	lsrs	r3, r3, #6
 8002428:	2200      	movs	r2, #0
 800242a:	4618      	mov	r0, r3
 800242c:	4611      	mov	r1, r2
 800242e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002432:	623b      	str	r3, [r7, #32]
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	@ 0x24
 8002438:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800243c:	4642      	mov	r2, r8
 800243e:	464b      	mov	r3, r9
 8002440:	f04f 0000 	mov.w	r0, #0
 8002444:	f04f 0100 	mov.w	r1, #0
 8002448:	0159      	lsls	r1, r3, #5
 800244a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800244e:	0150      	lsls	r0, r2, #5
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4641      	mov	r1, r8
 8002456:	ebb2 0a01 	subs.w	sl, r2, r1
 800245a:	4649      	mov	r1, r9
 800245c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800246c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002470:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002474:	ebb2 040a 	subs.w	r4, r2, sl
 8002478:	eb63 050b 	sbc.w	r5, r3, fp
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	00eb      	lsls	r3, r5, #3
 8002486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800248a:	00e2      	lsls	r2, r4, #3
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	4643      	mov	r3, r8
 8002492:	18e3      	adds	r3, r4, r3
 8002494:	603b      	str	r3, [r7, #0]
 8002496:	464b      	mov	r3, r9
 8002498:	eb45 0303 	adc.w	r3, r5, r3
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024aa:	4629      	mov	r1, r5
 80024ac:	028b      	lsls	r3, r1, #10
 80024ae:	4621      	mov	r1, r4
 80024b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024b4:	4621      	mov	r1, r4
 80024b6:	028a      	lsls	r2, r1, #10
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024be:	2200      	movs	r2, #0
 80024c0:	61bb      	str	r3, [r7, #24]
 80024c2:	61fa      	str	r2, [r7, #28]
 80024c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024c8:	f7fd fed2 	bl	8000270 <__aeabi_uldivmod>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4613      	mov	r3, r2
 80024d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002504 <HAL_RCC_GetSysClockFreq+0x200>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	0c1b      	lsrs	r3, r3, #16
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	3301      	adds	r3, #1
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80024e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024ee:	e002      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024f0:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <HAL_RCC_GetSysClockFreq+0x204>)
 80024f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3750      	adds	r7, #80	@ 0x50
 80024fc:	46bd      	mov	sp, r7
 80024fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800
 8002508:	00f42400 	.word	0x00f42400
 800250c:	007a1200 	.word	0x007a1200

08002510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002514:	4b03      	ldr	r3, [pc, #12]	@ (8002524 <HAL_RCC_GetHCLKFreq+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000000 	.word	0x20000000

08002528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800252c:	f7ff fff0 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 8002530:	4602      	mov	r2, r0
 8002532:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0a9b      	lsrs	r3, r3, #10
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4903      	ldr	r1, [pc, #12]	@ (800254c <HAL_RCC_GetPCLK1Freq+0x24>)
 800253e:	5ccb      	ldrb	r3, [r1, r3]
 8002540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002544:	4618      	mov	r0, r3
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	08009028 	.word	0x08009028

08002550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002554:	f7ff ffdc 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 8002558:	4602      	mov	r2, r0
 800255a:	4b05      	ldr	r3, [pc, #20]	@ (8002570 <HAL_RCC_GetPCLK2Freq+0x20>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	0b5b      	lsrs	r3, r3, #13
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	4903      	ldr	r1, [pc, #12]	@ (8002574 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002566:	5ccb      	ldrb	r3, [r1, r3]
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800256c:	4618      	mov	r0, r3
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	08009028 	.word	0x08009028

08002578 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	220f      	movs	r2, #15
 8002586:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002588:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <HAL_RCC_GetClockConfig+0x5c>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 0203 	and.w	r2, r3, #3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <HAL_RCC_GetClockConfig+0x5c>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80025a0:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <HAL_RCC_GetClockConfig+0x5c>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <HAL_RCC_GetClockConfig+0x5c>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	08db      	lsrs	r3, r3, #3
 80025b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80025ba:	4b07      	ldr	r3, [pc, #28]	@ (80025d8 <HAL_RCC_GetClockConfig+0x60>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0207 	and.w	r2, r3, #7
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	601a      	str	r2, [r3, #0]
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40023c00 	.word	0x40023c00

080025dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e041      	b.n	8002672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7fe feb8 	bl	8001378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3304      	adds	r3, #4
 8002618:	4619      	mov	r1, r3
 800261a:	4610      	mov	r0, r2
 800261c:	f000 f9b6 	bl	800298c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d001      	beq.n	8002694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e04e      	b.n	8002732 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2202      	movs	r2, #2
 8002698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 0201 	orr.w	r2, r2, #1
 80026aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a23      	ldr	r2, [pc, #140]	@ (8002740 <HAL_TIM_Base_Start_IT+0xc4>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d022      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026be:	d01d      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002744 <HAL_TIM_Base_Start_IT+0xc8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d018      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002748 <HAL_TIM_Base_Start_IT+0xcc>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d013      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1c      	ldr	r2, [pc, #112]	@ (800274c <HAL_TIM_Base_Start_IT+0xd0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d00e      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002750 <HAL_TIM_Base_Start_IT+0xd4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d009      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a19      	ldr	r2, [pc, #100]	@ (8002754 <HAL_TIM_Base_Start_IT+0xd8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d004      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x80>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a18      	ldr	r2, [pc, #96]	@ (8002758 <HAL_TIM_Base_Start_IT+0xdc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d111      	bne.n	8002720 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2b06      	cmp	r3, #6
 800270c:	d010      	beq.n	8002730 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271e:	e007      	b.n	8002730 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	40010000 	.word	0x40010000
 8002744:	40000400 	.word	0x40000400
 8002748:	40000800 	.word	0x40000800
 800274c:	40000c00 	.word	0x40000c00
 8002750:	40010400 	.word	0x40010400
 8002754:	40014000 	.word	0x40014000
 8002758:	40001800 	.word	0x40001800

0800275c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d020      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01b      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0202 	mvn.w	r2, #2
 8002790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f8d2 	bl	8002950 <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f8c4 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f8d5 	bl	8002964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d020      	beq.n	800280c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01b      	beq.n	800280c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f06f 0204 	mvn.w	r2, #4
 80027dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2202      	movs	r2, #2
 80027e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f8ac 	bl	8002950 <HAL_TIM_IC_CaptureCallback>
 80027f8:	e005      	b.n	8002806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f89e 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f8af 	bl	8002964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d020      	beq.n	8002858 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0308 	and.w	r3, r3, #8
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01b      	beq.n	8002858 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0208 	mvn.w	r2, #8
 8002828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2204      	movs	r2, #4
 800282e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f886 	bl	8002950 <HAL_TIM_IC_CaptureCallback>
 8002844:	e005      	b.n	8002852 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f878 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f889 	bl	8002964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	2b00      	cmp	r3, #0
 8002860:	d020      	beq.n	80028a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01b      	beq.n	80028a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0210 	mvn.w	r2, #16
 8002874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2208      	movs	r2, #8
 800287a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f860 	bl	8002950 <HAL_TIM_IC_CaptureCallback>
 8002890:	e005      	b.n	800289e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f852 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f863 	bl	8002964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00c      	beq.n	80028c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d007      	beq.n	80028c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0201 	mvn.w	r2, #1
 80028c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7fe fb80 	bl	8000fc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d00c      	beq.n	80028ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d007      	beq.n	80028ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80028e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f97c 	bl	8002be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00c      	beq.n	8002910 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d007      	beq.n	8002910 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f834 	bl	8002978 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0220 	mvn.w	r2, #32
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f94e 	bl	8002bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a43      	ldr	r2, [pc, #268]	@ (8002aac <TIM_Base_SetConfig+0x120>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d013      	beq.n	80029cc <TIM_Base_SetConfig+0x40>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029aa:	d00f      	beq.n	80029cc <TIM_Base_SetConfig+0x40>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a40      	ldr	r2, [pc, #256]	@ (8002ab0 <TIM_Base_SetConfig+0x124>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d00b      	beq.n	80029cc <TIM_Base_SetConfig+0x40>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a3f      	ldr	r2, [pc, #252]	@ (8002ab4 <TIM_Base_SetConfig+0x128>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d007      	beq.n	80029cc <TIM_Base_SetConfig+0x40>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a3e      	ldr	r2, [pc, #248]	@ (8002ab8 <TIM_Base_SetConfig+0x12c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d003      	beq.n	80029cc <TIM_Base_SetConfig+0x40>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a3d      	ldr	r2, [pc, #244]	@ (8002abc <TIM_Base_SetConfig+0x130>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d108      	bne.n	80029de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	4313      	orrs	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a32      	ldr	r2, [pc, #200]	@ (8002aac <TIM_Base_SetConfig+0x120>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d02b      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ec:	d027      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a2f      	ldr	r2, [pc, #188]	@ (8002ab0 <TIM_Base_SetConfig+0x124>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d023      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a2e      	ldr	r2, [pc, #184]	@ (8002ab4 <TIM_Base_SetConfig+0x128>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d01f      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a2d      	ldr	r2, [pc, #180]	@ (8002ab8 <TIM_Base_SetConfig+0x12c>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d01b      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a2c      	ldr	r2, [pc, #176]	@ (8002abc <TIM_Base_SetConfig+0x130>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d017      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac0 <TIM_Base_SetConfig+0x134>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d013      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a2a      	ldr	r2, [pc, #168]	@ (8002ac4 <TIM_Base_SetConfig+0x138>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00f      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a29      	ldr	r2, [pc, #164]	@ (8002ac8 <TIM_Base_SetConfig+0x13c>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00b      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a28      	ldr	r2, [pc, #160]	@ (8002acc <TIM_Base_SetConfig+0x140>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d007      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a27      	ldr	r2, [pc, #156]	@ (8002ad0 <TIM_Base_SetConfig+0x144>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d003      	beq.n	8002a3e <TIM_Base_SetConfig+0xb2>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a26      	ldr	r2, [pc, #152]	@ (8002ad4 <TIM_Base_SetConfig+0x148>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d108      	bne.n	8002a50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a0e      	ldr	r2, [pc, #56]	@ (8002aac <TIM_Base_SetConfig+0x120>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d003      	beq.n	8002a7e <TIM_Base_SetConfig+0xf2>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a10      	ldr	r2, [pc, #64]	@ (8002abc <TIM_Base_SetConfig+0x130>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d103      	bne.n	8002a86 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f043 0204 	orr.w	r2, r3, #4
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	601a      	str	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40010000 	.word	0x40010000
 8002ab0:	40000400 	.word	0x40000400
 8002ab4:	40000800 	.word	0x40000800
 8002ab8:	40000c00 	.word	0x40000c00
 8002abc:	40010400 	.word	0x40010400
 8002ac0:	40014000 	.word	0x40014000
 8002ac4:	40014400 	.word	0x40014400
 8002ac8:	40014800 	.word	0x40014800
 8002acc:	40001800 	.word	0x40001800
 8002ad0:	40001c00 	.word	0x40001c00
 8002ad4:	40002000 	.word	0x40002000

08002ad8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e05a      	b.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a21      	ldr	r2, [pc, #132]	@ (8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d022      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b3c:	d01d      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d018      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8002bbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d013      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a1a      	ldr	r2, [pc, #104]	@ (8002bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d00e      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a18      	ldr	r2, [pc, #96]	@ (8002bc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d009      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a17      	ldr	r2, [pc, #92]	@ (8002bc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d004      	beq.n	8002b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a15      	ldr	r2, [pc, #84]	@ (8002bcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d10c      	bne.n	8002b94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40000800 	.word	0x40000800
 8002bc0:	40000c00 	.word	0x40000c00
 8002bc4:	40010400 	.word	0x40010400
 8002bc8:	40014000 	.word	0x40014000
 8002bcc:	40001800 	.word	0x40001800

08002bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e042      	b.n	8002c90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe fbf6 	bl	8001410 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2224      	movs	r2, #36	@ 0x24
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 fdd3 	bl	80037e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695a      	ldr	r2, [r3, #20]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	@ 0x28
 8002c9c:	af02      	add	r7, sp, #8
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	d175      	bne.n	8002da4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_UART_Transmit+0x2c>
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e06e      	b.n	8002da6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2221      	movs	r2, #33	@ 0x21
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cd6:	f7fe fc43 	bl	8001560 <HAL_GetTick>
 8002cda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	88fa      	ldrh	r2, [r7, #6]
 8002ce0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	88fa      	ldrh	r2, [r7, #6]
 8002ce6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf0:	d108      	bne.n	8002d04 <HAL_UART_Transmit+0x6c>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d104      	bne.n	8002d04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	e003      	b.n	8002d0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d0c:	e02e      	b.n	8002d6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	2200      	movs	r2, #0
 8002d16:	2180      	movs	r1, #128	@ 0x80
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 fb37 	bl	800338c <UART_WaitOnFlagUntilTimeout>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d005      	beq.n	8002d30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e03a      	b.n	8002da6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10b      	bne.n	8002d4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	881b      	ldrh	r3, [r3, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	3302      	adds	r3, #2
 8002d4a:	61bb      	str	r3, [r7, #24]
 8002d4c:	e007      	b.n	8002d5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1cb      	bne.n	8002d0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	2140      	movs	r1, #64	@ 0x40
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 fb03 	bl	800338c <UART_WaitOnFlagUntilTimeout>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e006      	b.n	8002da6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	e000      	b.n	8002da6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002da4:	2302      	movs	r3, #2
  }
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3720      	adds	r7, #32
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b084      	sub	sp, #16
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	60f8      	str	r0, [r7, #12]
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	4613      	mov	r3, r2
 8002dba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b20      	cmp	r3, #32
 8002dc6:	d112      	bne.n	8002dee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_UART_Receive_IT+0x26>
 8002dce:	88fb      	ldrh	r3, [r7, #6]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e00b      	b.n	8002df0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	461a      	mov	r2, r3
 8002de2:	68b9      	ldr	r1, [r7, #8]
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 fb2a 	bl	800343e <UART_Start_Receive_IT>
 8002dea:	4603      	mov	r3, r0
 8002dec:	e000      	b.n	8002df0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002dee:	2302      	movs	r3, #2
  }
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10f      	bne.n	8002e5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e42:	f003 0320 	and.w	r3, r3, #32
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d009      	beq.n	8002e5e <HAL_UART_IRQHandler+0x66>
 8002e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e4e:	f003 0320 	and.w	r3, r3, #32
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 fc07 	bl	800366a <UART_Receive_IT>
      return;
 8002e5c:	e273      	b.n	8003346 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f000 80de 	beq.w	8003024 <HAL_UART_IRQHandler+0x22c>
 8002e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 80d1 	beq.w	8003024 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00b      	beq.n	8002ea6 <HAL_UART_IRQHandler+0xae>
 8002e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d005      	beq.n	8002ea6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9e:	f043 0201 	orr.w	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <HAL_UART_IRQHandler+0xd2>
 8002eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	f043 0202 	orr.w	r2, r3, #2
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00b      	beq.n	8002eee <HAL_UART_IRQHandler+0xf6>
 8002ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d005      	beq.n	8002eee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	f043 0204 	orr.w	r2, r3, #4
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d011      	beq.n	8002f1e <HAL_UART_IRQHandler+0x126>
 8002efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002efe:	f003 0320 	and.w	r3, r3, #32
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d105      	bne.n	8002f12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d005      	beq.n	8002f1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	f043 0208 	orr.w	r2, r3, #8
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 820a 	beq.w	800333c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_UART_IRQHandler+0x14e>
 8002f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f38:	f003 0320 	and.w	r3, r3, #32
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d002      	beq.n	8002f46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fb92 	bl	800366a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f50:	2b40      	cmp	r3, #64	@ 0x40
 8002f52:	bf0c      	ite	eq
 8002f54:	2301      	moveq	r3, #1
 8002f56:	2300      	movne	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d103      	bne.n	8002f72 <HAL_UART_IRQHandler+0x17a>
 8002f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d04f      	beq.n	8003012 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 fa9d 	bl	80034b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f82:	2b40      	cmp	r3, #64	@ 0x40
 8002f84:	d141      	bne.n	800300a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3314      	adds	r3, #20
 8002f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f94:	e853 3f00 	ldrex	r3, [r3]
 8002f98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	3314      	adds	r3, #20
 8002fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002fc2:	e841 2300 	strex	r3, r2, [r1]
 8002fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1d9      	bne.n	8002f86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d013      	beq.n	8003002 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fde:	4a8a      	ldr	r2, [pc, #552]	@ (8003208 <HAL_UART_IRQHandler+0x410>)
 8002fe0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fc3c 	bl	8001864 <HAL_DMA_Abort_IT>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d016      	beq.n	8003020 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003000:	e00e      	b.n	8003020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f9ac 	bl	8003360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003008:	e00a      	b.n	8003020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 f9a8 	bl	8003360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003010:	e006      	b.n	8003020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f9a4 	bl	8003360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800301e:	e18d      	b.n	800333c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003020:	bf00      	nop
    return;
 8003022:	e18b      	b.n	800333c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	2b01      	cmp	r3, #1
 800302a:	f040 8167 	bne.w	80032fc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800302e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 8160 	beq.w	80032fc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800303c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 8159 	beq.w	80032fc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800304a:	2300      	movs	r3, #0
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60bb      	str	r3, [r7, #8]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800306a:	2b40      	cmp	r3, #64	@ 0x40
 800306c:	f040 80ce 	bne.w	800320c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800307c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003080:	2b00      	cmp	r3, #0
 8003082:	f000 80a9 	beq.w	80031d8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800308a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800308e:	429a      	cmp	r2, r3
 8003090:	f080 80a2 	bcs.w	80031d8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800309a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030a6:	f000 8088 	beq.w	80031ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	330c      	adds	r3, #12
 80030b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030b8:	e853 3f00 	ldrex	r3, [r3]
 80030bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	330c      	adds	r3, #12
 80030d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80030d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80030e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80030e6:	e841 2300 	strex	r3, r2, [r1]
 80030ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80030ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1d9      	bne.n	80030aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	3314      	adds	r3, #20
 80030fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003100:	e853 3f00 	ldrex	r3, [r3]
 8003104:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003108:	f023 0301 	bic.w	r3, r3, #1
 800310c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	3314      	adds	r3, #20
 8003116:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800311a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800311e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003120:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003122:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003126:	e841 2300 	strex	r3, r2, [r1]
 800312a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800312c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1e1      	bne.n	80030f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	3314      	adds	r3, #20
 8003138:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800313c:	e853 3f00 	ldrex	r3, [r3]
 8003140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	3314      	adds	r3, #20
 8003152:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003156:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003158:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800315c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800315e:	e841 2300 	strex	r3, r2, [r1]
 8003162:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1e3      	bne.n	8003132 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	330c      	adds	r3, #12
 800317e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003182:	e853 3f00 	ldrex	r3, [r3]
 8003186:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800318a:	f023 0310 	bic.w	r3, r3, #16
 800318e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	330c      	adds	r3, #12
 8003198:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800319c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800319e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031a4:	e841 2300 	strex	r3, r2, [r1]
 80031a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1e3      	bne.n	8003178 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe fae5 	bl	8001784 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2202      	movs	r2, #2
 80031be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	4619      	mov	r1, r3
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f8cf 	bl	8003374 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80031d6:	e0b3      	b.n	8003340 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80031e0:	429a      	cmp	r2, r3
 80031e2:	f040 80ad 	bne.w	8003340 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ea:	69db      	ldr	r3, [r3, #28]
 80031ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031f0:	f040 80a6 	bne.w	8003340 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031fe:	4619      	mov	r1, r3
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f8b7 	bl	8003374 <HAL_UARTEx_RxEventCallback>
      return;
 8003206:	e09b      	b.n	8003340 <HAL_UART_IRQHandler+0x548>
 8003208:	08003579 	.word	0x08003579
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003214:	b29b      	uxth	r3, r3
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	f000 808e 	beq.w	8003344 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003228:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 8089 	beq.w	8003344 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	330c      	adds	r3, #12
 8003238:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800323a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800323c:	e853 3f00 	ldrex	r3, [r3]
 8003240:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003244:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	330c      	adds	r3, #12
 8003252:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003256:	647a      	str	r2, [r7, #68]	@ 0x44
 8003258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800325c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800325e:	e841 2300 	strex	r3, r2, [r1]
 8003262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1e3      	bne.n	8003232 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3314      	adds	r3, #20
 8003270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	e853 3f00 	ldrex	r3, [r3]
 8003278:	623b      	str	r3, [r7, #32]
   return(result);
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	f023 0301 	bic.w	r3, r3, #1
 8003280:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	3314      	adds	r3, #20
 800328a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800328e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003290:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003296:	e841 2300 	strex	r3, r2, [r1]
 800329a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800329c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1e3      	bne.n	800326a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2220      	movs	r2, #32
 80032a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	330c      	adds	r3, #12
 80032b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	60fb      	str	r3, [r7, #12]
   return(result);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0310 	bic.w	r3, r3, #16
 80032c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	330c      	adds	r3, #12
 80032d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032d4:	61fa      	str	r2, [r7, #28]
 80032d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d8:	69b9      	ldr	r1, [r7, #24]
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	e841 2300 	strex	r3, r2, [r1]
 80032e0:	617b      	str	r3, [r7, #20]
   return(result);
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1e3      	bne.n	80032b0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032f2:	4619      	mov	r1, r3
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f83d 	bl	8003374 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032fa:	e023      	b.n	8003344 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003304:	2b00      	cmp	r3, #0
 8003306:	d009      	beq.n	800331c <HAL_UART_IRQHandler+0x524>
 8003308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800330c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003310:	2b00      	cmp	r3, #0
 8003312:	d003      	beq.n	800331c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f940 	bl	800359a <UART_Transmit_IT>
    return;
 800331a:	e014      	b.n	8003346 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800331c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00e      	beq.n	8003346 <HAL_UART_IRQHandler+0x54e>
 8003328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800332c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003330:	2b00      	cmp	r3, #0
 8003332:	d008      	beq.n	8003346 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f980 	bl	800363a <UART_EndTransmit_IT>
    return;
 800333a:	e004      	b.n	8003346 <HAL_UART_IRQHandler+0x54e>
    return;
 800333c:	bf00      	nop
 800333e:	e002      	b.n	8003346 <HAL_UART_IRQHandler+0x54e>
      return;
 8003340:	bf00      	nop
 8003342:	e000      	b.n	8003346 <HAL_UART_IRQHandler+0x54e>
      return;
 8003344:	bf00      	nop
  }
}
 8003346:	37e8      	adds	r7, #232	@ 0xe8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	4613      	mov	r3, r2
 800339a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800339c:	e03b      	b.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a4:	d037      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033a6:	f7fe f8db 	bl	8001560 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	6a3a      	ldr	r2, [r7, #32]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d302      	bcc.n	80033bc <UART_WaitOnFlagUntilTimeout+0x30>
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e03a      	b.n	8003436 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d023      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b80      	cmp	r3, #128	@ 0x80
 80033d2:	d020      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2b40      	cmp	r3, #64	@ 0x40
 80033d8:	d01d      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0308 	and.w	r3, r3, #8
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d116      	bne.n	8003416 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	617b      	str	r3, [r7, #20]
 80033fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f857 	bl	80034b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2208      	movs	r2, #8
 8003408:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e00f      	b.n	8003436 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	4013      	ands	r3, r2
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	429a      	cmp	r2, r3
 8003424:	bf0c      	ite	eq
 8003426:	2301      	moveq	r3, #1
 8003428:	2300      	movne	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	429a      	cmp	r2, r3
 8003432:	d0b4      	beq.n	800339e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3718      	adds	r7, #24
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800343e:	b480      	push	{r7}
 8003440:	b085      	sub	sp, #20
 8003442:	af00      	add	r7, sp, #0
 8003444:	60f8      	str	r0, [r7, #12]
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	4613      	mov	r3, r2
 800344a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	88fa      	ldrh	r2, [r7, #6]
 8003456:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	88fa      	ldrh	r2, [r7, #6]
 800345c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2222      	movs	r2, #34	@ 0x22
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d007      	beq.n	8003484 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003482:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695a      	ldr	r2, [r3, #20]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0220 	orr.w	r2, r2, #32
 80034a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b095      	sub	sp, #84	@ 0x54
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	330c      	adds	r3, #12
 80034c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c4:	e853 3f00 	ldrex	r3, [r3]
 80034c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	330c      	adds	r3, #12
 80034d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034da:	643a      	str	r2, [r7, #64]	@ 0x40
 80034dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034e2:	e841 2300 	strex	r3, r2, [r1]
 80034e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1e5      	bne.n	80034ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	3314      	adds	r3, #20
 80034f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	e853 3f00 	ldrex	r3, [r3]
 80034fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f023 0301 	bic.w	r3, r3, #1
 8003504:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	3314      	adds	r3, #20
 800350c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800350e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003510:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003512:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003516:	e841 2300 	strex	r3, r2, [r1]
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1e5      	bne.n	80034ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	2b01      	cmp	r3, #1
 8003528:	d119      	bne.n	800355e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	330c      	adds	r3, #12
 8003530:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	e853 3f00 	ldrex	r3, [r3]
 8003538:	60bb      	str	r3, [r7, #8]
   return(result);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	f023 0310 	bic.w	r3, r3, #16
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	330c      	adds	r3, #12
 8003548:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800354a:	61ba      	str	r2, [r7, #24]
 800354c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354e:	6979      	ldr	r1, [r7, #20]
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	e841 2300 	strex	r3, r2, [r1]
 8003556:	613b      	str	r3, [r7, #16]
   return(result);
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1e5      	bne.n	800352a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800356c:	bf00      	nop
 800356e:	3754      	adds	r7, #84	@ 0x54
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f7ff fee7 	bl	8003360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003592:	bf00      	nop
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800359a:	b480      	push	{r7}
 800359c:	b085      	sub	sp, #20
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b21      	cmp	r3, #33	@ 0x21
 80035ac:	d13e      	bne.n	800362c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b6:	d114      	bne.n	80035e2 <UART_Transmit_IT+0x48>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d110      	bne.n	80035e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	1c9a      	adds	r2, r3, #2
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	621a      	str	r2, [r3, #32]
 80035e0:	e008      	b.n	80035f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	1c59      	adds	r1, r3, #1
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6211      	str	r1, [r2, #32]
 80035ec:	781a      	ldrb	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4619      	mov	r1, r3
 8003602:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10f      	bne.n	8003628 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003616:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68da      	ldr	r2, [r3, #12]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003626:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	e000      	b.n	800362e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800362c:	2302      	movs	r3, #2
  }
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003650:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff fe76 	bl	800334c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b08c      	sub	sp, #48	@ 0x30
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003672:	2300      	movs	r3, #0
 8003674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003676:	2300      	movs	r3, #0
 8003678:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b22      	cmp	r3, #34	@ 0x22
 8003684:	f040 80aa 	bne.w	80037dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003690:	d115      	bne.n	80036be <UART_Receive_IT+0x54>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d111      	bne.n	80036be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b6:	1c9a      	adds	r2, r3, #2
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80036bc:	e024      	b.n	8003708 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036cc:	d007      	beq.n	80036de <UART_Receive_IT+0x74>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10a      	bne.n	80036ec <UART_Receive_IT+0x82>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e008      	b.n	80036fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800370c:	b29b      	uxth	r3, r3
 800370e:	3b01      	subs	r3, #1
 8003710:	b29b      	uxth	r3, r3
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	4619      	mov	r1, r3
 8003716:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003718:	2b00      	cmp	r3, #0
 800371a:	d15d      	bne.n	80037d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0220 	bic.w	r2, r2, #32
 800372a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800373a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0201 	bic.w	r2, r2, #1
 800374a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	2b01      	cmp	r3, #1
 8003760:	d135      	bne.n	80037ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	330c      	adds	r3, #12
 800376e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	e853 3f00 	ldrex	r3, [r3]
 8003776:	613b      	str	r3, [r7, #16]
   return(result);
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	f023 0310 	bic.w	r3, r3, #16
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	330c      	adds	r3, #12
 8003786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003788:	623a      	str	r2, [r7, #32]
 800378a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800378c:	69f9      	ldr	r1, [r7, #28]
 800378e:	6a3a      	ldr	r2, [r7, #32]
 8003790:	e841 2300 	strex	r3, r2, [r1]
 8003794:	61bb      	str	r3, [r7, #24]
   return(result);
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1e5      	bne.n	8003768 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0310 	and.w	r3, r3, #16
 80037a6:	2b10      	cmp	r3, #16
 80037a8:	d10a      	bne.n	80037c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037c4:	4619      	mov	r1, r3
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7ff fdd4 	bl	8003374 <HAL_UARTEx_RxEventCallback>
 80037cc:	e002      	b.n	80037d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7fd fbce 	bl	8000f70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	e002      	b.n	80037de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80037d8:	2300      	movs	r3, #0
 80037da:	e000      	b.n	80037de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80037dc:	2302      	movs	r3, #2
  }
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3730      	adds	r7, #48	@ 0x30
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ec:	b0c0      	sub	sp, #256	@ 0x100
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003804:	68d9      	ldr	r1, [r3, #12]
 8003806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	ea40 0301 	orr.w	r3, r0, r1
 8003810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	431a      	orrs	r2, r3
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003840:	f021 010c 	bic.w	r1, r1, #12
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800384e:	430b      	orrs	r3, r1
 8003850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800385e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003862:	6999      	ldr	r1, [r3, #24]
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	ea40 0301 	orr.w	r3, r0, r1
 800386e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab4 <UART_SetConfig+0x2cc>)
 8003878:	429a      	cmp	r2, r3
 800387a:	d005      	beq.n	8003888 <UART_SetConfig+0xa0>
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	4b8d      	ldr	r3, [pc, #564]	@ (8003ab8 <UART_SetConfig+0x2d0>)
 8003884:	429a      	cmp	r2, r3
 8003886:	d104      	bne.n	8003892 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003888:	f7fe fe62 	bl	8002550 <HAL_RCC_GetPCLK2Freq>
 800388c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003890:	e003      	b.n	800389a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003892:	f7fe fe49 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 8003896:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038a4:	f040 810c 	bne.w	8003ac0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038ac:	2200      	movs	r2, #0
 80038ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80038b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80038ba:	4622      	mov	r2, r4
 80038bc:	462b      	mov	r3, r5
 80038be:	1891      	adds	r1, r2, r2
 80038c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80038c2:	415b      	adcs	r3, r3
 80038c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038ca:	4621      	mov	r1, r4
 80038cc:	eb12 0801 	adds.w	r8, r2, r1
 80038d0:	4629      	mov	r1, r5
 80038d2:	eb43 0901 	adc.w	r9, r3, r1
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ea:	4690      	mov	r8, r2
 80038ec:	4699      	mov	r9, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	eb18 0303 	adds.w	r3, r8, r3
 80038f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038f8:	462b      	mov	r3, r5
 80038fa:	eb49 0303 	adc.w	r3, r9, r3
 80038fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800390e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003916:	460b      	mov	r3, r1
 8003918:	18db      	adds	r3, r3, r3
 800391a:	653b      	str	r3, [r7, #80]	@ 0x50
 800391c:	4613      	mov	r3, r2
 800391e:	eb42 0303 	adc.w	r3, r2, r3
 8003922:	657b      	str	r3, [r7, #84]	@ 0x54
 8003924:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800392c:	f7fc fca0 	bl	8000270 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4b61      	ldr	r3, [pc, #388]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003936:	fba3 2302 	umull	r2, r3, r3, r2
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	011c      	lsls	r4, r3, #4
 800393e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003942:	2200      	movs	r2, #0
 8003944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003948:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800394c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	1891      	adds	r1, r2, r2
 8003956:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003958:	415b      	adcs	r3, r3
 800395a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800395c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003960:	4641      	mov	r1, r8
 8003962:	eb12 0a01 	adds.w	sl, r2, r1
 8003966:	4649      	mov	r1, r9
 8003968:	eb43 0b01 	adc.w	fp, r3, r1
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800397c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003980:	4692      	mov	sl, r2
 8003982:	469b      	mov	fp, r3
 8003984:	4643      	mov	r3, r8
 8003986:	eb1a 0303 	adds.w	r3, sl, r3
 800398a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800398e:	464b      	mov	r3, r9
 8003990:	eb4b 0303 	adc.w	r3, fp, r3
 8003994:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039ac:	460b      	mov	r3, r1
 80039ae:	18db      	adds	r3, r3, r3
 80039b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80039b2:	4613      	mov	r3, r2
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80039c2:	f7fc fc55 	bl	8000270 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	4b3b      	ldr	r3, [pc, #236]	@ (8003abc <UART_SetConfig+0x2d4>)
 80039ce:	fba3 2301 	umull	r2, r3, r3, r1
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2264      	movs	r2, #100	@ 0x64
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	1acb      	subs	r3, r1, r3
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039e2:	4b36      	ldr	r3, [pc, #216]	@ (8003abc <UART_SetConfig+0x2d4>)
 80039e4:	fba3 2302 	umull	r2, r3, r3, r2
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039f0:	441c      	add	r4, r3
 80039f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f6:	2200      	movs	r2, #0
 80039f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a04:	4642      	mov	r2, r8
 8003a06:	464b      	mov	r3, r9
 8003a08:	1891      	adds	r1, r2, r2
 8003a0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a0c:	415b      	adcs	r3, r3
 8003a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a14:	4641      	mov	r1, r8
 8003a16:	1851      	adds	r1, r2, r1
 8003a18:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	414b      	adcs	r3, r1
 8003a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	00cb      	lsls	r3, r1, #3
 8003a30:	4651      	mov	r1, sl
 8003a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a36:	4651      	mov	r1, sl
 8003a38:	00ca      	lsls	r2, r1, #3
 8003a3a:	4610      	mov	r0, r2
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4642      	mov	r2, r8
 8003a42:	189b      	adds	r3, r3, r2
 8003a44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a48:	464b      	mov	r3, r9
 8003a4a:	460a      	mov	r2, r1
 8003a4c:	eb42 0303 	adc.w	r3, r2, r3
 8003a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a68:	460b      	mov	r3, r1
 8003a6a:	18db      	adds	r3, r3, r3
 8003a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a6e:	4613      	mov	r3, r2
 8003a70:	eb42 0303 	adc.w	r3, r2, r3
 8003a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a7e:	f7fc fbf7 	bl	8000270 <__aeabi_uldivmod>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4b0d      	ldr	r3, [pc, #52]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003a88:	fba3 1302 	umull	r1, r3, r3, r2
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	2164      	movs	r1, #100	@ 0x64
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	3332      	adds	r3, #50	@ 0x32
 8003a9a:	4a08      	ldr	r2, [pc, #32]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	095b      	lsrs	r3, r3, #5
 8003aa2:	f003 0207 	and.w	r2, r3, #7
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4422      	add	r2, r4
 8003aae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ab0:	e106      	b.n	8003cc0 <UART_SetConfig+0x4d8>
 8003ab2:	bf00      	nop
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40011400 	.word	0x40011400
 8003abc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003aca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ace:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003ad2:	4642      	mov	r2, r8
 8003ad4:	464b      	mov	r3, r9
 8003ad6:	1891      	adds	r1, r2, r2
 8003ad8:	6239      	str	r1, [r7, #32]
 8003ada:	415b      	adcs	r3, r3
 8003adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ae2:	4641      	mov	r1, r8
 8003ae4:	1854      	adds	r4, r2, r1
 8003ae6:	4649      	mov	r1, r9
 8003ae8:	eb43 0501 	adc.w	r5, r3, r1
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	00eb      	lsls	r3, r5, #3
 8003af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003afa:	00e2      	lsls	r2, r4, #3
 8003afc:	4614      	mov	r4, r2
 8003afe:	461d      	mov	r5, r3
 8003b00:	4643      	mov	r3, r8
 8003b02:	18e3      	adds	r3, r4, r3
 8003b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b08:	464b      	mov	r3, r9
 8003b0a:	eb45 0303 	adc.w	r3, r5, r3
 8003b0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b2e:	4629      	mov	r1, r5
 8003b30:	008b      	lsls	r3, r1, #2
 8003b32:	4621      	mov	r1, r4
 8003b34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b38:	4621      	mov	r1, r4
 8003b3a:	008a      	lsls	r2, r1, #2
 8003b3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b40:	f7fc fb96 	bl	8000270 <__aeabi_uldivmod>
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
 8003b48:	4b60      	ldr	r3, [pc, #384]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	011c      	lsls	r4, r3, #4
 8003b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b64:	4642      	mov	r2, r8
 8003b66:	464b      	mov	r3, r9
 8003b68:	1891      	adds	r1, r2, r2
 8003b6a:	61b9      	str	r1, [r7, #24]
 8003b6c:	415b      	adcs	r3, r3
 8003b6e:	61fb      	str	r3, [r7, #28]
 8003b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b74:	4641      	mov	r1, r8
 8003b76:	1851      	adds	r1, r2, r1
 8003b78:	6139      	str	r1, [r7, #16]
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	414b      	adcs	r3, r1
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	00cb      	lsls	r3, r1, #3
 8003b90:	4651      	mov	r1, sl
 8003b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b96:	4651      	mov	r1, sl
 8003b98:	00ca      	lsls	r2, r1, #3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	189b      	adds	r3, r3, r2
 8003ba4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ba8:	464b      	mov	r3, r9
 8003baa:	460a      	mov	r2, r1
 8003bac:	eb42 0303 	adc.w	r3, r2, r3
 8003bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003bcc:	4649      	mov	r1, r9
 8003bce:	008b      	lsls	r3, r1, #2
 8003bd0:	4641      	mov	r1, r8
 8003bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	008a      	lsls	r2, r1, #2
 8003bda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003bde:	f7fc fb47 	bl	8000270 <__aeabi_uldivmod>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4611      	mov	r1, r2
 8003be8:	4b38      	ldr	r3, [pc, #224]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003bea:	fba3 2301 	umull	r2, r3, r3, r1
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	2264      	movs	r2, #100	@ 0x64
 8003bf2:	fb02 f303 	mul.w	r3, r2, r3
 8003bf6:	1acb      	subs	r3, r1, r3
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	3332      	adds	r3, #50	@ 0x32
 8003bfc:	4a33      	ldr	r2, [pc, #204]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c08:	441c      	add	r4, r3
 8003c0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c0e:	2200      	movs	r2, #0
 8003c10:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c12:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c18:	4642      	mov	r2, r8
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	1891      	adds	r1, r2, r2
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	415b      	adcs	r3, r3
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c28:	4641      	mov	r1, r8
 8003c2a:	1851      	adds	r1, r2, r1
 8003c2c:	6039      	str	r1, [r7, #0]
 8003c2e:	4649      	mov	r1, r9
 8003c30:	414b      	adcs	r3, r1
 8003c32:	607b      	str	r3, [r7, #4]
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c40:	4659      	mov	r1, fp
 8003c42:	00cb      	lsls	r3, r1, #3
 8003c44:	4651      	mov	r1, sl
 8003c46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c4a:	4651      	mov	r1, sl
 8003c4c:	00ca      	lsls	r2, r1, #3
 8003c4e:	4610      	mov	r0, r2
 8003c50:	4619      	mov	r1, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	4642      	mov	r2, r8
 8003c56:	189b      	adds	r3, r3, r2
 8003c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c5a:	464b      	mov	r3, r9
 8003c5c:	460a      	mov	r2, r1
 8003c5e:	eb42 0303 	adc.w	r3, r2, r3
 8003c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	008b      	lsls	r3, r1, #2
 8003c80:	4641      	mov	r1, r8
 8003c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c86:	4641      	mov	r1, r8
 8003c88:	008a      	lsls	r2, r1, #2
 8003c8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c8e:	f7fc faef 	bl	8000270 <__aeabi_uldivmod>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003c98:	fba3 1302 	umull	r1, r3, r3, r2
 8003c9c:	095b      	lsrs	r3, r3, #5
 8003c9e:	2164      	movs	r1, #100	@ 0x64
 8003ca0:	fb01 f303 	mul.w	r3, r1, r3
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	3332      	adds	r3, #50	@ 0x32
 8003caa:	4a08      	ldr	r2, [pc, #32]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003cac:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb0:	095b      	lsrs	r3, r3, #5
 8003cb2:	f003 020f 	and.w	r2, r3, #15
 8003cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4422      	add	r2, r4
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ccc:	51eb851f 	.word	0x51eb851f

08003cd0 <__NVIC_SetPriority>:
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	db0a      	blt.n	8003cfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	490c      	ldr	r1, [pc, #48]	@ (8003d1c <__NVIC_SetPriority+0x4c>)
 8003cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cee:	0112      	lsls	r2, r2, #4
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003cf8:	e00a      	b.n	8003d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4908      	ldr	r1, [pc, #32]	@ (8003d20 <__NVIC_SetPriority+0x50>)
 8003d00:	79fb      	ldrb	r3, [r7, #7]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	3b04      	subs	r3, #4
 8003d08:	0112      	lsls	r2, r2, #4
 8003d0a:	b2d2      	uxtb	r2, r2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	761a      	strb	r2, [r3, #24]
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	e000e100 	.word	0xe000e100
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003d28:	4b05      	ldr	r3, [pc, #20]	@ (8003d40 <SysTick_Handler+0x1c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003d2c:	f002 fd42 	bl	80067b4 <xTaskGetSchedulerState>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d001      	beq.n	8003d3a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003d36:	f003 fc6f 	bl	8007618 <xPortSysTickHandler>
  }
}
 8003d3a:	bf00      	nop
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	e000e010 	.word	0xe000e010

08003d44 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003d48:	2100      	movs	r1, #0
 8003d4a:	f06f 0004 	mvn.w	r0, #4
 8003d4e:	f7ff ffbf 	bl	8003cd0 <__NVIC_SetPriority>
#endif
}
 8003d52:	bf00      	nop
 8003d54:	bd80      	pop	{r7, pc}
	...

08003d58 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d5e:	f3ef 8305 	mrs	r3, IPSR
 8003d62:	603b      	str	r3, [r7, #0]
  return(result);
 8003d64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003d6a:	f06f 0305 	mvn.w	r3, #5
 8003d6e:	607b      	str	r3, [r7, #4]
 8003d70:	e00c      	b.n	8003d8c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <osKernelInitialize+0x44>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d105      	bne.n	8003d86 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003d7a:	4b08      	ldr	r3, [pc, #32]	@ (8003d9c <osKernelInitialize+0x44>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003d80:	2300      	movs	r3, #0
 8003d82:	607b      	str	r3, [r7, #4]
 8003d84:	e002      	b.n	8003d8c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003d86:	f04f 33ff 	mov.w	r3, #4294967295
 8003d8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003d8c:	687b      	ldr	r3, [r7, #4]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	200001a4 	.word	0x200001a4

08003da0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003da6:	f3ef 8305 	mrs	r3, IPSR
 8003daa:	603b      	str	r3, [r7, #0]
  return(result);
 8003dac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <osKernelStart+0x1a>
    stat = osErrorISR;
 8003db2:	f06f 0305 	mvn.w	r3, #5
 8003db6:	607b      	str	r3, [r7, #4]
 8003db8:	e010      	b.n	8003ddc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003dba:	4b0b      	ldr	r3, [pc, #44]	@ (8003de8 <osKernelStart+0x48>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d109      	bne.n	8003dd6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003dc2:	f7ff ffbf 	bl	8003d44 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003dc6:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <osKernelStart+0x48>)
 8003dc8:	2202      	movs	r2, #2
 8003dca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003dcc:	f001 ffdc 	bl	8005d88 <vTaskStartScheduler>
      stat = osOK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	607b      	str	r3, [r7, #4]
 8003dd4:	e002      	b.n	8003ddc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ddc:	687b      	ldr	r3, [r7, #4]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200001a4 	.word	0x200001a4

08003dec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b08e      	sub	sp, #56	@ 0x38
 8003df0:	af04      	add	r7, sp, #16
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dfc:	f3ef 8305 	mrs	r3, IPSR
 8003e00:	617b      	str	r3, [r7, #20]
  return(result);
 8003e02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d17e      	bne.n	8003f06 <osThreadNew+0x11a>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d07b      	beq.n	8003f06 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003e0e:	2380      	movs	r3, #128	@ 0x80
 8003e10:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003e12:	2318      	movs	r3, #24
 8003e14:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d045      	beq.n	8003eb2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <osThreadNew+0x48>
        name = attr->name;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <osThreadNew+0x6e>
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	2b38      	cmp	r3, #56	@ 0x38
 8003e4c:	d805      	bhi.n	8003e5a <osThreadNew+0x6e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <osThreadNew+0x72>
        return (NULL);
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	e054      	b.n	8003f08 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	089b      	lsrs	r3, r3, #2
 8003e6c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00e      	beq.n	8003e94 <osThreadNew+0xa8>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2ba7      	cmp	r3, #167	@ 0xa7
 8003e7c:	d90a      	bls.n	8003e94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d006      	beq.n	8003e94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d002      	beq.n	8003e94 <osThreadNew+0xa8>
        mem = 1;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	e010      	b.n	8003eb6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10c      	bne.n	8003eb6 <osThreadNew+0xca>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d108      	bne.n	8003eb6 <osThreadNew+0xca>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d104      	bne.n	8003eb6 <osThreadNew+0xca>
          mem = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	61bb      	str	r3, [r7, #24]
 8003eb0:	e001      	b.n	8003eb6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d110      	bne.n	8003ede <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ec4:	9202      	str	r2, [sp, #8]
 8003ec6:	9301      	str	r3, [sp, #4]
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	6a3a      	ldr	r2, [r7, #32]
 8003ed0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f001 fd64 	bl	80059a0 <xTaskCreateStatic>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	e013      	b.n	8003f06 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d110      	bne.n	8003f06 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	f107 0310 	add.w	r3, r7, #16
 8003eec:	9301      	str	r3, [sp, #4]
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f001 fdb2 	bl	8005a60 <xTaskCreate>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d001      	beq.n	8003f06 <osThreadNew+0x11a>
            hTask = NULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f06:	693b      	ldr	r3, [r7, #16]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3728      	adds	r7, #40	@ 0x28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f18:	f3ef 8305 	mrs	r3, IPSR
 8003f1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f1e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <osDelay+0x1c>
    stat = osErrorISR;
 8003f24:	f06f 0305 	mvn.w	r3, #5
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	e007      	b.n	8003f3c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f001 fef0 	bl	8005d1c <vTaskDelay>
    }
  }

  return (stat);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b086      	sub	sp, #24
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f52:	f3ef 8305 	mrs	r3, IPSR
 8003f56:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f58:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d12d      	bne.n	8003fba <osEventFlagsNew+0x74>
    mem = -1;
 8003f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f62:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d015      	beq.n	8003f96 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d006      	beq.n	8003f80 <osEventFlagsNew+0x3a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	2b1f      	cmp	r3, #31
 8003f78:	d902      	bls.n	8003f80 <osEventFlagsNew+0x3a>
        mem = 1;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	613b      	str	r3, [r7, #16]
 8003f7e:	e00c      	b.n	8003f9a <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d108      	bne.n	8003f9a <osEventFlagsNew+0x54>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d104      	bne.n	8003f9a <osEventFlagsNew+0x54>
          mem = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	e001      	b.n	8003f9a <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d106      	bne.n	8003fae <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 fa7f 	bl	80044a8 <xEventGroupCreateStatic>
 8003faa:	6178      	str	r0, [r7, #20]
 8003fac:	e005      	b.n	8003fba <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d102      	bne.n	8003fba <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8003fb4:	f000 fab1 	bl	800451a <xEventGroupCreate>
 8003fb8:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8003fba:	697b      	ldr	r3, [r7, #20]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <osEventFlagsSet+0x1c>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fde:	d303      	bcc.n	8003fe8 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8003fe0:	f06f 0303 	mvn.w	r3, #3
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	e028      	b.n	800403a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fe8:	f3ef 8305 	mrs	r3, IPSR
 8003fec:	60fb      	str	r3, [r7, #12]
  return(result);
 8003fee:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d01d      	beq.n	8004030 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8003ff8:	f107 0308 	add.w	r3, r7, #8
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	6839      	ldr	r1, [r7, #0]
 8004000:	6938      	ldr	r0, [r7, #16]
 8004002:	f000 fc33 	bl	800486c <xEventGroupSetBitsFromISR>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d103      	bne.n	8004014 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800400c:	f06f 0302 	mvn.w	r3, #2
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	e012      	b.n	800403a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <osEventFlagsSet+0x76>
 800401e:	4b09      	ldr	r3, [pc, #36]	@ (8004044 <osEventFlagsSet+0x80>)
 8004020:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	f3bf 8f4f 	dsb	sy
 800402a:	f3bf 8f6f 	isb	sy
 800402e:	e004      	b.n	800403a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004030:	6839      	ldr	r1, [r7, #0]
 8004032:	6938      	ldr	r0, [r7, #16]
 8004034:	f000 fb5e 	bl	80046f4 <xEventGroupSetBits>
 8004038:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800403a:	697b      	ldr	r3, [r7, #20]
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	e000ed04 	.word	0xe000ed04

08004048 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b08c      	sub	sp, #48	@ 0x30
 800404c:	af02      	add	r7, sp, #8
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <osEventFlagsWait+0x20>
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004066:	d303      	bcc.n	8004070 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8004068:	f06f 0303 	mvn.w	r3, #3
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e04b      	b.n	8004108 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004070:	f3ef 8305 	mrs	r3, IPSR
 8004074:	617b      	str	r3, [r7, #20]
  return(result);
 8004076:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800407c:	f06f 0305 	mvn.w	r3, #5
 8004080:	61fb      	str	r3, [r7, #28]
 8004082:	e041      	b.n	8004108 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800408e:	2301      	movs	r3, #1
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
 8004092:	e001      	b.n	8004098 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8004094:	2300      	movs	r3, #0
 8004096:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	623b      	str	r3, [r7, #32]
 80040a6:	e001      	b.n	80040ac <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80040a8:	2301      	movs	r3, #1
 80040aa:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	6a3a      	ldr	r2, [r7, #32]
 80040b4:	68b9      	ldr	r1, [r7, #8]
 80040b6:	69b8      	ldr	r0, [r7, #24]
 80040b8:	f000 fa4a 	bl	8004550 <xEventGroupWaitBits>
 80040bc:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d010      	beq.n	80040ea <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	4013      	ands	r3, r2
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d019      	beq.n	8004108 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80040da:	f06f 0301 	mvn.w	r3, #1
 80040de:	61fb      	str	r3, [r7, #28]
 80040e0:	e012      	b.n	8004108 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80040e2:	f06f 0302 	mvn.w	r3, #2
 80040e6:	61fb      	str	r3, [r7, #28]
 80040e8:	e00e      	b.n	8004108 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80040ea:	68ba      	ldr	r2, [r7, #8]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	4013      	ands	r3, r2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80040fa:	f06f 0301 	mvn.w	r3, #1
 80040fe:	61fb      	str	r3, [r7, #28]
 8004100:	e002      	b.n	8004108 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004102:	f06f 0302 	mvn.w	r3, #2
 8004106:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004108:	69fb      	ldr	r3, [r7, #28]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3728      	adds	r7, #40	@ 0x28
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004112:	b580      	push	{r7, lr}
 8004114:	b088      	sub	sp, #32
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800411e:	f3ef 8305 	mrs	r3, IPSR
 8004122:	60bb      	str	r3, [r7, #8]
  return(result);
 8004124:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004126:	2b00      	cmp	r3, #0
 8004128:	d174      	bne.n	8004214 <osMutexNew+0x102>
    if (attr != NULL) {
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	61bb      	str	r3, [r7, #24]
 8004136:	e001      	b.n	800413c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <osMutexNew+0x3a>
      rmtx = 1U;
 8004146:	2301      	movs	r3, #1
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	e001      	b.n	8004150 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b00      	cmp	r3, #0
 8004158:	d15c      	bne.n	8004214 <osMutexNew+0x102>
      mem = -1;
 800415a:	f04f 33ff 	mov.w	r3, #4294967295
 800415e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d015      	beq.n	8004192 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d006      	beq.n	800417c <osMutexNew+0x6a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b4f      	cmp	r3, #79	@ 0x4f
 8004174:	d902      	bls.n	800417c <osMutexNew+0x6a>
          mem = 1;
 8004176:	2301      	movs	r3, #1
 8004178:	613b      	str	r3, [r7, #16]
 800417a:	e00c      	b.n	8004196 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d108      	bne.n	8004196 <osMutexNew+0x84>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d104      	bne.n	8004196 <osMutexNew+0x84>
            mem = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	e001      	b.n	8004196 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004192:	2300      	movs	r3, #0
 8004194:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d112      	bne.n	80041c2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d007      	beq.n	80041b2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	4619      	mov	r1, r3
 80041a8:	2004      	movs	r0, #4
 80041aa:	f000 fd9e 	bl	8004cea <xQueueCreateMutexStatic>
 80041ae:	61f8      	str	r0, [r7, #28]
 80041b0:	e016      	b.n	80041e0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	4619      	mov	r1, r3
 80041b8:	2001      	movs	r0, #1
 80041ba:	f000 fd96 	bl	8004cea <xQueueCreateMutexStatic>
 80041be:	61f8      	str	r0, [r7, #28]
 80041c0:	e00e      	b.n	80041e0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10b      	bne.n	80041e0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d004      	beq.n	80041d8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80041ce:	2004      	movs	r0, #4
 80041d0:	f000 fd73 	bl	8004cba <xQueueCreateMutex>
 80041d4:	61f8      	str	r0, [r7, #28]
 80041d6:	e003      	b.n	80041e0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80041d8:	2001      	movs	r0, #1
 80041da:	f000 fd6e 	bl	8004cba <xQueueCreateMutex>
 80041de:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00c      	beq.n	8004200 <osMutexNew+0xee>
        if (attr != NULL) {
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <osMutexNew+0xe2>
          name = attr->name;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60fb      	str	r3, [r7, #12]
 80041f2:	e001      	b.n	80041f8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80041f8:	68f9      	ldr	r1, [r7, #12]
 80041fa:	69f8      	ldr	r0, [r7, #28]
 80041fc:	f001 fb48 	bl	8005890 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d006      	beq.n	8004214 <osMutexNew+0x102>
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d003      	beq.n	8004214 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004214:	69fb      	ldr	r3, [r7, #28]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3720      	adds	r7, #32
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800421e:	b580      	push	{r7, lr}
 8004220:	b086      	sub	sp, #24
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f023 0301 	bic.w	r3, r3, #1
 800422e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800423c:	f3ef 8305 	mrs	r3, IPSR
 8004240:	60bb      	str	r3, [r7, #8]
  return(result);
 8004242:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004248:	f06f 0305 	mvn.w	r3, #5
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	e02c      	b.n	80042aa <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d103      	bne.n	800425e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004256:	f06f 0303 	mvn.w	r3, #3
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	e025      	b.n	80042aa <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d011      	beq.n	8004288 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004264:	6839      	ldr	r1, [r7, #0]
 8004266:	6938      	ldr	r0, [r7, #16]
 8004268:	f000 fd8f 	bl	8004d8a <xQueueTakeMutexRecursive>
 800426c:	4603      	mov	r3, r0
 800426e:	2b01      	cmp	r3, #1
 8004270:	d01b      	beq.n	80042aa <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004278:	f06f 0301 	mvn.w	r3, #1
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	e014      	b.n	80042aa <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004280:	f06f 0302 	mvn.w	r3, #2
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e010      	b.n	80042aa <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004288:	6839      	ldr	r1, [r7, #0]
 800428a:	6938      	ldr	r0, [r7, #16]
 800428c:	f001 f8a4 	bl	80053d8 <xQueueSemaphoreTake>
 8004290:	4603      	mov	r3, r0
 8004292:	2b01      	cmp	r3, #1
 8004294:	d009      	beq.n	80042aa <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800429c:	f06f 0301 	mvn.w	r3, #1
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	e002      	b.n	80042aa <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80042a4:	f06f 0302 	mvn.w	r3, #2
 80042a8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80042aa:	697b      	ldr	r3, [r7, #20]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f023 0301 	bic.w	r3, r3, #1
 80042c2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042d0:	f3ef 8305 	mrs	r3, IPSR
 80042d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80042d6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <osMutexRelease+0x30>
    stat = osErrorISR;
 80042dc:	f06f 0305 	mvn.w	r3, #5
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	e01f      	b.n	8004324 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d103      	bne.n	80042f2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80042ea:	f06f 0303 	mvn.w	r3, #3
 80042ee:	617b      	str	r3, [r7, #20]
 80042f0:	e018      	b.n	8004324 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d009      	beq.n	800430c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80042f8:	6938      	ldr	r0, [r7, #16]
 80042fa:	f000 fd11 	bl	8004d20 <xQueueGiveMutexRecursive>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b01      	cmp	r3, #1
 8004302:	d00f      	beq.n	8004324 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004304:	f06f 0302 	mvn.w	r3, #2
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	e00b      	b.n	8004324 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800430c:	2300      	movs	r3, #0
 800430e:	2200      	movs	r2, #0
 8004310:	2100      	movs	r1, #0
 8004312:	6938      	ldr	r0, [r7, #16]
 8004314:	f000 fdde 	bl	8004ed4 <xQueueGenericSend>
 8004318:	4603      	mov	r3, r0
 800431a:	2b01      	cmp	r3, #1
 800431c:	d002      	beq.n	8004324 <osMutexRelease+0x70>
        stat = osErrorResource;
 800431e:	f06f 0302 	mvn.w	r3, #2
 8004322:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004324:	697b      	ldr	r3, [r7, #20]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3718      	adds	r7, #24
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800432e:	b580      	push	{r7, lr}
 8004330:	b08a      	sub	sp, #40	@ 0x28
 8004332:	af02      	add	r7, sp, #8
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	60b9      	str	r1, [r7, #8]
 8004338:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800433a:	2300      	movs	r3, #0
 800433c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800433e:	f3ef 8305 	mrs	r3, IPSR
 8004342:	613b      	str	r3, [r7, #16]
  return(result);
 8004344:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004346:	2b00      	cmp	r3, #0
 8004348:	d175      	bne.n	8004436 <osSemaphoreNew+0x108>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d072      	beq.n	8004436 <osSemaphoreNew+0x108>
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	429a      	cmp	r2, r3
 8004356:	d86e      	bhi.n	8004436 <osSemaphoreNew+0x108>
    mem = -1;
 8004358:	f04f 33ff 	mov.w	r3, #4294967295
 800435c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d015      	beq.n	8004390 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d006      	beq.n	800437a <osSemaphoreNew+0x4c>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	2b4f      	cmp	r3, #79	@ 0x4f
 8004372:	d902      	bls.n	800437a <osSemaphoreNew+0x4c>
        mem = 1;
 8004374:	2301      	movs	r3, #1
 8004376:	61bb      	str	r3, [r7, #24]
 8004378:	e00c      	b.n	8004394 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d108      	bne.n	8004394 <osSemaphoreNew+0x66>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d104      	bne.n	8004394 <osSemaphoreNew+0x66>
          mem = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
 800438e:	e001      	b.n	8004394 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004390:	2300      	movs	r3, #0
 8004392:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439a:	d04c      	beq.n	8004436 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d128      	bne.n	80043f4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d10a      	bne.n	80043be <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2203      	movs	r2, #3
 80043ae:	9200      	str	r2, [sp, #0]
 80043b0:	2200      	movs	r2, #0
 80043b2:	2100      	movs	r1, #0
 80043b4:	2001      	movs	r0, #1
 80043b6:	f000 fb8b 	bl	8004ad0 <xQueueGenericCreateStatic>
 80043ba:	61f8      	str	r0, [r7, #28]
 80043bc:	e005      	b.n	80043ca <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80043be:	2203      	movs	r2, #3
 80043c0:	2100      	movs	r1, #0
 80043c2:	2001      	movs	r0, #1
 80043c4:	f000 fc01 	bl	8004bca <xQueueGenericCreate>
 80043c8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d022      	beq.n	8004416 <osSemaphoreNew+0xe8>
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d01f      	beq.n	8004416 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80043d6:	2300      	movs	r3, #0
 80043d8:	2200      	movs	r2, #0
 80043da:	2100      	movs	r1, #0
 80043dc:	69f8      	ldr	r0, [r7, #28]
 80043de:	f000 fd79 	bl	8004ed4 <xQueueGenericSend>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d016      	beq.n	8004416 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80043e8:	69f8      	ldr	r0, [r7, #28]
 80043ea:	f001 f905 	bl	80055f8 <vQueueDelete>
            hSemaphore = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61fb      	str	r3, [r7, #28]
 80043f2:	e010      	b.n	8004416 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d108      	bne.n	800440c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	461a      	mov	r2, r3
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 fcf8 	bl	8004df8 <xQueueCreateCountingSemaphoreStatic>
 8004408:	61f8      	str	r0, [r7, #28]
 800440a:	e004      	b.n	8004416 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800440c:	68b9      	ldr	r1, [r7, #8]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 fd2b 	bl	8004e6a <xQueueCreateCountingSemaphore>
 8004414:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00c      	beq.n	8004436 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <osSemaphoreNew+0xfc>
          name = attr->name;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e001      	b.n	800442e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800442a:	2300      	movs	r3, #0
 800442c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800442e:	6979      	ldr	r1, [r7, #20]
 8004430:	69f8      	ldr	r0, [r7, #28]
 8004432:	f001 fa2d 	bl	8005890 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004436:	69fb      	ldr	r3, [r7, #28]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3720      	adds	r7, #32
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a07      	ldr	r2, [pc, #28]	@ (800446c <vApplicationGetIdleTaskMemory+0x2c>)
 8004450:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4a06      	ldr	r2, [pc, #24]	@ (8004470 <vApplicationGetIdleTaskMemory+0x30>)
 8004456:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2280      	movs	r2, #128	@ 0x80
 800445c:	601a      	str	r2, [r3, #0]
}
 800445e:	bf00      	nop
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	200001a8 	.word	0x200001a8
 8004470:	20000250 	.word	0x20000250

08004474 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4a07      	ldr	r2, [pc, #28]	@ (80044a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004484:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4a06      	ldr	r2, [pc, #24]	@ (80044a4 <vApplicationGetTimerTaskMemory+0x30>)
 800448a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004492:	601a      	str	r2, [r3, #0]
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	20000450 	.word	0x20000450
 80044a4:	200004f8 	.word	0x200004f8

080044a8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10b      	bne.n	80044ce <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ba:	f383 8811 	msr	BASEPRI, r3
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	f3bf 8f4f 	dsb	sy
 80044c6:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80044c8:	bf00      	nop
 80044ca:	bf00      	nop
 80044cc:	e7fd      	b.n	80044ca <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80044ce:	2320      	movs	r3, #32
 80044d0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b20      	cmp	r3, #32
 80044d6:	d00b      	beq.n	80044f0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	60fb      	str	r3, [r7, #12]
}
 80044ea:	bf00      	nop
 80044ec:	bf00      	nop
 80044ee:	e7fd      	b.n	80044ec <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3304      	adds	r3, #4
 8004504:	4618      	mov	r0, r3
 8004506:	f000 f9c5 	bl	8004894 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2201      	movs	r2, #1
 800450e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8004510:	697b      	ldr	r3, [r7, #20]
	}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800451a:	b580      	push	{r7, lr}
 800451c:	b082      	sub	sp, #8
 800451e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004520:	2020      	movs	r0, #32
 8004522:	f003 f90b 	bl	800773c <pvPortMalloc>
 8004526:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	4618      	mov	r0, r3
 800453a:	f000 f9ab 	bl	8004894 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004544:	687b      	ldr	r3, [r7, #4]
	}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
	...

08004550 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b090      	sub	sp, #64	@ 0x40
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004566:	2300      	movs	r3, #0
 8004568:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10b      	bne.n	8004588 <xEventGroupWaitBits+0x38>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	623b      	str	r3, [r7, #32]
}
 8004582:	bf00      	nop
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800458e:	d30b      	bcc.n	80045a8 <xEventGroupWaitBits+0x58>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	61fb      	str	r3, [r7, #28]
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10b      	bne.n	80045c6 <xEventGroupWaitBits+0x76>
	__asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	61bb      	str	r3, [r7, #24]
}
 80045c0:	bf00      	nop
 80045c2:	bf00      	nop
 80045c4:	e7fd      	b.n	80045c2 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045c6:	f002 f8f5 	bl	80067b4 <xTaskGetSchedulerState>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d102      	bne.n	80045d6 <xEventGroupWaitBits+0x86>
 80045d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <xEventGroupWaitBits+0x8a>
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <xEventGroupWaitBits+0x8c>
 80045da:	2300      	movs	r3, #0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10b      	bne.n	80045f8 <xEventGroupWaitBits+0xa8>
	__asm volatile
 80045e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e4:	f383 8811 	msr	BASEPRI, r3
 80045e8:	f3bf 8f6f 	isb	sy
 80045ec:	f3bf 8f4f 	dsb	sy
 80045f0:	617b      	str	r3, [r7, #20]
}
 80045f2:	bf00      	nop
 80045f4:	bf00      	nop
 80045f6:	e7fd      	b.n	80045f4 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80045f8:	f001 fc36 	bl	8005e68 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80045fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	68b9      	ldr	r1, [r7, #8]
 8004606:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004608:	f000 f90d 	bl	8004826 <prvTestWaitCondition>
 800460c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800460e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00e      	beq.n	8004632 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8004614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004616:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8004618:	2300      	movs	r3, #0
 800461a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d028      	beq.n	8004674 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	43db      	mvns	r3, r3
 800462a:	401a      	ands	r2, r3
 800462c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	e020      	b.n	8004674 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8004632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004634:	2b00      	cmp	r3, #0
 8004636:	d104      	bne.n	8004642 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8004638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800463c:	2301      	movs	r3, #1
 800463e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004640:	e018      	b.n	8004674 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d003      	beq.n	8004650 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800464e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004658:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800465c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800465e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004660:	1d18      	adds	r0, r3, #4
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004666:	4313      	orrs	r3, r2
 8004668:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800466a:	4619      	mov	r1, r3
 800466c:	f001 fdfe 	bl	800626c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004674:	f001 fc06 	bl	8005e84 <xTaskResumeAll>
 8004678:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800467a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800467c:	2b00      	cmp	r3, #0
 800467e:	d031      	beq.n	80046e4 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	2b00      	cmp	r3, #0
 8004684:	d107      	bne.n	8004696 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8004686:	4b1a      	ldr	r3, [pc, #104]	@ (80046f0 <xEventGroupWaitBits+0x1a0>)
 8004688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	f3bf 8f4f 	dsb	sy
 8004692:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004696:	f002 fa07 	bl	8006aa8 <uxTaskResetEventItemValue>
 800469a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800469c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800469e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d11a      	bne.n	80046dc <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 80046a6:	f002 ff27 	bl	80074f8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80046aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80046b6:	f000 f8b6 	bl	8004826 <prvTestWaitCondition>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d009      	beq.n	80046d4 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d006      	beq.n	80046d4 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80046c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	43db      	mvns	r3, r3
 80046ce:	401a      	ands	r2, r3
 80046d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d2:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80046d4:	2301      	movs	r3, #1
 80046d6:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80046d8:	f002 ff40 	bl	800755c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80046dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046de:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80046e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3740      	adds	r7, #64	@ 0x40
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	e000ed04 	.word	0xe000ed04

080046f4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b08e      	sub	sp, #56	@ 0x38
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80046fe:	2300      	movs	r3, #0
 8004700:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004706:	2300      	movs	r3, #0
 8004708:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10b      	bne.n	8004728 <xEventGroupSetBits+0x34>
	__asm volatile
 8004710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004714:	f383 8811 	msr	BASEPRI, r3
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	613b      	str	r3, [r7, #16]
}
 8004722:	bf00      	nop
 8004724:	bf00      	nop
 8004726:	e7fd      	b.n	8004724 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800472e:	d30b      	bcc.n	8004748 <xEventGroupSetBits+0x54>
	__asm volatile
 8004730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004734:	f383 8811 	msr	BASEPRI, r3
 8004738:	f3bf 8f6f 	isb	sy
 800473c:	f3bf 8f4f 	dsb	sy
 8004740:	60fb      	str	r3, [r7, #12]
}
 8004742:	bf00      	nop
 8004744:	bf00      	nop
 8004746:	e7fd      	b.n	8004744 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8004748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474a:	3304      	adds	r3, #4
 800474c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	3308      	adds	r3, #8
 8004752:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004754:	f001 fb88 	bl	8005e68 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800475e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	431a      	orrs	r2, r3
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800476a:	e03c      	b.n	80047e6 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800476c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8004778:	2300      	movs	r3, #0
 800477a:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004782:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800478a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d108      	bne.n	80047a8 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	4013      	ands	r3, r2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80047a2:	2301      	movs	r3, #1
 80047a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047a6:	e008      	b.n	80047ba <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80047a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d101      	bne.n	80047ba <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80047b6:	2301      	movs	r3, #1
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80047ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d010      	beq.n	80047e2 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80047ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80047da:	4619      	mov	r1, r3
 80047dc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80047de:	f001 fe13 	bl	8006408 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80047e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047e8:	6a3b      	ldr	r3, [r7, #32]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d1be      	bne.n	800476c <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80047ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	43db      	mvns	r3, r3
 80047f6:	401a      	ands	r2, r3
 80047f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fa:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80047fc:	f001 fb42 	bl	8005e84 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004802:	681b      	ldr	r3, [r3, #0]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3738      	adds	r7, #56	@ 0x38
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8004816:	6839      	ldr	r1, [r7, #0]
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f7ff ff6b 	bl	80046f4 <xEventGroupSetBits>
}
 800481e:	bf00      	nop
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8004826:	b480      	push	{r7}
 8004828:	b087      	sub	sp, #28
 800482a:	af00      	add	r7, sp, #0
 800482c:	60f8      	str	r0, [r7, #12]
 800482e:	60b9      	str	r1, [r7, #8]
 8004830:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d107      	bne.n	800484c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	4013      	ands	r3, r2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00a      	beq.n	800485c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004846:	2301      	movs	r3, #1
 8004848:	617b      	str	r3, [r7, #20]
 800484a:	e007      	b.n	800485c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	4013      	ands	r3, r2
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	429a      	cmp	r2, r3
 8004856:	d101      	bne.n	800485c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004858:	2301      	movs	r3, #1
 800485a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800485c:	697b      	ldr	r3, [r7, #20]
}
 800485e:	4618      	mov	r0, r3
 8004860:	371c      	adds	r7, #28
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
	...

0800486c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68ba      	ldr	r2, [r7, #8]
 800487c:	68f9      	ldr	r1, [r7, #12]
 800487e:	4804      	ldr	r0, [pc, #16]	@ (8004890 <xEventGroupSetBitsFromISR+0x24>)
 8004880:	f002 fcec 	bl	800725c <xTimerPendFunctionCallFromISR>
 8004884:	6178      	str	r0, [r7, #20]

		return xReturn;
 8004886:	697b      	ldr	r3, [r7, #20]
	}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	0800480d 	.word	0x0800480d

08004894 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f103 0208 	add.w	r2, r3, #8
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f103 0208 	add.w	r2, r3, #8
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f103 0208 	add.w	r2, r3, #8
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048ee:	b480      	push	{r7}
 80048f0:	b085      	sub	sp, #20
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	601a      	str	r2, [r3, #0]
}
 800492a:	bf00      	nop
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004936:	b480      	push	{r7}
 8004938:	b085      	sub	sp, #20
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
 800493e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494c:	d103      	bne.n	8004956 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	60fb      	str	r3, [r7, #12]
 8004954:	e00c      	b.n	8004970 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	3308      	adds	r3, #8
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	e002      	b.n	8004964 <vListInsert+0x2e>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	429a      	cmp	r2, r3
 800496e:	d2f6      	bcs.n	800495e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	601a      	str	r2, [r3, #0]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6892      	ldr	r2, [r2, #8]
 80049be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6852      	ldr	r2, [r2, #4]
 80049c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d103      	bne.n	80049dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	1e5a      	subs	r2, r3, #1
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10b      	bne.n	8004a28 <xQueueGenericReset+0x2c>
	__asm volatile
 8004a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a14:	f383 8811 	msr	BASEPRI, r3
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	f3bf 8f4f 	dsb	sy
 8004a20:	60bb      	str	r3, [r7, #8]
}
 8004a22:	bf00      	nop
 8004a24:	bf00      	nop
 8004a26:	e7fd      	b.n	8004a24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a28:	f002 fd66 	bl	80074f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a34:	68f9      	ldr	r1, [r7, #12]
 8004a36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a38:	fb01 f303 	mul.w	r3, r1, r3
 8004a3c:	441a      	add	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	68f9      	ldr	r1, [r7, #12]
 8004a5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a5e:	fb01 f303 	mul.w	r3, r1, r3
 8004a62:	441a      	add	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	22ff      	movs	r2, #255	@ 0xff
 8004a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	22ff      	movs	r2, #255	@ 0xff
 8004a74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d114      	bne.n	8004aa8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d01a      	beq.n	8004abc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3310      	adds	r3, #16
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 fc58 	bl	8006340 <xTaskRemoveFromEventList>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d012      	beq.n	8004abc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a96:	4b0d      	ldr	r3, [pc, #52]	@ (8004acc <xQueueGenericReset+0xd0>)
 8004a98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	f3bf 8f4f 	dsb	sy
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	e009      	b.n	8004abc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3310      	adds	r3, #16
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7ff fef1 	bl	8004894 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	3324      	adds	r3, #36	@ 0x24
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff feec 	bl	8004894 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004abc:	f002 fd4e 	bl	800755c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ac0:	2301      	movs	r3, #1
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	e000ed04 	.word	0xe000ed04

08004ad0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08e      	sub	sp, #56	@ 0x38
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae8:	f383 8811 	msr	BASEPRI, r3
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	f3bf 8f4f 	dsb	sy
 8004af4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004af6:	bf00      	nop
 8004af8:	bf00      	nop
 8004afa:	e7fd      	b.n	8004af8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10b      	bne.n	8004b1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b06:	f383 8811 	msr	BASEPRI, r3
 8004b0a:	f3bf 8f6f 	isb	sy
 8004b0e:	f3bf 8f4f 	dsb	sy
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop
 8004b18:	e7fd      	b.n	8004b16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <xQueueGenericCreateStatic+0x56>
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <xQueueGenericCreateStatic+0x5a>
 8004b26:	2301      	movs	r3, #1
 8004b28:	e000      	b.n	8004b2c <xQueueGenericCreateStatic+0x5c>
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10b      	bne.n	8004b48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b34:	f383 8811 	msr	BASEPRI, r3
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	f3bf 8f4f 	dsb	sy
 8004b40:	623b      	str	r3, [r7, #32]
}
 8004b42:	bf00      	nop
 8004b44:	bf00      	nop
 8004b46:	e7fd      	b.n	8004b44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d102      	bne.n	8004b54 <xQueueGenericCreateStatic+0x84>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <xQueueGenericCreateStatic+0x88>
 8004b54:	2301      	movs	r3, #1
 8004b56:	e000      	b.n	8004b5a <xQueueGenericCreateStatic+0x8a>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10b      	bne.n	8004b76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b62:	f383 8811 	msr	BASEPRI, r3
 8004b66:	f3bf 8f6f 	isb	sy
 8004b6a:	f3bf 8f4f 	dsb	sy
 8004b6e:	61fb      	str	r3, [r7, #28]
}
 8004b70:	bf00      	nop
 8004b72:	bf00      	nop
 8004b74:	e7fd      	b.n	8004b72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b76:	2350      	movs	r3, #80	@ 0x50
 8004b78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b50      	cmp	r3, #80	@ 0x50
 8004b7e:	d00b      	beq.n	8004b98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b84:	f383 8811 	msr	BASEPRI, r3
 8004b88:	f3bf 8f6f 	isb	sy
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	61bb      	str	r3, [r7, #24]
}
 8004b92:	bf00      	nop
 8004b94:	bf00      	nop
 8004b96:	e7fd      	b.n	8004b94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00d      	beq.n	8004bc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	68b9      	ldr	r1, [r7, #8]
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 f840 	bl	8004c40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3730      	adds	r7, #48	@ 0x30
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b08a      	sub	sp, #40	@ 0x28
 8004bce:	af02      	add	r7, sp, #8
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be2:	f383 8811 	msr	BASEPRI, r3
 8004be6:	f3bf 8f6f 	isb	sy
 8004bea:	f3bf 8f4f 	dsb	sy
 8004bee:	613b      	str	r3, [r7, #16]
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	e7fd      	b.n	8004bf2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	fb02 f303 	mul.w	r3, r2, r3
 8004bfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	3350      	adds	r3, #80	@ 0x50
 8004c04:	4618      	mov	r0, r3
 8004c06:	f002 fd99 	bl	800773c <pvPortMalloc>
 8004c0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d011      	beq.n	8004c36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	3350      	adds	r3, #80	@ 0x50
 8004c1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c24:	79fa      	ldrb	r2, [r7, #7]
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	68b9      	ldr	r1, [r7, #8]
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 f805 	bl	8004c40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c36:	69bb      	ldr	r3, [r7, #24]
	}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3720      	adds	r7, #32
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d103      	bne.n	8004c5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	69ba      	ldr	r2, [r7, #24]
 8004c58:	601a      	str	r2, [r3, #0]
 8004c5a:	e002      	b.n	8004c62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c6e:	2101      	movs	r1, #1
 8004c70:	69b8      	ldr	r0, [r7, #24]
 8004c72:	f7ff fec3 	bl	80049fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	78fa      	ldrb	r2, [r7, #3]
 8004c7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c7e:	bf00      	nop
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b082      	sub	sp, #8
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00e      	beq.n	8004cb2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2100      	movs	r1, #0
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f911 	bl	8004ed4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004cb2:	bf00      	nop
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b086      	sub	sp, #24
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	2300      	movs	r3, #0
 8004cca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	6939      	ldr	r1, [r7, #16]
 8004cd2:	6978      	ldr	r0, [r7, #20]
 8004cd4:	f7ff ff79 	bl	8004bca <xQueueGenericCreate>
 8004cd8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7ff ffd3 	bl	8004c86 <prvInitialiseMutex>

		return xNewQueue;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
	}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3718      	adds	r7, #24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b088      	sub	sp, #32
 8004cee:	af02      	add	r7, sp, #8
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	6039      	str	r1, [r7, #0]
 8004cf4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004cfe:	79fb      	ldrb	r3, [r7, #7]
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2200      	movs	r2, #0
 8004d06:	6939      	ldr	r1, [r7, #16]
 8004d08:	6978      	ldr	r0, [r7, #20]
 8004d0a:	f7ff fee1 	bl	8004ad0 <xQueueGenericCreateStatic>
 8004d0e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f7ff ffb8 	bl	8004c86 <prvInitialiseMutex>

		return xNewQueue;
 8004d16:	68fb      	ldr	r3, [r7, #12]
	}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004d20:	b590      	push	{r4, r7, lr}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10b      	bne.n	8004d4a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8004d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	60fb      	str	r3, [r7, #12]
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	e7fd      	b.n	8004d46 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	689c      	ldr	r4, [r3, #8]
 8004d4e:	f001 fd21 	bl	8006794 <xTaskGetCurrentTaskHandle>
 8004d52:	4603      	mov	r3, r0
 8004d54:	429c      	cmp	r4, r3
 8004d56:	d111      	bne.n	8004d7c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	1e5a      	subs	r2, r3, #1
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d105      	bne.n	8004d76 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2100      	movs	r1, #0
 8004d70:	6938      	ldr	r0, [r7, #16]
 8004d72:	f000 f8af 	bl	8004ed4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004d76:	2301      	movs	r3, #1
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e001      	b.n	8004d80 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004d80:	697b      	ldr	r3, [r7, #20]
	}
 8004d82:	4618      	mov	r0, r3
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd90      	pop	{r4, r7, pc}

08004d8a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004d8a:	b590      	push	{r4, r7, lr}
 8004d8c:	b087      	sub	sp, #28
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10b      	bne.n	8004db6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8004d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da2:	f383 8811 	msr	BASEPRI, r3
 8004da6:	f3bf 8f6f 	isb	sy
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	60fb      	str	r3, [r7, #12]
}
 8004db0:	bf00      	nop
 8004db2:	bf00      	nop
 8004db4:	e7fd      	b.n	8004db2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	689c      	ldr	r4, [r3, #8]
 8004dba:	f001 fceb 	bl	8006794 <xTaskGetCurrentTaskHandle>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	429c      	cmp	r4, r3
 8004dc2:	d107      	bne.n	8004dd4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	e00c      	b.n	8004dee <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004dd4:	6839      	ldr	r1, [r7, #0]
 8004dd6:	6938      	ldr	r0, [r7, #16]
 8004dd8:	f000 fafe 	bl	80053d8 <xQueueSemaphoreTake>
 8004ddc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d004      	beq.n	8004dee <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	1c5a      	adds	r2, r3, #1
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004dee:	697b      	ldr	r3, [r7, #20]
	}
 8004df0:	4618      	mov	r0, r3
 8004df2:	371c      	adds	r7, #28
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd90      	pop	{r4, r7, pc}

08004df8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08a      	sub	sp, #40	@ 0x28
 8004dfc:	af02      	add	r7, sp, #8
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10b      	bne.n	8004e22 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	61bb      	str	r3, [r7, #24]
}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	e7fd      	b.n	8004e1e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d90b      	bls.n	8004e42 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	617b      	str	r3, [r7, #20]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004e42:	2302      	movs	r3, #2
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f7ff fe3f 	bl	8004ad0 <xQueueGenericCreateStatic>
 8004e52:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004e60:	69fb      	ldr	r3, [r7, #28]
	}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3720      	adds	r7, #32
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b086      	sub	sp, #24
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10b      	bne.n	8004e92 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	613b      	str	r3, [r7, #16]
}
 8004e8c:	bf00      	nop
 8004e8e:	bf00      	nop
 8004e90:	e7fd      	b.n	8004e8e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d90b      	bls.n	8004eb2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	60fb      	str	r3, [r7, #12]
}
 8004eac:	bf00      	nop
 8004eae:	bf00      	nop
 8004eb0:	e7fd      	b.n	8004eae <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff fe87 	bl	8004bca <xQueueGenericCreate>
 8004ebc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d002      	beq.n	8004eca <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004eca:	697b      	ldr	r3, [r7, #20]
	}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08e      	sub	sp, #56	@ 0x38
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
 8004ee0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10b      	bne.n	8004f08 <xQueueGenericSend+0x34>
	__asm volatile
 8004ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef4:	f383 8811 	msr	BASEPRI, r3
 8004ef8:	f3bf 8f6f 	isb	sy
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f02:	bf00      	nop
 8004f04:	bf00      	nop
 8004f06:	e7fd      	b.n	8004f04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d103      	bne.n	8004f16 <xQueueGenericSend+0x42>
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <xQueueGenericSend+0x46>
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <xQueueGenericSend+0x48>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <xQueueGenericSend+0x64>
	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d103      	bne.n	8004f46 <xQueueGenericSend+0x72>
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d101      	bne.n	8004f4a <xQueueGenericSend+0x76>
 8004f46:	2301      	movs	r3, #1
 8004f48:	e000      	b.n	8004f4c <xQueueGenericSend+0x78>
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10b      	bne.n	8004f68 <xQueueGenericSend+0x94>
	__asm volatile
 8004f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f54:	f383 8811 	msr	BASEPRI, r3
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	623b      	str	r3, [r7, #32]
}
 8004f62:	bf00      	nop
 8004f64:	bf00      	nop
 8004f66:	e7fd      	b.n	8004f64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f68:	f001 fc24 	bl	80067b4 <xTaskGetSchedulerState>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d102      	bne.n	8004f78 <xQueueGenericSend+0xa4>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <xQueueGenericSend+0xa8>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <xQueueGenericSend+0xaa>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <xQueueGenericSend+0xc6>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	61fb      	str	r3, [r7, #28]
}
 8004f94:	bf00      	nop
 8004f96:	bf00      	nop
 8004f98:	e7fd      	b.n	8004f96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f9a:	f002 faad 	bl	80074f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d302      	bcc.n	8004fb0 <xQueueGenericSend+0xdc>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d129      	bne.n	8005004 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	68b9      	ldr	r1, [r7, #8]
 8004fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fb6:	f000 fb5b 	bl	8005670 <prvCopyDataToQueue>
 8004fba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d010      	beq.n	8004fe6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc6:	3324      	adds	r3, #36	@ 0x24
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f001 f9b9 	bl	8006340 <xTaskRemoveFromEventList>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d013      	beq.n	8004ffc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fd4:	4b3f      	ldr	r3, [pc, #252]	@ (80050d4 <xQueueGenericSend+0x200>)
 8004fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	f3bf 8f6f 	isb	sy
 8004fe4:	e00a      	b.n	8004ffc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d007      	beq.n	8004ffc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004fec:	4b39      	ldr	r3, [pc, #228]	@ (80050d4 <xQueueGenericSend+0x200>)
 8004fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ffc:	f002 faae 	bl	800755c <vPortExitCritical>
				return pdPASS;
 8005000:	2301      	movs	r3, #1
 8005002:	e063      	b.n	80050cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d103      	bne.n	8005012 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800500a:	f002 faa7 	bl	800755c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800500e:	2300      	movs	r3, #0
 8005010:	e05c      	b.n	80050cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005014:	2b00      	cmp	r3, #0
 8005016:	d106      	bne.n	8005026 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005018:	f107 0314 	add.w	r3, r7, #20
 800501c:	4618      	mov	r0, r3
 800501e:	f001 fa57 	bl	80064d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005022:	2301      	movs	r3, #1
 8005024:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005026:	f002 fa99 	bl	800755c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800502a:	f000 ff1d 	bl	8005e68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800502e:	f002 fa63 	bl	80074f8 <vPortEnterCritical>
 8005032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005038:	b25b      	sxtb	r3, r3
 800503a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503e:	d103      	bne.n	8005048 <xQueueGenericSend+0x174>
 8005040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800504e:	b25b      	sxtb	r3, r3
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005054:	d103      	bne.n	800505e <xQueueGenericSend+0x18a>
 8005056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800505e:	f002 fa7d 	bl	800755c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005062:	1d3a      	adds	r2, r7, #4
 8005064:	f107 0314 	add.w	r3, r7, #20
 8005068:	4611      	mov	r1, r2
 800506a:	4618      	mov	r0, r3
 800506c:	f001 fa46 	bl	80064fc <xTaskCheckForTimeOut>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d124      	bne.n	80050c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005078:	f000 fbf2 	bl	8005860 <prvIsQueueFull>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d018      	beq.n	80050b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005084:	3310      	adds	r3, #16
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	4611      	mov	r1, r2
 800508a:	4618      	mov	r0, r3
 800508c:	f001 f8c8 	bl	8006220 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005092:	f000 fb7d 	bl	8005790 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005096:	f000 fef5 	bl	8005e84 <xTaskResumeAll>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	f47f af7c 	bne.w	8004f9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80050a2:	4b0c      	ldr	r3, [pc, #48]	@ (80050d4 <xQueueGenericSend+0x200>)
 80050a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	f3bf 8f6f 	isb	sy
 80050b2:	e772      	b.n	8004f9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80050b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050b6:	f000 fb6b 	bl	8005790 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050ba:	f000 fee3 	bl	8005e84 <xTaskResumeAll>
 80050be:	e76c      	b.n	8004f9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80050c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050c2:	f000 fb65 	bl	8005790 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050c6:	f000 fedd 	bl	8005e84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80050ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3738      	adds	r7, #56	@ 0x38
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	e000ed04 	.word	0xe000ed04

080050d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b090      	sub	sp, #64	@ 0x40
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80050ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10b      	bne.n	8005108 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005102:	bf00      	nop
 8005104:	bf00      	nop
 8005106:	e7fd      	b.n	8005104 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d103      	bne.n	8005116 <xQueueGenericSendFromISR+0x3e>
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <xQueueGenericSendFromISR+0x42>
 8005116:	2301      	movs	r3, #1
 8005118:	e000      	b.n	800511c <xQueueGenericSendFromISR+0x44>
 800511a:	2300      	movs	r3, #0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2b02      	cmp	r3, #2
 800513c:	d103      	bne.n	8005146 <xQueueGenericSendFromISR+0x6e>
 800513e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005142:	2b01      	cmp	r3, #1
 8005144:	d101      	bne.n	800514a <xQueueGenericSendFromISR+0x72>
 8005146:	2301      	movs	r3, #1
 8005148:	e000      	b.n	800514c <xQueueGenericSendFromISR+0x74>
 800514a:	2300      	movs	r3, #0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10b      	bne.n	8005168 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	623b      	str	r3, [r7, #32]
}
 8005162:	bf00      	nop
 8005164:	bf00      	nop
 8005166:	e7fd      	b.n	8005164 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005168:	f002 faa6 	bl	80076b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800516c:	f3ef 8211 	mrs	r2, BASEPRI
 8005170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	61fa      	str	r2, [r7, #28]
 8005182:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005184:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005186:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800518c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005190:	429a      	cmp	r2, r3
 8005192:	d302      	bcc.n	800519a <xQueueGenericSendFromISR+0xc2>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d12f      	bne.n	80051fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800519a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80051b0:	f000 fa5e 	bl	8005670 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80051b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d112      	bne.n	80051e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d016      	beq.n	80051f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c8:	3324      	adds	r3, #36	@ 0x24
 80051ca:	4618      	mov	r0, r3
 80051cc:	f001 f8b8 	bl	8006340 <xTaskRemoveFromEventList>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00e      	beq.n	80051f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00b      	beq.n	80051f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
 80051e2:	e007      	b.n	80051f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80051e8:	3301      	adds	r3, #1
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	b25a      	sxtb	r2, r3
 80051ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051f4:	2301      	movs	r3, #1
 80051f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80051f8:	e001      	b.n	80051fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051fa:	2300      	movs	r3, #0
 80051fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005200:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005208:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800520a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800520c:	4618      	mov	r0, r3
 800520e:	3740      	adds	r7, #64	@ 0x40
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08c      	sub	sp, #48	@ 0x30
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005220:	2300      	movs	r3, #0
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <xQueueReceive+0x32>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	623b      	str	r3, [r7, #32]
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d103      	bne.n	8005254 <xQueueReceive+0x40>
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <xQueueReceive+0x44>
 8005254:	2301      	movs	r3, #1
 8005256:	e000      	b.n	800525a <xQueueReceive+0x46>
 8005258:	2300      	movs	r3, #0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10b      	bne.n	8005276 <xQueueReceive+0x62>
	__asm volatile
 800525e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005262:	f383 8811 	msr	BASEPRI, r3
 8005266:	f3bf 8f6f 	isb	sy
 800526a:	f3bf 8f4f 	dsb	sy
 800526e:	61fb      	str	r3, [r7, #28]
}
 8005270:	bf00      	nop
 8005272:	bf00      	nop
 8005274:	e7fd      	b.n	8005272 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005276:	f001 fa9d 	bl	80067b4 <xTaskGetSchedulerState>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d102      	bne.n	8005286 <xQueueReceive+0x72>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <xQueueReceive+0x76>
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <xQueueReceive+0x78>
 800528a:	2300      	movs	r3, #0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10b      	bne.n	80052a8 <xQueueReceive+0x94>
	__asm volatile
 8005290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005294:	f383 8811 	msr	BASEPRI, r3
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	61bb      	str	r3, [r7, #24]
}
 80052a2:	bf00      	nop
 80052a4:	bf00      	nop
 80052a6:	e7fd      	b.n	80052a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052a8:	f002 f926 	bl	80074f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d01f      	beq.n	80052f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80052b8:	68b9      	ldr	r1, [r7, #8]
 80052ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052bc:	f000 fa42 	bl	8005744 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	1e5a      	subs	r2, r3, #1
 80052c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00f      	beq.n	80052f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d2:	3310      	adds	r3, #16
 80052d4:	4618      	mov	r0, r3
 80052d6:	f001 f833 	bl	8006340 <xTaskRemoveFromEventList>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d007      	beq.n	80052f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80052e0:	4b3c      	ldr	r3, [pc, #240]	@ (80053d4 <xQueueReceive+0x1c0>)
 80052e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052f0:	f002 f934 	bl	800755c <vPortExitCritical>
				return pdPASS;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e069      	b.n	80053cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d103      	bne.n	8005306 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052fe:	f002 f92d 	bl	800755c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005302:	2300      	movs	r3, #0
 8005304:	e062      	b.n	80053cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005308:	2b00      	cmp	r3, #0
 800530a:	d106      	bne.n	800531a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800530c:	f107 0310 	add.w	r3, r7, #16
 8005310:	4618      	mov	r0, r3
 8005312:	f001 f8dd 	bl	80064d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005316:	2301      	movs	r3, #1
 8005318:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800531a:	f002 f91f 	bl	800755c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800531e:	f000 fda3 	bl	8005e68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005322:	f002 f8e9 	bl	80074f8 <vPortEnterCritical>
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800532c:	b25b      	sxtb	r3, r3
 800532e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005332:	d103      	bne.n	800533c <xQueueReceive+0x128>
 8005334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800533c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800533e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005342:	b25b      	sxtb	r3, r3
 8005344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005348:	d103      	bne.n	8005352 <xQueueReceive+0x13e>
 800534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005352:	f002 f903 	bl	800755c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005356:	1d3a      	adds	r2, r7, #4
 8005358:	f107 0310 	add.w	r3, r7, #16
 800535c:	4611      	mov	r1, r2
 800535e:	4618      	mov	r0, r3
 8005360:	f001 f8cc 	bl	80064fc <xTaskCheckForTimeOut>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d123      	bne.n	80053b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800536a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800536c:	f000 fa62 	bl	8005834 <prvIsQueueEmpty>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d017      	beq.n	80053a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005378:	3324      	adds	r3, #36	@ 0x24
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	4611      	mov	r1, r2
 800537e:	4618      	mov	r0, r3
 8005380:	f000 ff4e 	bl	8006220 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005384:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005386:	f000 fa03 	bl	8005790 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800538a:	f000 fd7b 	bl	8005e84 <xTaskResumeAll>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d189      	bne.n	80052a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005394:	4b0f      	ldr	r3, [pc, #60]	@ (80053d4 <xQueueReceive+0x1c0>)
 8005396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	f3bf 8f6f 	isb	sy
 80053a4:	e780      	b.n	80052a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80053a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053a8:	f000 f9f2 	bl	8005790 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80053ac:	f000 fd6a 	bl	8005e84 <xTaskResumeAll>
 80053b0:	e77a      	b.n	80052a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80053b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053b4:	f000 f9ec 	bl	8005790 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053b8:	f000 fd64 	bl	8005e84 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053be:	f000 fa39 	bl	8005834 <prvIsQueueEmpty>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f43f af6f 	beq.w	80052a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3730      	adds	r7, #48	@ 0x30
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	e000ed04 	.word	0xe000ed04

080053d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08e      	sub	sp, #56	@ 0x38
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80053ea:	2300      	movs	r3, #0
 80053ec:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80053ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10b      	bne.n	800540c <xQueueSemaphoreTake+0x34>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	623b      	str	r3, [r7, #32]
}
 8005406:	bf00      	nop
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800540c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00b      	beq.n	800542c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	61fb      	str	r3, [r7, #28]
}
 8005426:	bf00      	nop
 8005428:	bf00      	nop
 800542a:	e7fd      	b.n	8005428 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800542c:	f001 f9c2 	bl	80067b4 <xTaskGetSchedulerState>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d102      	bne.n	800543c <xQueueSemaphoreTake+0x64>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <xQueueSemaphoreTake+0x68>
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <xQueueSemaphoreTake+0x6a>
 8005440:	2300      	movs	r3, #0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	61bb      	str	r3, [r7, #24]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800545e:	f002 f84b 	bl	80074f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005466:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	2b00      	cmp	r3, #0
 800546c:	d024      	beq.n	80054b8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800546e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005470:	1e5a      	subs	r2, r3, #1
 8005472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005474:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d104      	bne.n	8005488 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800547e:	f001 fb2b 	bl	8006ad8 <pvTaskIncrementMutexHeldCount>
 8005482:	4602      	mov	r2, r0
 8005484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005486:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00f      	beq.n	80054b0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005492:	3310      	adds	r3, #16
 8005494:	4618      	mov	r0, r3
 8005496:	f000 ff53 	bl	8006340 <xTaskRemoveFromEventList>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d007      	beq.n	80054b0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80054a0:	4b54      	ldr	r3, [pc, #336]	@ (80055f4 <xQueueSemaphoreTake+0x21c>)
 80054a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054b0:	f002 f854 	bl	800755c <vPortExitCritical>
				return pdPASS;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e098      	b.n	80055ea <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d112      	bne.n	80054e4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00b      	beq.n	80054dc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80054c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	617b      	str	r3, [r7, #20]
}
 80054d6:	bf00      	nop
 80054d8:	bf00      	nop
 80054da:	e7fd      	b.n	80054d8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80054dc:	f002 f83e 	bl	800755c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054e0:	2300      	movs	r3, #0
 80054e2:	e082      	b.n	80055ea <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d106      	bne.n	80054f8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054ea:	f107 030c 	add.w	r3, r7, #12
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 ffee 	bl	80064d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054f4:	2301      	movs	r3, #1
 80054f6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054f8:	f002 f830 	bl	800755c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054fc:	f000 fcb4 	bl	8005e68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005500:	f001 fffa 	bl	80074f8 <vPortEnterCritical>
 8005504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005506:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800550a:	b25b      	sxtb	r3, r3
 800550c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005510:	d103      	bne.n	800551a <xQueueSemaphoreTake+0x142>
 8005512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800551a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800551c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005520:	b25b      	sxtb	r3, r3
 8005522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005526:	d103      	bne.n	8005530 <xQueueSemaphoreTake+0x158>
 8005528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552a:	2200      	movs	r2, #0
 800552c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005530:	f002 f814 	bl	800755c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005534:	463a      	mov	r2, r7
 8005536:	f107 030c 	add.w	r3, r7, #12
 800553a:	4611      	mov	r1, r2
 800553c:	4618      	mov	r0, r3
 800553e:	f000 ffdd 	bl	80064fc <xTaskCheckForTimeOut>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d132      	bne.n	80055ae <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005548:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800554a:	f000 f973 	bl	8005834 <prvIsQueueEmpty>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d026      	beq.n	80055a2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d109      	bne.n	8005570 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800555c:	f001 ffcc 	bl	80074f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4618      	mov	r0, r3
 8005566:	f001 f943 	bl	80067f0 <xTaskPriorityInherit>
 800556a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800556c:	f001 fff6 	bl	800755c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005572:	3324      	adds	r3, #36	@ 0x24
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	4611      	mov	r1, r2
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fe51 	bl	8006220 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800557e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005580:	f000 f906 	bl	8005790 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005584:	f000 fc7e 	bl	8005e84 <xTaskResumeAll>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	f47f af67 	bne.w	800545e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005590:	4b18      	ldr	r3, [pc, #96]	@ (80055f4 <xQueueSemaphoreTake+0x21c>)
 8005592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	f3bf 8f6f 	isb	sy
 80055a0:	e75d      	b.n	800545e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80055a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055a4:	f000 f8f4 	bl	8005790 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055a8:	f000 fc6c 	bl	8005e84 <xTaskResumeAll>
 80055ac:	e757      	b.n	800545e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80055ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055b0:	f000 f8ee 	bl	8005790 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055b4:	f000 fc66 	bl	8005e84 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055ba:	f000 f93b 	bl	8005834 <prvIsQueueEmpty>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f43f af4c 	beq.w	800545e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80055c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00d      	beq.n	80055e8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80055cc:	f001 ff94 	bl	80074f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80055d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055d2:	f000 f835 	bl	8005640 <prvGetDisinheritPriorityAfterTimeout>
 80055d6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80055d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 f9de 	bl	80069a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80055e4:	f001 ffba 	bl	800755c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3738      	adds	r7, #56	@ 0x38
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	e000ed04 	.word	0xe000ed04

080055f8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10b      	bne.n	8005622 <vQueueDelete+0x2a>
	__asm volatile
 800560a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	60bb      	str	r3, [r7, #8]
}
 800561c:	bf00      	nop
 800561e:	bf00      	nop
 8005620:	e7fd      	b.n	800561e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f95e 	bl	80058e4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800562e:	2b00      	cmp	r3, #0
 8005630:	d102      	bne.n	8005638 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f002 f950 	bl	80078d8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005638:	bf00      	nop
 800563a:	3710      	adds	r7, #16
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	2b00      	cmp	r3, #0
 800564e:	d006      	beq.n	800565e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800565a:	60fb      	str	r3, [r7, #12]
 800565c:	e001      	b.n	8005662 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800565e:	2300      	movs	r3, #0
 8005660:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005662:	68fb      	ldr	r3, [r7, #12]
	}
 8005664:	4618      	mov	r0, r3
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b086      	sub	sp, #24
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800567c:	2300      	movs	r3, #0
 800567e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005684:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10d      	bne.n	80056aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d14d      	bne.n	8005732 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	4618      	mov	r0, r3
 800569c:	f001 f910 	bl	80068c0 <xTaskPriorityDisinherit>
 80056a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	e043      	b.n	8005732 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d119      	bne.n	80056e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6858      	ldr	r0, [r3, #4]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b8:	461a      	mov	r2, r3
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	f002 fd31 	bl	8008122 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c8:	441a      	add	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d32b      	bcc.n	8005732 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	605a      	str	r2, [r3, #4]
 80056e2:	e026      	b.n	8005732 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	68d8      	ldr	r0, [r3, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ec:	461a      	mov	r2, r3
 80056ee:	68b9      	ldr	r1, [r7, #8]
 80056f0:	f002 fd17 	bl	8008122 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	68da      	ldr	r2, [r3, #12]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fc:	425b      	negs	r3, r3
 80056fe:	441a      	add	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	68da      	ldr	r2, [r3, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d207      	bcs.n	8005720 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005718:	425b      	negs	r3, r3
 800571a:	441a      	add	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b02      	cmp	r3, #2
 8005724:	d105      	bne.n	8005732 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	3b01      	subs	r3, #1
 8005730:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	1c5a      	adds	r2, r3, #1
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800573a:	697b      	ldr	r3, [r7, #20]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3718      	adds	r7, #24
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	2b00      	cmp	r3, #0
 8005754:	d018      	beq.n	8005788 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	441a      	add	r2, r3
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68da      	ldr	r2, [r3, #12]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	429a      	cmp	r2, r3
 800576e:	d303      	bcc.n	8005778 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68d9      	ldr	r1, [r3, #12]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	461a      	mov	r2, r3
 8005782:	6838      	ldr	r0, [r7, #0]
 8005784:	f002 fccd 	bl	8008122 <memcpy>
	}
}
 8005788:	bf00      	nop
 800578a:	3708      	adds	r7, #8
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005798:	f001 feae 	bl	80074f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057a4:	e011      	b.n	80057ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d012      	beq.n	80057d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	3324      	adds	r3, #36	@ 0x24
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fdc4 	bl	8006340 <xTaskRemoveFromEventList>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057be:	f000 ff01 	bl	80065c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	dce9      	bgt.n	80057a6 <prvUnlockQueue+0x16>
 80057d2:	e000      	b.n	80057d6 <prvUnlockQueue+0x46>
					break;
 80057d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	22ff      	movs	r2, #255	@ 0xff
 80057da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80057de:	f001 febd 	bl	800755c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057e2:	f001 fe89 	bl	80074f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057ee:	e011      	b.n	8005814 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d012      	beq.n	800581e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	3310      	adds	r3, #16
 80057fc:	4618      	mov	r0, r3
 80057fe:	f000 fd9f 	bl	8006340 <xTaskRemoveFromEventList>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005808:	f000 fedc 	bl	80065c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800580c:	7bbb      	ldrb	r3, [r7, #14]
 800580e:	3b01      	subs	r3, #1
 8005810:	b2db      	uxtb	r3, r3
 8005812:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005814:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005818:	2b00      	cmp	r3, #0
 800581a:	dce9      	bgt.n	80057f0 <prvUnlockQueue+0x60>
 800581c:	e000      	b.n	8005820 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800581e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	22ff      	movs	r2, #255	@ 0xff
 8005824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005828:	f001 fe98 	bl	800755c <vPortExitCritical>
}
 800582c:	bf00      	nop
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800583c:	f001 fe5c 	bl	80074f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005848:	2301      	movs	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	e001      	b.n	8005852 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800584e:	2300      	movs	r3, #0
 8005850:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005852:	f001 fe83 	bl	800755c <vPortExitCritical>

	return xReturn;
 8005856:	68fb      	ldr	r3, [r7, #12]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005868:	f001 fe46 	bl	80074f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005874:	429a      	cmp	r2, r3
 8005876:	d102      	bne.n	800587e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005878:	2301      	movs	r3, #1
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	e001      	b.n	8005882 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005882:	f001 fe6b 	bl	800755c <vPortExitCritical>

	return xReturn;
 8005886:	68fb      	ldr	r3, [r7, #12]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005890:	b480      	push	{r7}
 8005892:	b085      	sub	sp, #20
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800589a:	2300      	movs	r3, #0
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	e014      	b.n	80058ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80058a0:	4a0f      	ldr	r2, [pc, #60]	@ (80058e0 <vQueueAddToRegistry+0x50>)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058ac:	490c      	ldr	r1, [pc, #48]	@ (80058e0 <vQueueAddToRegistry+0x50>)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058b6:	4a0a      	ldr	r2, [pc, #40]	@ (80058e0 <vQueueAddToRegistry+0x50>)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	4413      	add	r3, r2
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058c2:	e006      	b.n	80058d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	3301      	adds	r3, #1
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b07      	cmp	r3, #7
 80058ce:	d9e7      	bls.n	80058a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058d0:	bf00      	nop
 80058d2:	bf00      	nop
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	200008f8 	.word	0x200008f8

080058e4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058ec:	2300      	movs	r3, #0
 80058ee:	60fb      	str	r3, [r7, #12]
 80058f0:	e016      	b.n	8005920 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80058f2:	4a10      	ldr	r2, [pc, #64]	@ (8005934 <vQueueUnregisterQueue+0x50>)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	4413      	add	r3, r2
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d10b      	bne.n	800591a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005902:	4a0c      	ldr	r2, [pc, #48]	@ (8005934 <vQueueUnregisterQueue+0x50>)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2100      	movs	r1, #0
 8005908:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800590c:	4a09      	ldr	r2, [pc, #36]	@ (8005934 <vQueueUnregisterQueue+0x50>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4413      	add	r3, r2
 8005914:	2200      	movs	r2, #0
 8005916:	605a      	str	r2, [r3, #4]
				break;
 8005918:	e006      	b.n	8005928 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	3301      	adds	r3, #1
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b07      	cmp	r3, #7
 8005924:	d9e5      	bls.n	80058f2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005926:	bf00      	nop
 8005928:	bf00      	nop
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	200008f8 	.word	0x200008f8

08005938 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005948:	f001 fdd6 	bl	80074f8 <vPortEnterCritical>
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005952:	b25b      	sxtb	r3, r3
 8005954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005958:	d103      	bne.n	8005962 <vQueueWaitForMessageRestricted+0x2a>
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005968:	b25b      	sxtb	r3, r3
 800596a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596e:	d103      	bne.n	8005978 <vQueueWaitForMessageRestricted+0x40>
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005978:	f001 fdf0 	bl	800755c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005980:	2b00      	cmp	r3, #0
 8005982:	d106      	bne.n	8005992 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	3324      	adds	r3, #36	@ 0x24
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	68b9      	ldr	r1, [r7, #8]
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fcab 	bl	80062e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005992:	6978      	ldr	r0, [r7, #20]
 8005994:	f7ff fefc 	bl	8005790 <prvUnlockQueue>
	}
 8005998:	bf00      	nop
 800599a:	3718      	adds	r7, #24
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b08e      	sub	sp, #56	@ 0x38
 80059a4:	af04      	add	r7, sp, #16
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	607a      	str	r2, [r7, #4]
 80059ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80059ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10b      	bne.n	80059cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80059b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	623b      	str	r3, [r7, #32]
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10b      	bne.n	80059ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80059d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	61fb      	str	r3, [r7, #28]
}
 80059e4:	bf00      	nop
 80059e6:	bf00      	nop
 80059e8:	e7fd      	b.n	80059e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059ea:	23a8      	movs	r3, #168	@ 0xa8
 80059ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80059f2:	d00b      	beq.n	8005a0c <xTaskCreateStatic+0x6c>
	__asm volatile
 80059f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	61bb      	str	r3, [r7, #24]
}
 8005a06:	bf00      	nop
 8005a08:	bf00      	nop
 8005a0a:	e7fd      	b.n	8005a08 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a0c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d01e      	beq.n	8005a52 <xTaskCreateStatic+0xb2>
 8005a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d01b      	beq.n	8005a52 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a22:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9303      	str	r3, [sp, #12]
 8005a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a32:	9302      	str	r3, [sp, #8]
 8005a34:	f107 0314 	add.w	r3, r7, #20
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	68b9      	ldr	r1, [r7, #8]
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 f851 	bl	8005aec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a4c:	f000 f8f6 	bl	8005c3c <prvAddNewTaskToReadyList>
 8005a50:	e001      	b.n	8005a56 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005a52:	2300      	movs	r3, #0
 8005a54:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a56:	697b      	ldr	r3, [r7, #20]
	}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3728      	adds	r7, #40	@ 0x28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b08c      	sub	sp, #48	@ 0x30
 8005a64:	af04      	add	r7, sp, #16
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4618      	mov	r0, r3
 8005a76:	f001 fe61 	bl	800773c <pvPortMalloc>
 8005a7a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00e      	beq.n	8005aa0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a82:	20a8      	movs	r0, #168	@ 0xa8
 8005a84:	f001 fe5a 	bl	800773c <pvPortMalloc>
 8005a88:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d003      	beq.n	8005a98 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a96:	e005      	b.n	8005aa4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a98:	6978      	ldr	r0, [r7, #20]
 8005a9a:	f001 ff1d 	bl	80078d8 <vPortFree>
 8005a9e:	e001      	b.n	8005aa4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d017      	beq.n	8005ada <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ab2:	88fa      	ldrh	r2, [r7, #6]
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9303      	str	r3, [sp, #12]
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	9302      	str	r3, [sp, #8]
 8005abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005abe:	9301      	str	r3, [sp, #4]
 8005ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	68b9      	ldr	r1, [r7, #8]
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 f80f 	bl	8005aec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ace:	69f8      	ldr	r0, [r7, #28]
 8005ad0:	f000 f8b4 	bl	8005c3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	61bb      	str	r3, [r7, #24]
 8005ad8:	e002      	b.n	8005ae0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ada:	f04f 33ff 	mov.w	r3, #4294967295
 8005ade:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ae0:	69bb      	ldr	r3, [r7, #24]
	}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3720      	adds	r7, #32
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
	...

08005aec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b088      	sub	sp, #32
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	461a      	mov	r2, r3
 8005b04:	21a5      	movs	r1, #165	@ 0xa5
 8005b06:	f002 fa33 	bl	8007f70 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b14:	3b01      	subs	r3, #1
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	4413      	add	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	f023 0307 	bic.w	r3, r3, #7
 8005b22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	617b      	str	r3, [r7, #20]
}
 8005b40:	bf00      	nop
 8005b42:	bf00      	nop
 8005b44:	e7fd      	b.n	8005b42 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d01f      	beq.n	8005b8c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
 8005b50:	e012      	b.n	8005b78 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	4413      	add	r3, r2
 8005b58:	7819      	ldrb	r1, [r3, #0]
 8005b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	4413      	add	r3, r2
 8005b60:	3334      	adds	r3, #52	@ 0x34
 8005b62:	460a      	mov	r2, r1
 8005b64:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d006      	beq.n	8005b80 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	3301      	adds	r3, #1
 8005b76:	61fb      	str	r3, [r7, #28]
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	2b0f      	cmp	r3, #15
 8005b7c:	d9e9      	bls.n	8005b52 <prvInitialiseNewTask+0x66>
 8005b7e:	e000      	b.n	8005b82 <prvInitialiseNewTask+0x96>
			{
				break;
 8005b80:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b8a:	e003      	b.n	8005b94 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b96:	2b37      	cmp	r3, #55	@ 0x37
 8005b98:	d901      	bls.n	8005b9e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b9a:	2337      	movs	r3, #55	@ 0x37
 8005b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	2200      	movs	r2, #0
 8005bae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb2:	3304      	adds	r3, #4
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fe fe8d 	bl	80048d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	3318      	adds	r3, #24
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fe fe88 	bl	80048d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bc8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bcc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bd8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	3354      	adds	r3, #84	@ 0x54
 8005bee:	224c      	movs	r2, #76	@ 0x4c
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f002 f9bc 	bl	8007f70 <memset>
 8005bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8005c30 <prvInitialiseNewTask+0x144>)
 8005bfc:	659a      	str	r2, [r3, #88]	@ 0x58
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c00:	4a0c      	ldr	r2, [pc, #48]	@ (8005c34 <prvInitialiseNewTask+0x148>)
 8005c02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	4a0c      	ldr	r2, [pc, #48]	@ (8005c38 <prvInitialiseNewTask+0x14c>)
 8005c08:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	68f9      	ldr	r1, [r7, #12]
 8005c0e:	69b8      	ldr	r0, [r7, #24]
 8005c10:	f001 fb44 	bl	800729c <pxPortInitialiseStack>
 8005c14:	4602      	mov	r2, r0
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d002      	beq.n	8005c26 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c26:	bf00      	nop
 8005c28:	3720      	adds	r7, #32
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	20004b8c 	.word	0x20004b8c
 8005c34:	20004bf4 	.word	0x20004bf4
 8005c38:	20004c5c 	.word	0x20004c5c

08005c3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c44:	f001 fc58 	bl	80074f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c48:	4b2d      	ldr	r3, [pc, #180]	@ (8005d00 <prvAddNewTaskToReadyList+0xc4>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005d00 <prvAddNewTaskToReadyList+0xc4>)
 8005c50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c52:	4b2c      	ldr	r3, [pc, #176]	@ (8005d04 <prvAddNewTaskToReadyList+0xc8>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d109      	bne.n	8005c6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c5a:	4a2a      	ldr	r2, [pc, #168]	@ (8005d04 <prvAddNewTaskToReadyList+0xc8>)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c60:	4b27      	ldr	r3, [pc, #156]	@ (8005d00 <prvAddNewTaskToReadyList+0xc4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d110      	bne.n	8005c8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c68:	f000 fcd0 	bl	800660c <prvInitialiseTaskLists>
 8005c6c:	e00d      	b.n	8005c8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c6e:	4b26      	ldr	r3, [pc, #152]	@ (8005d08 <prvAddNewTaskToReadyList+0xcc>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d109      	bne.n	8005c8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c76:	4b23      	ldr	r3, [pc, #140]	@ (8005d04 <prvAddNewTaskToReadyList+0xc8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d802      	bhi.n	8005c8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c84:	4a1f      	ldr	r2, [pc, #124]	@ (8005d04 <prvAddNewTaskToReadyList+0xc8>)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c8a:	4b20      	ldr	r3, [pc, #128]	@ (8005d0c <prvAddNewTaskToReadyList+0xd0>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	4a1e      	ldr	r2, [pc, #120]	@ (8005d0c <prvAddNewTaskToReadyList+0xd0>)
 8005c92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c94:	4b1d      	ldr	r3, [pc, #116]	@ (8005d0c <prvAddNewTaskToReadyList+0xd0>)
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d10 <prvAddNewTaskToReadyList+0xd4>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d903      	bls.n	8005cb0 <prvAddNewTaskToReadyList+0x74>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	4a18      	ldr	r2, [pc, #96]	@ (8005d10 <prvAddNewTaskToReadyList+0xd4>)
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4a15      	ldr	r2, [pc, #84]	@ (8005d14 <prvAddNewTaskToReadyList+0xd8>)
 8005cbe:	441a      	add	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	f7fe fe11 	bl	80048ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ccc:	f001 fc46 	bl	800755c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8005d08 <prvAddNewTaskToReadyList+0xcc>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00e      	beq.n	8005cf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d04 <prvAddNewTaskToReadyList+0xc8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d207      	bcs.n	8005cf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8005d18 <prvAddNewTaskToReadyList+0xdc>)
 8005ce8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cf6:	bf00      	nop
 8005cf8:	3708      	adds	r7, #8
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000e0c 	.word	0x20000e0c
 8005d04:	20000938 	.word	0x20000938
 8005d08:	20000e18 	.word	0x20000e18
 8005d0c:	20000e28 	.word	0x20000e28
 8005d10:	20000e14 	.word	0x20000e14
 8005d14:	2000093c 	.word	0x2000093c
 8005d18:	e000ed04 	.word	0xe000ed04

08005d1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005d24:	2300      	movs	r3, #0
 8005d26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d018      	beq.n	8005d60 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005d2e:	4b14      	ldr	r3, [pc, #80]	@ (8005d80 <vTaskDelay+0x64>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00b      	beq.n	8005d4e <vTaskDelay+0x32>
	__asm volatile
 8005d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	60bb      	str	r3, [r7, #8]
}
 8005d48:	bf00      	nop
 8005d4a:	bf00      	nop
 8005d4c:	e7fd      	b.n	8005d4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d4e:	f000 f88b 	bl	8005e68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d52:	2100      	movs	r1, #0
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 fed3 	bl	8006b00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d5a:	f000 f893 	bl	8005e84 <xTaskResumeAll>
 8005d5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005d66:	4b07      	ldr	r3, [pc, #28]	@ (8005d84 <vTaskDelay+0x68>)
 8005d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d76:	bf00      	nop
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	20000e34 	.word	0x20000e34
 8005d84:	e000ed04 	.word	0xe000ed04

08005d88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b08a      	sub	sp, #40	@ 0x28
 8005d8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d92:	2300      	movs	r3, #0
 8005d94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d96:	463a      	mov	r2, r7
 8005d98:	1d39      	adds	r1, r7, #4
 8005d9a:	f107 0308 	add.w	r3, r7, #8
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fe fb4e 	bl	8004440 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005da4:	6839      	ldr	r1, [r7, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	9202      	str	r2, [sp, #8]
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	2300      	movs	r3, #0
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	2300      	movs	r3, #0
 8005db4:	460a      	mov	r2, r1
 8005db6:	4924      	ldr	r1, [pc, #144]	@ (8005e48 <vTaskStartScheduler+0xc0>)
 8005db8:	4824      	ldr	r0, [pc, #144]	@ (8005e4c <vTaskStartScheduler+0xc4>)
 8005dba:	f7ff fdf1 	bl	80059a0 <xTaskCreateStatic>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4a23      	ldr	r2, [pc, #140]	@ (8005e50 <vTaskStartScheduler+0xc8>)
 8005dc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005dc4:	4b22      	ldr	r3, [pc, #136]	@ (8005e50 <vTaskStartScheduler+0xc8>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d002      	beq.n	8005dd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	e001      	b.n	8005dd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d102      	bne.n	8005de2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ddc:	f000 fee4 	bl	8006ba8 <xTimerCreateTimerTask>
 8005de0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d11b      	bne.n	8005e20 <vTaskStartScheduler+0x98>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dec:	f383 8811 	msr	BASEPRI, r3
 8005df0:	f3bf 8f6f 	isb	sy
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	613b      	str	r3, [r7, #16]
}
 8005dfa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005dfc:	4b15      	ldr	r3, [pc, #84]	@ (8005e54 <vTaskStartScheduler+0xcc>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3354      	adds	r3, #84	@ 0x54
 8005e02:	4a15      	ldr	r2, [pc, #84]	@ (8005e58 <vTaskStartScheduler+0xd0>)
 8005e04:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e06:	4b15      	ldr	r3, [pc, #84]	@ (8005e5c <vTaskStartScheduler+0xd4>)
 8005e08:	f04f 32ff 	mov.w	r2, #4294967295
 8005e0c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e0e:	4b14      	ldr	r3, [pc, #80]	@ (8005e60 <vTaskStartScheduler+0xd8>)
 8005e10:	2201      	movs	r2, #1
 8005e12:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e14:	4b13      	ldr	r3, [pc, #76]	@ (8005e64 <vTaskStartScheduler+0xdc>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e1a:	f001 fac9 	bl	80073b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e1e:	e00f      	b.n	8005e40 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e26:	d10b      	bne.n	8005e40 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2c:	f383 8811 	msr	BASEPRI, r3
 8005e30:	f3bf 8f6f 	isb	sy
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	60fb      	str	r3, [r7, #12]
}
 8005e3a:	bf00      	nop
 8005e3c:	bf00      	nop
 8005e3e:	e7fd      	b.n	8005e3c <vTaskStartScheduler+0xb4>
}
 8005e40:	bf00      	nop
 8005e42:	3718      	adds	r7, #24
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	08008f1c 	.word	0x08008f1c
 8005e4c:	080065dd 	.word	0x080065dd
 8005e50:	20000e30 	.word	0x20000e30
 8005e54:	20000938 	.word	0x20000938
 8005e58:	2000001c 	.word	0x2000001c
 8005e5c:	20000e2c 	.word	0x20000e2c
 8005e60:	20000e18 	.word	0x20000e18
 8005e64:	20000e10 	.word	0x20000e10

08005e68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005e6c:	4b04      	ldr	r3, [pc, #16]	@ (8005e80 <vTaskSuspendAll+0x18>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	3301      	adds	r3, #1
 8005e72:	4a03      	ldr	r2, [pc, #12]	@ (8005e80 <vTaskSuspendAll+0x18>)
 8005e74:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	20000e34 	.word	0x20000e34

08005e84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e92:	4b42      	ldr	r3, [pc, #264]	@ (8005f9c <xTaskResumeAll+0x118>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10b      	bne.n	8005eb2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	603b      	str	r3, [r7, #0]
}
 8005eac:	bf00      	nop
 8005eae:	bf00      	nop
 8005eb0:	e7fd      	b.n	8005eae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005eb2:	f001 fb21 	bl	80074f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005eb6:	4b39      	ldr	r3, [pc, #228]	@ (8005f9c <xTaskResumeAll+0x118>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	4a37      	ldr	r2, [pc, #220]	@ (8005f9c <xTaskResumeAll+0x118>)
 8005ebe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ec0:	4b36      	ldr	r3, [pc, #216]	@ (8005f9c <xTaskResumeAll+0x118>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d162      	bne.n	8005f8e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ec8:	4b35      	ldr	r3, [pc, #212]	@ (8005fa0 <xTaskResumeAll+0x11c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d05e      	beq.n	8005f8e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ed0:	e02f      	b.n	8005f32 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ed2:	4b34      	ldr	r3, [pc, #208]	@ (8005fa4 <xTaskResumeAll+0x120>)
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	3318      	adds	r3, #24
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fe fd62 	bl	80049a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7fe fd5d 	bl	80049a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8005fa8 <xTaskResumeAll+0x124>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d903      	bls.n	8005f02 <xTaskResumeAll+0x7e>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efe:	4a2a      	ldr	r2, [pc, #168]	@ (8005fa8 <xTaskResumeAll+0x124>)
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f06:	4613      	mov	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4a27      	ldr	r2, [pc, #156]	@ (8005fac <xTaskResumeAll+0x128>)
 8005f10:	441a      	add	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	3304      	adds	r3, #4
 8005f16:	4619      	mov	r1, r3
 8005f18:	4610      	mov	r0, r2
 8005f1a:	f7fe fce8 	bl	80048ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f22:	4b23      	ldr	r3, [pc, #140]	@ (8005fb0 <xTaskResumeAll+0x12c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d302      	bcc.n	8005f32 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005f2c:	4b21      	ldr	r3, [pc, #132]	@ (8005fb4 <xTaskResumeAll+0x130>)
 8005f2e:	2201      	movs	r2, #1
 8005f30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f32:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa4 <xTaskResumeAll+0x120>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1cb      	bne.n	8005ed2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f40:	f000 fc08 	bl	8006754 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005f44:	4b1c      	ldr	r3, [pc, #112]	@ (8005fb8 <xTaskResumeAll+0x134>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d010      	beq.n	8005f72 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f50:	f000 f846 	bl	8005fe0 <xTaskIncrementTick>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d002      	beq.n	8005f60 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005f5a:	4b16      	ldr	r3, [pc, #88]	@ (8005fb4 <xTaskResumeAll+0x130>)
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3b01      	subs	r3, #1
 8005f64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1f1      	bne.n	8005f50 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005f6c:	4b12      	ldr	r3, [pc, #72]	@ (8005fb8 <xTaskResumeAll+0x134>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f72:	4b10      	ldr	r3, [pc, #64]	@ (8005fb4 <xTaskResumeAll+0x130>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d009      	beq.n	8005f8e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8005fbc <xTaskResumeAll+0x138>)
 8005f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f84:	601a      	str	r2, [r3, #0]
 8005f86:	f3bf 8f4f 	dsb	sy
 8005f8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f8e:	f001 fae5 	bl	800755c <vPortExitCritical>

	return xAlreadyYielded;
 8005f92:	68bb      	ldr	r3, [r7, #8]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20000e34 	.word	0x20000e34
 8005fa0:	20000e0c 	.word	0x20000e0c
 8005fa4:	20000dcc 	.word	0x20000dcc
 8005fa8:	20000e14 	.word	0x20000e14
 8005fac:	2000093c 	.word	0x2000093c
 8005fb0:	20000938 	.word	0x20000938
 8005fb4:	20000e20 	.word	0x20000e20
 8005fb8:	20000e1c 	.word	0x20000e1c
 8005fbc:	e000ed04 	.word	0xe000ed04

08005fc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005fc6:	4b05      	ldr	r3, [pc, #20]	@ (8005fdc <xTaskGetTickCount+0x1c>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005fcc:	687b      	ldr	r3, [r7, #4]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	20000e10 	.word	0x20000e10

08005fe0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fea:	4b4f      	ldr	r3, [pc, #316]	@ (8006128 <xTaskIncrementTick+0x148>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f040 8090 	bne.w	8006114 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ff4:	4b4d      	ldr	r3, [pc, #308]	@ (800612c <xTaskIncrementTick+0x14c>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ffc:	4a4b      	ldr	r2, [pc, #300]	@ (800612c <xTaskIncrementTick+0x14c>)
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d121      	bne.n	800604c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006008:	4b49      	ldr	r3, [pc, #292]	@ (8006130 <xTaskIncrementTick+0x150>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00b      	beq.n	800602a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	603b      	str	r3, [r7, #0]
}
 8006024:	bf00      	nop
 8006026:	bf00      	nop
 8006028:	e7fd      	b.n	8006026 <xTaskIncrementTick+0x46>
 800602a:	4b41      	ldr	r3, [pc, #260]	@ (8006130 <xTaskIncrementTick+0x150>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	4b40      	ldr	r3, [pc, #256]	@ (8006134 <xTaskIncrementTick+0x154>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a3e      	ldr	r2, [pc, #248]	@ (8006130 <xTaskIncrementTick+0x150>)
 8006036:	6013      	str	r3, [r2, #0]
 8006038:	4a3e      	ldr	r2, [pc, #248]	@ (8006134 <xTaskIncrementTick+0x154>)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6013      	str	r3, [r2, #0]
 800603e:	4b3e      	ldr	r3, [pc, #248]	@ (8006138 <xTaskIncrementTick+0x158>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	3301      	adds	r3, #1
 8006044:	4a3c      	ldr	r2, [pc, #240]	@ (8006138 <xTaskIncrementTick+0x158>)
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	f000 fb84 	bl	8006754 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800604c:	4b3b      	ldr	r3, [pc, #236]	@ (800613c <xTaskIncrementTick+0x15c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	429a      	cmp	r2, r3
 8006054:	d349      	bcc.n	80060ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006056:	4b36      	ldr	r3, [pc, #216]	@ (8006130 <xTaskIncrementTick+0x150>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d104      	bne.n	800606a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006060:	4b36      	ldr	r3, [pc, #216]	@ (800613c <xTaskIncrementTick+0x15c>)
 8006062:	f04f 32ff 	mov.w	r2, #4294967295
 8006066:	601a      	str	r2, [r3, #0]
					break;
 8006068:	e03f      	b.n	80060ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800606a:	4b31      	ldr	r3, [pc, #196]	@ (8006130 <xTaskIncrementTick+0x150>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	429a      	cmp	r2, r3
 8006080:	d203      	bcs.n	800608a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006082:	4a2e      	ldr	r2, [pc, #184]	@ (800613c <xTaskIncrementTick+0x15c>)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006088:	e02f      	b.n	80060ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	3304      	adds	r3, #4
 800608e:	4618      	mov	r0, r3
 8006090:	f7fe fc8a 	bl	80049a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006098:	2b00      	cmp	r3, #0
 800609a:	d004      	beq.n	80060a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	3318      	adds	r3, #24
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7fe fc81 	bl	80049a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060aa:	4b25      	ldr	r3, [pc, #148]	@ (8006140 <xTaskIncrementTick+0x160>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d903      	bls.n	80060ba <xTaskIncrementTick+0xda>
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b6:	4a22      	ldr	r2, [pc, #136]	@ (8006140 <xTaskIncrementTick+0x160>)
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060be:	4613      	mov	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4413      	add	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006144 <xTaskIncrementTick+0x164>)
 80060c8:	441a      	add	r2, r3
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	3304      	adds	r3, #4
 80060ce:	4619      	mov	r1, r3
 80060d0:	4610      	mov	r0, r2
 80060d2:	f7fe fc0c 	bl	80048ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060da:	4b1b      	ldr	r3, [pc, #108]	@ (8006148 <xTaskIncrementTick+0x168>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d3b8      	bcc.n	8006056 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80060e4:	2301      	movs	r3, #1
 80060e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060e8:	e7b5      	b.n	8006056 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80060ea:	4b17      	ldr	r3, [pc, #92]	@ (8006148 <xTaskIncrementTick+0x168>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f0:	4914      	ldr	r1, [pc, #80]	@ (8006144 <xTaskIncrementTick+0x164>)
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d901      	bls.n	8006106 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006102:	2301      	movs	r3, #1
 8006104:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006106:	4b11      	ldr	r3, [pc, #68]	@ (800614c <xTaskIncrementTick+0x16c>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	e004      	b.n	800611e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006114:	4b0e      	ldr	r3, [pc, #56]	@ (8006150 <xTaskIncrementTick+0x170>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3301      	adds	r3, #1
 800611a:	4a0d      	ldr	r2, [pc, #52]	@ (8006150 <xTaskIncrementTick+0x170>)
 800611c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800611e:	697b      	ldr	r3, [r7, #20]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3718      	adds	r7, #24
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	20000e34 	.word	0x20000e34
 800612c:	20000e10 	.word	0x20000e10
 8006130:	20000dc4 	.word	0x20000dc4
 8006134:	20000dc8 	.word	0x20000dc8
 8006138:	20000e24 	.word	0x20000e24
 800613c:	20000e2c 	.word	0x20000e2c
 8006140:	20000e14 	.word	0x20000e14
 8006144:	2000093c 	.word	0x2000093c
 8006148:	20000938 	.word	0x20000938
 800614c:	20000e20 	.word	0x20000e20
 8006150:	20000e1c 	.word	0x20000e1c

08006154 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800615a:	4b2b      	ldr	r3, [pc, #172]	@ (8006208 <vTaskSwitchContext+0xb4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006162:	4b2a      	ldr	r3, [pc, #168]	@ (800620c <vTaskSwitchContext+0xb8>)
 8006164:	2201      	movs	r2, #1
 8006166:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006168:	e047      	b.n	80061fa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800616a:	4b28      	ldr	r3, [pc, #160]	@ (800620c <vTaskSwitchContext+0xb8>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006170:	4b27      	ldr	r3, [pc, #156]	@ (8006210 <vTaskSwitchContext+0xbc>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	60fb      	str	r3, [r7, #12]
 8006176:	e011      	b.n	800619c <vTaskSwitchContext+0x48>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10b      	bne.n	8006196 <vTaskSwitchContext+0x42>
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	607b      	str	r3, [r7, #4]
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	e7fd      	b.n	8006192 <vTaskSwitchContext+0x3e>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	3b01      	subs	r3, #1
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	491d      	ldr	r1, [pc, #116]	@ (8006214 <vTaskSwitchContext+0xc0>)
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4613      	mov	r3, r2
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	4413      	add	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0e3      	beq.n	8006178 <vTaskSwitchContext+0x24>
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	4613      	mov	r3, r2
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	4413      	add	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4a16      	ldr	r2, [pc, #88]	@ (8006214 <vTaskSwitchContext+0xc0>)
 80061bc:	4413      	add	r3, r2
 80061be:	60bb      	str	r3, [r7, #8]
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	605a      	str	r2, [r3, #4]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	3308      	adds	r3, #8
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d104      	bne.n	80061e0 <vTaskSwitchContext+0x8c>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	605a      	str	r2, [r3, #4]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006218 <vTaskSwitchContext+0xc4>)
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	4a09      	ldr	r2, [pc, #36]	@ (8006210 <vTaskSwitchContext+0xbc>)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80061f0:	4b09      	ldr	r3, [pc, #36]	@ (8006218 <vTaskSwitchContext+0xc4>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3354      	adds	r3, #84	@ 0x54
 80061f6:	4a09      	ldr	r2, [pc, #36]	@ (800621c <vTaskSwitchContext+0xc8>)
 80061f8:	6013      	str	r3, [r2, #0]
}
 80061fa:	bf00      	nop
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000e34 	.word	0x20000e34
 800620c:	20000e20 	.word	0x20000e20
 8006210:	20000e14 	.word	0x20000e14
 8006214:	2000093c 	.word	0x2000093c
 8006218:	20000938 	.word	0x20000938
 800621c:	2000001c 	.word	0x2000001c

08006220 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10b      	bne.n	8006248 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	60fb      	str	r3, [r7, #12]
}
 8006242:	bf00      	nop
 8006244:	bf00      	nop
 8006246:	e7fd      	b.n	8006244 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006248:	4b07      	ldr	r3, [pc, #28]	@ (8006268 <vTaskPlaceOnEventList+0x48>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3318      	adds	r3, #24
 800624e:	4619      	mov	r1, r3
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7fe fb70 	bl	8004936 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006256:	2101      	movs	r1, #1
 8006258:	6838      	ldr	r0, [r7, #0]
 800625a:	f000 fc51 	bl	8006b00 <prvAddCurrentTaskToDelayedList>
}
 800625e:	bf00      	nop
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	20000938 	.word	0x20000938

0800626c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10b      	bne.n	8006296 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800627e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006282:	f383 8811 	msr	BASEPRI, r3
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	617b      	str	r3, [r7, #20]
}
 8006290:	bf00      	nop
 8006292:	bf00      	nop
 8006294:	e7fd      	b.n	8006292 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006296:	4b12      	ldr	r3, [pc, #72]	@ (80062e0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10b      	bne.n	80062b6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	613b      	str	r3, [r7, #16]
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	e7fd      	b.n	80062b2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80062b6:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80062c0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062c2:	4b08      	ldr	r3, [pc, #32]	@ (80062e4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3318      	adds	r3, #24
 80062c8:	4619      	mov	r1, r3
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f7fe fb0f 	bl	80048ee <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062d0:	2101      	movs	r1, #1
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fc14 	bl	8006b00 <prvAddCurrentTaskToDelayedList>
}
 80062d8:	bf00      	nop
 80062da:	3718      	adds	r7, #24
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20000e34 	.word	0x20000e34
 80062e4:	20000938 	.word	0x20000938

080062e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	617b      	str	r3, [r7, #20]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006312:	4b0a      	ldr	r3, [pc, #40]	@ (800633c <vTaskPlaceOnEventListRestricted+0x54>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	3318      	adds	r3, #24
 8006318:	4619      	mov	r1, r3
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f7fe fae7 	bl	80048ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006326:	f04f 33ff 	mov.w	r3, #4294967295
 800632a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800632c:	6879      	ldr	r1, [r7, #4]
 800632e:	68b8      	ldr	r0, [r7, #8]
 8006330:	f000 fbe6 	bl	8006b00 <prvAddCurrentTaskToDelayedList>
	}
 8006334:	bf00      	nop
 8006336:	3718      	adds	r7, #24
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	20000938 	.word	0x20000938

08006340 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10b      	bne.n	800636e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	60fb      	str	r3, [r7, #12]
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	e7fd      	b.n	800636a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	3318      	adds	r3, #24
 8006372:	4618      	mov	r0, r3
 8006374:	f7fe fb18 	bl	80049a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006378:	4b1d      	ldr	r3, [pc, #116]	@ (80063f0 <xTaskRemoveFromEventList+0xb0>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d11d      	bne.n	80063bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	3304      	adds	r3, #4
 8006384:	4618      	mov	r0, r3
 8006386:	f7fe fb0f 	bl	80049a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800638e:	4b19      	ldr	r3, [pc, #100]	@ (80063f4 <xTaskRemoveFromEventList+0xb4>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d903      	bls.n	800639e <xTaskRemoveFromEventList+0x5e>
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639a:	4a16      	ldr	r2, [pc, #88]	@ (80063f4 <xTaskRemoveFromEventList+0xb4>)
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a2:	4613      	mov	r3, r2
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4a13      	ldr	r2, [pc, #76]	@ (80063f8 <xTaskRemoveFromEventList+0xb8>)
 80063ac:	441a      	add	r2, r3
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	3304      	adds	r3, #4
 80063b2:	4619      	mov	r1, r3
 80063b4:	4610      	mov	r0, r2
 80063b6:	f7fe fa9a 	bl	80048ee <vListInsertEnd>
 80063ba:	e005      	b.n	80063c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	3318      	adds	r3, #24
 80063c0:	4619      	mov	r1, r3
 80063c2:	480e      	ldr	r0, [pc, #56]	@ (80063fc <xTaskRemoveFromEventList+0xbc>)
 80063c4:	f7fe fa93 	bl	80048ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006400 <xTaskRemoveFromEventList+0xc0>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d905      	bls.n	80063e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063d6:	2301      	movs	r3, #1
 80063d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80063da:	4b0a      	ldr	r3, [pc, #40]	@ (8006404 <xTaskRemoveFromEventList+0xc4>)
 80063dc:	2201      	movs	r2, #1
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	e001      	b.n	80063e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80063e2:	2300      	movs	r3, #0
 80063e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80063e6:	697b      	ldr	r3, [r7, #20]
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	20000e34 	.word	0x20000e34
 80063f4:	20000e14 	.word	0x20000e14
 80063f8:	2000093c 	.word	0x2000093c
 80063fc:	20000dcc 	.word	0x20000dcc
 8006400:	20000938 	.word	0x20000938
 8006404:	20000e20 	.word	0x20000e20

08006408 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b086      	sub	sp, #24
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006412:	4b2a      	ldr	r3, [pc, #168]	@ (80064bc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10b      	bne.n	8006432 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	613b      	str	r3, [r7, #16]
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	e7fd      	b.n	800642e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10b      	bne.n	8006460 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644c:	f383 8811 	msr	BASEPRI, r3
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	f3bf 8f4f 	dsb	sy
 8006458:	60fb      	str	r3, [r7, #12]
}
 800645a:	bf00      	nop
 800645c:	bf00      	nop
 800645e:	e7fd      	b.n	800645c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7fe faa1 	bl	80049a8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	3304      	adds	r3, #4
 800646a:	4618      	mov	r0, r3
 800646c:	f7fe fa9c 	bl	80049a8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	4b12      	ldr	r3, [pc, #72]	@ (80064c0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	429a      	cmp	r2, r3
 800647a:	d903      	bls.n	8006484 <vTaskRemoveFromUnorderedEventList+0x7c>
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006480:	4a0f      	ldr	r2, [pc, #60]	@ (80064c0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006488:	4613      	mov	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4a0c      	ldr	r2, [pc, #48]	@ (80064c4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8006492:	441a      	add	r2, r3
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	3304      	adds	r3, #4
 8006498:	4619      	mov	r1, r3
 800649a:	4610      	mov	r0, r2
 800649c:	f7fe fa27 	bl	80048ee <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a4:	4b08      	ldr	r3, [pc, #32]	@ (80064c8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d902      	bls.n	80064b4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80064ae:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <vTaskRemoveFromUnorderedEventList+0xc4>)
 80064b0:	2201      	movs	r2, #1
 80064b2:	601a      	str	r2, [r3, #0]
	}
}
 80064b4:	bf00      	nop
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	20000e34 	.word	0x20000e34
 80064c0:	20000e14 	.word	0x20000e14
 80064c4:	2000093c 	.word	0x2000093c
 80064c8:	20000938 	.word	0x20000938
 80064cc:	20000e20 	.word	0x20000e20

080064d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80064d8:	4b06      	ldr	r3, [pc, #24]	@ (80064f4 <vTaskInternalSetTimeOutState+0x24>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80064e0:	4b05      	ldr	r3, [pc, #20]	@ (80064f8 <vTaskInternalSetTimeOutState+0x28>)
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	605a      	str	r2, [r3, #4]
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr
 80064f4:	20000e24 	.word	0x20000e24
 80064f8:	20000e10 	.word	0x20000e10

080064fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b088      	sub	sp, #32
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10b      	bne.n	8006524 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800650c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006510:	f383 8811 	msr	BASEPRI, r3
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	613b      	str	r3, [r7, #16]
}
 800651e:	bf00      	nop
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10b      	bne.n	8006542 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	60fb      	str	r3, [r7, #12]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006542:	f000 ffd9 	bl	80074f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006546:	4b1d      	ldr	r3, [pc, #116]	@ (80065bc <xTaskCheckForTimeOut+0xc0>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655e:	d102      	bne.n	8006566 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006560:	2300      	movs	r3, #0
 8006562:	61fb      	str	r3, [r7, #28]
 8006564:	e023      	b.n	80065ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	4b15      	ldr	r3, [pc, #84]	@ (80065c0 <xTaskCheckForTimeOut+0xc4>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	429a      	cmp	r2, r3
 8006570:	d007      	beq.n	8006582 <xTaskCheckForTimeOut+0x86>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	429a      	cmp	r2, r3
 800657a:	d302      	bcc.n	8006582 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800657c:	2301      	movs	r3, #1
 800657e:	61fb      	str	r3, [r7, #28]
 8006580:	e015      	b.n	80065ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	429a      	cmp	r2, r3
 800658a:	d20b      	bcs.n	80065a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	1ad2      	subs	r2, r2, r3
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff ff99 	bl	80064d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800659e:	2300      	movs	r3, #0
 80065a0:	61fb      	str	r3, [r7, #28]
 80065a2:	e004      	b.n	80065ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	2200      	movs	r2, #0
 80065a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80065aa:	2301      	movs	r3, #1
 80065ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80065ae:	f000 ffd5 	bl	800755c <vPortExitCritical>

	return xReturn;
 80065b2:	69fb      	ldr	r3, [r7, #28]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3720      	adds	r7, #32
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	20000e10 	.word	0x20000e10
 80065c0:	20000e24 	.word	0x20000e24

080065c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80065c4:	b480      	push	{r7}
 80065c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80065c8:	4b03      	ldr	r3, [pc, #12]	@ (80065d8 <vTaskMissedYield+0x14>)
 80065ca:	2201      	movs	r2, #1
 80065cc:	601a      	str	r2, [r3, #0]
}
 80065ce:	bf00      	nop
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	20000e20 	.word	0x20000e20

080065dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80065e4:	f000 f852 	bl	800668c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80065e8:	4b06      	ldr	r3, [pc, #24]	@ (8006604 <prvIdleTask+0x28>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d9f9      	bls.n	80065e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80065f0:	4b05      	ldr	r3, [pc, #20]	@ (8006608 <prvIdleTask+0x2c>)
 80065f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006600:	e7f0      	b.n	80065e4 <prvIdleTask+0x8>
 8006602:	bf00      	nop
 8006604:	2000093c 	.word	0x2000093c
 8006608:	e000ed04 	.word	0xe000ed04

0800660c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006612:	2300      	movs	r3, #0
 8006614:	607b      	str	r3, [r7, #4]
 8006616:	e00c      	b.n	8006632 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	4613      	mov	r3, r2
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4a12      	ldr	r2, [pc, #72]	@ (800666c <prvInitialiseTaskLists+0x60>)
 8006624:	4413      	add	r3, r2
 8006626:	4618      	mov	r0, r3
 8006628:	f7fe f934 	bl	8004894 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3301      	adds	r3, #1
 8006630:	607b      	str	r3, [r7, #4]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b37      	cmp	r3, #55	@ 0x37
 8006636:	d9ef      	bls.n	8006618 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006638:	480d      	ldr	r0, [pc, #52]	@ (8006670 <prvInitialiseTaskLists+0x64>)
 800663a:	f7fe f92b 	bl	8004894 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800663e:	480d      	ldr	r0, [pc, #52]	@ (8006674 <prvInitialiseTaskLists+0x68>)
 8006640:	f7fe f928 	bl	8004894 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006644:	480c      	ldr	r0, [pc, #48]	@ (8006678 <prvInitialiseTaskLists+0x6c>)
 8006646:	f7fe f925 	bl	8004894 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800664a:	480c      	ldr	r0, [pc, #48]	@ (800667c <prvInitialiseTaskLists+0x70>)
 800664c:	f7fe f922 	bl	8004894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006650:	480b      	ldr	r0, [pc, #44]	@ (8006680 <prvInitialiseTaskLists+0x74>)
 8006652:	f7fe f91f 	bl	8004894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006656:	4b0b      	ldr	r3, [pc, #44]	@ (8006684 <prvInitialiseTaskLists+0x78>)
 8006658:	4a05      	ldr	r2, [pc, #20]	@ (8006670 <prvInitialiseTaskLists+0x64>)
 800665a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800665c:	4b0a      	ldr	r3, [pc, #40]	@ (8006688 <prvInitialiseTaskLists+0x7c>)
 800665e:	4a05      	ldr	r2, [pc, #20]	@ (8006674 <prvInitialiseTaskLists+0x68>)
 8006660:	601a      	str	r2, [r3, #0]
}
 8006662:	bf00      	nop
 8006664:	3708      	adds	r7, #8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	2000093c 	.word	0x2000093c
 8006670:	20000d9c 	.word	0x20000d9c
 8006674:	20000db0 	.word	0x20000db0
 8006678:	20000dcc 	.word	0x20000dcc
 800667c:	20000de0 	.word	0x20000de0
 8006680:	20000df8 	.word	0x20000df8
 8006684:	20000dc4 	.word	0x20000dc4
 8006688:	20000dc8 	.word	0x20000dc8

0800668c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006692:	e019      	b.n	80066c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006694:	f000 ff30 	bl	80074f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006698:	4b10      	ldr	r3, [pc, #64]	@ (80066dc <prvCheckTasksWaitingTermination+0x50>)
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3304      	adds	r3, #4
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7fe f97f 	bl	80049a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80066aa:	4b0d      	ldr	r3, [pc, #52]	@ (80066e0 <prvCheckTasksWaitingTermination+0x54>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	3b01      	subs	r3, #1
 80066b0:	4a0b      	ldr	r2, [pc, #44]	@ (80066e0 <prvCheckTasksWaitingTermination+0x54>)
 80066b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066b4:	4b0b      	ldr	r3, [pc, #44]	@ (80066e4 <prvCheckTasksWaitingTermination+0x58>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	4a0a      	ldr	r2, [pc, #40]	@ (80066e4 <prvCheckTasksWaitingTermination+0x58>)
 80066bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80066be:	f000 ff4d 	bl	800755c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f810 	bl	80066e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066c8:	4b06      	ldr	r3, [pc, #24]	@ (80066e4 <prvCheckTasksWaitingTermination+0x58>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e1      	bne.n	8006694 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80066d0:	bf00      	nop
 80066d2:	bf00      	nop
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	20000de0 	.word	0x20000de0
 80066e0:	20000e0c 	.word	0x20000e0c
 80066e4:	20000df4 	.word	0x20000df4

080066e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	3354      	adds	r3, #84	@ 0x54
 80066f4:	4618      	mov	r0, r3
 80066f6:	f001 fc53 	bl	8007fa0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006700:	2b00      	cmp	r3, #0
 8006702:	d108      	bne.n	8006716 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006708:	4618      	mov	r0, r3
 800670a:	f001 f8e5 	bl	80078d8 <vPortFree>
				vPortFree( pxTCB );
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f001 f8e2 	bl	80078d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006714:	e019      	b.n	800674a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800671c:	2b01      	cmp	r3, #1
 800671e:	d103      	bne.n	8006728 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f001 f8d9 	bl	80078d8 <vPortFree>
	}
 8006726:	e010      	b.n	800674a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800672e:	2b02      	cmp	r3, #2
 8006730:	d00b      	beq.n	800674a <prvDeleteTCB+0x62>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	60fb      	str	r3, [r7, #12]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <prvDeleteTCB+0x5e>
	}
 800674a:	bf00      	nop
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
	...

08006754 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800675a:	4b0c      	ldr	r3, [pc, #48]	@ (800678c <prvResetNextTaskUnblockTime+0x38>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d104      	bne.n	800676e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006764:	4b0a      	ldr	r3, [pc, #40]	@ (8006790 <prvResetNextTaskUnblockTime+0x3c>)
 8006766:	f04f 32ff 	mov.w	r2, #4294967295
 800676a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800676c:	e008      	b.n	8006780 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800676e:	4b07      	ldr	r3, [pc, #28]	@ (800678c <prvResetNextTaskUnblockTime+0x38>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	4a04      	ldr	r2, [pc, #16]	@ (8006790 <prvResetNextTaskUnblockTime+0x3c>)
 800677e:	6013      	str	r3, [r2, #0]
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	20000dc4 	.word	0x20000dc4
 8006790:	20000e2c 	.word	0x20000e2c

08006794 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800679a:	4b05      	ldr	r3, [pc, #20]	@ (80067b0 <xTaskGetCurrentTaskHandle+0x1c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	607b      	str	r3, [r7, #4]

		return xReturn;
 80067a0:	687b      	ldr	r3, [r7, #4]
	}
 80067a2:	4618      	mov	r0, r3
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	20000938 	.word	0x20000938

080067b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067ba:	4b0b      	ldr	r3, [pc, #44]	@ (80067e8 <xTaskGetSchedulerState+0x34>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d102      	bne.n	80067c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067c2:	2301      	movs	r3, #1
 80067c4:	607b      	str	r3, [r7, #4]
 80067c6:	e008      	b.n	80067da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067c8:	4b08      	ldr	r3, [pc, #32]	@ (80067ec <xTaskGetSchedulerState+0x38>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d102      	bne.n	80067d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80067d0:	2302      	movs	r3, #2
 80067d2:	607b      	str	r3, [r7, #4]
 80067d4:	e001      	b.n	80067da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80067d6:	2300      	movs	r3, #0
 80067d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80067da:	687b      	ldr	r3, [r7, #4]
	}
 80067dc:	4618      	mov	r0, r3
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	20000e18 	.word	0x20000e18
 80067ec:	20000e34 	.word	0x20000e34

080067f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d051      	beq.n	80068aa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680a:	4b2a      	ldr	r3, [pc, #168]	@ (80068b4 <xTaskPriorityInherit+0xc4>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006810:	429a      	cmp	r2, r3
 8006812:	d241      	bcs.n	8006898 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	2b00      	cmp	r3, #0
 800681a:	db06      	blt.n	800682a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800681c:	4b25      	ldr	r3, [pc, #148]	@ (80068b4 <xTaskPriorityInherit+0xc4>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006822:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	6959      	ldr	r1, [r3, #20]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006832:	4613      	mov	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4a1f      	ldr	r2, [pc, #124]	@ (80068b8 <xTaskPriorityInherit+0xc8>)
 800683c:	4413      	add	r3, r2
 800683e:	4299      	cmp	r1, r3
 8006840:	d122      	bne.n	8006888 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	3304      	adds	r3, #4
 8006846:	4618      	mov	r0, r3
 8006848:	f7fe f8ae 	bl	80049a8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800684c:	4b19      	ldr	r3, [pc, #100]	@ (80068b4 <xTaskPriorityInherit+0xc4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800685a:	4b18      	ldr	r3, [pc, #96]	@ (80068bc <xTaskPriorityInherit+0xcc>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	429a      	cmp	r2, r3
 8006860:	d903      	bls.n	800686a <xTaskPriorityInherit+0x7a>
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006866:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <xTaskPriorityInherit+0xcc>)
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686e:	4613      	mov	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4413      	add	r3, r2
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	4a10      	ldr	r2, [pc, #64]	@ (80068b8 <xTaskPriorityInherit+0xc8>)
 8006878:	441a      	add	r2, r3
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	3304      	adds	r3, #4
 800687e:	4619      	mov	r1, r3
 8006880:	4610      	mov	r0, r2
 8006882:	f7fe f834 	bl	80048ee <vListInsertEnd>
 8006886:	e004      	b.n	8006892 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006888:	4b0a      	ldr	r3, [pc, #40]	@ (80068b4 <xTaskPriorityInherit+0xc4>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006892:	2301      	movs	r3, #1
 8006894:	60fb      	str	r3, [r7, #12]
 8006896:	e008      	b.n	80068aa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800689c:	4b05      	ldr	r3, [pc, #20]	@ (80068b4 <xTaskPriorityInherit+0xc4>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d201      	bcs.n	80068aa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80068a6:	2301      	movs	r3, #1
 80068a8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068aa:	68fb      	ldr	r3, [r7, #12]
	}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	20000938 	.word	0x20000938
 80068b8:	2000093c 	.word	0x2000093c
 80068bc:	20000e14 	.word	0x20000e14

080068c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80068cc:	2300      	movs	r3, #0
 80068ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d058      	beq.n	8006988 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80068d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006994 <xTaskPriorityDisinherit+0xd4>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d00b      	beq.n	80068f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60fb      	str	r3, [r7, #12]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10b      	bne.n	8006918 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	60bb      	str	r3, [r7, #8]
}
 8006912:	bf00      	nop
 8006914:	bf00      	nop
 8006916:	e7fd      	b.n	8006914 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800691c:	1e5a      	subs	r2, r3, #1
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800692a:	429a      	cmp	r2, r3
 800692c:	d02c      	beq.n	8006988 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006932:	2b00      	cmp	r3, #0
 8006934:	d128      	bne.n	8006988 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	3304      	adds	r3, #4
 800693a:	4618      	mov	r0, r3
 800693c:	f7fe f834 	bl	80049a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006958:	4b0f      	ldr	r3, [pc, #60]	@ (8006998 <xTaskPriorityDisinherit+0xd8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	429a      	cmp	r2, r3
 800695e:	d903      	bls.n	8006968 <xTaskPriorityDisinherit+0xa8>
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	4a0c      	ldr	r2, [pc, #48]	@ (8006998 <xTaskPriorityDisinherit+0xd8>)
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800696c:	4613      	mov	r3, r2
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	4413      	add	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4a09      	ldr	r2, [pc, #36]	@ (800699c <xTaskPriorityDisinherit+0xdc>)
 8006976:	441a      	add	r2, r3
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	3304      	adds	r3, #4
 800697c:	4619      	mov	r1, r3
 800697e:	4610      	mov	r0, r2
 8006980:	f7fd ffb5 	bl	80048ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006984:	2301      	movs	r3, #1
 8006986:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006988:	697b      	ldr	r3, [r7, #20]
	}
 800698a:	4618      	mov	r0, r3
 800698c:	3718      	adds	r7, #24
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	20000938 	.word	0x20000938
 8006998:	20000e14 	.word	0x20000e14
 800699c:	2000093c 	.word	0x2000093c

080069a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b088      	sub	sp, #32
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80069ae:	2301      	movs	r3, #1
 80069b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d06c      	beq.n	8006a92 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10b      	bne.n	80069d8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	60fb      	str	r3, [r7, #12]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d902      	bls.n	80069e8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	61fb      	str	r3, [r7, #28]
 80069e6:	e002      	b.n	80069ee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f2:	69fa      	ldr	r2, [r7, #28]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d04c      	beq.n	8006a92 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d147      	bne.n	8006a92 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006a02:	4b26      	ldr	r3, [pc, #152]	@ (8006a9c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	69ba      	ldr	r2, [r7, #24]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d10b      	bne.n	8006a24 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a10:	f383 8811 	msr	BASEPRI, r3
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	f3bf 8f4f 	dsb	sy
 8006a1c:	60bb      	str	r3, [r7, #8]
}
 8006a1e:	bf00      	nop
 8006a20:	bf00      	nop
 8006a22:	e7fd      	b.n	8006a20 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a28:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	69fa      	ldr	r2, [r7, #28]
 8006a2e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	db04      	blt.n	8006a42 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	6959      	ldr	r1, [r3, #20]
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	4613      	mov	r3, r2
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	4413      	add	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4a13      	ldr	r2, [pc, #76]	@ (8006aa0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006a52:	4413      	add	r3, r2
 8006a54:	4299      	cmp	r1, r3
 8006a56:	d11c      	bne.n	8006a92 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	3304      	adds	r3, #4
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7fd ffa3 	bl	80049a8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a66:	4b0f      	ldr	r3, [pc, #60]	@ (8006aa4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d903      	bls.n	8006a76 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a72:	4a0c      	ldr	r2, [pc, #48]	@ (8006aa4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4a07      	ldr	r2, [pc, #28]	@ (8006aa0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006a84:	441a      	add	r2, r3
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	f7fd ff2e 	bl	80048ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a92:	bf00      	nop
 8006a94:	3720      	adds	r7, #32
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20000938 	.word	0x20000938
 8006aa0:	2000093c 	.word	0x2000093c
 8006aa4:	20000e14 	.word	0x20000e14

08006aa8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006aae:	4b09      	ldr	r3, [pc, #36]	@ (8006ad4 <uxTaskResetEventItemValue+0x2c>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	699b      	ldr	r3, [r3, #24]
 8006ab4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ab6:	4b07      	ldr	r3, [pc, #28]	@ (8006ad4 <uxTaskResetEventItemValue+0x2c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006abc:	4b05      	ldr	r3, [pc, #20]	@ (8006ad4 <uxTaskResetEventItemValue+0x2c>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8006ac4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006ac6:	687b      	ldr	r3, [r7, #4]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	20000938 	.word	0x20000938

08006ad8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006adc:	4b07      	ldr	r3, [pc, #28]	@ (8006afc <pvTaskIncrementMutexHeldCount+0x24>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d004      	beq.n	8006aee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006ae4:	4b05      	ldr	r3, [pc, #20]	@ (8006afc <pvTaskIncrementMutexHeldCount+0x24>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006aea:	3201      	adds	r2, #1
 8006aec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006aee:	4b03      	ldr	r3, [pc, #12]	@ (8006afc <pvTaskIncrementMutexHeldCount+0x24>)
 8006af0:	681b      	ldr	r3, [r3, #0]
	}
 8006af2:	4618      	mov	r0, r3
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	20000938 	.word	0x20000938

08006b00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b0a:	4b21      	ldr	r3, [pc, #132]	@ (8006b90 <prvAddCurrentTaskToDelayedList+0x90>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b10:	4b20      	ldr	r3, [pc, #128]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3304      	adds	r3, #4
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fd ff46 	bl	80049a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b22:	d10a      	bne.n	8006b3a <prvAddCurrentTaskToDelayedList+0x3a>
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d007      	beq.n	8006b3a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3304      	adds	r3, #4
 8006b30:	4619      	mov	r1, r3
 8006b32:	4819      	ldr	r0, [pc, #100]	@ (8006b98 <prvAddCurrentTaskToDelayedList+0x98>)
 8006b34:	f7fd fedb 	bl	80048ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b38:	e026      	b.n	8006b88 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4413      	add	r3, r2
 8006b40:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b42:	4b14      	ldr	r3, [pc, #80]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d209      	bcs.n	8006b66 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b52:	4b12      	ldr	r3, [pc, #72]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	4b0f      	ldr	r3, [pc, #60]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4610      	mov	r0, r2
 8006b60:	f7fd fee9 	bl	8004936 <vListInsert>
}
 8006b64:	e010      	b.n	8006b88 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b66:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4619      	mov	r1, r3
 8006b72:	4610      	mov	r0, r2
 8006b74:	f7fd fedf 	bl	8004936 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d202      	bcs.n	8006b88 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006b82:	4a08      	ldr	r2, [pc, #32]	@ (8006ba4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	6013      	str	r3, [r2, #0]
}
 8006b88:	bf00      	nop
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	20000e10 	.word	0x20000e10
 8006b94:	20000938 	.word	0x20000938
 8006b98:	20000df8 	.word	0x20000df8
 8006b9c:	20000dc8 	.word	0x20000dc8
 8006ba0:	20000dc4 	.word	0x20000dc4
 8006ba4:	20000e2c 	.word	0x20000e2c

08006ba8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b08a      	sub	sp, #40	@ 0x28
 8006bac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006bb2:	f000 fb13 	bl	80071dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8006c2c <xTimerCreateTimerTask+0x84>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d021      	beq.n	8006c02 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006bc6:	1d3a      	adds	r2, r7, #4
 8006bc8:	f107 0108 	add.w	r1, r7, #8
 8006bcc:	f107 030c 	add.w	r3, r7, #12
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7fd fc4f 	bl	8004474 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006bd6:	6879      	ldr	r1, [r7, #4]
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	9202      	str	r2, [sp, #8]
 8006bde:	9301      	str	r3, [sp, #4]
 8006be0:	2302      	movs	r3, #2
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	2300      	movs	r3, #0
 8006be6:	460a      	mov	r2, r1
 8006be8:	4911      	ldr	r1, [pc, #68]	@ (8006c30 <xTimerCreateTimerTask+0x88>)
 8006bea:	4812      	ldr	r0, [pc, #72]	@ (8006c34 <xTimerCreateTimerTask+0x8c>)
 8006bec:	f7fe fed8 	bl	80059a0 <xTaskCreateStatic>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	4a11      	ldr	r2, [pc, #68]	@ (8006c38 <xTimerCreateTimerTask+0x90>)
 8006bf4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006bf6:	4b10      	ldr	r3, [pc, #64]	@ (8006c38 <xTimerCreateTimerTask+0x90>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10b      	bne.n	8006c20 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	613b      	str	r3, [r7, #16]
}
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	e7fd      	b.n	8006c1c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c20:	697b      	ldr	r3, [r7, #20]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3718      	adds	r7, #24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	20000e68 	.word	0x20000e68
 8006c30:	08008f24 	.word	0x08008f24
 8006c34:	08006d75 	.word	0x08006d75
 8006c38:	20000e6c 	.word	0x20000e6c

08006c3c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b08a      	sub	sp, #40	@ 0x28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d10b      	bne.n	8006c6c <xTimerGenericCommand+0x30>
	__asm volatile
 8006c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c58:	f383 8811 	msr	BASEPRI, r3
 8006c5c:	f3bf 8f6f 	isb	sy
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	623b      	str	r3, [r7, #32]
}
 8006c66:	bf00      	nop
 8006c68:	bf00      	nop
 8006c6a:	e7fd      	b.n	8006c68 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c6c:	4b19      	ldr	r3, [pc, #100]	@ (8006cd4 <xTimerGenericCommand+0x98>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d02a      	beq.n	8006cca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b05      	cmp	r3, #5
 8006c84:	dc18      	bgt.n	8006cb8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c86:	f7ff fd95 	bl	80067b4 <xTaskGetSchedulerState>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d109      	bne.n	8006ca4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c90:	4b10      	ldr	r3, [pc, #64]	@ (8006cd4 <xTimerGenericCommand+0x98>)
 8006c92:	6818      	ldr	r0, [r3, #0]
 8006c94:	f107 0110 	add.w	r1, r7, #16
 8006c98:	2300      	movs	r3, #0
 8006c9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c9c:	f7fe f91a 	bl	8004ed4 <xQueueGenericSend>
 8006ca0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006ca2:	e012      	b.n	8006cca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd4 <xTimerGenericCommand+0x98>)
 8006ca6:	6818      	ldr	r0, [r3, #0]
 8006ca8:	f107 0110 	add.w	r1, r7, #16
 8006cac:	2300      	movs	r3, #0
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f7fe f910 	bl	8004ed4 <xQueueGenericSend>
 8006cb4:	6278      	str	r0, [r7, #36]	@ 0x24
 8006cb6:	e008      	b.n	8006cca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006cb8:	4b06      	ldr	r3, [pc, #24]	@ (8006cd4 <xTimerGenericCommand+0x98>)
 8006cba:	6818      	ldr	r0, [r3, #0]
 8006cbc:	f107 0110 	add.w	r1, r7, #16
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	f7fe fa08 	bl	80050d8 <xQueueGenericSendFromISR>
 8006cc8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3728      	adds	r7, #40	@ 0x28
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	20000e68 	.word	0x20000e68

08006cd8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b088      	sub	sp, #32
 8006cdc:	af02      	add	r7, sp, #8
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ce2:	4b23      	ldr	r3, [pc, #140]	@ (8006d70 <prvProcessExpiredTimer+0x98>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	3304      	adds	r3, #4
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fd fe59 	bl	80049a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cfc:	f003 0304 	and.w	r3, r3, #4
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d023      	beq.n	8006d4c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	699a      	ldr	r2, [r3, #24]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	18d1      	adds	r1, r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	683a      	ldr	r2, [r7, #0]
 8006d10:	6978      	ldr	r0, [r7, #20]
 8006d12:	f000 f8d5 	bl	8006ec0 <prvInsertTimerInActiveList>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d020      	beq.n	8006d5e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	2300      	movs	r3, #0
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	2100      	movs	r1, #0
 8006d26:	6978      	ldr	r0, [r7, #20]
 8006d28:	f7ff ff88 	bl	8006c3c <xTimerGenericCommand>
 8006d2c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d114      	bne.n	8006d5e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	60fb      	str	r3, [r7, #12]
}
 8006d46:	bf00      	nop
 8006d48:	bf00      	nop
 8006d4a:	e7fd      	b.n	8006d48 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d52:	f023 0301 	bic.w	r3, r3, #1
 8006d56:	b2da      	uxtb	r2, r3
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	6978      	ldr	r0, [r7, #20]
 8006d64:	4798      	blx	r3
}
 8006d66:	bf00      	nop
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20000e60 	.word	0x20000e60

08006d74 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d7c:	f107 0308 	add.w	r3, r7, #8
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 f859 	bl	8006e38 <prvGetNextExpireTime>
 8006d86:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 f805 	bl	8006d9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d92:	f000 f8d7 	bl	8006f44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d96:	bf00      	nop
 8006d98:	e7f0      	b.n	8006d7c <prvTimerTask+0x8>
	...

08006d9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006da6:	f7ff f85f 	bl	8005e68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006daa:	f107 0308 	add.w	r3, r7, #8
 8006dae:	4618      	mov	r0, r3
 8006db0:	f000 f866 	bl	8006e80 <prvSampleTimeNow>
 8006db4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d130      	bne.n	8006e1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10a      	bne.n	8006dd8 <prvProcessTimerOrBlockTask+0x3c>
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d806      	bhi.n	8006dd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006dca:	f7ff f85b 	bl	8005e84 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006dce:	68f9      	ldr	r1, [r7, #12]
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7ff ff81 	bl	8006cd8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006dd6:	e024      	b.n	8006e22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d008      	beq.n	8006df0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006dde:	4b13      	ldr	r3, [pc, #76]	@ (8006e2c <prvProcessTimerOrBlockTask+0x90>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d101      	bne.n	8006dec <prvProcessTimerOrBlockTask+0x50>
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <prvProcessTimerOrBlockTask+0x52>
 8006dec:	2300      	movs	r3, #0
 8006dee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006df0:	4b0f      	ldr	r3, [pc, #60]	@ (8006e30 <prvProcessTimerOrBlockTask+0x94>)
 8006df2:	6818      	ldr	r0, [r3, #0]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	f7fe fd9b 	bl	8005938 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e02:	f7ff f83f 	bl	8005e84 <xTaskResumeAll>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10a      	bne.n	8006e22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e0c:	4b09      	ldr	r3, [pc, #36]	@ (8006e34 <prvProcessTimerOrBlockTask+0x98>)
 8006e0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	f3bf 8f6f 	isb	sy
}
 8006e1c:	e001      	b.n	8006e22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e1e:	f7ff f831 	bl	8005e84 <xTaskResumeAll>
}
 8006e22:	bf00      	nop
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	20000e64 	.word	0x20000e64
 8006e30:	20000e68 	.word	0x20000e68
 8006e34:	e000ed04 	.word	0xe000ed04

08006e38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e40:	4b0e      	ldr	r3, [pc, #56]	@ (8006e7c <prvGetNextExpireTime+0x44>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <prvGetNextExpireTime+0x16>
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	e000      	b.n	8006e50 <prvGetNextExpireTime+0x18>
 8006e4e:	2200      	movs	r2, #0
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d105      	bne.n	8006e68 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e5c:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <prvGetNextExpireTime+0x44>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	60fb      	str	r3, [r7, #12]
 8006e66:	e001      	b.n	8006e6c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000e60 	.word	0x20000e60

08006e80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e88:	f7ff f89a 	bl	8005fc0 <xTaskGetTickCount>
 8006e8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8006ebc <prvSampleTimeNow+0x3c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d205      	bcs.n	8006ea4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006e98:	f000 f93a 	bl	8007110 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	e002      	b.n	8006eaa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006eaa:	4a04      	ldr	r2, [pc, #16]	@ (8006ebc <prvSampleTimeNow+0x3c>)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	20000e70 	.word	0x20000e70

08006ec0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
 8006ecc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d812      	bhi.n	8006f0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	1ad2      	subs	r2, r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d302      	bcc.n	8006efa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	617b      	str	r3, [r7, #20]
 8006ef8:	e01b      	b.n	8006f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006efa:	4b10      	ldr	r3, [pc, #64]	@ (8006f3c <prvInsertTimerInActiveList+0x7c>)
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	3304      	adds	r3, #4
 8006f02:	4619      	mov	r1, r3
 8006f04:	4610      	mov	r0, r2
 8006f06:	f7fd fd16 	bl	8004936 <vListInsert>
 8006f0a:	e012      	b.n	8006f32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d206      	bcs.n	8006f22 <prvInsertTimerInActiveList+0x62>
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d302      	bcc.n	8006f22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	e007      	b.n	8006f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f22:	4b07      	ldr	r3, [pc, #28]	@ (8006f40 <prvInsertTimerInActiveList+0x80>)
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	4610      	mov	r0, r2
 8006f2e:	f7fd fd02 	bl	8004936 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f32:	697b      	ldr	r3, [r7, #20]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3718      	adds	r7, #24
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	20000e64 	.word	0x20000e64
 8006f40:	20000e60 	.word	0x20000e60

08006f44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08e      	sub	sp, #56	@ 0x38
 8006f48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f4a:	e0ce      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	da19      	bge.n	8006f86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f52:	1d3b      	adds	r3, r7, #4
 8006f54:	3304      	adds	r3, #4
 8006f56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10b      	bne.n	8006f76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f62:	f383 8811 	msr	BASEPRI, r3
 8006f66:	f3bf 8f6f 	isb	sy
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	61fb      	str	r3, [r7, #28]
}
 8006f70:	bf00      	nop
 8006f72:	bf00      	nop
 8006f74:	e7fd      	b.n	8006f72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f7c:	6850      	ldr	r0, [r2, #4]
 8006f7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f80:	6892      	ldr	r2, [r2, #8]
 8006f82:	4611      	mov	r1, r2
 8006f84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f2c0 80ae 	blt.w	80070ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d004      	beq.n	8006fa4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7fd fd02 	bl	80049a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7ff ff6a 	bl	8006e80 <prvSampleTimeNow>
 8006fac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b09      	cmp	r3, #9
 8006fb2:	f200 8097 	bhi.w	80070e4 <prvProcessReceivedCommands+0x1a0>
 8006fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8006fbc <prvProcessReceivedCommands+0x78>)
 8006fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fbc:	08006fe5 	.word	0x08006fe5
 8006fc0:	08006fe5 	.word	0x08006fe5
 8006fc4:	08006fe5 	.word	0x08006fe5
 8006fc8:	0800705b 	.word	0x0800705b
 8006fcc:	0800706f 	.word	0x0800706f
 8006fd0:	080070bb 	.word	0x080070bb
 8006fd4:	08006fe5 	.word	0x08006fe5
 8006fd8:	08006fe5 	.word	0x08006fe5
 8006fdc:	0800705b 	.word	0x0800705b
 8006fe0:	0800706f 	.word	0x0800706f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fea:	f043 0301 	orr.w	r3, r3, #1
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	18d1      	adds	r1, r2, r3
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007004:	f7ff ff5c 	bl	8006ec0 <prvInsertTimerInActiveList>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d06c      	beq.n	80070e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800700e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007014:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007018:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d061      	beq.n	80070e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	441a      	add	r2, r3
 800702c:	2300      	movs	r3, #0
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	2300      	movs	r3, #0
 8007032:	2100      	movs	r1, #0
 8007034:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007036:	f7ff fe01 	bl	8006c3c <xTimerGenericCommand>
 800703a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800703c:	6a3b      	ldr	r3, [r7, #32]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d152      	bne.n	80070e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007046:	f383 8811 	msr	BASEPRI, r3
 800704a:	f3bf 8f6f 	isb	sy
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	61bb      	str	r3, [r7, #24]
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop
 8007058:	e7fd      	b.n	8007056 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007060:	f023 0301 	bic.w	r3, r3, #1
 8007064:	b2da      	uxtb	r2, r3
 8007066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007068:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800706c:	e03d      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800706e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007070:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007074:	f043 0301 	orr.w	r3, r3, #1
 8007078:	b2da      	uxtb	r2, r3
 800707a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800707c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007084:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10b      	bne.n	80070a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800708e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	617b      	str	r3, [r7, #20]
}
 80070a0:	bf00      	nop
 80070a2:	bf00      	nop
 80070a4:	e7fd      	b.n	80070a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80070a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a8:	699a      	ldr	r2, [r3, #24]
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	18d1      	adds	r1, r2, r3
 80070ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070b4:	f7ff ff04 	bl	8006ec0 <prvInsertTimerInActiveList>
					break;
 80070b8:	e017      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80070ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070c0:	f003 0302 	and.w	r3, r3, #2
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d103      	bne.n	80070d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80070c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070ca:	f000 fc05 	bl	80078d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80070ce:	e00c      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070d6:	f023 0301 	bic.w	r3, r3, #1
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80070e2:	e002      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80070e4:	bf00      	nop
 80070e6:	e000      	b.n	80070ea <prvProcessReceivedCommands+0x1a6>
					break;
 80070e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070ea:	4b08      	ldr	r3, [pc, #32]	@ (800710c <prvProcessReceivedCommands+0x1c8>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	1d39      	adds	r1, r7, #4
 80070f0:	2200      	movs	r2, #0
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fe f88e 	bl	8005214 <xQueueReceive>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f47f af26 	bne.w	8006f4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007100:	bf00      	nop
 8007102:	bf00      	nop
 8007104:	3730      	adds	r7, #48	@ 0x30
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	20000e68 	.word	0x20000e68

08007110 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007116:	e049      	b.n	80071ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007118:	4b2e      	ldr	r3, [pc, #184]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007122:	4b2c      	ldr	r3, [pc, #176]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	3304      	adds	r3, #4
 8007130:	4618      	mov	r0, r3
 8007132:	f7fd fc39 	bl	80049a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	68f8      	ldr	r0, [r7, #12]
 800713c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007144:	f003 0304 	and.w	r3, r3, #4
 8007148:	2b00      	cmp	r3, #0
 800714a:	d02f      	beq.n	80071ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	4413      	add	r3, r2
 8007154:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	429a      	cmp	r2, r3
 800715c:	d90e      	bls.n	800717c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	68ba      	ldr	r2, [r7, #8]
 8007162:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800716a:	4b1a      	ldr	r3, [pc, #104]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	3304      	adds	r3, #4
 8007172:	4619      	mov	r1, r3
 8007174:	4610      	mov	r0, r2
 8007176:	f7fd fbde 	bl	8004936 <vListInsert>
 800717a:	e017      	b.n	80071ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800717c:	2300      	movs	r3, #0
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	2300      	movs	r3, #0
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	2100      	movs	r1, #0
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f7ff fd58 	bl	8006c3c <xTimerGenericCommand>
 800718c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10b      	bne.n	80071ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	603b      	str	r3, [r7, #0]
}
 80071a6:	bf00      	nop
 80071a8:	bf00      	nop
 80071aa:	e7fd      	b.n	80071a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071ac:	4b09      	ldr	r3, [pc, #36]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1b0      	bne.n	8007118 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80071b6:	4b07      	ldr	r3, [pc, #28]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80071bc:	4b06      	ldr	r3, [pc, #24]	@ (80071d8 <prvSwitchTimerLists+0xc8>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a04      	ldr	r2, [pc, #16]	@ (80071d4 <prvSwitchTimerLists+0xc4>)
 80071c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80071c4:	4a04      	ldr	r2, [pc, #16]	@ (80071d8 <prvSwitchTimerLists+0xc8>)
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	6013      	str	r3, [r2, #0]
}
 80071ca:	bf00      	nop
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20000e60 	.word	0x20000e60
 80071d8:	20000e64 	.word	0x20000e64

080071dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80071e2:	f000 f989 	bl	80074f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80071e6:	4b15      	ldr	r3, [pc, #84]	@ (800723c <prvCheckForValidListAndQueue+0x60>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d120      	bne.n	8007230 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80071ee:	4814      	ldr	r0, [pc, #80]	@ (8007240 <prvCheckForValidListAndQueue+0x64>)
 80071f0:	f7fd fb50 	bl	8004894 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071f4:	4813      	ldr	r0, [pc, #76]	@ (8007244 <prvCheckForValidListAndQueue+0x68>)
 80071f6:	f7fd fb4d 	bl	8004894 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80071fa:	4b13      	ldr	r3, [pc, #76]	@ (8007248 <prvCheckForValidListAndQueue+0x6c>)
 80071fc:	4a10      	ldr	r2, [pc, #64]	@ (8007240 <prvCheckForValidListAndQueue+0x64>)
 80071fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007200:	4b12      	ldr	r3, [pc, #72]	@ (800724c <prvCheckForValidListAndQueue+0x70>)
 8007202:	4a10      	ldr	r2, [pc, #64]	@ (8007244 <prvCheckForValidListAndQueue+0x68>)
 8007204:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007206:	2300      	movs	r3, #0
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	4b11      	ldr	r3, [pc, #68]	@ (8007250 <prvCheckForValidListAndQueue+0x74>)
 800720c:	4a11      	ldr	r2, [pc, #68]	@ (8007254 <prvCheckForValidListAndQueue+0x78>)
 800720e:	2110      	movs	r1, #16
 8007210:	200a      	movs	r0, #10
 8007212:	f7fd fc5d 	bl	8004ad0 <xQueueGenericCreateStatic>
 8007216:	4603      	mov	r3, r0
 8007218:	4a08      	ldr	r2, [pc, #32]	@ (800723c <prvCheckForValidListAndQueue+0x60>)
 800721a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800721c:	4b07      	ldr	r3, [pc, #28]	@ (800723c <prvCheckForValidListAndQueue+0x60>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d005      	beq.n	8007230 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007224:	4b05      	ldr	r3, [pc, #20]	@ (800723c <prvCheckForValidListAndQueue+0x60>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	490b      	ldr	r1, [pc, #44]	@ (8007258 <prvCheckForValidListAndQueue+0x7c>)
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe fb30 	bl	8005890 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007230:	f000 f994 	bl	800755c <vPortExitCritical>
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000e68 	.word	0x20000e68
 8007240:	20000e38 	.word	0x20000e38
 8007244:	20000e4c 	.word	0x20000e4c
 8007248:	20000e60 	.word	0x20000e60
 800724c:	20000e64 	.word	0x20000e64
 8007250:	20000f14 	.word	0x20000f14
 8007254:	20000e74 	.word	0x20000e74
 8007258:	08008f2c 	.word	0x08008f2c

0800725c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08a      	sub	sp, #40	@ 0x28
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800726a:	f06f 0301 	mvn.w	r3, #1
 800726e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800727c:	4b06      	ldr	r3, [pc, #24]	@ (8007298 <xTimerPendFunctionCallFromISR+0x3c>)
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	f107 0114 	add.w	r1, r7, #20
 8007284:	2300      	movs	r3, #0
 8007286:	683a      	ldr	r2, [r7, #0]
 8007288:	f7fd ff26 	bl	80050d8 <xQueueGenericSendFromISR>
 800728c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800728e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007290:	4618      	mov	r0, r3
 8007292:	3728      	adds	r7, #40	@ 0x28
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	20000e68 	.word	0x20000e68

0800729c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	3b04      	subs	r3, #4
 80072ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80072b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	3b04      	subs	r3, #4
 80072ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	f023 0201 	bic.w	r2, r3, #1
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3b04      	subs	r3, #4
 80072ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072cc:	4a0c      	ldr	r2, [pc, #48]	@ (8007300 <pxPortInitialiseStack+0x64>)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3b14      	subs	r3, #20
 80072d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3b04      	subs	r3, #4
 80072e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f06f 0202 	mvn.w	r2, #2
 80072ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	3b20      	subs	r3, #32
 80072f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80072f2:	68fb      	ldr	r3, [r7, #12]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	08007305 	.word	0x08007305

08007304 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800730a:	2300      	movs	r3, #0
 800730c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800730e:	4b13      	ldr	r3, [pc, #76]	@ (800735c <prvTaskExitError+0x58>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d00b      	beq.n	8007330 <prvTaskExitError+0x2c>
	__asm volatile
 8007318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731c:	f383 8811 	msr	BASEPRI, r3
 8007320:	f3bf 8f6f 	isb	sy
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	60fb      	str	r3, [r7, #12]
}
 800732a:	bf00      	nop
 800732c:	bf00      	nop
 800732e:	e7fd      	b.n	800732c <prvTaskExitError+0x28>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	60bb      	str	r3, [r7, #8]
}
 8007342:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007344:	bf00      	nop
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0fc      	beq.n	8007346 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800734c:	bf00      	nop
 800734e:	bf00      	nop
 8007350:	3714      	adds	r7, #20
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	2000000c 	.word	0x2000000c

08007360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007360:	4b07      	ldr	r3, [pc, #28]	@ (8007380 <pxCurrentTCBConst2>)
 8007362:	6819      	ldr	r1, [r3, #0]
 8007364:	6808      	ldr	r0, [r1, #0]
 8007366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736a:	f380 8809 	msr	PSP, r0
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f04f 0000 	mov.w	r0, #0
 8007376:	f380 8811 	msr	BASEPRI, r0
 800737a:	4770      	bx	lr
 800737c:	f3af 8000 	nop.w

08007380 <pxCurrentTCBConst2>:
 8007380:	20000938 	.word	0x20000938
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007384:	bf00      	nop
 8007386:	bf00      	nop

08007388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007388:	4808      	ldr	r0, [pc, #32]	@ (80073ac <prvPortStartFirstTask+0x24>)
 800738a:	6800      	ldr	r0, [r0, #0]
 800738c:	6800      	ldr	r0, [r0, #0]
 800738e:	f380 8808 	msr	MSP, r0
 8007392:	f04f 0000 	mov.w	r0, #0
 8007396:	f380 8814 	msr	CONTROL, r0
 800739a:	b662      	cpsie	i
 800739c:	b661      	cpsie	f
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	df00      	svc	0
 80073a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073aa:	bf00      	nop
 80073ac:	e000ed08 	.word	0xe000ed08

080073b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073b6:	4b47      	ldr	r3, [pc, #284]	@ (80074d4 <xPortStartScheduler+0x124>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a47      	ldr	r2, [pc, #284]	@ (80074d8 <xPortStartScheduler+0x128>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d10b      	bne.n	80073d8 <xPortStartScheduler+0x28>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	60fb      	str	r3, [r7, #12]
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	e7fd      	b.n	80073d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80073d8:	4b3e      	ldr	r3, [pc, #248]	@ (80074d4 <xPortStartScheduler+0x124>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a3f      	ldr	r2, [pc, #252]	@ (80074dc <xPortStartScheduler+0x12c>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d10b      	bne.n	80073fa <xPortStartScheduler+0x4a>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	613b      	str	r3, [r7, #16]
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
 80073f8:	e7fd      	b.n	80073f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80073fa:	4b39      	ldr	r3, [pc, #228]	@ (80074e0 <xPortStartScheduler+0x130>)
 80073fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	b2db      	uxtb	r3, r3
 8007404:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	22ff      	movs	r2, #255	@ 0xff
 800740a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	b2db      	uxtb	r3, r3
 8007412:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007414:	78fb      	ldrb	r3, [r7, #3]
 8007416:	b2db      	uxtb	r3, r3
 8007418:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800741c:	b2da      	uxtb	r2, r3
 800741e:	4b31      	ldr	r3, [pc, #196]	@ (80074e4 <xPortStartScheduler+0x134>)
 8007420:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007422:	4b31      	ldr	r3, [pc, #196]	@ (80074e8 <xPortStartScheduler+0x138>)
 8007424:	2207      	movs	r2, #7
 8007426:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007428:	e009      	b.n	800743e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800742a:	4b2f      	ldr	r3, [pc, #188]	@ (80074e8 <xPortStartScheduler+0x138>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3b01      	subs	r3, #1
 8007430:	4a2d      	ldr	r2, [pc, #180]	@ (80074e8 <xPortStartScheduler+0x138>)
 8007432:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007434:	78fb      	ldrb	r3, [r7, #3]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	005b      	lsls	r3, r3, #1
 800743a:	b2db      	uxtb	r3, r3
 800743c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800743e:	78fb      	ldrb	r3, [r7, #3]
 8007440:	b2db      	uxtb	r3, r3
 8007442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007446:	2b80      	cmp	r3, #128	@ 0x80
 8007448:	d0ef      	beq.n	800742a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800744a:	4b27      	ldr	r3, [pc, #156]	@ (80074e8 <xPortStartScheduler+0x138>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f1c3 0307 	rsb	r3, r3, #7
 8007452:	2b04      	cmp	r3, #4
 8007454:	d00b      	beq.n	800746e <xPortStartScheduler+0xbe>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	60bb      	str	r3, [r7, #8]
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	e7fd      	b.n	800746a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800746e:	4b1e      	ldr	r3, [pc, #120]	@ (80074e8 <xPortStartScheduler+0x138>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	021b      	lsls	r3, r3, #8
 8007474:	4a1c      	ldr	r2, [pc, #112]	@ (80074e8 <xPortStartScheduler+0x138>)
 8007476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007478:	4b1b      	ldr	r3, [pc, #108]	@ (80074e8 <xPortStartScheduler+0x138>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007480:	4a19      	ldr	r2, [pc, #100]	@ (80074e8 <xPortStartScheduler+0x138>)
 8007482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	b2da      	uxtb	r2, r3
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800748c:	4b17      	ldr	r3, [pc, #92]	@ (80074ec <xPortStartScheduler+0x13c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a16      	ldr	r2, [pc, #88]	@ (80074ec <xPortStartScheduler+0x13c>)
 8007492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007498:	4b14      	ldr	r3, [pc, #80]	@ (80074ec <xPortStartScheduler+0x13c>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a13      	ldr	r2, [pc, #76]	@ (80074ec <xPortStartScheduler+0x13c>)
 800749e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80074a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074a4:	f000 f8da 	bl	800765c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074a8:	4b11      	ldr	r3, [pc, #68]	@ (80074f0 <xPortStartScheduler+0x140>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074ae:	f000 f8f9 	bl	80076a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074b2:	4b10      	ldr	r3, [pc, #64]	@ (80074f4 <xPortStartScheduler+0x144>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a0f      	ldr	r2, [pc, #60]	@ (80074f4 <xPortStartScheduler+0x144>)
 80074b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80074bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074be:	f7ff ff63 	bl	8007388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074c2:	f7fe fe47 	bl	8006154 <vTaskSwitchContext>
	prvTaskExitError();
 80074c6:	f7ff ff1d 	bl	8007304 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	e000ed00 	.word	0xe000ed00
 80074d8:	410fc271 	.word	0x410fc271
 80074dc:	410fc270 	.word	0x410fc270
 80074e0:	e000e400 	.word	0xe000e400
 80074e4:	20000f64 	.word	0x20000f64
 80074e8:	20000f68 	.word	0x20000f68
 80074ec:	e000ed20 	.word	0xe000ed20
 80074f0:	2000000c 	.word	0x2000000c
 80074f4:	e000ef34 	.word	0xe000ef34

080074f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	607b      	str	r3, [r7, #4]
}
 8007510:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007512:	4b10      	ldr	r3, [pc, #64]	@ (8007554 <vPortEnterCritical+0x5c>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3301      	adds	r3, #1
 8007518:	4a0e      	ldr	r2, [pc, #56]	@ (8007554 <vPortEnterCritical+0x5c>)
 800751a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800751c:	4b0d      	ldr	r3, [pc, #52]	@ (8007554 <vPortEnterCritical+0x5c>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d110      	bne.n	8007546 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007524:	4b0c      	ldr	r3, [pc, #48]	@ (8007558 <vPortEnterCritical+0x60>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	b2db      	uxtb	r3, r3
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00b      	beq.n	8007546 <vPortEnterCritical+0x4e>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	603b      	str	r3, [r7, #0]
}
 8007540:	bf00      	nop
 8007542:	bf00      	nop
 8007544:	e7fd      	b.n	8007542 <vPortEnterCritical+0x4a>
	}
}
 8007546:	bf00      	nop
 8007548:	370c      	adds	r7, #12
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	2000000c 	.word	0x2000000c
 8007558:	e000ed04 	.word	0xe000ed04

0800755c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007562:	4b12      	ldr	r3, [pc, #72]	@ (80075ac <vPortExitCritical+0x50>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10b      	bne.n	8007582 <vPortExitCritical+0x26>
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	607b      	str	r3, [r7, #4]
}
 800757c:	bf00      	nop
 800757e:	bf00      	nop
 8007580:	e7fd      	b.n	800757e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007582:	4b0a      	ldr	r3, [pc, #40]	@ (80075ac <vPortExitCritical+0x50>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	3b01      	subs	r3, #1
 8007588:	4a08      	ldr	r2, [pc, #32]	@ (80075ac <vPortExitCritical+0x50>)
 800758a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800758c:	4b07      	ldr	r3, [pc, #28]	@ (80075ac <vPortExitCritical+0x50>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d105      	bne.n	80075a0 <vPortExitCritical+0x44>
 8007594:	2300      	movs	r3, #0
 8007596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	f383 8811 	msr	BASEPRI, r3
}
 800759e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	2000000c 	.word	0x2000000c

080075b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075b0:	f3ef 8009 	mrs	r0, PSP
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	4b15      	ldr	r3, [pc, #84]	@ (8007610 <pxCurrentTCBConst>)
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	f01e 0f10 	tst.w	lr, #16
 80075c0:	bf08      	it	eq
 80075c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80075c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ca:	6010      	str	r0, [r2, #0]
 80075cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80075d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80075d4:	f380 8811 	msr	BASEPRI, r0
 80075d8:	f3bf 8f4f 	dsb	sy
 80075dc:	f3bf 8f6f 	isb	sy
 80075e0:	f7fe fdb8 	bl	8006154 <vTaskSwitchContext>
 80075e4:	f04f 0000 	mov.w	r0, #0
 80075e8:	f380 8811 	msr	BASEPRI, r0
 80075ec:	bc09      	pop	{r0, r3}
 80075ee:	6819      	ldr	r1, [r3, #0]
 80075f0:	6808      	ldr	r0, [r1, #0]
 80075f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f6:	f01e 0f10 	tst.w	lr, #16
 80075fa:	bf08      	it	eq
 80075fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007600:	f380 8809 	msr	PSP, r0
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	f3af 8000 	nop.w

08007610 <pxCurrentTCBConst>:
 8007610:	20000938 	.word	0x20000938
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop

08007618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	607b      	str	r3, [r7, #4]
}
 8007630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007632:	f7fe fcd5 	bl	8005fe0 <xTaskIncrementTick>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800763c:	4b06      	ldr	r3, [pc, #24]	@ (8007658 <xPortSysTickHandler+0x40>)
 800763e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	2300      	movs	r3, #0
 8007646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	f383 8811 	msr	BASEPRI, r3
}
 800764e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007650:	bf00      	nop
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	e000ed04 	.word	0xe000ed04

0800765c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800765c:	b480      	push	{r7}
 800765e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007660:	4b0b      	ldr	r3, [pc, #44]	@ (8007690 <vPortSetupTimerInterrupt+0x34>)
 8007662:	2200      	movs	r2, #0
 8007664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007666:	4b0b      	ldr	r3, [pc, #44]	@ (8007694 <vPortSetupTimerInterrupt+0x38>)
 8007668:	2200      	movs	r2, #0
 800766a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800766c:	4b0a      	ldr	r3, [pc, #40]	@ (8007698 <vPortSetupTimerInterrupt+0x3c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a0a      	ldr	r2, [pc, #40]	@ (800769c <vPortSetupTimerInterrupt+0x40>)
 8007672:	fba2 2303 	umull	r2, r3, r2, r3
 8007676:	099b      	lsrs	r3, r3, #6
 8007678:	4a09      	ldr	r2, [pc, #36]	@ (80076a0 <vPortSetupTimerInterrupt+0x44>)
 800767a:	3b01      	subs	r3, #1
 800767c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800767e:	4b04      	ldr	r3, [pc, #16]	@ (8007690 <vPortSetupTimerInterrupt+0x34>)
 8007680:	2207      	movs	r2, #7
 8007682:	601a      	str	r2, [r3, #0]
}
 8007684:	bf00      	nop
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	e000e010 	.word	0xe000e010
 8007694:	e000e018 	.word	0xe000e018
 8007698:	20000000 	.word	0x20000000
 800769c:	10624dd3 	.word	0x10624dd3
 80076a0:	e000e014 	.word	0xe000e014

080076a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80076b4 <vPortEnableVFP+0x10>
 80076a8:	6801      	ldr	r1, [r0, #0]
 80076aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80076ae:	6001      	str	r1, [r0, #0]
 80076b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076b2:	bf00      	nop
 80076b4:	e000ed88 	.word	0xe000ed88

080076b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80076be:	f3ef 8305 	mrs	r3, IPSR
 80076c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2b0f      	cmp	r3, #15
 80076c8:	d915      	bls.n	80076f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80076ca:	4a18      	ldr	r2, [pc, #96]	@ (800772c <vPortValidateInterruptPriority+0x74>)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4413      	add	r3, r2
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80076d4:	4b16      	ldr	r3, [pc, #88]	@ (8007730 <vPortValidateInterruptPriority+0x78>)
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	7afa      	ldrb	r2, [r7, #11]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d20b      	bcs.n	80076f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80076de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e2:	f383 8811 	msr	BASEPRI, r3
 80076e6:	f3bf 8f6f 	isb	sy
 80076ea:	f3bf 8f4f 	dsb	sy
 80076ee:	607b      	str	r3, [r7, #4]
}
 80076f0:	bf00      	nop
 80076f2:	bf00      	nop
 80076f4:	e7fd      	b.n	80076f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80076f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007734 <vPortValidateInterruptPriority+0x7c>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80076fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007738 <vPortValidateInterruptPriority+0x80>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	429a      	cmp	r2, r3
 8007704:	d90b      	bls.n	800771e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	603b      	str	r3, [r7, #0]
}
 8007718:	bf00      	nop
 800771a:	bf00      	nop
 800771c:	e7fd      	b.n	800771a <vPortValidateInterruptPriority+0x62>
	}
 800771e:	bf00      	nop
 8007720:	3714      	adds	r7, #20
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	e000e3f0 	.word	0xe000e3f0
 8007730:	20000f64 	.word	0x20000f64
 8007734:	e000ed0c 	.word	0xe000ed0c
 8007738:	20000f68 	.word	0x20000f68

0800773c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08a      	sub	sp, #40	@ 0x28
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007744:	2300      	movs	r3, #0
 8007746:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007748:	f7fe fb8e 	bl	8005e68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800774c:	4b5c      	ldr	r3, [pc, #368]	@ (80078c0 <pvPortMalloc+0x184>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007754:	f000 f924 	bl	80079a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007758:	4b5a      	ldr	r3, [pc, #360]	@ (80078c4 <pvPortMalloc+0x188>)
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4013      	ands	r3, r2
 8007760:	2b00      	cmp	r3, #0
 8007762:	f040 8095 	bne.w	8007890 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01e      	beq.n	80077aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800776c:	2208      	movs	r2, #8
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4413      	add	r3, r2
 8007772:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	2b00      	cmp	r3, #0
 800777c:	d015      	beq.n	80077aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f023 0307 	bic.w	r3, r3, #7
 8007784:	3308      	adds	r3, #8
 8007786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f003 0307 	and.w	r3, r3, #7
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00b      	beq.n	80077aa <pvPortMalloc+0x6e>
	__asm volatile
 8007792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007796:	f383 8811 	msr	BASEPRI, r3
 800779a:	f3bf 8f6f 	isb	sy
 800779e:	f3bf 8f4f 	dsb	sy
 80077a2:	617b      	str	r3, [r7, #20]
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop
 80077a8:	e7fd      	b.n	80077a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d06f      	beq.n	8007890 <pvPortMalloc+0x154>
 80077b0:	4b45      	ldr	r3, [pc, #276]	@ (80078c8 <pvPortMalloc+0x18c>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d86a      	bhi.n	8007890 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80077ba:	4b44      	ldr	r3, [pc, #272]	@ (80078cc <pvPortMalloc+0x190>)
 80077bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80077be:	4b43      	ldr	r3, [pc, #268]	@ (80078cc <pvPortMalloc+0x190>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077c4:	e004      	b.n	80077d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80077c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d903      	bls.n	80077e2 <pvPortMalloc+0xa6>
 80077da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1f1      	bne.n	80077c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80077e2:	4b37      	ldr	r3, [pc, #220]	@ (80078c0 <pvPortMalloc+0x184>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d051      	beq.n	8007890 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2208      	movs	r2, #8
 80077f2:	4413      	add	r3, r2
 80077f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	1ad2      	subs	r2, r2, r3
 8007806:	2308      	movs	r3, #8
 8007808:	005b      	lsls	r3, r3, #1
 800780a:	429a      	cmp	r2, r3
 800780c:	d920      	bls.n	8007850 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800780e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4413      	add	r3, r2
 8007814:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	f003 0307 	and.w	r3, r3, #7
 800781c:	2b00      	cmp	r3, #0
 800781e:	d00b      	beq.n	8007838 <pvPortMalloc+0xfc>
	__asm volatile
 8007820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007824:	f383 8811 	msr	BASEPRI, r3
 8007828:	f3bf 8f6f 	isb	sy
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	613b      	str	r3, [r7, #16]
}
 8007832:	bf00      	nop
 8007834:	bf00      	nop
 8007836:	e7fd      	b.n	8007834 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	1ad2      	subs	r2, r2, r3
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800784a:	69b8      	ldr	r0, [r7, #24]
 800784c:	f000 f90a 	bl	8007a64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007850:	4b1d      	ldr	r3, [pc, #116]	@ (80078c8 <pvPortMalloc+0x18c>)
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	1ad3      	subs	r3, r2, r3
 800785a:	4a1b      	ldr	r2, [pc, #108]	@ (80078c8 <pvPortMalloc+0x18c>)
 800785c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800785e:	4b1a      	ldr	r3, [pc, #104]	@ (80078c8 <pvPortMalloc+0x18c>)
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	4b1b      	ldr	r3, [pc, #108]	@ (80078d0 <pvPortMalloc+0x194>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d203      	bcs.n	8007872 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800786a:	4b17      	ldr	r3, [pc, #92]	@ (80078c8 <pvPortMalloc+0x18c>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a18      	ldr	r2, [pc, #96]	@ (80078d0 <pvPortMalloc+0x194>)
 8007870:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	4b13      	ldr	r3, [pc, #76]	@ (80078c4 <pvPortMalloc+0x188>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	431a      	orrs	r2, r3
 800787c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007882:	2200      	movs	r2, #0
 8007884:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007886:	4b13      	ldr	r3, [pc, #76]	@ (80078d4 <pvPortMalloc+0x198>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	3301      	adds	r3, #1
 800788c:	4a11      	ldr	r2, [pc, #68]	@ (80078d4 <pvPortMalloc+0x198>)
 800788e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007890:	f7fe faf8 	bl	8005e84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00b      	beq.n	80078b6 <pvPortMalloc+0x17a>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	60fb      	str	r3, [r7, #12]
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	e7fd      	b.n	80078b2 <pvPortMalloc+0x176>
	return pvReturn;
 80078b6:	69fb      	ldr	r3, [r7, #28]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3728      	adds	r7, #40	@ 0x28
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	20004b74 	.word	0x20004b74
 80078c4:	20004b88 	.word	0x20004b88
 80078c8:	20004b78 	.word	0x20004b78
 80078cc:	20004b6c 	.word	0x20004b6c
 80078d0:	20004b7c 	.word	0x20004b7c
 80078d4:	20004b80 	.word	0x20004b80

080078d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d04f      	beq.n	800798a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80078ea:	2308      	movs	r3, #8
 80078ec:	425b      	negs	r3, r3
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4413      	add	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	4b25      	ldr	r3, [pc, #148]	@ (8007994 <vPortFree+0xbc>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4013      	ands	r3, r2
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10b      	bne.n	800791e <vPortFree+0x46>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	60fb      	str	r3, [r7, #12]
}
 8007918:	bf00      	nop
 800791a:	bf00      	nop
 800791c:	e7fd      	b.n	800791a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00b      	beq.n	800793e <vPortFree+0x66>
	__asm volatile
 8007926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792a:	f383 8811 	msr	BASEPRI, r3
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	60bb      	str	r3, [r7, #8]
}
 8007938:	bf00      	nop
 800793a:	bf00      	nop
 800793c:	e7fd      	b.n	800793a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	4b14      	ldr	r3, [pc, #80]	@ (8007994 <vPortFree+0xbc>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4013      	ands	r3, r2
 8007948:	2b00      	cmp	r3, #0
 800794a:	d01e      	beq.n	800798a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d11a      	bne.n	800798a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	4b0e      	ldr	r3, [pc, #56]	@ (8007994 <vPortFree+0xbc>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	43db      	mvns	r3, r3
 800795e:	401a      	ands	r2, r3
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007964:	f7fe fa80 	bl	8005e68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	4b0a      	ldr	r3, [pc, #40]	@ (8007998 <vPortFree+0xc0>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4413      	add	r3, r2
 8007972:	4a09      	ldr	r2, [pc, #36]	@ (8007998 <vPortFree+0xc0>)
 8007974:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007976:	6938      	ldr	r0, [r7, #16]
 8007978:	f000 f874 	bl	8007a64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800797c:	4b07      	ldr	r3, [pc, #28]	@ (800799c <vPortFree+0xc4>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	3301      	adds	r3, #1
 8007982:	4a06      	ldr	r2, [pc, #24]	@ (800799c <vPortFree+0xc4>)
 8007984:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007986:	f7fe fa7d 	bl	8005e84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800798a:	bf00      	nop
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	20004b88 	.word	0x20004b88
 8007998:	20004b78 	.word	0x20004b78
 800799c:	20004b84 	.word	0x20004b84

080079a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80079a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80079aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80079ac:	4b27      	ldr	r3, [pc, #156]	@ (8007a4c <prvHeapInit+0xac>)
 80079ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f003 0307 	and.w	r3, r3, #7
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00c      	beq.n	80079d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3307      	adds	r3, #7
 80079be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0307 	bic.w	r3, r3, #7
 80079c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	1ad3      	subs	r3, r2, r3
 80079ce:	4a1f      	ldr	r2, [pc, #124]	@ (8007a4c <prvHeapInit+0xac>)
 80079d0:	4413      	add	r3, r2
 80079d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80079d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007a50 <prvHeapInit+0xb0>)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80079de:	4b1c      	ldr	r3, [pc, #112]	@ (8007a50 <prvHeapInit+0xb0>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	4413      	add	r3, r2
 80079ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80079ec:	2208      	movs	r2, #8
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	1a9b      	subs	r3, r3, r2
 80079f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f023 0307 	bic.w	r3, r3, #7
 80079fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4a15      	ldr	r2, [pc, #84]	@ (8007a54 <prvHeapInit+0xb4>)
 8007a00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a02:	4b14      	ldr	r3, [pc, #80]	@ (8007a54 <prvHeapInit+0xb4>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2200      	movs	r2, #0
 8007a08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a0a:	4b12      	ldr	r3, [pc, #72]	@ (8007a54 <prvHeapInit+0xb4>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	1ad2      	subs	r2, r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a20:	4b0c      	ldr	r3, [pc, #48]	@ (8007a54 <prvHeapInit+0xb4>)
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007a58 <prvHeapInit+0xb8>)
 8007a2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	4a09      	ldr	r2, [pc, #36]	@ (8007a5c <prvHeapInit+0xbc>)
 8007a36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a38:	4b09      	ldr	r3, [pc, #36]	@ (8007a60 <prvHeapInit+0xc0>)
 8007a3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007a3e:	601a      	str	r2, [r3, #0]
}
 8007a40:	bf00      	nop
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	20000f6c 	.word	0x20000f6c
 8007a50:	20004b6c 	.word	0x20004b6c
 8007a54:	20004b74 	.word	0x20004b74
 8007a58:	20004b7c 	.word	0x20004b7c
 8007a5c:	20004b78 	.word	0x20004b78
 8007a60:	20004b88 	.word	0x20004b88

08007a64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a6c:	4b28      	ldr	r3, [pc, #160]	@ (8007b10 <prvInsertBlockIntoFreeList+0xac>)
 8007a6e:	60fb      	str	r3, [r7, #12]
 8007a70:	e002      	b.n	8007a78 <prvInsertBlockIntoFreeList+0x14>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	60fb      	str	r3, [r7, #12]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d8f7      	bhi.n	8007a72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d108      	bne.n	8007aa6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	685a      	ldr	r2, [r3, #4]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	441a      	add	r2, r3
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	68ba      	ldr	r2, [r7, #8]
 8007ab0:	441a      	add	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d118      	bne.n	8007aec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	4b15      	ldr	r3, [pc, #84]	@ (8007b14 <prvInsertBlockIntoFreeList+0xb0>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d00d      	beq.n	8007ae2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	441a      	add	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	e008      	b.n	8007af4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8007b14 <prvInsertBlockIntoFreeList+0xb0>)
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	e003      	b.n	8007af4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d002      	beq.n	8007b02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b02:	bf00      	nop
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	20004b6c 	.word	0x20004b6c
 8007b14:	20004b74 	.word	0x20004b74

08007b18 <std>:
 8007b18:	2300      	movs	r3, #0
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b26:	6083      	str	r3, [r0, #8]
 8007b28:	8181      	strh	r1, [r0, #12]
 8007b2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b2c:	81c2      	strh	r2, [r0, #14]
 8007b2e:	6183      	str	r3, [r0, #24]
 8007b30:	4619      	mov	r1, r3
 8007b32:	2208      	movs	r2, #8
 8007b34:	305c      	adds	r0, #92	@ 0x5c
 8007b36:	f000 fa1b 	bl	8007f70 <memset>
 8007b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b70 <std+0x58>)
 8007b3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b74 <std+0x5c>)
 8007b40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b42:	4b0d      	ldr	r3, [pc, #52]	@ (8007b78 <std+0x60>)
 8007b44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b46:	4b0d      	ldr	r3, [pc, #52]	@ (8007b7c <std+0x64>)
 8007b48:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b80 <std+0x68>)
 8007b4c:	6224      	str	r4, [r4, #32]
 8007b4e:	429c      	cmp	r4, r3
 8007b50:	d006      	beq.n	8007b60 <std+0x48>
 8007b52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b56:	4294      	cmp	r4, r2
 8007b58:	d002      	beq.n	8007b60 <std+0x48>
 8007b5a:	33d0      	adds	r3, #208	@ 0xd0
 8007b5c:	429c      	cmp	r4, r3
 8007b5e:	d105      	bne.n	8007b6c <std+0x54>
 8007b60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b68:	f000 bad8 	b.w	800811c <__retarget_lock_init_recursive>
 8007b6c:	bd10      	pop	{r4, pc}
 8007b6e:	bf00      	nop
 8007b70:	08007dc1 	.word	0x08007dc1
 8007b74:	08007de3 	.word	0x08007de3
 8007b78:	08007e1b 	.word	0x08007e1b
 8007b7c:	08007e3f 	.word	0x08007e3f
 8007b80:	20004b8c 	.word	0x20004b8c

08007b84 <stdio_exit_handler>:
 8007b84:	4a02      	ldr	r2, [pc, #8]	@ (8007b90 <stdio_exit_handler+0xc>)
 8007b86:	4903      	ldr	r1, [pc, #12]	@ (8007b94 <stdio_exit_handler+0x10>)
 8007b88:	4803      	ldr	r0, [pc, #12]	@ (8007b98 <stdio_exit_handler+0x14>)
 8007b8a:	f000 b869 	b.w	8007c60 <_fwalk_sglue>
 8007b8e:	bf00      	nop
 8007b90:	20000010 	.word	0x20000010
 8007b94:	08008c85 	.word	0x08008c85
 8007b98:	20000020 	.word	0x20000020

08007b9c <cleanup_stdio>:
 8007b9c:	6841      	ldr	r1, [r0, #4]
 8007b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd0 <cleanup_stdio+0x34>)
 8007ba0:	4299      	cmp	r1, r3
 8007ba2:	b510      	push	{r4, lr}
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	d001      	beq.n	8007bac <cleanup_stdio+0x10>
 8007ba8:	f001 f86c 	bl	8008c84 <_fflush_r>
 8007bac:	68a1      	ldr	r1, [r4, #8]
 8007bae:	4b09      	ldr	r3, [pc, #36]	@ (8007bd4 <cleanup_stdio+0x38>)
 8007bb0:	4299      	cmp	r1, r3
 8007bb2:	d002      	beq.n	8007bba <cleanup_stdio+0x1e>
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f001 f865 	bl	8008c84 <_fflush_r>
 8007bba:	68e1      	ldr	r1, [r4, #12]
 8007bbc:	4b06      	ldr	r3, [pc, #24]	@ (8007bd8 <cleanup_stdio+0x3c>)
 8007bbe:	4299      	cmp	r1, r3
 8007bc0:	d004      	beq.n	8007bcc <cleanup_stdio+0x30>
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc8:	f001 b85c 	b.w	8008c84 <_fflush_r>
 8007bcc:	bd10      	pop	{r4, pc}
 8007bce:	bf00      	nop
 8007bd0:	20004b8c 	.word	0x20004b8c
 8007bd4:	20004bf4 	.word	0x20004bf4
 8007bd8:	20004c5c 	.word	0x20004c5c

08007bdc <global_stdio_init.part.0>:
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	4b0b      	ldr	r3, [pc, #44]	@ (8007c0c <global_stdio_init.part.0+0x30>)
 8007be0:	4c0b      	ldr	r4, [pc, #44]	@ (8007c10 <global_stdio_init.part.0+0x34>)
 8007be2:	4a0c      	ldr	r2, [pc, #48]	@ (8007c14 <global_stdio_init.part.0+0x38>)
 8007be4:	601a      	str	r2, [r3, #0]
 8007be6:	4620      	mov	r0, r4
 8007be8:	2200      	movs	r2, #0
 8007bea:	2104      	movs	r1, #4
 8007bec:	f7ff ff94 	bl	8007b18 <std>
 8007bf0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	2109      	movs	r1, #9
 8007bf8:	f7ff ff8e 	bl	8007b18 <std>
 8007bfc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c00:	2202      	movs	r2, #2
 8007c02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c06:	2112      	movs	r1, #18
 8007c08:	f7ff bf86 	b.w	8007b18 <std>
 8007c0c:	20004cc4 	.word	0x20004cc4
 8007c10:	20004b8c 	.word	0x20004b8c
 8007c14:	08007b85 	.word	0x08007b85

08007c18 <__sfp_lock_acquire>:
 8007c18:	4801      	ldr	r0, [pc, #4]	@ (8007c20 <__sfp_lock_acquire+0x8>)
 8007c1a:	f000 ba80 	b.w	800811e <__retarget_lock_acquire_recursive>
 8007c1e:	bf00      	nop
 8007c20:	20004ccd 	.word	0x20004ccd

08007c24 <__sfp_lock_release>:
 8007c24:	4801      	ldr	r0, [pc, #4]	@ (8007c2c <__sfp_lock_release+0x8>)
 8007c26:	f000 ba7b 	b.w	8008120 <__retarget_lock_release_recursive>
 8007c2a:	bf00      	nop
 8007c2c:	20004ccd 	.word	0x20004ccd

08007c30 <__sinit>:
 8007c30:	b510      	push	{r4, lr}
 8007c32:	4604      	mov	r4, r0
 8007c34:	f7ff fff0 	bl	8007c18 <__sfp_lock_acquire>
 8007c38:	6a23      	ldr	r3, [r4, #32]
 8007c3a:	b11b      	cbz	r3, 8007c44 <__sinit+0x14>
 8007c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c40:	f7ff bff0 	b.w	8007c24 <__sfp_lock_release>
 8007c44:	4b04      	ldr	r3, [pc, #16]	@ (8007c58 <__sinit+0x28>)
 8007c46:	6223      	str	r3, [r4, #32]
 8007c48:	4b04      	ldr	r3, [pc, #16]	@ (8007c5c <__sinit+0x2c>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1f5      	bne.n	8007c3c <__sinit+0xc>
 8007c50:	f7ff ffc4 	bl	8007bdc <global_stdio_init.part.0>
 8007c54:	e7f2      	b.n	8007c3c <__sinit+0xc>
 8007c56:	bf00      	nop
 8007c58:	08007b9d 	.word	0x08007b9d
 8007c5c:	20004cc4 	.word	0x20004cc4

08007c60 <_fwalk_sglue>:
 8007c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	4607      	mov	r7, r0
 8007c66:	4688      	mov	r8, r1
 8007c68:	4614      	mov	r4, r2
 8007c6a:	2600      	movs	r6, #0
 8007c6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c70:	f1b9 0901 	subs.w	r9, r9, #1
 8007c74:	d505      	bpl.n	8007c82 <_fwalk_sglue+0x22>
 8007c76:	6824      	ldr	r4, [r4, #0]
 8007c78:	2c00      	cmp	r4, #0
 8007c7a:	d1f7      	bne.n	8007c6c <_fwalk_sglue+0xc>
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c82:	89ab      	ldrh	r3, [r5, #12]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d907      	bls.n	8007c98 <_fwalk_sglue+0x38>
 8007c88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	d003      	beq.n	8007c98 <_fwalk_sglue+0x38>
 8007c90:	4629      	mov	r1, r5
 8007c92:	4638      	mov	r0, r7
 8007c94:	47c0      	blx	r8
 8007c96:	4306      	orrs	r6, r0
 8007c98:	3568      	adds	r5, #104	@ 0x68
 8007c9a:	e7e9      	b.n	8007c70 <_fwalk_sglue+0x10>

08007c9c <iprintf>:
 8007c9c:	b40f      	push	{r0, r1, r2, r3}
 8007c9e:	b507      	push	{r0, r1, r2, lr}
 8007ca0:	4906      	ldr	r1, [pc, #24]	@ (8007cbc <iprintf+0x20>)
 8007ca2:	ab04      	add	r3, sp, #16
 8007ca4:	6808      	ldr	r0, [r1, #0]
 8007ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007caa:	6881      	ldr	r1, [r0, #8]
 8007cac:	9301      	str	r3, [sp, #4]
 8007cae:	f000 fcc1 	bl	8008634 <_vfiprintf_r>
 8007cb2:	b003      	add	sp, #12
 8007cb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cb8:	b004      	add	sp, #16
 8007cba:	4770      	bx	lr
 8007cbc:	2000001c 	.word	0x2000001c

08007cc0 <_puts_r>:
 8007cc0:	6a03      	ldr	r3, [r0, #32]
 8007cc2:	b570      	push	{r4, r5, r6, lr}
 8007cc4:	6884      	ldr	r4, [r0, #8]
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	460e      	mov	r6, r1
 8007cca:	b90b      	cbnz	r3, 8007cd0 <_puts_r+0x10>
 8007ccc:	f7ff ffb0 	bl	8007c30 <__sinit>
 8007cd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cd2:	07db      	lsls	r3, r3, #31
 8007cd4:	d405      	bmi.n	8007ce2 <_puts_r+0x22>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	0598      	lsls	r0, r3, #22
 8007cda:	d402      	bmi.n	8007ce2 <_puts_r+0x22>
 8007cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cde:	f000 fa1e 	bl	800811e <__retarget_lock_acquire_recursive>
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	0719      	lsls	r1, r3, #28
 8007ce6:	d502      	bpl.n	8007cee <_puts_r+0x2e>
 8007ce8:	6923      	ldr	r3, [r4, #16]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d135      	bne.n	8007d5a <_puts_r+0x9a>
 8007cee:	4621      	mov	r1, r4
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	f000 f8e7 	bl	8007ec4 <__swsetup_r>
 8007cf6:	b380      	cbz	r0, 8007d5a <_puts_r+0x9a>
 8007cf8:	f04f 35ff 	mov.w	r5, #4294967295
 8007cfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cfe:	07da      	lsls	r2, r3, #31
 8007d00:	d405      	bmi.n	8007d0e <_puts_r+0x4e>
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	059b      	lsls	r3, r3, #22
 8007d06:	d402      	bmi.n	8007d0e <_puts_r+0x4e>
 8007d08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d0a:	f000 fa09 	bl	8008120 <__retarget_lock_release_recursive>
 8007d0e:	4628      	mov	r0, r5
 8007d10:	bd70      	pop	{r4, r5, r6, pc}
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	da04      	bge.n	8007d20 <_puts_r+0x60>
 8007d16:	69a2      	ldr	r2, [r4, #24]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	dc17      	bgt.n	8007d4c <_puts_r+0x8c>
 8007d1c:	290a      	cmp	r1, #10
 8007d1e:	d015      	beq.n	8007d4c <_puts_r+0x8c>
 8007d20:	6823      	ldr	r3, [r4, #0]
 8007d22:	1c5a      	adds	r2, r3, #1
 8007d24:	6022      	str	r2, [r4, #0]
 8007d26:	7019      	strb	r1, [r3, #0]
 8007d28:	68a3      	ldr	r3, [r4, #8]
 8007d2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	60a3      	str	r3, [r4, #8]
 8007d32:	2900      	cmp	r1, #0
 8007d34:	d1ed      	bne.n	8007d12 <_puts_r+0x52>
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	da11      	bge.n	8007d5e <_puts_r+0x9e>
 8007d3a:	4622      	mov	r2, r4
 8007d3c:	210a      	movs	r1, #10
 8007d3e:	4628      	mov	r0, r5
 8007d40:	f000 f881 	bl	8007e46 <__swbuf_r>
 8007d44:	3001      	adds	r0, #1
 8007d46:	d0d7      	beq.n	8007cf8 <_puts_r+0x38>
 8007d48:	250a      	movs	r5, #10
 8007d4a:	e7d7      	b.n	8007cfc <_puts_r+0x3c>
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	4628      	mov	r0, r5
 8007d50:	f000 f879 	bl	8007e46 <__swbuf_r>
 8007d54:	3001      	adds	r0, #1
 8007d56:	d1e7      	bne.n	8007d28 <_puts_r+0x68>
 8007d58:	e7ce      	b.n	8007cf8 <_puts_r+0x38>
 8007d5a:	3e01      	subs	r6, #1
 8007d5c:	e7e4      	b.n	8007d28 <_puts_r+0x68>
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	1c5a      	adds	r2, r3, #1
 8007d62:	6022      	str	r2, [r4, #0]
 8007d64:	220a      	movs	r2, #10
 8007d66:	701a      	strb	r2, [r3, #0]
 8007d68:	e7ee      	b.n	8007d48 <_puts_r+0x88>
	...

08007d6c <puts>:
 8007d6c:	4b02      	ldr	r3, [pc, #8]	@ (8007d78 <puts+0xc>)
 8007d6e:	4601      	mov	r1, r0
 8007d70:	6818      	ldr	r0, [r3, #0]
 8007d72:	f7ff bfa5 	b.w	8007cc0 <_puts_r>
 8007d76:	bf00      	nop
 8007d78:	2000001c 	.word	0x2000001c

08007d7c <siprintf>:
 8007d7c:	b40e      	push	{r1, r2, r3}
 8007d7e:	b510      	push	{r4, lr}
 8007d80:	b09d      	sub	sp, #116	@ 0x74
 8007d82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007d84:	9002      	str	r0, [sp, #8]
 8007d86:	9006      	str	r0, [sp, #24]
 8007d88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007d8c:	480a      	ldr	r0, [pc, #40]	@ (8007db8 <siprintf+0x3c>)
 8007d8e:	9107      	str	r1, [sp, #28]
 8007d90:	9104      	str	r1, [sp, #16]
 8007d92:	490a      	ldr	r1, [pc, #40]	@ (8007dbc <siprintf+0x40>)
 8007d94:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d98:	9105      	str	r1, [sp, #20]
 8007d9a:	2400      	movs	r4, #0
 8007d9c:	a902      	add	r1, sp, #8
 8007d9e:	6800      	ldr	r0, [r0, #0]
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007da4:	f000 fb20 	bl	80083e8 <_svfiprintf_r>
 8007da8:	9b02      	ldr	r3, [sp, #8]
 8007daa:	701c      	strb	r4, [r3, #0]
 8007dac:	b01d      	add	sp, #116	@ 0x74
 8007dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db2:	b003      	add	sp, #12
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	2000001c 	.word	0x2000001c
 8007dbc:	ffff0208 	.word	0xffff0208

08007dc0 <__sread>:
 8007dc0:	b510      	push	{r4, lr}
 8007dc2:	460c      	mov	r4, r1
 8007dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc8:	f000 f95a 	bl	8008080 <_read_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	bfab      	itete	ge
 8007dd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dd2:	89a3      	ldrhlt	r3, [r4, #12]
 8007dd4:	181b      	addge	r3, r3, r0
 8007dd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007dda:	bfac      	ite	ge
 8007ddc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dde:	81a3      	strhlt	r3, [r4, #12]
 8007de0:	bd10      	pop	{r4, pc}

08007de2 <__swrite>:
 8007de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de6:	461f      	mov	r7, r3
 8007de8:	898b      	ldrh	r3, [r1, #12]
 8007dea:	05db      	lsls	r3, r3, #23
 8007dec:	4605      	mov	r5, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	4616      	mov	r6, r2
 8007df2:	d505      	bpl.n	8007e00 <__swrite+0x1e>
 8007df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df8:	2302      	movs	r3, #2
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f000 f92e 	bl	800805c <_lseek_r>
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	4632      	mov	r2, r6
 8007e0e:	463b      	mov	r3, r7
 8007e10:	4628      	mov	r0, r5
 8007e12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e16:	f000 b945 	b.w	80080a4 <_write_r>

08007e1a <__sseek>:
 8007e1a:	b510      	push	{r4, lr}
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e22:	f000 f91b 	bl	800805c <_lseek_r>
 8007e26:	1c43      	adds	r3, r0, #1
 8007e28:	89a3      	ldrh	r3, [r4, #12]
 8007e2a:	bf15      	itete	ne
 8007e2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e36:	81a3      	strheq	r3, [r4, #12]
 8007e38:	bf18      	it	ne
 8007e3a:	81a3      	strhne	r3, [r4, #12]
 8007e3c:	bd10      	pop	{r4, pc}

08007e3e <__sclose>:
 8007e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e42:	f000 b89d 	b.w	8007f80 <_close_r>

08007e46 <__swbuf_r>:
 8007e46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e48:	460e      	mov	r6, r1
 8007e4a:	4614      	mov	r4, r2
 8007e4c:	4605      	mov	r5, r0
 8007e4e:	b118      	cbz	r0, 8007e58 <__swbuf_r+0x12>
 8007e50:	6a03      	ldr	r3, [r0, #32]
 8007e52:	b90b      	cbnz	r3, 8007e58 <__swbuf_r+0x12>
 8007e54:	f7ff feec 	bl	8007c30 <__sinit>
 8007e58:	69a3      	ldr	r3, [r4, #24]
 8007e5a:	60a3      	str	r3, [r4, #8]
 8007e5c:	89a3      	ldrh	r3, [r4, #12]
 8007e5e:	071a      	lsls	r2, r3, #28
 8007e60:	d501      	bpl.n	8007e66 <__swbuf_r+0x20>
 8007e62:	6923      	ldr	r3, [r4, #16]
 8007e64:	b943      	cbnz	r3, 8007e78 <__swbuf_r+0x32>
 8007e66:	4621      	mov	r1, r4
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f000 f82b 	bl	8007ec4 <__swsetup_r>
 8007e6e:	b118      	cbz	r0, 8007e78 <__swbuf_r+0x32>
 8007e70:	f04f 37ff 	mov.w	r7, #4294967295
 8007e74:	4638      	mov	r0, r7
 8007e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	6922      	ldr	r2, [r4, #16]
 8007e7c:	1a98      	subs	r0, r3, r2
 8007e7e:	6963      	ldr	r3, [r4, #20]
 8007e80:	b2f6      	uxtb	r6, r6
 8007e82:	4283      	cmp	r3, r0
 8007e84:	4637      	mov	r7, r6
 8007e86:	dc05      	bgt.n	8007e94 <__swbuf_r+0x4e>
 8007e88:	4621      	mov	r1, r4
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	f000 fefa 	bl	8008c84 <_fflush_r>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d1ed      	bne.n	8007e70 <__swbuf_r+0x2a>
 8007e94:	68a3      	ldr	r3, [r4, #8]
 8007e96:	3b01      	subs	r3, #1
 8007e98:	60a3      	str	r3, [r4, #8]
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	1c5a      	adds	r2, r3, #1
 8007e9e:	6022      	str	r2, [r4, #0]
 8007ea0:	701e      	strb	r6, [r3, #0]
 8007ea2:	6962      	ldr	r2, [r4, #20]
 8007ea4:	1c43      	adds	r3, r0, #1
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d004      	beq.n	8007eb4 <__swbuf_r+0x6e>
 8007eaa:	89a3      	ldrh	r3, [r4, #12]
 8007eac:	07db      	lsls	r3, r3, #31
 8007eae:	d5e1      	bpl.n	8007e74 <__swbuf_r+0x2e>
 8007eb0:	2e0a      	cmp	r6, #10
 8007eb2:	d1df      	bne.n	8007e74 <__swbuf_r+0x2e>
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f000 fee4 	bl	8008c84 <_fflush_r>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	d0d9      	beq.n	8007e74 <__swbuf_r+0x2e>
 8007ec0:	e7d6      	b.n	8007e70 <__swbuf_r+0x2a>
	...

08007ec4 <__swsetup_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	4b29      	ldr	r3, [pc, #164]	@ (8007f6c <__swsetup_r+0xa8>)
 8007ec8:	4605      	mov	r5, r0
 8007eca:	6818      	ldr	r0, [r3, #0]
 8007ecc:	460c      	mov	r4, r1
 8007ece:	b118      	cbz	r0, 8007ed8 <__swsetup_r+0x14>
 8007ed0:	6a03      	ldr	r3, [r0, #32]
 8007ed2:	b90b      	cbnz	r3, 8007ed8 <__swsetup_r+0x14>
 8007ed4:	f7ff feac 	bl	8007c30 <__sinit>
 8007ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007edc:	0719      	lsls	r1, r3, #28
 8007ede:	d422      	bmi.n	8007f26 <__swsetup_r+0x62>
 8007ee0:	06da      	lsls	r2, r3, #27
 8007ee2:	d407      	bmi.n	8007ef4 <__swsetup_r+0x30>
 8007ee4:	2209      	movs	r2, #9
 8007ee6:	602a      	str	r2, [r5, #0]
 8007ee8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eec:	81a3      	strh	r3, [r4, #12]
 8007eee:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef2:	e033      	b.n	8007f5c <__swsetup_r+0x98>
 8007ef4:	0758      	lsls	r0, r3, #29
 8007ef6:	d512      	bpl.n	8007f1e <__swsetup_r+0x5a>
 8007ef8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007efa:	b141      	cbz	r1, 8007f0e <__swsetup_r+0x4a>
 8007efc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f00:	4299      	cmp	r1, r3
 8007f02:	d002      	beq.n	8007f0a <__swsetup_r+0x46>
 8007f04:	4628      	mov	r0, r5
 8007f06:	f000 f91b 	bl	8008140 <_free_r>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f14:	81a3      	strh	r3, [r4, #12]
 8007f16:	2300      	movs	r3, #0
 8007f18:	6063      	str	r3, [r4, #4]
 8007f1a:	6923      	ldr	r3, [r4, #16]
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	f043 0308 	orr.w	r3, r3, #8
 8007f24:	81a3      	strh	r3, [r4, #12]
 8007f26:	6923      	ldr	r3, [r4, #16]
 8007f28:	b94b      	cbnz	r3, 8007f3e <__swsetup_r+0x7a>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f34:	d003      	beq.n	8007f3e <__swsetup_r+0x7a>
 8007f36:	4621      	mov	r1, r4
 8007f38:	4628      	mov	r0, r5
 8007f3a:	f000 fef1 	bl	8008d20 <__smakebuf_r>
 8007f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f42:	f013 0201 	ands.w	r2, r3, #1
 8007f46:	d00a      	beq.n	8007f5e <__swsetup_r+0x9a>
 8007f48:	2200      	movs	r2, #0
 8007f4a:	60a2      	str	r2, [r4, #8]
 8007f4c:	6962      	ldr	r2, [r4, #20]
 8007f4e:	4252      	negs	r2, r2
 8007f50:	61a2      	str	r2, [r4, #24]
 8007f52:	6922      	ldr	r2, [r4, #16]
 8007f54:	b942      	cbnz	r2, 8007f68 <__swsetup_r+0xa4>
 8007f56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f5a:	d1c5      	bne.n	8007ee8 <__swsetup_r+0x24>
 8007f5c:	bd38      	pop	{r3, r4, r5, pc}
 8007f5e:	0799      	lsls	r1, r3, #30
 8007f60:	bf58      	it	pl
 8007f62:	6962      	ldrpl	r2, [r4, #20]
 8007f64:	60a2      	str	r2, [r4, #8]
 8007f66:	e7f4      	b.n	8007f52 <__swsetup_r+0x8e>
 8007f68:	2000      	movs	r0, #0
 8007f6a:	e7f7      	b.n	8007f5c <__swsetup_r+0x98>
 8007f6c:	2000001c 	.word	0x2000001c

08007f70 <memset>:
 8007f70:	4402      	add	r2, r0
 8007f72:	4603      	mov	r3, r0
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d100      	bne.n	8007f7a <memset+0xa>
 8007f78:	4770      	bx	lr
 8007f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f7e:	e7f9      	b.n	8007f74 <memset+0x4>

08007f80 <_close_r>:
 8007f80:	b538      	push	{r3, r4, r5, lr}
 8007f82:	4d06      	ldr	r5, [pc, #24]	@ (8007f9c <_close_r+0x1c>)
 8007f84:	2300      	movs	r3, #0
 8007f86:	4604      	mov	r4, r0
 8007f88:	4608      	mov	r0, r1
 8007f8a:	602b      	str	r3, [r5, #0]
 8007f8c:	f7f9 f941 	bl	8001212 <_close>
 8007f90:	1c43      	adds	r3, r0, #1
 8007f92:	d102      	bne.n	8007f9a <_close_r+0x1a>
 8007f94:	682b      	ldr	r3, [r5, #0]
 8007f96:	b103      	cbz	r3, 8007f9a <_close_r+0x1a>
 8007f98:	6023      	str	r3, [r4, #0]
 8007f9a:	bd38      	pop	{r3, r4, r5, pc}
 8007f9c:	20004cc8 	.word	0x20004cc8

08007fa0 <_reclaim_reent>:
 8007fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8008058 <_reclaim_reent+0xb8>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4283      	cmp	r3, r0
 8007fa6:	b570      	push	{r4, r5, r6, lr}
 8007fa8:	4604      	mov	r4, r0
 8007faa:	d053      	beq.n	8008054 <_reclaim_reent+0xb4>
 8007fac:	69c3      	ldr	r3, [r0, #28]
 8007fae:	b31b      	cbz	r3, 8007ff8 <_reclaim_reent+0x58>
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	b163      	cbz	r3, 8007fce <_reclaim_reent+0x2e>
 8007fb4:	2500      	movs	r5, #0
 8007fb6:	69e3      	ldr	r3, [r4, #28]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	5959      	ldr	r1, [r3, r5]
 8007fbc:	b9b1      	cbnz	r1, 8007fec <_reclaim_reent+0x4c>
 8007fbe:	3504      	adds	r5, #4
 8007fc0:	2d80      	cmp	r5, #128	@ 0x80
 8007fc2:	d1f8      	bne.n	8007fb6 <_reclaim_reent+0x16>
 8007fc4:	69e3      	ldr	r3, [r4, #28]
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	68d9      	ldr	r1, [r3, #12]
 8007fca:	f000 f8b9 	bl	8008140 <_free_r>
 8007fce:	69e3      	ldr	r3, [r4, #28]
 8007fd0:	6819      	ldr	r1, [r3, #0]
 8007fd2:	b111      	cbz	r1, 8007fda <_reclaim_reent+0x3a>
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	f000 f8b3 	bl	8008140 <_free_r>
 8007fda:	69e3      	ldr	r3, [r4, #28]
 8007fdc:	689d      	ldr	r5, [r3, #8]
 8007fde:	b15d      	cbz	r5, 8007ff8 <_reclaim_reent+0x58>
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	682d      	ldr	r5, [r5, #0]
 8007fe6:	f000 f8ab 	bl	8008140 <_free_r>
 8007fea:	e7f8      	b.n	8007fde <_reclaim_reent+0x3e>
 8007fec:	680e      	ldr	r6, [r1, #0]
 8007fee:	4620      	mov	r0, r4
 8007ff0:	f000 f8a6 	bl	8008140 <_free_r>
 8007ff4:	4631      	mov	r1, r6
 8007ff6:	e7e1      	b.n	8007fbc <_reclaim_reent+0x1c>
 8007ff8:	6961      	ldr	r1, [r4, #20]
 8007ffa:	b111      	cbz	r1, 8008002 <_reclaim_reent+0x62>
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f000 f89f 	bl	8008140 <_free_r>
 8008002:	69e1      	ldr	r1, [r4, #28]
 8008004:	b111      	cbz	r1, 800800c <_reclaim_reent+0x6c>
 8008006:	4620      	mov	r0, r4
 8008008:	f000 f89a 	bl	8008140 <_free_r>
 800800c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800800e:	b111      	cbz	r1, 8008016 <_reclaim_reent+0x76>
 8008010:	4620      	mov	r0, r4
 8008012:	f000 f895 	bl	8008140 <_free_r>
 8008016:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008018:	b111      	cbz	r1, 8008020 <_reclaim_reent+0x80>
 800801a:	4620      	mov	r0, r4
 800801c:	f000 f890 	bl	8008140 <_free_r>
 8008020:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008022:	b111      	cbz	r1, 800802a <_reclaim_reent+0x8a>
 8008024:	4620      	mov	r0, r4
 8008026:	f000 f88b 	bl	8008140 <_free_r>
 800802a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800802c:	b111      	cbz	r1, 8008034 <_reclaim_reent+0x94>
 800802e:	4620      	mov	r0, r4
 8008030:	f000 f886 	bl	8008140 <_free_r>
 8008034:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008036:	b111      	cbz	r1, 800803e <_reclaim_reent+0x9e>
 8008038:	4620      	mov	r0, r4
 800803a:	f000 f881 	bl	8008140 <_free_r>
 800803e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008040:	b111      	cbz	r1, 8008048 <_reclaim_reent+0xa8>
 8008042:	4620      	mov	r0, r4
 8008044:	f000 f87c 	bl	8008140 <_free_r>
 8008048:	6a23      	ldr	r3, [r4, #32]
 800804a:	b11b      	cbz	r3, 8008054 <_reclaim_reent+0xb4>
 800804c:	4620      	mov	r0, r4
 800804e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008052:	4718      	bx	r3
 8008054:	bd70      	pop	{r4, r5, r6, pc}
 8008056:	bf00      	nop
 8008058:	2000001c 	.word	0x2000001c

0800805c <_lseek_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_lseek_r+0x20>)
 8008060:	4604      	mov	r4, r0
 8008062:	4608      	mov	r0, r1
 8008064:	4611      	mov	r1, r2
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	f7f9 f8f8 	bl	8001260 <_lseek>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_lseek_r+0x1e>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_lseek_r+0x1e>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	20004cc8 	.word	0x20004cc8

08008080 <_read_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d07      	ldr	r5, [pc, #28]	@ (80080a0 <_read_r+0x20>)
 8008084:	4604      	mov	r4, r0
 8008086:	4608      	mov	r0, r1
 8008088:	4611      	mov	r1, r2
 800808a:	2200      	movs	r2, #0
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	f7f9 f8a2 	bl	80011d8 <_read>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_read_r+0x1e>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_read_r+0x1e>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	20004cc8 	.word	0x20004cc8

080080a4 <_write_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4d07      	ldr	r5, [pc, #28]	@ (80080c4 <_write_r+0x20>)
 80080a8:	4604      	mov	r4, r0
 80080aa:	4608      	mov	r0, r1
 80080ac:	4611      	mov	r1, r2
 80080ae:	2200      	movs	r2, #0
 80080b0:	602a      	str	r2, [r5, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f7f8 fea6 	bl	8000e04 <_write>
 80080b8:	1c43      	adds	r3, r0, #1
 80080ba:	d102      	bne.n	80080c2 <_write_r+0x1e>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	b103      	cbz	r3, 80080c2 <_write_r+0x1e>
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	20004cc8 	.word	0x20004cc8

080080c8 <__errno>:
 80080c8:	4b01      	ldr	r3, [pc, #4]	@ (80080d0 <__errno+0x8>)
 80080ca:	6818      	ldr	r0, [r3, #0]
 80080cc:	4770      	bx	lr
 80080ce:	bf00      	nop
 80080d0:	2000001c 	.word	0x2000001c

080080d4 <__libc_init_array>:
 80080d4:	b570      	push	{r4, r5, r6, lr}
 80080d6:	4d0d      	ldr	r5, [pc, #52]	@ (800810c <__libc_init_array+0x38>)
 80080d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008110 <__libc_init_array+0x3c>)
 80080da:	1b64      	subs	r4, r4, r5
 80080dc:	10a4      	asrs	r4, r4, #2
 80080de:	2600      	movs	r6, #0
 80080e0:	42a6      	cmp	r6, r4
 80080e2:	d109      	bne.n	80080f8 <__libc_init_array+0x24>
 80080e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008114 <__libc_init_array+0x40>)
 80080e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008118 <__libc_init_array+0x44>)
 80080e8:	f000 fed8 	bl	8008e9c <_init>
 80080ec:	1b64      	subs	r4, r4, r5
 80080ee:	10a4      	asrs	r4, r4, #2
 80080f0:	2600      	movs	r6, #0
 80080f2:	42a6      	cmp	r6, r4
 80080f4:	d105      	bne.n	8008102 <__libc_init_array+0x2e>
 80080f6:	bd70      	pop	{r4, r5, r6, pc}
 80080f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080fc:	4798      	blx	r3
 80080fe:	3601      	adds	r6, #1
 8008100:	e7ee      	b.n	80080e0 <__libc_init_array+0xc>
 8008102:	f855 3b04 	ldr.w	r3, [r5], #4
 8008106:	4798      	blx	r3
 8008108:	3601      	adds	r6, #1
 800810a:	e7f2      	b.n	80080f2 <__libc_init_array+0x1e>
 800810c:	0800906c 	.word	0x0800906c
 8008110:	0800906c 	.word	0x0800906c
 8008114:	0800906c 	.word	0x0800906c
 8008118:	08009070 	.word	0x08009070

0800811c <__retarget_lock_init_recursive>:
 800811c:	4770      	bx	lr

0800811e <__retarget_lock_acquire_recursive>:
 800811e:	4770      	bx	lr

08008120 <__retarget_lock_release_recursive>:
 8008120:	4770      	bx	lr

08008122 <memcpy>:
 8008122:	440a      	add	r2, r1
 8008124:	4291      	cmp	r1, r2
 8008126:	f100 33ff 	add.w	r3, r0, #4294967295
 800812a:	d100      	bne.n	800812e <memcpy+0xc>
 800812c:	4770      	bx	lr
 800812e:	b510      	push	{r4, lr}
 8008130:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008134:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008138:	4291      	cmp	r1, r2
 800813a:	d1f9      	bne.n	8008130 <memcpy+0xe>
 800813c:	bd10      	pop	{r4, pc}
	...

08008140 <_free_r>:
 8008140:	b538      	push	{r3, r4, r5, lr}
 8008142:	4605      	mov	r5, r0
 8008144:	2900      	cmp	r1, #0
 8008146:	d041      	beq.n	80081cc <_free_r+0x8c>
 8008148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800814c:	1f0c      	subs	r4, r1, #4
 800814e:	2b00      	cmp	r3, #0
 8008150:	bfb8      	it	lt
 8008152:	18e4      	addlt	r4, r4, r3
 8008154:	f000 f8e0 	bl	8008318 <__malloc_lock>
 8008158:	4a1d      	ldr	r2, [pc, #116]	@ (80081d0 <_free_r+0x90>)
 800815a:	6813      	ldr	r3, [r2, #0]
 800815c:	b933      	cbnz	r3, 800816c <_free_r+0x2c>
 800815e:	6063      	str	r3, [r4, #4]
 8008160:	6014      	str	r4, [r2, #0]
 8008162:	4628      	mov	r0, r5
 8008164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008168:	f000 b8dc 	b.w	8008324 <__malloc_unlock>
 800816c:	42a3      	cmp	r3, r4
 800816e:	d908      	bls.n	8008182 <_free_r+0x42>
 8008170:	6820      	ldr	r0, [r4, #0]
 8008172:	1821      	adds	r1, r4, r0
 8008174:	428b      	cmp	r3, r1
 8008176:	bf01      	itttt	eq
 8008178:	6819      	ldreq	r1, [r3, #0]
 800817a:	685b      	ldreq	r3, [r3, #4]
 800817c:	1809      	addeq	r1, r1, r0
 800817e:	6021      	streq	r1, [r4, #0]
 8008180:	e7ed      	b.n	800815e <_free_r+0x1e>
 8008182:	461a      	mov	r2, r3
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	b10b      	cbz	r3, 800818c <_free_r+0x4c>
 8008188:	42a3      	cmp	r3, r4
 800818a:	d9fa      	bls.n	8008182 <_free_r+0x42>
 800818c:	6811      	ldr	r1, [r2, #0]
 800818e:	1850      	adds	r0, r2, r1
 8008190:	42a0      	cmp	r0, r4
 8008192:	d10b      	bne.n	80081ac <_free_r+0x6c>
 8008194:	6820      	ldr	r0, [r4, #0]
 8008196:	4401      	add	r1, r0
 8008198:	1850      	adds	r0, r2, r1
 800819a:	4283      	cmp	r3, r0
 800819c:	6011      	str	r1, [r2, #0]
 800819e:	d1e0      	bne.n	8008162 <_free_r+0x22>
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	6053      	str	r3, [r2, #4]
 80081a6:	4408      	add	r0, r1
 80081a8:	6010      	str	r0, [r2, #0]
 80081aa:	e7da      	b.n	8008162 <_free_r+0x22>
 80081ac:	d902      	bls.n	80081b4 <_free_r+0x74>
 80081ae:	230c      	movs	r3, #12
 80081b0:	602b      	str	r3, [r5, #0]
 80081b2:	e7d6      	b.n	8008162 <_free_r+0x22>
 80081b4:	6820      	ldr	r0, [r4, #0]
 80081b6:	1821      	adds	r1, r4, r0
 80081b8:	428b      	cmp	r3, r1
 80081ba:	bf04      	itt	eq
 80081bc:	6819      	ldreq	r1, [r3, #0]
 80081be:	685b      	ldreq	r3, [r3, #4]
 80081c0:	6063      	str	r3, [r4, #4]
 80081c2:	bf04      	itt	eq
 80081c4:	1809      	addeq	r1, r1, r0
 80081c6:	6021      	streq	r1, [r4, #0]
 80081c8:	6054      	str	r4, [r2, #4]
 80081ca:	e7ca      	b.n	8008162 <_free_r+0x22>
 80081cc:	bd38      	pop	{r3, r4, r5, pc}
 80081ce:	bf00      	nop
 80081d0:	20004cd4 	.word	0x20004cd4

080081d4 <sbrk_aligned>:
 80081d4:	b570      	push	{r4, r5, r6, lr}
 80081d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008214 <sbrk_aligned+0x40>)
 80081d8:	460c      	mov	r4, r1
 80081da:	6831      	ldr	r1, [r6, #0]
 80081dc:	4605      	mov	r5, r0
 80081de:	b911      	cbnz	r1, 80081e6 <sbrk_aligned+0x12>
 80081e0:	f000 fe16 	bl	8008e10 <_sbrk_r>
 80081e4:	6030      	str	r0, [r6, #0]
 80081e6:	4621      	mov	r1, r4
 80081e8:	4628      	mov	r0, r5
 80081ea:	f000 fe11 	bl	8008e10 <_sbrk_r>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	d103      	bne.n	80081fa <sbrk_aligned+0x26>
 80081f2:	f04f 34ff 	mov.w	r4, #4294967295
 80081f6:	4620      	mov	r0, r4
 80081f8:	bd70      	pop	{r4, r5, r6, pc}
 80081fa:	1cc4      	adds	r4, r0, #3
 80081fc:	f024 0403 	bic.w	r4, r4, #3
 8008200:	42a0      	cmp	r0, r4
 8008202:	d0f8      	beq.n	80081f6 <sbrk_aligned+0x22>
 8008204:	1a21      	subs	r1, r4, r0
 8008206:	4628      	mov	r0, r5
 8008208:	f000 fe02 	bl	8008e10 <_sbrk_r>
 800820c:	3001      	adds	r0, #1
 800820e:	d1f2      	bne.n	80081f6 <sbrk_aligned+0x22>
 8008210:	e7ef      	b.n	80081f2 <sbrk_aligned+0x1e>
 8008212:	bf00      	nop
 8008214:	20004cd0 	.word	0x20004cd0

08008218 <_malloc_r>:
 8008218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800821c:	1ccd      	adds	r5, r1, #3
 800821e:	f025 0503 	bic.w	r5, r5, #3
 8008222:	3508      	adds	r5, #8
 8008224:	2d0c      	cmp	r5, #12
 8008226:	bf38      	it	cc
 8008228:	250c      	movcc	r5, #12
 800822a:	2d00      	cmp	r5, #0
 800822c:	4606      	mov	r6, r0
 800822e:	db01      	blt.n	8008234 <_malloc_r+0x1c>
 8008230:	42a9      	cmp	r1, r5
 8008232:	d904      	bls.n	800823e <_malloc_r+0x26>
 8008234:	230c      	movs	r3, #12
 8008236:	6033      	str	r3, [r6, #0]
 8008238:	2000      	movs	r0, #0
 800823a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800823e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008314 <_malloc_r+0xfc>
 8008242:	f000 f869 	bl	8008318 <__malloc_lock>
 8008246:	f8d8 3000 	ldr.w	r3, [r8]
 800824a:	461c      	mov	r4, r3
 800824c:	bb44      	cbnz	r4, 80082a0 <_malloc_r+0x88>
 800824e:	4629      	mov	r1, r5
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff ffbf 	bl	80081d4 <sbrk_aligned>
 8008256:	1c43      	adds	r3, r0, #1
 8008258:	4604      	mov	r4, r0
 800825a:	d158      	bne.n	800830e <_malloc_r+0xf6>
 800825c:	f8d8 4000 	ldr.w	r4, [r8]
 8008260:	4627      	mov	r7, r4
 8008262:	2f00      	cmp	r7, #0
 8008264:	d143      	bne.n	80082ee <_malloc_r+0xd6>
 8008266:	2c00      	cmp	r4, #0
 8008268:	d04b      	beq.n	8008302 <_malloc_r+0xea>
 800826a:	6823      	ldr	r3, [r4, #0]
 800826c:	4639      	mov	r1, r7
 800826e:	4630      	mov	r0, r6
 8008270:	eb04 0903 	add.w	r9, r4, r3
 8008274:	f000 fdcc 	bl	8008e10 <_sbrk_r>
 8008278:	4581      	cmp	r9, r0
 800827a:	d142      	bne.n	8008302 <_malloc_r+0xea>
 800827c:	6821      	ldr	r1, [r4, #0]
 800827e:	1a6d      	subs	r5, r5, r1
 8008280:	4629      	mov	r1, r5
 8008282:	4630      	mov	r0, r6
 8008284:	f7ff ffa6 	bl	80081d4 <sbrk_aligned>
 8008288:	3001      	adds	r0, #1
 800828a:	d03a      	beq.n	8008302 <_malloc_r+0xea>
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	442b      	add	r3, r5
 8008290:	6023      	str	r3, [r4, #0]
 8008292:	f8d8 3000 	ldr.w	r3, [r8]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	bb62      	cbnz	r2, 80082f4 <_malloc_r+0xdc>
 800829a:	f8c8 7000 	str.w	r7, [r8]
 800829e:	e00f      	b.n	80082c0 <_malloc_r+0xa8>
 80082a0:	6822      	ldr	r2, [r4, #0]
 80082a2:	1b52      	subs	r2, r2, r5
 80082a4:	d420      	bmi.n	80082e8 <_malloc_r+0xd0>
 80082a6:	2a0b      	cmp	r2, #11
 80082a8:	d917      	bls.n	80082da <_malloc_r+0xc2>
 80082aa:	1961      	adds	r1, r4, r5
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	6025      	str	r5, [r4, #0]
 80082b0:	bf18      	it	ne
 80082b2:	6059      	strne	r1, [r3, #4]
 80082b4:	6863      	ldr	r3, [r4, #4]
 80082b6:	bf08      	it	eq
 80082b8:	f8c8 1000 	streq.w	r1, [r8]
 80082bc:	5162      	str	r2, [r4, r5]
 80082be:	604b      	str	r3, [r1, #4]
 80082c0:	4630      	mov	r0, r6
 80082c2:	f000 f82f 	bl	8008324 <__malloc_unlock>
 80082c6:	f104 000b 	add.w	r0, r4, #11
 80082ca:	1d23      	adds	r3, r4, #4
 80082cc:	f020 0007 	bic.w	r0, r0, #7
 80082d0:	1ac2      	subs	r2, r0, r3
 80082d2:	bf1c      	itt	ne
 80082d4:	1a1b      	subne	r3, r3, r0
 80082d6:	50a3      	strne	r3, [r4, r2]
 80082d8:	e7af      	b.n	800823a <_malloc_r+0x22>
 80082da:	6862      	ldr	r2, [r4, #4]
 80082dc:	42a3      	cmp	r3, r4
 80082de:	bf0c      	ite	eq
 80082e0:	f8c8 2000 	streq.w	r2, [r8]
 80082e4:	605a      	strne	r2, [r3, #4]
 80082e6:	e7eb      	b.n	80082c0 <_malloc_r+0xa8>
 80082e8:	4623      	mov	r3, r4
 80082ea:	6864      	ldr	r4, [r4, #4]
 80082ec:	e7ae      	b.n	800824c <_malloc_r+0x34>
 80082ee:	463c      	mov	r4, r7
 80082f0:	687f      	ldr	r7, [r7, #4]
 80082f2:	e7b6      	b.n	8008262 <_malloc_r+0x4a>
 80082f4:	461a      	mov	r2, r3
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	42a3      	cmp	r3, r4
 80082fa:	d1fb      	bne.n	80082f4 <_malloc_r+0xdc>
 80082fc:	2300      	movs	r3, #0
 80082fe:	6053      	str	r3, [r2, #4]
 8008300:	e7de      	b.n	80082c0 <_malloc_r+0xa8>
 8008302:	230c      	movs	r3, #12
 8008304:	6033      	str	r3, [r6, #0]
 8008306:	4630      	mov	r0, r6
 8008308:	f000 f80c 	bl	8008324 <__malloc_unlock>
 800830c:	e794      	b.n	8008238 <_malloc_r+0x20>
 800830e:	6005      	str	r5, [r0, #0]
 8008310:	e7d6      	b.n	80082c0 <_malloc_r+0xa8>
 8008312:	bf00      	nop
 8008314:	20004cd4 	.word	0x20004cd4

08008318 <__malloc_lock>:
 8008318:	4801      	ldr	r0, [pc, #4]	@ (8008320 <__malloc_lock+0x8>)
 800831a:	f7ff bf00 	b.w	800811e <__retarget_lock_acquire_recursive>
 800831e:	bf00      	nop
 8008320:	20004ccc 	.word	0x20004ccc

08008324 <__malloc_unlock>:
 8008324:	4801      	ldr	r0, [pc, #4]	@ (800832c <__malloc_unlock+0x8>)
 8008326:	f7ff befb 	b.w	8008120 <__retarget_lock_release_recursive>
 800832a:	bf00      	nop
 800832c:	20004ccc 	.word	0x20004ccc

08008330 <__ssputs_r>:
 8008330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008334:	688e      	ldr	r6, [r1, #8]
 8008336:	461f      	mov	r7, r3
 8008338:	42be      	cmp	r6, r7
 800833a:	680b      	ldr	r3, [r1, #0]
 800833c:	4682      	mov	sl, r0
 800833e:	460c      	mov	r4, r1
 8008340:	4690      	mov	r8, r2
 8008342:	d82d      	bhi.n	80083a0 <__ssputs_r+0x70>
 8008344:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008348:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800834c:	d026      	beq.n	800839c <__ssputs_r+0x6c>
 800834e:	6965      	ldr	r5, [r4, #20]
 8008350:	6909      	ldr	r1, [r1, #16]
 8008352:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008356:	eba3 0901 	sub.w	r9, r3, r1
 800835a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800835e:	1c7b      	adds	r3, r7, #1
 8008360:	444b      	add	r3, r9
 8008362:	106d      	asrs	r5, r5, #1
 8008364:	429d      	cmp	r5, r3
 8008366:	bf38      	it	cc
 8008368:	461d      	movcc	r5, r3
 800836a:	0553      	lsls	r3, r2, #21
 800836c:	d527      	bpl.n	80083be <__ssputs_r+0x8e>
 800836e:	4629      	mov	r1, r5
 8008370:	f7ff ff52 	bl	8008218 <_malloc_r>
 8008374:	4606      	mov	r6, r0
 8008376:	b360      	cbz	r0, 80083d2 <__ssputs_r+0xa2>
 8008378:	6921      	ldr	r1, [r4, #16]
 800837a:	464a      	mov	r2, r9
 800837c:	f7ff fed1 	bl	8008122 <memcpy>
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800838a:	81a3      	strh	r3, [r4, #12]
 800838c:	6126      	str	r6, [r4, #16]
 800838e:	6165      	str	r5, [r4, #20]
 8008390:	444e      	add	r6, r9
 8008392:	eba5 0509 	sub.w	r5, r5, r9
 8008396:	6026      	str	r6, [r4, #0]
 8008398:	60a5      	str	r5, [r4, #8]
 800839a:	463e      	mov	r6, r7
 800839c:	42be      	cmp	r6, r7
 800839e:	d900      	bls.n	80083a2 <__ssputs_r+0x72>
 80083a0:	463e      	mov	r6, r7
 80083a2:	6820      	ldr	r0, [r4, #0]
 80083a4:	4632      	mov	r2, r6
 80083a6:	4641      	mov	r1, r8
 80083a8:	f000 fcf6 	bl	8008d98 <memmove>
 80083ac:	68a3      	ldr	r3, [r4, #8]
 80083ae:	1b9b      	subs	r3, r3, r6
 80083b0:	60a3      	str	r3, [r4, #8]
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	4433      	add	r3, r6
 80083b6:	6023      	str	r3, [r4, #0]
 80083b8:	2000      	movs	r0, #0
 80083ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083be:	462a      	mov	r2, r5
 80083c0:	f000 fd36 	bl	8008e30 <_realloc_r>
 80083c4:	4606      	mov	r6, r0
 80083c6:	2800      	cmp	r0, #0
 80083c8:	d1e0      	bne.n	800838c <__ssputs_r+0x5c>
 80083ca:	6921      	ldr	r1, [r4, #16]
 80083cc:	4650      	mov	r0, sl
 80083ce:	f7ff feb7 	bl	8008140 <_free_r>
 80083d2:	230c      	movs	r3, #12
 80083d4:	f8ca 3000 	str.w	r3, [sl]
 80083d8:	89a3      	ldrh	r3, [r4, #12]
 80083da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	f04f 30ff 	mov.w	r0, #4294967295
 80083e4:	e7e9      	b.n	80083ba <__ssputs_r+0x8a>
	...

080083e8 <_svfiprintf_r>:
 80083e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ec:	4698      	mov	r8, r3
 80083ee:	898b      	ldrh	r3, [r1, #12]
 80083f0:	061b      	lsls	r3, r3, #24
 80083f2:	b09d      	sub	sp, #116	@ 0x74
 80083f4:	4607      	mov	r7, r0
 80083f6:	460d      	mov	r5, r1
 80083f8:	4614      	mov	r4, r2
 80083fa:	d510      	bpl.n	800841e <_svfiprintf_r+0x36>
 80083fc:	690b      	ldr	r3, [r1, #16]
 80083fe:	b973      	cbnz	r3, 800841e <_svfiprintf_r+0x36>
 8008400:	2140      	movs	r1, #64	@ 0x40
 8008402:	f7ff ff09 	bl	8008218 <_malloc_r>
 8008406:	6028      	str	r0, [r5, #0]
 8008408:	6128      	str	r0, [r5, #16]
 800840a:	b930      	cbnz	r0, 800841a <_svfiprintf_r+0x32>
 800840c:	230c      	movs	r3, #12
 800840e:	603b      	str	r3, [r7, #0]
 8008410:	f04f 30ff 	mov.w	r0, #4294967295
 8008414:	b01d      	add	sp, #116	@ 0x74
 8008416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800841a:	2340      	movs	r3, #64	@ 0x40
 800841c:	616b      	str	r3, [r5, #20]
 800841e:	2300      	movs	r3, #0
 8008420:	9309      	str	r3, [sp, #36]	@ 0x24
 8008422:	2320      	movs	r3, #32
 8008424:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008428:	f8cd 800c 	str.w	r8, [sp, #12]
 800842c:	2330      	movs	r3, #48	@ 0x30
 800842e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80085cc <_svfiprintf_r+0x1e4>
 8008432:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008436:	f04f 0901 	mov.w	r9, #1
 800843a:	4623      	mov	r3, r4
 800843c:	469a      	mov	sl, r3
 800843e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008442:	b10a      	cbz	r2, 8008448 <_svfiprintf_r+0x60>
 8008444:	2a25      	cmp	r2, #37	@ 0x25
 8008446:	d1f9      	bne.n	800843c <_svfiprintf_r+0x54>
 8008448:	ebba 0b04 	subs.w	fp, sl, r4
 800844c:	d00b      	beq.n	8008466 <_svfiprintf_r+0x7e>
 800844e:	465b      	mov	r3, fp
 8008450:	4622      	mov	r2, r4
 8008452:	4629      	mov	r1, r5
 8008454:	4638      	mov	r0, r7
 8008456:	f7ff ff6b 	bl	8008330 <__ssputs_r>
 800845a:	3001      	adds	r0, #1
 800845c:	f000 80a7 	beq.w	80085ae <_svfiprintf_r+0x1c6>
 8008460:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008462:	445a      	add	r2, fp
 8008464:	9209      	str	r2, [sp, #36]	@ 0x24
 8008466:	f89a 3000 	ldrb.w	r3, [sl]
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 809f 	beq.w	80085ae <_svfiprintf_r+0x1c6>
 8008470:	2300      	movs	r3, #0
 8008472:	f04f 32ff 	mov.w	r2, #4294967295
 8008476:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800847a:	f10a 0a01 	add.w	sl, sl, #1
 800847e:	9304      	str	r3, [sp, #16]
 8008480:	9307      	str	r3, [sp, #28]
 8008482:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008486:	931a      	str	r3, [sp, #104]	@ 0x68
 8008488:	4654      	mov	r4, sl
 800848a:	2205      	movs	r2, #5
 800848c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008490:	484e      	ldr	r0, [pc, #312]	@ (80085cc <_svfiprintf_r+0x1e4>)
 8008492:	f7f7 fe9d 	bl	80001d0 <memchr>
 8008496:	9a04      	ldr	r2, [sp, #16]
 8008498:	b9d8      	cbnz	r0, 80084d2 <_svfiprintf_r+0xea>
 800849a:	06d0      	lsls	r0, r2, #27
 800849c:	bf44      	itt	mi
 800849e:	2320      	movmi	r3, #32
 80084a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084a4:	0711      	lsls	r1, r2, #28
 80084a6:	bf44      	itt	mi
 80084a8:	232b      	movmi	r3, #43	@ 0x2b
 80084aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ae:	f89a 3000 	ldrb.w	r3, [sl]
 80084b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084b4:	d015      	beq.n	80084e2 <_svfiprintf_r+0xfa>
 80084b6:	9a07      	ldr	r2, [sp, #28]
 80084b8:	4654      	mov	r4, sl
 80084ba:	2000      	movs	r0, #0
 80084bc:	f04f 0c0a 	mov.w	ip, #10
 80084c0:	4621      	mov	r1, r4
 80084c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084c6:	3b30      	subs	r3, #48	@ 0x30
 80084c8:	2b09      	cmp	r3, #9
 80084ca:	d94b      	bls.n	8008564 <_svfiprintf_r+0x17c>
 80084cc:	b1b0      	cbz	r0, 80084fc <_svfiprintf_r+0x114>
 80084ce:	9207      	str	r2, [sp, #28]
 80084d0:	e014      	b.n	80084fc <_svfiprintf_r+0x114>
 80084d2:	eba0 0308 	sub.w	r3, r0, r8
 80084d6:	fa09 f303 	lsl.w	r3, r9, r3
 80084da:	4313      	orrs	r3, r2
 80084dc:	9304      	str	r3, [sp, #16]
 80084de:	46a2      	mov	sl, r4
 80084e0:	e7d2      	b.n	8008488 <_svfiprintf_r+0xa0>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	1d19      	adds	r1, r3, #4
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	9103      	str	r1, [sp, #12]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	bfbb      	ittet	lt
 80084ee:	425b      	neglt	r3, r3
 80084f0:	f042 0202 	orrlt.w	r2, r2, #2
 80084f4:	9307      	strge	r3, [sp, #28]
 80084f6:	9307      	strlt	r3, [sp, #28]
 80084f8:	bfb8      	it	lt
 80084fa:	9204      	strlt	r2, [sp, #16]
 80084fc:	7823      	ldrb	r3, [r4, #0]
 80084fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8008500:	d10a      	bne.n	8008518 <_svfiprintf_r+0x130>
 8008502:	7863      	ldrb	r3, [r4, #1]
 8008504:	2b2a      	cmp	r3, #42	@ 0x2a
 8008506:	d132      	bne.n	800856e <_svfiprintf_r+0x186>
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	1d1a      	adds	r2, r3, #4
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	9203      	str	r2, [sp, #12]
 8008510:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008514:	3402      	adds	r4, #2
 8008516:	9305      	str	r3, [sp, #20]
 8008518:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80085dc <_svfiprintf_r+0x1f4>
 800851c:	7821      	ldrb	r1, [r4, #0]
 800851e:	2203      	movs	r2, #3
 8008520:	4650      	mov	r0, sl
 8008522:	f7f7 fe55 	bl	80001d0 <memchr>
 8008526:	b138      	cbz	r0, 8008538 <_svfiprintf_r+0x150>
 8008528:	9b04      	ldr	r3, [sp, #16]
 800852a:	eba0 000a 	sub.w	r0, r0, sl
 800852e:	2240      	movs	r2, #64	@ 0x40
 8008530:	4082      	lsls	r2, r0
 8008532:	4313      	orrs	r3, r2
 8008534:	3401      	adds	r4, #1
 8008536:	9304      	str	r3, [sp, #16]
 8008538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800853c:	4824      	ldr	r0, [pc, #144]	@ (80085d0 <_svfiprintf_r+0x1e8>)
 800853e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008542:	2206      	movs	r2, #6
 8008544:	f7f7 fe44 	bl	80001d0 <memchr>
 8008548:	2800      	cmp	r0, #0
 800854a:	d036      	beq.n	80085ba <_svfiprintf_r+0x1d2>
 800854c:	4b21      	ldr	r3, [pc, #132]	@ (80085d4 <_svfiprintf_r+0x1ec>)
 800854e:	bb1b      	cbnz	r3, 8008598 <_svfiprintf_r+0x1b0>
 8008550:	9b03      	ldr	r3, [sp, #12]
 8008552:	3307      	adds	r3, #7
 8008554:	f023 0307 	bic.w	r3, r3, #7
 8008558:	3308      	adds	r3, #8
 800855a:	9303      	str	r3, [sp, #12]
 800855c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800855e:	4433      	add	r3, r6
 8008560:	9309      	str	r3, [sp, #36]	@ 0x24
 8008562:	e76a      	b.n	800843a <_svfiprintf_r+0x52>
 8008564:	fb0c 3202 	mla	r2, ip, r2, r3
 8008568:	460c      	mov	r4, r1
 800856a:	2001      	movs	r0, #1
 800856c:	e7a8      	b.n	80084c0 <_svfiprintf_r+0xd8>
 800856e:	2300      	movs	r3, #0
 8008570:	3401      	adds	r4, #1
 8008572:	9305      	str	r3, [sp, #20]
 8008574:	4619      	mov	r1, r3
 8008576:	f04f 0c0a 	mov.w	ip, #10
 800857a:	4620      	mov	r0, r4
 800857c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008580:	3a30      	subs	r2, #48	@ 0x30
 8008582:	2a09      	cmp	r2, #9
 8008584:	d903      	bls.n	800858e <_svfiprintf_r+0x1a6>
 8008586:	2b00      	cmp	r3, #0
 8008588:	d0c6      	beq.n	8008518 <_svfiprintf_r+0x130>
 800858a:	9105      	str	r1, [sp, #20]
 800858c:	e7c4      	b.n	8008518 <_svfiprintf_r+0x130>
 800858e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008592:	4604      	mov	r4, r0
 8008594:	2301      	movs	r3, #1
 8008596:	e7f0      	b.n	800857a <_svfiprintf_r+0x192>
 8008598:	ab03      	add	r3, sp, #12
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	462a      	mov	r2, r5
 800859e:	4b0e      	ldr	r3, [pc, #56]	@ (80085d8 <_svfiprintf_r+0x1f0>)
 80085a0:	a904      	add	r1, sp, #16
 80085a2:	4638      	mov	r0, r7
 80085a4:	f3af 8000 	nop.w
 80085a8:	1c42      	adds	r2, r0, #1
 80085aa:	4606      	mov	r6, r0
 80085ac:	d1d6      	bne.n	800855c <_svfiprintf_r+0x174>
 80085ae:	89ab      	ldrh	r3, [r5, #12]
 80085b0:	065b      	lsls	r3, r3, #25
 80085b2:	f53f af2d 	bmi.w	8008410 <_svfiprintf_r+0x28>
 80085b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085b8:	e72c      	b.n	8008414 <_svfiprintf_r+0x2c>
 80085ba:	ab03      	add	r3, sp, #12
 80085bc:	9300      	str	r3, [sp, #0]
 80085be:	462a      	mov	r2, r5
 80085c0:	4b05      	ldr	r3, [pc, #20]	@ (80085d8 <_svfiprintf_r+0x1f0>)
 80085c2:	a904      	add	r1, sp, #16
 80085c4:	4638      	mov	r0, r7
 80085c6:	f000 f9bb 	bl	8008940 <_printf_i>
 80085ca:	e7ed      	b.n	80085a8 <_svfiprintf_r+0x1c0>
 80085cc:	08009030 	.word	0x08009030
 80085d0:	0800903a 	.word	0x0800903a
 80085d4:	00000000 	.word	0x00000000
 80085d8:	08008331 	.word	0x08008331
 80085dc:	08009036 	.word	0x08009036

080085e0 <__sfputc_r>:
 80085e0:	6893      	ldr	r3, [r2, #8]
 80085e2:	3b01      	subs	r3, #1
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	b410      	push	{r4}
 80085e8:	6093      	str	r3, [r2, #8]
 80085ea:	da08      	bge.n	80085fe <__sfputc_r+0x1e>
 80085ec:	6994      	ldr	r4, [r2, #24]
 80085ee:	42a3      	cmp	r3, r4
 80085f0:	db01      	blt.n	80085f6 <__sfputc_r+0x16>
 80085f2:	290a      	cmp	r1, #10
 80085f4:	d103      	bne.n	80085fe <__sfputc_r+0x1e>
 80085f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085fa:	f7ff bc24 	b.w	8007e46 <__swbuf_r>
 80085fe:	6813      	ldr	r3, [r2, #0]
 8008600:	1c58      	adds	r0, r3, #1
 8008602:	6010      	str	r0, [r2, #0]
 8008604:	7019      	strb	r1, [r3, #0]
 8008606:	4608      	mov	r0, r1
 8008608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800860c:	4770      	bx	lr

0800860e <__sfputs_r>:
 800860e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008610:	4606      	mov	r6, r0
 8008612:	460f      	mov	r7, r1
 8008614:	4614      	mov	r4, r2
 8008616:	18d5      	adds	r5, r2, r3
 8008618:	42ac      	cmp	r4, r5
 800861a:	d101      	bne.n	8008620 <__sfputs_r+0x12>
 800861c:	2000      	movs	r0, #0
 800861e:	e007      	b.n	8008630 <__sfputs_r+0x22>
 8008620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008624:	463a      	mov	r2, r7
 8008626:	4630      	mov	r0, r6
 8008628:	f7ff ffda 	bl	80085e0 <__sfputc_r>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d1f3      	bne.n	8008618 <__sfputs_r+0xa>
 8008630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008634 <_vfiprintf_r>:
 8008634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	460d      	mov	r5, r1
 800863a:	b09d      	sub	sp, #116	@ 0x74
 800863c:	4614      	mov	r4, r2
 800863e:	4698      	mov	r8, r3
 8008640:	4606      	mov	r6, r0
 8008642:	b118      	cbz	r0, 800864c <_vfiprintf_r+0x18>
 8008644:	6a03      	ldr	r3, [r0, #32]
 8008646:	b90b      	cbnz	r3, 800864c <_vfiprintf_r+0x18>
 8008648:	f7ff faf2 	bl	8007c30 <__sinit>
 800864c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800864e:	07d9      	lsls	r1, r3, #31
 8008650:	d405      	bmi.n	800865e <_vfiprintf_r+0x2a>
 8008652:	89ab      	ldrh	r3, [r5, #12]
 8008654:	059a      	lsls	r2, r3, #22
 8008656:	d402      	bmi.n	800865e <_vfiprintf_r+0x2a>
 8008658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800865a:	f7ff fd60 	bl	800811e <__retarget_lock_acquire_recursive>
 800865e:	89ab      	ldrh	r3, [r5, #12]
 8008660:	071b      	lsls	r3, r3, #28
 8008662:	d501      	bpl.n	8008668 <_vfiprintf_r+0x34>
 8008664:	692b      	ldr	r3, [r5, #16]
 8008666:	b99b      	cbnz	r3, 8008690 <_vfiprintf_r+0x5c>
 8008668:	4629      	mov	r1, r5
 800866a:	4630      	mov	r0, r6
 800866c:	f7ff fc2a 	bl	8007ec4 <__swsetup_r>
 8008670:	b170      	cbz	r0, 8008690 <_vfiprintf_r+0x5c>
 8008672:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008674:	07dc      	lsls	r4, r3, #31
 8008676:	d504      	bpl.n	8008682 <_vfiprintf_r+0x4e>
 8008678:	f04f 30ff 	mov.w	r0, #4294967295
 800867c:	b01d      	add	sp, #116	@ 0x74
 800867e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008682:	89ab      	ldrh	r3, [r5, #12]
 8008684:	0598      	lsls	r0, r3, #22
 8008686:	d4f7      	bmi.n	8008678 <_vfiprintf_r+0x44>
 8008688:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800868a:	f7ff fd49 	bl	8008120 <__retarget_lock_release_recursive>
 800868e:	e7f3      	b.n	8008678 <_vfiprintf_r+0x44>
 8008690:	2300      	movs	r3, #0
 8008692:	9309      	str	r3, [sp, #36]	@ 0x24
 8008694:	2320      	movs	r3, #32
 8008696:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800869a:	f8cd 800c 	str.w	r8, [sp, #12]
 800869e:	2330      	movs	r3, #48	@ 0x30
 80086a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008850 <_vfiprintf_r+0x21c>
 80086a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086a8:	f04f 0901 	mov.w	r9, #1
 80086ac:	4623      	mov	r3, r4
 80086ae:	469a      	mov	sl, r3
 80086b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086b4:	b10a      	cbz	r2, 80086ba <_vfiprintf_r+0x86>
 80086b6:	2a25      	cmp	r2, #37	@ 0x25
 80086b8:	d1f9      	bne.n	80086ae <_vfiprintf_r+0x7a>
 80086ba:	ebba 0b04 	subs.w	fp, sl, r4
 80086be:	d00b      	beq.n	80086d8 <_vfiprintf_r+0xa4>
 80086c0:	465b      	mov	r3, fp
 80086c2:	4622      	mov	r2, r4
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff ffa1 	bl	800860e <__sfputs_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	f000 80a7 	beq.w	8008820 <_vfiprintf_r+0x1ec>
 80086d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086d4:	445a      	add	r2, fp
 80086d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80086d8:	f89a 3000 	ldrb.w	r3, [sl]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 809f 	beq.w	8008820 <_vfiprintf_r+0x1ec>
 80086e2:	2300      	movs	r3, #0
 80086e4:	f04f 32ff 	mov.w	r2, #4294967295
 80086e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086ec:	f10a 0a01 	add.w	sl, sl, #1
 80086f0:	9304      	str	r3, [sp, #16]
 80086f2:	9307      	str	r3, [sp, #28]
 80086f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80086fa:	4654      	mov	r4, sl
 80086fc:	2205      	movs	r2, #5
 80086fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008702:	4853      	ldr	r0, [pc, #332]	@ (8008850 <_vfiprintf_r+0x21c>)
 8008704:	f7f7 fd64 	bl	80001d0 <memchr>
 8008708:	9a04      	ldr	r2, [sp, #16]
 800870a:	b9d8      	cbnz	r0, 8008744 <_vfiprintf_r+0x110>
 800870c:	06d1      	lsls	r1, r2, #27
 800870e:	bf44      	itt	mi
 8008710:	2320      	movmi	r3, #32
 8008712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008716:	0713      	lsls	r3, r2, #28
 8008718:	bf44      	itt	mi
 800871a:	232b      	movmi	r3, #43	@ 0x2b
 800871c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008720:	f89a 3000 	ldrb.w	r3, [sl]
 8008724:	2b2a      	cmp	r3, #42	@ 0x2a
 8008726:	d015      	beq.n	8008754 <_vfiprintf_r+0x120>
 8008728:	9a07      	ldr	r2, [sp, #28]
 800872a:	4654      	mov	r4, sl
 800872c:	2000      	movs	r0, #0
 800872e:	f04f 0c0a 	mov.w	ip, #10
 8008732:	4621      	mov	r1, r4
 8008734:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008738:	3b30      	subs	r3, #48	@ 0x30
 800873a:	2b09      	cmp	r3, #9
 800873c:	d94b      	bls.n	80087d6 <_vfiprintf_r+0x1a2>
 800873e:	b1b0      	cbz	r0, 800876e <_vfiprintf_r+0x13a>
 8008740:	9207      	str	r2, [sp, #28]
 8008742:	e014      	b.n	800876e <_vfiprintf_r+0x13a>
 8008744:	eba0 0308 	sub.w	r3, r0, r8
 8008748:	fa09 f303 	lsl.w	r3, r9, r3
 800874c:	4313      	orrs	r3, r2
 800874e:	9304      	str	r3, [sp, #16]
 8008750:	46a2      	mov	sl, r4
 8008752:	e7d2      	b.n	80086fa <_vfiprintf_r+0xc6>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	1d19      	adds	r1, r3, #4
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	9103      	str	r1, [sp, #12]
 800875c:	2b00      	cmp	r3, #0
 800875e:	bfbb      	ittet	lt
 8008760:	425b      	neglt	r3, r3
 8008762:	f042 0202 	orrlt.w	r2, r2, #2
 8008766:	9307      	strge	r3, [sp, #28]
 8008768:	9307      	strlt	r3, [sp, #28]
 800876a:	bfb8      	it	lt
 800876c:	9204      	strlt	r2, [sp, #16]
 800876e:	7823      	ldrb	r3, [r4, #0]
 8008770:	2b2e      	cmp	r3, #46	@ 0x2e
 8008772:	d10a      	bne.n	800878a <_vfiprintf_r+0x156>
 8008774:	7863      	ldrb	r3, [r4, #1]
 8008776:	2b2a      	cmp	r3, #42	@ 0x2a
 8008778:	d132      	bne.n	80087e0 <_vfiprintf_r+0x1ac>
 800877a:	9b03      	ldr	r3, [sp, #12]
 800877c:	1d1a      	adds	r2, r3, #4
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	9203      	str	r2, [sp, #12]
 8008782:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008786:	3402      	adds	r4, #2
 8008788:	9305      	str	r3, [sp, #20]
 800878a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008860 <_vfiprintf_r+0x22c>
 800878e:	7821      	ldrb	r1, [r4, #0]
 8008790:	2203      	movs	r2, #3
 8008792:	4650      	mov	r0, sl
 8008794:	f7f7 fd1c 	bl	80001d0 <memchr>
 8008798:	b138      	cbz	r0, 80087aa <_vfiprintf_r+0x176>
 800879a:	9b04      	ldr	r3, [sp, #16]
 800879c:	eba0 000a 	sub.w	r0, r0, sl
 80087a0:	2240      	movs	r2, #64	@ 0x40
 80087a2:	4082      	lsls	r2, r0
 80087a4:	4313      	orrs	r3, r2
 80087a6:	3401      	adds	r4, #1
 80087a8:	9304      	str	r3, [sp, #16]
 80087aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ae:	4829      	ldr	r0, [pc, #164]	@ (8008854 <_vfiprintf_r+0x220>)
 80087b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087b4:	2206      	movs	r2, #6
 80087b6:	f7f7 fd0b 	bl	80001d0 <memchr>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d03f      	beq.n	800883e <_vfiprintf_r+0x20a>
 80087be:	4b26      	ldr	r3, [pc, #152]	@ (8008858 <_vfiprintf_r+0x224>)
 80087c0:	bb1b      	cbnz	r3, 800880a <_vfiprintf_r+0x1d6>
 80087c2:	9b03      	ldr	r3, [sp, #12]
 80087c4:	3307      	adds	r3, #7
 80087c6:	f023 0307 	bic.w	r3, r3, #7
 80087ca:	3308      	adds	r3, #8
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087d0:	443b      	add	r3, r7
 80087d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d4:	e76a      	b.n	80086ac <_vfiprintf_r+0x78>
 80087d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80087da:	460c      	mov	r4, r1
 80087dc:	2001      	movs	r0, #1
 80087de:	e7a8      	b.n	8008732 <_vfiprintf_r+0xfe>
 80087e0:	2300      	movs	r3, #0
 80087e2:	3401      	adds	r4, #1
 80087e4:	9305      	str	r3, [sp, #20]
 80087e6:	4619      	mov	r1, r3
 80087e8:	f04f 0c0a 	mov.w	ip, #10
 80087ec:	4620      	mov	r0, r4
 80087ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f2:	3a30      	subs	r2, #48	@ 0x30
 80087f4:	2a09      	cmp	r2, #9
 80087f6:	d903      	bls.n	8008800 <_vfiprintf_r+0x1cc>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d0c6      	beq.n	800878a <_vfiprintf_r+0x156>
 80087fc:	9105      	str	r1, [sp, #20]
 80087fe:	e7c4      	b.n	800878a <_vfiprintf_r+0x156>
 8008800:	fb0c 2101 	mla	r1, ip, r1, r2
 8008804:	4604      	mov	r4, r0
 8008806:	2301      	movs	r3, #1
 8008808:	e7f0      	b.n	80087ec <_vfiprintf_r+0x1b8>
 800880a:	ab03      	add	r3, sp, #12
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	462a      	mov	r2, r5
 8008810:	4b12      	ldr	r3, [pc, #72]	@ (800885c <_vfiprintf_r+0x228>)
 8008812:	a904      	add	r1, sp, #16
 8008814:	4630      	mov	r0, r6
 8008816:	f3af 8000 	nop.w
 800881a:	4607      	mov	r7, r0
 800881c:	1c78      	adds	r0, r7, #1
 800881e:	d1d6      	bne.n	80087ce <_vfiprintf_r+0x19a>
 8008820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008822:	07d9      	lsls	r1, r3, #31
 8008824:	d405      	bmi.n	8008832 <_vfiprintf_r+0x1fe>
 8008826:	89ab      	ldrh	r3, [r5, #12]
 8008828:	059a      	lsls	r2, r3, #22
 800882a:	d402      	bmi.n	8008832 <_vfiprintf_r+0x1fe>
 800882c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800882e:	f7ff fc77 	bl	8008120 <__retarget_lock_release_recursive>
 8008832:	89ab      	ldrh	r3, [r5, #12]
 8008834:	065b      	lsls	r3, r3, #25
 8008836:	f53f af1f 	bmi.w	8008678 <_vfiprintf_r+0x44>
 800883a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800883c:	e71e      	b.n	800867c <_vfiprintf_r+0x48>
 800883e:	ab03      	add	r3, sp, #12
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	462a      	mov	r2, r5
 8008844:	4b05      	ldr	r3, [pc, #20]	@ (800885c <_vfiprintf_r+0x228>)
 8008846:	a904      	add	r1, sp, #16
 8008848:	4630      	mov	r0, r6
 800884a:	f000 f879 	bl	8008940 <_printf_i>
 800884e:	e7e4      	b.n	800881a <_vfiprintf_r+0x1e6>
 8008850:	08009030 	.word	0x08009030
 8008854:	0800903a 	.word	0x0800903a
 8008858:	00000000 	.word	0x00000000
 800885c:	0800860f 	.word	0x0800860f
 8008860:	08009036 	.word	0x08009036

08008864 <_printf_common>:
 8008864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008868:	4616      	mov	r6, r2
 800886a:	4698      	mov	r8, r3
 800886c:	688a      	ldr	r2, [r1, #8]
 800886e:	690b      	ldr	r3, [r1, #16]
 8008870:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008874:	4293      	cmp	r3, r2
 8008876:	bfb8      	it	lt
 8008878:	4613      	movlt	r3, r2
 800887a:	6033      	str	r3, [r6, #0]
 800887c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008880:	4607      	mov	r7, r0
 8008882:	460c      	mov	r4, r1
 8008884:	b10a      	cbz	r2, 800888a <_printf_common+0x26>
 8008886:	3301      	adds	r3, #1
 8008888:	6033      	str	r3, [r6, #0]
 800888a:	6823      	ldr	r3, [r4, #0]
 800888c:	0699      	lsls	r1, r3, #26
 800888e:	bf42      	ittt	mi
 8008890:	6833      	ldrmi	r3, [r6, #0]
 8008892:	3302      	addmi	r3, #2
 8008894:	6033      	strmi	r3, [r6, #0]
 8008896:	6825      	ldr	r5, [r4, #0]
 8008898:	f015 0506 	ands.w	r5, r5, #6
 800889c:	d106      	bne.n	80088ac <_printf_common+0x48>
 800889e:	f104 0a19 	add.w	sl, r4, #25
 80088a2:	68e3      	ldr	r3, [r4, #12]
 80088a4:	6832      	ldr	r2, [r6, #0]
 80088a6:	1a9b      	subs	r3, r3, r2
 80088a8:	42ab      	cmp	r3, r5
 80088aa:	dc26      	bgt.n	80088fa <_printf_common+0x96>
 80088ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088b0:	6822      	ldr	r2, [r4, #0]
 80088b2:	3b00      	subs	r3, #0
 80088b4:	bf18      	it	ne
 80088b6:	2301      	movne	r3, #1
 80088b8:	0692      	lsls	r2, r2, #26
 80088ba:	d42b      	bmi.n	8008914 <_printf_common+0xb0>
 80088bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088c0:	4641      	mov	r1, r8
 80088c2:	4638      	mov	r0, r7
 80088c4:	47c8      	blx	r9
 80088c6:	3001      	adds	r0, #1
 80088c8:	d01e      	beq.n	8008908 <_printf_common+0xa4>
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	6922      	ldr	r2, [r4, #16]
 80088ce:	f003 0306 	and.w	r3, r3, #6
 80088d2:	2b04      	cmp	r3, #4
 80088d4:	bf02      	ittt	eq
 80088d6:	68e5      	ldreq	r5, [r4, #12]
 80088d8:	6833      	ldreq	r3, [r6, #0]
 80088da:	1aed      	subeq	r5, r5, r3
 80088dc:	68a3      	ldr	r3, [r4, #8]
 80088de:	bf0c      	ite	eq
 80088e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088e4:	2500      	movne	r5, #0
 80088e6:	4293      	cmp	r3, r2
 80088e8:	bfc4      	itt	gt
 80088ea:	1a9b      	subgt	r3, r3, r2
 80088ec:	18ed      	addgt	r5, r5, r3
 80088ee:	2600      	movs	r6, #0
 80088f0:	341a      	adds	r4, #26
 80088f2:	42b5      	cmp	r5, r6
 80088f4:	d11a      	bne.n	800892c <_printf_common+0xc8>
 80088f6:	2000      	movs	r0, #0
 80088f8:	e008      	b.n	800890c <_printf_common+0xa8>
 80088fa:	2301      	movs	r3, #1
 80088fc:	4652      	mov	r2, sl
 80088fe:	4641      	mov	r1, r8
 8008900:	4638      	mov	r0, r7
 8008902:	47c8      	blx	r9
 8008904:	3001      	adds	r0, #1
 8008906:	d103      	bne.n	8008910 <_printf_common+0xac>
 8008908:	f04f 30ff 	mov.w	r0, #4294967295
 800890c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008910:	3501      	adds	r5, #1
 8008912:	e7c6      	b.n	80088a2 <_printf_common+0x3e>
 8008914:	18e1      	adds	r1, r4, r3
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	2030      	movs	r0, #48	@ 0x30
 800891a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800891e:	4422      	add	r2, r4
 8008920:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008924:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008928:	3302      	adds	r3, #2
 800892a:	e7c7      	b.n	80088bc <_printf_common+0x58>
 800892c:	2301      	movs	r3, #1
 800892e:	4622      	mov	r2, r4
 8008930:	4641      	mov	r1, r8
 8008932:	4638      	mov	r0, r7
 8008934:	47c8      	blx	r9
 8008936:	3001      	adds	r0, #1
 8008938:	d0e6      	beq.n	8008908 <_printf_common+0xa4>
 800893a:	3601      	adds	r6, #1
 800893c:	e7d9      	b.n	80088f2 <_printf_common+0x8e>
	...

08008940 <_printf_i>:
 8008940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008944:	7e0f      	ldrb	r7, [r1, #24]
 8008946:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008948:	2f78      	cmp	r7, #120	@ 0x78
 800894a:	4691      	mov	r9, r2
 800894c:	4680      	mov	r8, r0
 800894e:	460c      	mov	r4, r1
 8008950:	469a      	mov	sl, r3
 8008952:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008956:	d807      	bhi.n	8008968 <_printf_i+0x28>
 8008958:	2f62      	cmp	r7, #98	@ 0x62
 800895a:	d80a      	bhi.n	8008972 <_printf_i+0x32>
 800895c:	2f00      	cmp	r7, #0
 800895e:	f000 80d1 	beq.w	8008b04 <_printf_i+0x1c4>
 8008962:	2f58      	cmp	r7, #88	@ 0x58
 8008964:	f000 80b8 	beq.w	8008ad8 <_printf_i+0x198>
 8008968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800896c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008970:	e03a      	b.n	80089e8 <_printf_i+0xa8>
 8008972:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008976:	2b15      	cmp	r3, #21
 8008978:	d8f6      	bhi.n	8008968 <_printf_i+0x28>
 800897a:	a101      	add	r1, pc, #4	@ (adr r1, 8008980 <_printf_i+0x40>)
 800897c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008980:	080089d9 	.word	0x080089d9
 8008984:	080089ed 	.word	0x080089ed
 8008988:	08008969 	.word	0x08008969
 800898c:	08008969 	.word	0x08008969
 8008990:	08008969 	.word	0x08008969
 8008994:	08008969 	.word	0x08008969
 8008998:	080089ed 	.word	0x080089ed
 800899c:	08008969 	.word	0x08008969
 80089a0:	08008969 	.word	0x08008969
 80089a4:	08008969 	.word	0x08008969
 80089a8:	08008969 	.word	0x08008969
 80089ac:	08008aeb 	.word	0x08008aeb
 80089b0:	08008a17 	.word	0x08008a17
 80089b4:	08008aa5 	.word	0x08008aa5
 80089b8:	08008969 	.word	0x08008969
 80089bc:	08008969 	.word	0x08008969
 80089c0:	08008b0d 	.word	0x08008b0d
 80089c4:	08008969 	.word	0x08008969
 80089c8:	08008a17 	.word	0x08008a17
 80089cc:	08008969 	.word	0x08008969
 80089d0:	08008969 	.word	0x08008969
 80089d4:	08008aad 	.word	0x08008aad
 80089d8:	6833      	ldr	r3, [r6, #0]
 80089da:	1d1a      	adds	r2, r3, #4
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6032      	str	r2, [r6, #0]
 80089e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089e8:	2301      	movs	r3, #1
 80089ea:	e09c      	b.n	8008b26 <_printf_i+0x1e6>
 80089ec:	6833      	ldr	r3, [r6, #0]
 80089ee:	6820      	ldr	r0, [r4, #0]
 80089f0:	1d19      	adds	r1, r3, #4
 80089f2:	6031      	str	r1, [r6, #0]
 80089f4:	0606      	lsls	r6, r0, #24
 80089f6:	d501      	bpl.n	80089fc <_printf_i+0xbc>
 80089f8:	681d      	ldr	r5, [r3, #0]
 80089fa:	e003      	b.n	8008a04 <_printf_i+0xc4>
 80089fc:	0645      	lsls	r5, r0, #25
 80089fe:	d5fb      	bpl.n	80089f8 <_printf_i+0xb8>
 8008a00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a04:	2d00      	cmp	r5, #0
 8008a06:	da03      	bge.n	8008a10 <_printf_i+0xd0>
 8008a08:	232d      	movs	r3, #45	@ 0x2d
 8008a0a:	426d      	negs	r5, r5
 8008a0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a10:	4858      	ldr	r0, [pc, #352]	@ (8008b74 <_printf_i+0x234>)
 8008a12:	230a      	movs	r3, #10
 8008a14:	e011      	b.n	8008a3a <_printf_i+0xfa>
 8008a16:	6821      	ldr	r1, [r4, #0]
 8008a18:	6833      	ldr	r3, [r6, #0]
 8008a1a:	0608      	lsls	r0, r1, #24
 8008a1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a20:	d402      	bmi.n	8008a28 <_printf_i+0xe8>
 8008a22:	0649      	lsls	r1, r1, #25
 8008a24:	bf48      	it	mi
 8008a26:	b2ad      	uxthmi	r5, r5
 8008a28:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a2a:	4852      	ldr	r0, [pc, #328]	@ (8008b74 <_printf_i+0x234>)
 8008a2c:	6033      	str	r3, [r6, #0]
 8008a2e:	bf14      	ite	ne
 8008a30:	230a      	movne	r3, #10
 8008a32:	2308      	moveq	r3, #8
 8008a34:	2100      	movs	r1, #0
 8008a36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a3a:	6866      	ldr	r6, [r4, #4]
 8008a3c:	60a6      	str	r6, [r4, #8]
 8008a3e:	2e00      	cmp	r6, #0
 8008a40:	db05      	blt.n	8008a4e <_printf_i+0x10e>
 8008a42:	6821      	ldr	r1, [r4, #0]
 8008a44:	432e      	orrs	r6, r5
 8008a46:	f021 0104 	bic.w	r1, r1, #4
 8008a4a:	6021      	str	r1, [r4, #0]
 8008a4c:	d04b      	beq.n	8008ae6 <_printf_i+0x1a6>
 8008a4e:	4616      	mov	r6, r2
 8008a50:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a54:	fb03 5711 	mls	r7, r3, r1, r5
 8008a58:	5dc7      	ldrb	r7, [r0, r7]
 8008a5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a5e:	462f      	mov	r7, r5
 8008a60:	42bb      	cmp	r3, r7
 8008a62:	460d      	mov	r5, r1
 8008a64:	d9f4      	bls.n	8008a50 <_printf_i+0x110>
 8008a66:	2b08      	cmp	r3, #8
 8008a68:	d10b      	bne.n	8008a82 <_printf_i+0x142>
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	07df      	lsls	r7, r3, #31
 8008a6e:	d508      	bpl.n	8008a82 <_printf_i+0x142>
 8008a70:	6923      	ldr	r3, [r4, #16]
 8008a72:	6861      	ldr	r1, [r4, #4]
 8008a74:	4299      	cmp	r1, r3
 8008a76:	bfde      	ittt	le
 8008a78:	2330      	movle	r3, #48	@ 0x30
 8008a7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a82:	1b92      	subs	r2, r2, r6
 8008a84:	6122      	str	r2, [r4, #16]
 8008a86:	f8cd a000 	str.w	sl, [sp]
 8008a8a:	464b      	mov	r3, r9
 8008a8c:	aa03      	add	r2, sp, #12
 8008a8e:	4621      	mov	r1, r4
 8008a90:	4640      	mov	r0, r8
 8008a92:	f7ff fee7 	bl	8008864 <_printf_common>
 8008a96:	3001      	adds	r0, #1
 8008a98:	d14a      	bne.n	8008b30 <_printf_i+0x1f0>
 8008a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9e:	b004      	add	sp, #16
 8008aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa4:	6823      	ldr	r3, [r4, #0]
 8008aa6:	f043 0320 	orr.w	r3, r3, #32
 8008aaa:	6023      	str	r3, [r4, #0]
 8008aac:	4832      	ldr	r0, [pc, #200]	@ (8008b78 <_printf_i+0x238>)
 8008aae:	2778      	movs	r7, #120	@ 0x78
 8008ab0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ab4:	6823      	ldr	r3, [r4, #0]
 8008ab6:	6831      	ldr	r1, [r6, #0]
 8008ab8:	061f      	lsls	r7, r3, #24
 8008aba:	f851 5b04 	ldr.w	r5, [r1], #4
 8008abe:	d402      	bmi.n	8008ac6 <_printf_i+0x186>
 8008ac0:	065f      	lsls	r7, r3, #25
 8008ac2:	bf48      	it	mi
 8008ac4:	b2ad      	uxthmi	r5, r5
 8008ac6:	6031      	str	r1, [r6, #0]
 8008ac8:	07d9      	lsls	r1, r3, #31
 8008aca:	bf44      	itt	mi
 8008acc:	f043 0320 	orrmi.w	r3, r3, #32
 8008ad0:	6023      	strmi	r3, [r4, #0]
 8008ad2:	b11d      	cbz	r5, 8008adc <_printf_i+0x19c>
 8008ad4:	2310      	movs	r3, #16
 8008ad6:	e7ad      	b.n	8008a34 <_printf_i+0xf4>
 8008ad8:	4826      	ldr	r0, [pc, #152]	@ (8008b74 <_printf_i+0x234>)
 8008ada:	e7e9      	b.n	8008ab0 <_printf_i+0x170>
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	f023 0320 	bic.w	r3, r3, #32
 8008ae2:	6023      	str	r3, [r4, #0]
 8008ae4:	e7f6      	b.n	8008ad4 <_printf_i+0x194>
 8008ae6:	4616      	mov	r6, r2
 8008ae8:	e7bd      	b.n	8008a66 <_printf_i+0x126>
 8008aea:	6833      	ldr	r3, [r6, #0]
 8008aec:	6825      	ldr	r5, [r4, #0]
 8008aee:	6961      	ldr	r1, [r4, #20]
 8008af0:	1d18      	adds	r0, r3, #4
 8008af2:	6030      	str	r0, [r6, #0]
 8008af4:	062e      	lsls	r6, r5, #24
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	d501      	bpl.n	8008afe <_printf_i+0x1be>
 8008afa:	6019      	str	r1, [r3, #0]
 8008afc:	e002      	b.n	8008b04 <_printf_i+0x1c4>
 8008afe:	0668      	lsls	r0, r5, #25
 8008b00:	d5fb      	bpl.n	8008afa <_printf_i+0x1ba>
 8008b02:	8019      	strh	r1, [r3, #0]
 8008b04:	2300      	movs	r3, #0
 8008b06:	6123      	str	r3, [r4, #16]
 8008b08:	4616      	mov	r6, r2
 8008b0a:	e7bc      	b.n	8008a86 <_printf_i+0x146>
 8008b0c:	6833      	ldr	r3, [r6, #0]
 8008b0e:	1d1a      	adds	r2, r3, #4
 8008b10:	6032      	str	r2, [r6, #0]
 8008b12:	681e      	ldr	r6, [r3, #0]
 8008b14:	6862      	ldr	r2, [r4, #4]
 8008b16:	2100      	movs	r1, #0
 8008b18:	4630      	mov	r0, r6
 8008b1a:	f7f7 fb59 	bl	80001d0 <memchr>
 8008b1e:	b108      	cbz	r0, 8008b24 <_printf_i+0x1e4>
 8008b20:	1b80      	subs	r0, r0, r6
 8008b22:	6060      	str	r0, [r4, #4]
 8008b24:	6863      	ldr	r3, [r4, #4]
 8008b26:	6123      	str	r3, [r4, #16]
 8008b28:	2300      	movs	r3, #0
 8008b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b2e:	e7aa      	b.n	8008a86 <_printf_i+0x146>
 8008b30:	6923      	ldr	r3, [r4, #16]
 8008b32:	4632      	mov	r2, r6
 8008b34:	4649      	mov	r1, r9
 8008b36:	4640      	mov	r0, r8
 8008b38:	47d0      	blx	sl
 8008b3a:	3001      	adds	r0, #1
 8008b3c:	d0ad      	beq.n	8008a9a <_printf_i+0x15a>
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	079b      	lsls	r3, r3, #30
 8008b42:	d413      	bmi.n	8008b6c <_printf_i+0x22c>
 8008b44:	68e0      	ldr	r0, [r4, #12]
 8008b46:	9b03      	ldr	r3, [sp, #12]
 8008b48:	4298      	cmp	r0, r3
 8008b4a:	bfb8      	it	lt
 8008b4c:	4618      	movlt	r0, r3
 8008b4e:	e7a6      	b.n	8008a9e <_printf_i+0x15e>
 8008b50:	2301      	movs	r3, #1
 8008b52:	4632      	mov	r2, r6
 8008b54:	4649      	mov	r1, r9
 8008b56:	4640      	mov	r0, r8
 8008b58:	47d0      	blx	sl
 8008b5a:	3001      	adds	r0, #1
 8008b5c:	d09d      	beq.n	8008a9a <_printf_i+0x15a>
 8008b5e:	3501      	adds	r5, #1
 8008b60:	68e3      	ldr	r3, [r4, #12]
 8008b62:	9903      	ldr	r1, [sp, #12]
 8008b64:	1a5b      	subs	r3, r3, r1
 8008b66:	42ab      	cmp	r3, r5
 8008b68:	dcf2      	bgt.n	8008b50 <_printf_i+0x210>
 8008b6a:	e7eb      	b.n	8008b44 <_printf_i+0x204>
 8008b6c:	2500      	movs	r5, #0
 8008b6e:	f104 0619 	add.w	r6, r4, #25
 8008b72:	e7f5      	b.n	8008b60 <_printf_i+0x220>
 8008b74:	08009041 	.word	0x08009041
 8008b78:	08009052 	.word	0x08009052

08008b7c <__sflush_r>:
 8008b7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	0716      	lsls	r6, r2, #28
 8008b86:	4605      	mov	r5, r0
 8008b88:	460c      	mov	r4, r1
 8008b8a:	d454      	bmi.n	8008c36 <__sflush_r+0xba>
 8008b8c:	684b      	ldr	r3, [r1, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	dc02      	bgt.n	8008b98 <__sflush_r+0x1c>
 8008b92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	dd48      	ble.n	8008c2a <__sflush_r+0xae>
 8008b98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	d045      	beq.n	8008c2a <__sflush_r+0xae>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ba4:	682f      	ldr	r7, [r5, #0]
 8008ba6:	6a21      	ldr	r1, [r4, #32]
 8008ba8:	602b      	str	r3, [r5, #0]
 8008baa:	d030      	beq.n	8008c0e <__sflush_r+0x92>
 8008bac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bae:	89a3      	ldrh	r3, [r4, #12]
 8008bb0:	0759      	lsls	r1, r3, #29
 8008bb2:	d505      	bpl.n	8008bc0 <__sflush_r+0x44>
 8008bb4:	6863      	ldr	r3, [r4, #4]
 8008bb6:	1ad2      	subs	r2, r2, r3
 8008bb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bba:	b10b      	cbz	r3, 8008bc0 <__sflush_r+0x44>
 8008bbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bbe:	1ad2      	subs	r2, r2, r3
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bc4:	6a21      	ldr	r1, [r4, #32]
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	47b0      	blx	r6
 8008bca:	1c43      	adds	r3, r0, #1
 8008bcc:	89a3      	ldrh	r3, [r4, #12]
 8008bce:	d106      	bne.n	8008bde <__sflush_r+0x62>
 8008bd0:	6829      	ldr	r1, [r5, #0]
 8008bd2:	291d      	cmp	r1, #29
 8008bd4:	d82b      	bhi.n	8008c2e <__sflush_r+0xb2>
 8008bd6:	4a2a      	ldr	r2, [pc, #168]	@ (8008c80 <__sflush_r+0x104>)
 8008bd8:	40ca      	lsrs	r2, r1
 8008bda:	07d6      	lsls	r6, r2, #31
 8008bdc:	d527      	bpl.n	8008c2e <__sflush_r+0xb2>
 8008bde:	2200      	movs	r2, #0
 8008be0:	6062      	str	r2, [r4, #4]
 8008be2:	04d9      	lsls	r1, r3, #19
 8008be4:	6922      	ldr	r2, [r4, #16]
 8008be6:	6022      	str	r2, [r4, #0]
 8008be8:	d504      	bpl.n	8008bf4 <__sflush_r+0x78>
 8008bea:	1c42      	adds	r2, r0, #1
 8008bec:	d101      	bne.n	8008bf2 <__sflush_r+0x76>
 8008bee:	682b      	ldr	r3, [r5, #0]
 8008bf0:	b903      	cbnz	r3, 8008bf4 <__sflush_r+0x78>
 8008bf2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bf6:	602f      	str	r7, [r5, #0]
 8008bf8:	b1b9      	cbz	r1, 8008c2a <__sflush_r+0xae>
 8008bfa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bfe:	4299      	cmp	r1, r3
 8008c00:	d002      	beq.n	8008c08 <__sflush_r+0x8c>
 8008c02:	4628      	mov	r0, r5
 8008c04:	f7ff fa9c 	bl	8008140 <_free_r>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c0c:	e00d      	b.n	8008c2a <__sflush_r+0xae>
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4628      	mov	r0, r5
 8008c12:	47b0      	blx	r6
 8008c14:	4602      	mov	r2, r0
 8008c16:	1c50      	adds	r0, r2, #1
 8008c18:	d1c9      	bne.n	8008bae <__sflush_r+0x32>
 8008c1a:	682b      	ldr	r3, [r5, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d0c6      	beq.n	8008bae <__sflush_r+0x32>
 8008c20:	2b1d      	cmp	r3, #29
 8008c22:	d001      	beq.n	8008c28 <__sflush_r+0xac>
 8008c24:	2b16      	cmp	r3, #22
 8008c26:	d11e      	bne.n	8008c66 <__sflush_r+0xea>
 8008c28:	602f      	str	r7, [r5, #0]
 8008c2a:	2000      	movs	r0, #0
 8008c2c:	e022      	b.n	8008c74 <__sflush_r+0xf8>
 8008c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c32:	b21b      	sxth	r3, r3
 8008c34:	e01b      	b.n	8008c6e <__sflush_r+0xf2>
 8008c36:	690f      	ldr	r7, [r1, #16]
 8008c38:	2f00      	cmp	r7, #0
 8008c3a:	d0f6      	beq.n	8008c2a <__sflush_r+0xae>
 8008c3c:	0793      	lsls	r3, r2, #30
 8008c3e:	680e      	ldr	r6, [r1, #0]
 8008c40:	bf08      	it	eq
 8008c42:	694b      	ldreq	r3, [r1, #20]
 8008c44:	600f      	str	r7, [r1, #0]
 8008c46:	bf18      	it	ne
 8008c48:	2300      	movne	r3, #0
 8008c4a:	eba6 0807 	sub.w	r8, r6, r7
 8008c4e:	608b      	str	r3, [r1, #8]
 8008c50:	f1b8 0f00 	cmp.w	r8, #0
 8008c54:	dde9      	ble.n	8008c2a <__sflush_r+0xae>
 8008c56:	6a21      	ldr	r1, [r4, #32]
 8008c58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c5a:	4643      	mov	r3, r8
 8008c5c:	463a      	mov	r2, r7
 8008c5e:	4628      	mov	r0, r5
 8008c60:	47b0      	blx	r6
 8008c62:	2800      	cmp	r0, #0
 8008c64:	dc08      	bgt.n	8008c78 <__sflush_r+0xfc>
 8008c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c6e:	81a3      	strh	r3, [r4, #12]
 8008c70:	f04f 30ff 	mov.w	r0, #4294967295
 8008c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c78:	4407      	add	r7, r0
 8008c7a:	eba8 0800 	sub.w	r8, r8, r0
 8008c7e:	e7e7      	b.n	8008c50 <__sflush_r+0xd4>
 8008c80:	20400001 	.word	0x20400001

08008c84 <_fflush_r>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	690b      	ldr	r3, [r1, #16]
 8008c88:	4605      	mov	r5, r0
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	b913      	cbnz	r3, 8008c94 <_fflush_r+0x10>
 8008c8e:	2500      	movs	r5, #0
 8008c90:	4628      	mov	r0, r5
 8008c92:	bd38      	pop	{r3, r4, r5, pc}
 8008c94:	b118      	cbz	r0, 8008c9e <_fflush_r+0x1a>
 8008c96:	6a03      	ldr	r3, [r0, #32]
 8008c98:	b90b      	cbnz	r3, 8008c9e <_fflush_r+0x1a>
 8008c9a:	f7fe ffc9 	bl	8007c30 <__sinit>
 8008c9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d0f3      	beq.n	8008c8e <_fflush_r+0xa>
 8008ca6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ca8:	07d0      	lsls	r0, r2, #31
 8008caa:	d404      	bmi.n	8008cb6 <_fflush_r+0x32>
 8008cac:	0599      	lsls	r1, r3, #22
 8008cae:	d402      	bmi.n	8008cb6 <_fflush_r+0x32>
 8008cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cb2:	f7ff fa34 	bl	800811e <__retarget_lock_acquire_recursive>
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	4621      	mov	r1, r4
 8008cba:	f7ff ff5f 	bl	8008b7c <__sflush_r>
 8008cbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cc0:	07da      	lsls	r2, r3, #31
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	d4e4      	bmi.n	8008c90 <_fflush_r+0xc>
 8008cc6:	89a3      	ldrh	r3, [r4, #12]
 8008cc8:	059b      	lsls	r3, r3, #22
 8008cca:	d4e1      	bmi.n	8008c90 <_fflush_r+0xc>
 8008ccc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cce:	f7ff fa27 	bl	8008120 <__retarget_lock_release_recursive>
 8008cd2:	e7dd      	b.n	8008c90 <_fflush_r+0xc>

08008cd4 <__swhatbuf_r>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cdc:	2900      	cmp	r1, #0
 8008cde:	b096      	sub	sp, #88	@ 0x58
 8008ce0:	4615      	mov	r5, r2
 8008ce2:	461e      	mov	r6, r3
 8008ce4:	da0d      	bge.n	8008d02 <__swhatbuf_r+0x2e>
 8008ce6:	89a3      	ldrh	r3, [r4, #12]
 8008ce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cec:	f04f 0100 	mov.w	r1, #0
 8008cf0:	bf14      	ite	ne
 8008cf2:	2340      	movne	r3, #64	@ 0x40
 8008cf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	6031      	str	r1, [r6, #0]
 8008cfc:	602b      	str	r3, [r5, #0]
 8008cfe:	b016      	add	sp, #88	@ 0x58
 8008d00:	bd70      	pop	{r4, r5, r6, pc}
 8008d02:	466a      	mov	r2, sp
 8008d04:	f000 f862 	bl	8008dcc <_fstat_r>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	dbec      	blt.n	8008ce6 <__swhatbuf_r+0x12>
 8008d0c:	9901      	ldr	r1, [sp, #4]
 8008d0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d16:	4259      	negs	r1, r3
 8008d18:	4159      	adcs	r1, r3
 8008d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d1e:	e7eb      	b.n	8008cf8 <__swhatbuf_r+0x24>

08008d20 <__smakebuf_r>:
 8008d20:	898b      	ldrh	r3, [r1, #12]
 8008d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d24:	079d      	lsls	r5, r3, #30
 8008d26:	4606      	mov	r6, r0
 8008d28:	460c      	mov	r4, r1
 8008d2a:	d507      	bpl.n	8008d3c <__smakebuf_r+0x1c>
 8008d2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d30:	6023      	str	r3, [r4, #0]
 8008d32:	6123      	str	r3, [r4, #16]
 8008d34:	2301      	movs	r3, #1
 8008d36:	6163      	str	r3, [r4, #20]
 8008d38:	b003      	add	sp, #12
 8008d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d3c:	ab01      	add	r3, sp, #4
 8008d3e:	466a      	mov	r2, sp
 8008d40:	f7ff ffc8 	bl	8008cd4 <__swhatbuf_r>
 8008d44:	9f00      	ldr	r7, [sp, #0]
 8008d46:	4605      	mov	r5, r0
 8008d48:	4639      	mov	r1, r7
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	f7ff fa64 	bl	8008218 <_malloc_r>
 8008d50:	b948      	cbnz	r0, 8008d66 <__smakebuf_r+0x46>
 8008d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d56:	059a      	lsls	r2, r3, #22
 8008d58:	d4ee      	bmi.n	8008d38 <__smakebuf_r+0x18>
 8008d5a:	f023 0303 	bic.w	r3, r3, #3
 8008d5e:	f043 0302 	orr.w	r3, r3, #2
 8008d62:	81a3      	strh	r3, [r4, #12]
 8008d64:	e7e2      	b.n	8008d2c <__smakebuf_r+0xc>
 8008d66:	89a3      	ldrh	r3, [r4, #12]
 8008d68:	6020      	str	r0, [r4, #0]
 8008d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	9b01      	ldr	r3, [sp, #4]
 8008d72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d76:	b15b      	cbz	r3, 8008d90 <__smakebuf_r+0x70>
 8008d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f000 f837 	bl	8008df0 <_isatty_r>
 8008d82:	b128      	cbz	r0, 8008d90 <__smakebuf_r+0x70>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	f023 0303 	bic.w	r3, r3, #3
 8008d8a:	f043 0301 	orr.w	r3, r3, #1
 8008d8e:	81a3      	strh	r3, [r4, #12]
 8008d90:	89a3      	ldrh	r3, [r4, #12]
 8008d92:	431d      	orrs	r5, r3
 8008d94:	81a5      	strh	r5, [r4, #12]
 8008d96:	e7cf      	b.n	8008d38 <__smakebuf_r+0x18>

08008d98 <memmove>:
 8008d98:	4288      	cmp	r0, r1
 8008d9a:	b510      	push	{r4, lr}
 8008d9c:	eb01 0402 	add.w	r4, r1, r2
 8008da0:	d902      	bls.n	8008da8 <memmove+0x10>
 8008da2:	4284      	cmp	r4, r0
 8008da4:	4623      	mov	r3, r4
 8008da6:	d807      	bhi.n	8008db8 <memmove+0x20>
 8008da8:	1e43      	subs	r3, r0, #1
 8008daa:	42a1      	cmp	r1, r4
 8008dac:	d008      	beq.n	8008dc0 <memmove+0x28>
 8008dae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008db2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008db6:	e7f8      	b.n	8008daa <memmove+0x12>
 8008db8:	4402      	add	r2, r0
 8008dba:	4601      	mov	r1, r0
 8008dbc:	428a      	cmp	r2, r1
 8008dbe:	d100      	bne.n	8008dc2 <memmove+0x2a>
 8008dc0:	bd10      	pop	{r4, pc}
 8008dc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dca:	e7f7      	b.n	8008dbc <memmove+0x24>

08008dcc <_fstat_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4d07      	ldr	r5, [pc, #28]	@ (8008dec <_fstat_r+0x20>)
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	4608      	mov	r0, r1
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	602b      	str	r3, [r5, #0]
 8008dda:	f7f8 fa26 	bl	800122a <_fstat>
 8008dde:	1c43      	adds	r3, r0, #1
 8008de0:	d102      	bne.n	8008de8 <_fstat_r+0x1c>
 8008de2:	682b      	ldr	r3, [r5, #0]
 8008de4:	b103      	cbz	r3, 8008de8 <_fstat_r+0x1c>
 8008de6:	6023      	str	r3, [r4, #0]
 8008de8:	bd38      	pop	{r3, r4, r5, pc}
 8008dea:	bf00      	nop
 8008dec:	20004cc8 	.word	0x20004cc8

08008df0 <_isatty_r>:
 8008df0:	b538      	push	{r3, r4, r5, lr}
 8008df2:	4d06      	ldr	r5, [pc, #24]	@ (8008e0c <_isatty_r+0x1c>)
 8008df4:	2300      	movs	r3, #0
 8008df6:	4604      	mov	r4, r0
 8008df8:	4608      	mov	r0, r1
 8008dfa:	602b      	str	r3, [r5, #0]
 8008dfc:	f7f8 fa25 	bl	800124a <_isatty>
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	d102      	bne.n	8008e0a <_isatty_r+0x1a>
 8008e04:	682b      	ldr	r3, [r5, #0]
 8008e06:	b103      	cbz	r3, 8008e0a <_isatty_r+0x1a>
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	bd38      	pop	{r3, r4, r5, pc}
 8008e0c:	20004cc8 	.word	0x20004cc8

08008e10 <_sbrk_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	4d06      	ldr	r5, [pc, #24]	@ (8008e2c <_sbrk_r+0x1c>)
 8008e14:	2300      	movs	r3, #0
 8008e16:	4604      	mov	r4, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	602b      	str	r3, [r5, #0]
 8008e1c:	f7f8 fa2e 	bl	800127c <_sbrk>
 8008e20:	1c43      	adds	r3, r0, #1
 8008e22:	d102      	bne.n	8008e2a <_sbrk_r+0x1a>
 8008e24:	682b      	ldr	r3, [r5, #0]
 8008e26:	b103      	cbz	r3, 8008e2a <_sbrk_r+0x1a>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	20004cc8 	.word	0x20004cc8

08008e30 <_realloc_r>:
 8008e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e34:	4607      	mov	r7, r0
 8008e36:	4614      	mov	r4, r2
 8008e38:	460d      	mov	r5, r1
 8008e3a:	b921      	cbnz	r1, 8008e46 <_realloc_r+0x16>
 8008e3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e40:	4611      	mov	r1, r2
 8008e42:	f7ff b9e9 	b.w	8008218 <_malloc_r>
 8008e46:	b92a      	cbnz	r2, 8008e54 <_realloc_r+0x24>
 8008e48:	f7ff f97a 	bl	8008140 <_free_r>
 8008e4c:	4625      	mov	r5, r4
 8008e4e:	4628      	mov	r0, r5
 8008e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e54:	f000 f81a 	bl	8008e8c <_malloc_usable_size_r>
 8008e58:	4284      	cmp	r4, r0
 8008e5a:	4606      	mov	r6, r0
 8008e5c:	d802      	bhi.n	8008e64 <_realloc_r+0x34>
 8008e5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e62:	d8f4      	bhi.n	8008e4e <_realloc_r+0x1e>
 8008e64:	4621      	mov	r1, r4
 8008e66:	4638      	mov	r0, r7
 8008e68:	f7ff f9d6 	bl	8008218 <_malloc_r>
 8008e6c:	4680      	mov	r8, r0
 8008e6e:	b908      	cbnz	r0, 8008e74 <_realloc_r+0x44>
 8008e70:	4645      	mov	r5, r8
 8008e72:	e7ec      	b.n	8008e4e <_realloc_r+0x1e>
 8008e74:	42b4      	cmp	r4, r6
 8008e76:	4622      	mov	r2, r4
 8008e78:	4629      	mov	r1, r5
 8008e7a:	bf28      	it	cs
 8008e7c:	4632      	movcs	r2, r6
 8008e7e:	f7ff f950 	bl	8008122 <memcpy>
 8008e82:	4629      	mov	r1, r5
 8008e84:	4638      	mov	r0, r7
 8008e86:	f7ff f95b 	bl	8008140 <_free_r>
 8008e8a:	e7f1      	b.n	8008e70 <_realloc_r+0x40>

08008e8c <_malloc_usable_size_r>:
 8008e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e90:	1f18      	subs	r0, r3, #4
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	bfbc      	itt	lt
 8008e96:	580b      	ldrlt	r3, [r1, r0]
 8008e98:	18c0      	addlt	r0, r0, r3
 8008e9a:	4770      	bx	lr

08008e9c <_init>:
 8008e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9e:	bf00      	nop
 8008ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ea2:	bc08      	pop	{r3}
 8008ea4:	469e      	mov	lr, r3
 8008ea6:	4770      	bx	lr

08008ea8 <_fini>:
 8008ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eaa:	bf00      	nop
 8008eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eae:	bc08      	pop	{r3}
 8008eb0:	469e      	mov	lr, r3
 8008eb2:	4770      	bx	lr
