/* SoC level DTS fixup file */

/* CPU IDs */
#ifdef DT_ARM_CORTEX_R5_0_BASE_ADDRESS
#define CONFIG_CPU0_ID	DT_ARM_CORTEX_R5_0_BASE_ADDRESS
#elif  DT_ARM_CORTEX_R5_1_BASE_ADDRESS
#define CONFIG_CPU0_ID	DT_ARM_CORTEX_R5_1_BASE_ADDRESS
#endif

/* Interrupt Controller */
#ifdef DT_XLNX_SCUGIC_F9000000_BASE_ADDRESS_0
#define CONFIG_XSCUGIC_BASEADDR	DT_XLNX_SCUGIC_F9000000_BASE_ADDRESS_0
#endif
#ifdef DT_XLNX_SCUGIC_F9000000_BASE_ADDRESS_1
#define CONFIG_XSCUGIC_CPU_BASEADDR	DT_XLNX_SCUGIC_F9000000_BASE_ADDRESS_1
#endif

/* UARTs */
#ifdef DT_XLNX_XUARTPS_FF000000_BASE_ADDRESS
#define CONFIG_UART_XLNX_PS_0_BASEADDR	DT_XLNX_XUARTPS_FF000000_BASE_ADDRESS
#define CONFIG_UART_XLNX_PS_0_IRQ	DT_XLNX_XUARTPS_FF000000_IRQ_0
#define CONFIG_UART_XLNX_PS_0_IRQ_PRIORITY	DT_XLNX_XUARTPS_FF000000_IRQ_0_PRIORITY
#define CONFIG_UART_XLNX_PS_0_NAME	DT_XLNX_XUARTPS_FF000000_LABEL
#define CONFIG_UART_XLNX_PS_0_CLK_FREQ	DT_XLNX_XUARTPS_FF000000_CLOCK_FREQUENCY
#define CONFIG_UART_XLNX_PS_0_BAUD_RATE	DT_XLNX_XUARTPS_FF000000_CURRENT_SPEED
#endif

#ifdef DT_XLNX_XUARTPS_FF010000_BASE_ADDRESS
#define CONFIG_UART_XLNX_PS_1_BASEADDR	DT_XLNX_XUARTPS_FF010000_BASE_ADDRESS
#define CONFIG_UART_XLNX_PS_1_IRQ	DT_XLNX_XUARTPS_FF010000_IRQ_0
#define CONFIG_UART_XLNX_PS_1_IRQ_PRIORITY	DT_XLNX_XUARTPS_FF010000_IRQ_0_PRIORITY
#define CONFIG_UART_XLNX_PS_1_NAME	DT_XLNX_XUARTPS_FF010000_LABEL
#define CONFIG_UART_XLNX_PS_1_CLK_FREQ	DT_XLNX_XUARTPS_FF010000_CLOCK_FREQUENCY
#define CONFIG_UART_XLNX_PS_1_BAUD_RATE	DT_XLNX_XUARTPS_FF010000_CURRENT_SPEED
#endif

/* Timers */
#ifdef DT_CDNS_TTC_FF110000_BASE_ADDRESS
#define CONFIG_XLNX_PS_TTC_0_BASEADDR	DT_CDNS_TTC_FF110000_BASE_ADDRESS
#define CONFIG_XLNX_PS_TTC_0_IRQ	DT_CDNS_TTC_FF110000_IRQ_0
#define CONFIG_XLNX_PS_TTC_0_CLK_FREQ	DT_CDNS_TTC_FF110000_CLOCK_FREQUENCY
#endif

/* End of SoC Level DTS fixup file */
