IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2024-08-02 23:49
Instance: MFCC_melbank_rom5 (D:\PDS_FPGA\Audio_test\ipcore\MFCC_melbank_rom5\MFCC_melbank_rom5.idf)
IP: Pango Distributed ROM (1.3)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_rom_v1_3.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_rom_v1_3.v.xml' to 'rtl\ipm_distributed_rom_v1_3_MFCC_melbank_rom5.v' ...
Copy 'ipm_distributed_rom_wrapper_v1_3.v.xml' ...
Copy 'ipm_distributed_rom_wrapper_v1_3_tb.v.xml' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Compile file 'ipm_distributed_rom_wrapper_v1_3.v.xml' to 'MFCC_melbank_rom5.v' ...
Found top module 'MFCC_melbank_rom5' in file 'MFCC_melbank_rom5.v'.
Compile file 'ipm_distributed_rom_wrapper_v1_3_tb.v.xml' to 'MFCC_melbank_rom5_tb.v' ...
Create template file 'MFCC_melbank_rom5_tmpl.v' ...
Create template file 'MFCC_melbank_rom5_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
