// Seed: 2449337746
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    input wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input tri id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output tri0 id_15
);
  assign id_7 = {1, 1, 1, 1, id_6};
  module_0(
      id_6, id_10, id_14, id_5, id_9, id_7, id_11, id_12, id_0, id_14, id_3, id_8
  );
endmodule
