#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 16 19:02:51 2019
# Process ID: 14384
# Current directory: C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.runs/synth_1/Main.vds
# Journal file: C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 343.730 ; gain = 100.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:23]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/masterI2C.vhd:36' bound to instance 'Master' of component 'i2c_master' [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/masterI2C.vhd:54]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/masterI2C.vhd:54]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:75]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:80]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:128]
WARNING: [Synth 8-3848] Net readWrite in module/entity Main does not have driver. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:44]
WARNING: [Synth 8-3848] Net dataWrite in module/entity Main does not have driver. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Main' (2#1) [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.348 ; gain = 154.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Master:rw to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[7] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[6] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[5] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[4] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[3] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[2] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[1] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin Master:data_wr[0] to constant 0 [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.348 ; gain = 154.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[2]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[3]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[1]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[0]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[4]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[5]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[6]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[7]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[0]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[1]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[2]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[3]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[4]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[5]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[6]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA[7]'. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 723.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.340 ; gain = 480.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.340 ; gain = 480.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.340 ; gain = 480.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5546] ROM "scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                   start |                             0001 |                             0001
                 command |                             0010 |                             0010
                slv_ack1 |                             0011 |                             0011
                      wr |                             0100 |                             0100
                slv_ack2 |                             0101 |                             0110
                      rd |                             0110 |                             0101
                mstr_ack |                             0111 |                             0111
                    stop |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.340 ; gain = 480.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  19 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Master/busy_reg was removed.  [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/masterI2C.vhd:112]
INFO: [Synth 8-5546] ROM "Master/stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master/data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Master/scl_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.srcs/sources_1/new/TOP_Sensor.vhd:122]
DSP Report: Generating DSP LED_num0, operation Mode is: (C:0xffffffffffd8)+A*(B:0xa5).
DSP Report: operator LED_num0 is absorbed into DSP LED_num0.
DSP Report: operator LED_num1 is absorbed into DSP LED_num0.
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[7]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[6]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[5]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[4]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[3]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[2]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[1]' (FDE) to 'Master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Master/data_tx_reg[0]' (FDE) to 'Master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Master/addr_rw_reg[6]' (FDE) to 'Master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Master/addr_rw_reg[1]' (FDE) to 'Master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'Master/addr_rw_reg[2]' (FDE) to 'Master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'Master/addr_rw_reg[3]' (FDE) to 'Master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'Master/addr_rw_reg[4]' (FDE) to 'Master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Master/addr_rw_reg[5] )
INFO: [Synth 8-3886] merging instance 'temp_reg[0]' (LD) to 'temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_reg[1]' (LD) to 'temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'temp_reg[2]' (LD) to 'temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'temp_reg[3]' (LD) to 'temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'temp_reg[4]' (LD) to 'temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'temp_reg[5]' (LD) to 'temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'temp_reg[6]' (LD) to 'temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'temp_reg[7]' (LD) to 'temp_reg[15]'
WARNING: [Synth 8-3332] Sequential element (Master/ack_error_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Master/addr_rw_reg[5]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 723.340 ; gain = 480.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Main        | (C:0xffffffffffd8)+A*(B:0xa5) | 16     | 9      | 7      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 766.594 ; gain = 523.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 766.816 ; gain = 524.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Master/addr_rw_reg[0]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |     1|
|4     |LUT1    |    23|
|5     |LUT2    |    47|
|6     |LUT3    |    18|
|7     |LUT4    |    24|
|8     |LUT5    |     8|
|9     |LUT6    |    33|
|10    |FDCE    |    21|
|11    |FDPE    |     4|
|12    |FDRE    |    32|
|13    |LD      |     9|
|14    |IBUF    |     2|
|15    |IOBUF   |     2|
|16    |OBUF    |    11|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   252|
|2     |  Master |i2c_master |   109|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 787.887 ; gain = 219.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 787.887 ; gain = 545.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 1 instances
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 40 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 787.887 ; gain = 558.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/MS USER/Desktop/Vivado/Lab1/TempSensor/TempSensor.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 787.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 19:03:42 2019...
