// Seed: 1869317617
module module_0 (
    output supply0 id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  if ("") assign id_6 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri id_14,
    output supply0 id_15
);
  or primCall (id_9, id_12, id_2, id_14, id_1, id_0, id_13, id_8, id_7, id_4);
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
