{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621223518846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621223518846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 23:51:58 2021 " "Processing started: Sun May 16 23:51:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621223518846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223518846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ML21_processor_8bits_AOC -c ML21_processor_8bits_AOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ML21_processor_8bits_AOC -c ML21_processor_8bits_AOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223518846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621223520034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621223520034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ml21_processor_8bits_aoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ml21_processor_8bits_aoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ML21_processor_8bits_AOC-ciclos " "Found design unit 1: ML21_processor_8bits_AOC-ciclos" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531189 ""} { "Info" "ISGN_ENTITY_NAME" "1 ML21_processor_8bits_AOC " "Found entity 1: ML21_processor_8bits_AOC" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-ciclos_pc " "Found design unit 1: pc-ciclos_pc" {  } { { "componentes/pc.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531191 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "componentes/pc.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-ciclo_somador " "Found design unit 1: somador-ciclo_somador" {  } { { "componentes/somador.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531192 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "componentes/somador.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-ciclo_rom " "Found design unit 1: rom-ciclo_rom" {  } { { "componentes/rom.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531193 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "componentes/rom.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-ciclo_reg " "Found design unit 1: banco_regs-ciclo_reg" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531194 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/div_intru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/div_intru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_intru-ciclo_instru " "Found design unit 1: div_intru-ciclo_instru" {  } { { "componentes/div_intru.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/div_intru.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531196 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_intru " "Found entity 1: div_intru" {  } { { "componentes/div_intru.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/div_intru.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-ciclo_contole " "Found design unit 1: u_control-ciclo_contole" {  } { { "componentes/u_control.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/u_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531203 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "componentes/u_control.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/u_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ciclo_ram " "Found design unit 1: ram-ciclo_ram" {  } { { "componentes/ram.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "componentes/ram.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ciclos_ula " "Found design unit 1: ULA-ciclos_ula" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-ciclos_mult " "Found design unit 1: mult-ciclos_mult" {  } { { "componentes/mult.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/mult.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531215 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "componentes/mult.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplex_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplex_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex_2x1-ciclos_2x1 " "Found design unit 1: multiplex_2x1-ciclos_2x1" {  } { { "componentes/multiplex_2x1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/multiplex_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531216 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex_2x1 " "Found entity 1: multiplex_2x1" {  } { { "componentes/multiplex_2x1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/multiplex_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/port_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/port_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_and-ciclos_port " "Found design unit 1: port_and-ciclos_port" {  } { { "componentes/port_and.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/port_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531217 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_and " "Found entity 1: port_and" {  } { { "componentes/port_and.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/port_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_2x8-ciclo_2x8 " "Found design unit 1: extensor_2x8-ciclo_2x8" {  } { { "componentes/extensor_2x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_2x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531219 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_2x8 " "Found entity 1: extensor_2x8" {  } { { "componentes/extensor_2x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_2x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/op_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/op_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavior " "Found design unit 1: half_adder-behavior" {  } { { "componentes/op_soma.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/op_soma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531220 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "componentes/op_soma.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/op_soma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_4x8-ciclo_4x8 " "Found design unit 1: extensor_4x8-ciclo_4x8" {  } { { "componentes/extensor_4x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_4x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531221 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_4x8 " "Found entity 1: extensor_4x8" {  } { { "componentes/extensor_4x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_4x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/tempoprary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/tempoprary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempoprary-ciclos_tempo " "Found design unit 1: tempoprary-ciclos_tempo" {  } { { "componentes/tempoprary.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/tempoprary.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531222 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempoprary " "Found entity 1: tempoprary" {  } { { "componentes/tempoprary.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/tempoprary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8-ciclos_add " "Found design unit 1: adder_8-ciclos_add" {  } { { "componentes/adder_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531230 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "componentes/adder_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_8-ciclos_sub " "Found design unit 1: sub_8-ciclos_sub" {  } { { "componentes/sub_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/sub_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531243 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_8 " "Found entity 1: sub_8" {  } { { "componentes/sub_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/sub_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_part_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_part_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_part_1-ciclos_add1 " "Found design unit 1: adder_part_1-ciclos_add1" {  } { { "componentes/adder_part_1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531245 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_part_1 " "Found entity 1: adder_part_1" {  } { { "componentes/adder_part_1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_part_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_part_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_part_2-ciclos_add2 " "Found design unit 1: adder_part_2-ciclos_add2" {  } { { "componentes/adder_part_2.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531254 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_part_2 " "Found entity 1: adder_part_2" {  } { { "componentes/adder_part_2.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621223531254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ML21_processor_8bits_AOC " "Elaborating entity \"ML21_processor_8bits_AOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621223531671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_2X1_jump ML21_processor_8bits_AOC.vhd(165) " "Verilog HDL or VHDL warning at ML21_processor_8bits_AOC.vhd(165): object \"out_2X1_jump\" assigned a value but never read" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621223531712 "|ML21_processor_8bits_AOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outc_mem_volta ML21_processor_8bits_AOC.vhd(173) " "Verilog HDL or VHDL warning at ML21_processor_8bits_AOC.vhd(173): object \"outc_mem_volta\" assigned a value but never read" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621223531712 "|ML21_processor_8bits_AOC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outc_alucontrole ML21_processor_8bits_AOC.vhd(176) " "VHDL Signal Declaration warning at ML21_processor_8bits_AOC.vhd(176): used implicit default value for signal \"outc_alucontrole\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621223531712 "|ML21_processor_8bits_AOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:portmap_pc " "Elaborating entity \"pc\" for hierarchy \"pc:portmap_pc\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_pc" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:portmap_somador " "Elaborating entity \"somador\" for hierarchy \"somador:portmap_somador\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_somador" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531734 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port somador.vhd(18) " "VHDL Process Statement warning at somador.vhd(18): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/somador.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/somador.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531739 "|ML21_processor_8bits_AOC|somador:portmap_somador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:portmap_rom " "Elaborating entity \"rom\" for hierarchy \"rom:portmap_rom\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_rom" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port rom.vhd(32) " "VHDL Process Statement warning at rom.vhd(32): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/rom.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/rom.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531817 "|ML21_processor_8bits_AOC|rom:portmap_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs banco_regs:portmap_regs " "Elaborating entity \"banco_regs\" for hierarchy \"banco_regs:portmap_regs\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_regs" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs banco_regs.vhd(30) " "VHDL Process Statement warning at banco_regs.vhd(30): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531925 "|ML21_processor_8bits_AOC|banco_regs:portmap_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_1 banco_regs.vhd(30) " "VHDL Process Statement warning at banco_regs.vhd(30): signal \"address_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531925 "|ML21_processor_8bits_AOC|banco_regs:portmap_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs banco_regs.vhd(31) " "VHDL Process Statement warning at banco_regs.vhd(31): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531925 "|ML21_processor_8bits_AOC|banco_regs:portmap_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_2 banco_regs.vhd(31) " "VHDL Process Statement warning at banco_regs.vhd(31): signal \"address_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531925 "|ML21_processor_8bits_AOC|banco_regs:portmap_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_intru div_intru:portmap_instrucao " "Elaborating entity \"div_intru\" for hierarchy \"div_intru:portmap_instrucao\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_instrucao" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:portmap_ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:portmap_ula\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_ula" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowsub ULA.vhd(70) " "Verilog HDL or VHDL warning at ULA.vhd(70): object \"overflowsub\" assigned a value but never read" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621223531986 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_controle ULA.vhd(79) " "VHDL Process Statement warning at ULA.vhd(79): signal \"alu_controle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531986 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(81) " "VHDL Process Statement warning at ULA.vhd(81): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531986 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(82) " "VHDL Process Statement warning at ULA.vhd(82): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531986 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_in_A ULA.vhd(83) " "VHDL Process Statement warning at ULA.vhd(83): signal \"temp_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_in_B ULA.vhd(83) " "VHDL Process Statement warning at ULA.vhd(83): signal \"temp_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result ULA.vhd(85) " "VHDL Process Statement warning at ULA.vhd(85): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result ULA.vhd(90) " "VHDL Process Statement warning at ULA.vhd(90): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_adder ULA.vhd(91) " "VHDL Process Statement warning at ULA.vhd(91): signal \"r_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowadder ULA.vhd(92) " "VHDL Process Statement warning at ULA.vhd(92): signal \"overflowadder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(96) " "VHDL Process Statement warning at ULA.vhd(96): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_in_A ULA.vhd(97) " "VHDL Process Statement warning at ULA.vhd(97): signal \"temp_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_in_B ULA.vhd(97) " "VHDL Process Statement warning at ULA.vhd(97): signal \"temp_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_adder ULA.vhd(98) " "VHDL Process Statement warning at ULA.vhd(98): signal \"r_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowadder ULA.vhd(99) " "VHDL Process Statement warning at ULA.vhd(99): signal \"overflowadder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result ULA.vhd(101) " "VHDL Process Statement warning at ULA.vhd(101): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result ULA.vhd(106) " "VHDL Process Statement warning at ULA.vhd(106): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(108) " "VHDL Process Statement warning at ULA.vhd(108): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(108) " "VHDL Process Statement warning at ULA.vhd(108): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_sub ULA.vhd(109) " "VHDL Process Statement warning at ULA.vhd(109): signal \"r_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531987 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_sub ULA.vhd(113) " "VHDL Process Statement warning at ULA.vhd(113): signal \"r_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(116) " "VHDL Process Statement warning at ULA.vhd(116): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(119) " "VHDL Process Statement warning at ULA.vhd(119): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(122) " "VHDL Process Statement warning at ULA.vhd(122): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(125) " "VHDL Process Statement warning at ULA.vhd(125): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp ULA.vhd(128) " "VHDL Process Statement warning at ULA.vhd(128): signal \"out_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp ULA.vhd(136) " "VHDL Process Statement warning at ULA.vhd(136): signal \"out_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ULA.vhd(144) " "VHDL Process Statement warning at ULA.vhd(144): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ULA.vhd(144) " "VHDL Process Statement warning at ULA.vhd(144): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_multi ULA.vhd(152) " "VHDL Process Statement warning at ULA.vhd(152): signal \"out_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_multi ULA.vhd(153) " "VHDL Process Statement warning at ULA.vhd(153): signal \"out_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_in_A ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"temp_in_A\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_in_B ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"temp_in_B\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_result ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"temp_result\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_temp ULA.vhd(77) " "VHDL Process Statement warning at ULA.vhd(77): inferring latch(es) for signal or variable \"in_temp\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_temp ULA.vhd(77) " "Inferred latch for \"in_temp\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ULA.vhd(77) " "Inferred latch for \"zero\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ULA.vhd(77) " "Inferred latch for \"overflow\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[0\] ULA.vhd(77) " "Inferred latch for \"temp_result\[0\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531988 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[1\] ULA.vhd(77) " "Inferred latch for \"temp_result\[1\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[2\] ULA.vhd(77) " "Inferred latch for \"temp_result\[2\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[3\] ULA.vhd(77) " "Inferred latch for \"temp_result\[3\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[4\] ULA.vhd(77) " "Inferred latch for \"temp_result\[4\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[5\] ULA.vhd(77) " "Inferred latch for \"temp_result\[5\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[6\] ULA.vhd(77) " "Inferred latch for \"temp_result\[6\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[7\] ULA.vhd(77) " "Inferred latch for \"temp_result\[7\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[8\] ULA.vhd(77) " "Inferred latch for \"temp_result\[8\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[0\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[0\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[1\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[1\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[2\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[2\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[3\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[3\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[4\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[4\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[5\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[5\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[6\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[6\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[7\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[7\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_B\[8\] ULA.vhd(77) " "Inferred latch for \"temp_in_B\[8\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[0\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[0\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[1\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[1\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[2\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[2\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[3\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[3\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[4\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[4\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[5\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[5\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[6\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[6\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[7\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[7\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531989 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_in_A\[8\] ULA.vhd(77) " "Inferred latch for \"temp_in_A\[8\]\" at ULA.vhd(77)" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223531990 "|ML21_processor_8bits_AOC|ULA:portmap_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempoprary ULA:portmap_ula\|tempoprary:port_map_temp " "Elaborating entity \"tempoprary\" for hierarchy \"ULA:portmap_ula\|tempoprary:port_map_temp\"" {  } { { "componentes/ULA.vhd" "port_map_temp" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223531990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ULA:portmap_ula\|mult:port_map_multi " "Elaborating entity \"mult\" for hierarchy \"ULA:portmap_ula\|mult:port_map_multi\"" {  } { { "componentes/ULA.vhd" "port_map_multi" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8 ULA:portmap_ula\|adder_8:port_map_adder " "Elaborating entity \"adder_8\" for hierarchy \"ULA:portmap_ula\|adder_8:port_map_adder\"" {  } { { "componentes/ULA.vhd" "port_map_adder" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_part_2 ULA:portmap_ula\|adder_8:port_map_adder\|adder_part_2:A0 " "Elaborating entity \"adder_part_2\" for hierarchy \"ULA:portmap_ula\|adder_8:port_map_adder\|adder_part_2:A0\"" {  } { { "componentes/adder_8.vhd" "A0" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_part_1 ULA:portmap_ula\|adder_8:port_map_adder\|adder_part_2:A0\|adder_part_1:ha1 " "Elaborating entity \"adder_part_1\" for hierarchy \"ULA:portmap_ula\|adder_8:port_map_adder\|adder_part_2:A0\|adder_part_1:ha1\"" {  } { { "componentes/adder_part_2.vhd" "ha1" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_2.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_8 ULA:portmap_ula\|sub_8:port_map_sub " "Elaborating entity \"sub_8\" for hierarchy \"ULA:portmap_ula\|sub_8:port_map_sub\"" {  } { { "componentes/ULA.vhd" "port_map_sub" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control u_control:portmap_contole " "Elaborating entity \"u_control\" for hierarchy \"u_control:portmap_contole\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_contole" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532170 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code u_control.vhd(17) " "VHDL Process Statement warning at u_control.vhd(17): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/u_control.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/u_control.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621223532180 "|ML21_processor_8bits_AOC|u_control:portmap_contole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:portmap_ram " "Elaborating entity \"ram\" for hierarchy \"ram:portmap_ram\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_ram" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_2x1 multiplex_2x1:portmap_2x1_ram_reg_ula " "Elaborating entity \"multiplex_2x1\" for hierarchy \"multiplex_2x1:portmap_2x1_ram_reg_ula\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_2x1_ram_reg_ula" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_and port_and:portmap_and " "Elaborating entity \"port_and\" for hierarchy \"port_and:portmap_and\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_and" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_4x8 extensor_4x8:portmap_ext_4x8 " "Elaborating entity \"extensor_4x8\" for hierarchy \"extensor_4x8:portmap_ext_4x8\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_ext_4x8" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_2x8 extensor_2x8:portmap_ext_2x8 " "Elaborating entity \"extensor_2x8\" for hierarchy \"extensor_2x8:portmap_ext_2x8\"" {  } { { "ML21_processor_8bits_AOC.vhd" "portmap_ext_2x8" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223532232 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "banco_regs:portmap_regs\|regs " "RAM logic \"banco_regs:portmap_regs\|regs\" is uninferred due to inappropriate RAM size" {  } { { "componentes/banco_regs.vhd" "regs" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621223533277 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621223533277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:portmap_ula\|overflow " "LATCH primitive \"ULA:portmap_ula\|overflow\" is permanently enabled" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1621223533482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ULA:portmap_ula\|temp_result\[8\] " "LATCH primitive \"ULA:portmap_ula\|temp_result\[8\]\" is permanently disabled" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 77 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621223533482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[3\] GND " "Pin \"saida_rom\[3\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_rom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[6\] GND " "Pin \"saida_rom\[6\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_rom[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_opcode\[2\] GND " "Pin \"saida_opcode\[2\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rs\[1\] GND " "Pin \"saida_rs\[1\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[0\] GND " "Pin \"saida_mram\[0\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[1\] GND " "Pin \"saida_mram\[1\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[2\] GND " "Pin \"saida_mram\[2\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[3\] GND " "Pin \"saida_mram\[3\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[4\] GND " "Pin \"saida_mram\[4\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[5\] GND " "Pin \"saida_mram\[5\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[6\] GND " "Pin \"saida_mram\[6\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_mram\[7\] GND " "Pin \"saida_mram\[7\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_mram[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_endereco\[3\] GND " "Pin \"saida_endereco\[3\]\" is stuck at GND" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621223533875 "|ML21_processor_8bits_AOC|saida_endereco[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621223533875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621223534082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621223535539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621223535539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621223536078 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621223536078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621223536078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621223536078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621223536095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 23:52:16 2021 " "Processing ended: Sun May 16 23:52:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621223536095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621223536095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621223536095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621223536095 ""}
