Initilization of ROM in IP core.

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/544eb312-c9e0-4aaa-aff5-8b4a4b8dcaeb)

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/a0c90a8e-2380-4a8f-9573-54ef35a8f280)

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/548826b6-7a9b-4778-8181-7fa48fa31864)

**The coe file can be found in the same dir as readme.md.** It looks like this:

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/76a386dd-e5f9-4dc2-a57b-712114b07460)

**The coe file should be placed in certain dir. Refer to lab's slide:**

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/34fbd133-c80a-45a6-849f-121610727509)



**It is suggestive to follow slide's instructions to instantiate the IP core, and add the coe file to its path.**


The final IP core be like: 

![image](https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project/assets/127177415/9f8f41ef-da34-46d9-99b4-ffd088187812)
