; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_leaky_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 6, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 1, !dbg !12
  %10 = and i32 %9, 63, !dbg !12
  %11 = and i32 %8, 1, !dbg !12
  %12 = shl nuw nsw i32 %11, 1, !dbg !12
  %13 = shl i32 %8, 1, !dbg !12
  %14 = and i32 %13, 62, !dbg !12
  %15 = or disjoint i32 %7, %10, !dbg !13
  %16 = or disjoint i32 %7, %14, !dbg !13
  %17 = icmp slt i32 %15, 256, !dbg !14
  %18 = icmp slt i32 %16, 256, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %20 = shl i32 %19, 2, !dbg !16
  %.lobit12 = lshr i32 %8, 5, !dbg !17
  %21 = and i32 %.lobit12, 3, !dbg !17
  %22 = or disjoint i32 %20, %12, !dbg !18
  %23 = or disjoint i32 %20, %21, !dbg !18
  %24 = icmp slt i32 %22, 4, !dbg !19
  %25 = icmp slt i32 %23, 4, !dbg !19
  %26 = sdiv i32 %15, 2, !dbg !20
  %27 = shl i32 %15, 2, !dbg !21
  %28 = add i32 %22, %27, !dbg !22
  %29 = sext i32 %28 to i64, !dbg !23
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !23
  %31 = and i1 %17, %24, !dbg !24
  %32 = and i1 %18, %25, !dbg !24
  %33 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %30, i1 %31) #2, !dbg !25
  %34 = extractvalue { i32, i32 } %33, 0, !dbg !25
  %35 = extractvalue { i32, i32 } %33, 1, !dbg !25
  %36 = bitcast i32 %34 to float, !dbg !25
  %37 = bitcast i32 %35 to float, !dbg !25
  %38 = sext i32 %26 to i64, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !26
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %17) #2, !dbg !27
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %17) #2, !dbg !27
  %42 = bitcast i32 %41 to float, !dbg !27
  %43 = fadd float %36, %42, !dbg !28
  %44 = fadd float %37, %42, !dbg !28
  %45 = fcmp ogt float %43, 0.000000e+00, !dbg !29
  %46 = fcmp ogt float %44, 0.000000e+00, !dbg !29
  %47 = fmul float %43, 0x3FC99999A0000000, !dbg !30
  %48 = fmul float %44, 0x3FC99999A0000000, !dbg !30
  %49 = select i1 %45, float %43, float %47, !dbg !31
  %50 = select i1 %46, float %44, float %48, !dbg !31
  %51 = shl i32 %23, 1, !dbg !32
  %52 = shl i32 %16, 2, !dbg !33
  %53 = add i32 %51, %52, !dbg !34
  %54 = sext i32 %53 to i64, !dbg !35
  %55 = getelementptr i1, ptr addrspace(1) %2, i64 %54, !dbg !35
  %56 = zext i1 %45 to i8, !dbg !36
  %57 = zext i1 %46 to i8, !dbg !36
  %58 = shl nuw nsw i32 %11, 7, !dbg !36
  %59 = or disjoint i32 %58, %10, !dbg !36
  %60 = and i32 %13, 254, !dbg !36
  %61 = shl nuw nsw i32 %11, 2, !dbg !36
  %62 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %61, !dbg !36
  %63 = getelementptr i8, ptr addrspace(3) %62, i32 %59, !dbg !36
  %64 = insertelement <1 x i8> poison, i8 %56, i64 0, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %63, <1 x i8> %64, i1 true) #2, !dbg !36
  %65 = or disjoint i32 %59, 64, !dbg !36
  %66 = lshr i32 %65, 5, !dbg !36
  %67 = and i32 %66, 6, !dbg !36
  %68 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %67, !dbg !36
  %69 = getelementptr i8, ptr addrspace(3) %68, i32 %65, !dbg !36
  %70 = insertelement <1 x i8> poison, i8 %57, i64 0, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %69, <1 x i8> %70, i1 true) #2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %71 = lshr i32 %13, 5, !dbg !36
  %72 = and i32 %71, 6, !dbg !36
  %73 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %72, !dbg !36
  %74 = getelementptr inbounds i8, ptr addrspace(3) %73, i32 %60, !dbg !36
  %75 = load <16 x i1>, ptr addrspace(3) %74, align 2, !dbg !36
  %76 = shufflevector <16 x i1> %75, <16 x i1> poison, <2 x i32> <i32 0, i32 8>, !dbg !36
  %77 = zext <2 x i1> %76 to <2 x i8>, !dbg !36
  %78 = bitcast <2 x i8> %77 to i16, !dbg !36
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %78, ptr addrspace(1) %55, i1 %32) #2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %79 = bitcast float %49 to i32, !dbg !38
  %80 = bitcast float %50 to i32, !dbg !38
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %79, i32 %80, ptr addrspace(1) %30, i1 %31) #2, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfx3fj4mahnh6ucogs7gjuvf353mnz6fetibkrjuo7ebao2hetuj.py", directory: "inductor_cache/fx")
!4 = !{ptr @triton_poi_fused_leaky_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_7, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_7", linkageName: "triton_poi_fused_leaky_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 41, scope: !7)
!22 = !DILocation(line: 32, column: 39, scope: !7)
!23 = !DILocation(line: 32, column: 34, scope: !7)
!24 = !DILocation(line: 32, column: 54, scope: !7)
!25 = !DILocation(line: 32, column: 46, scope: !7)
!26 = !DILocation(line: 33, column: 30, scope: !7)
!27 = !DILocation(line: 33, column: 35, scope: !7)
!28 = !DILocation(line: 34, column: 18, scope: !7)
!29 = !DILocation(line: 36, column: 18, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 32, scope: !7)
!32 = !DILocation(line: 40, column: 32, scope: !7)
!33 = !DILocation(line: 40, column: 39, scope: !7)
!34 = !DILocation(line: 40, column: 37, scope: !7)
!35 = !DILocation(line: 40, column: 25, scope: !7)
!36 = !DILocation(line: 40, column: 50, scope: !7)
!37 = !DILocation(line: 41, column: 4, scope: !7)
!38 = !DILocation(line: 42, column: 46, scope: !7)
!39 = !DILocation(line: 42, column: 4, scope: !7)
