INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 10/exe 10.srcs/sources_1/new/B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'B'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 10/exe 10.srcs/sources_1/new/A_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_B'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 10/exe 10.srcs/sim_2/new/tb_AB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_A_B'
