\doxysection{srsran\+::rlc\+\_\+tx\+\_\+am\+\_\+config Struct Reference}
\hypertarget{structsrsran_1_1rlc__tx__am__config}{}\label{structsrsran_1_1rlc__tx__am__config}\index{srsran::rlc\_tx\_am\_config@{srsran::rlc\_tx\_am\_config}}


Configurable Tx parameters for RLC AM.  




{\ttfamily \#include $<$rlc\+\_\+config.\+h$>$}



Collaboration diagram for srsran\+::rlc\+\_\+tx\+\_\+am\+\_\+config\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{df/d61/structsrsran_1_1rlc__tx__am__config__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_ac5dcf5ae2ca9ca97a99adc5433698fc2}\label{structsrsran_1_1rlc__tx__am__config_ac5dcf5ae2ca9ca97a99adc5433698fc2} 
\mbox{\hyperlink{namespacesrsran_a8b7450158a751f78ab498cc921d3eae7}{rlc\+\_\+am\+\_\+sn\+\_\+size}} {\bfseries sn\+\_\+field\+\_\+length}
\begin{DoxyCompactList}\small\item\em Number of bits used for sequence number. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_aee93e67d4d6e5e45dd410fea60928793}\label{structsrsran_1_1rlc__tx__am__config_aee93e67d4d6e5e45dd410fea60928793} 
int32\+\_\+t {\bfseries t\+\_\+poll\+\_\+retx}
\begin{DoxyCompactList}\small\item\em Poll retx timeout (ms) \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_a12cb38b8107fdf97c42fefab73ee6c5b}\label{structsrsran_1_1rlc__tx__am__config_a12cb38b8107fdf97c42fefab73ee6c5b} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries max\+\_\+retx\+\_\+thresh}
\begin{DoxyCompactList}\small\item\em Max number of retx. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_a8e5c46a83f6213512885fee3891e4f52}\label{structsrsran_1_1rlc__tx__am__config_a8e5c46a83f6213512885fee3891e4f52} 
int32\+\_\+t {\bfseries poll\+\_\+pdu}
\begin{DoxyCompactList}\small\item\em Insert poll bit after this many PDUs. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_a0c46b4c7f055d06ae60cef184be5d355}\label{structsrsran_1_1rlc__tx__am__config_a0c46b4c7f055d06ae60cef184be5d355} 
int32\+\_\+t {\bfseries poll\+\_\+byte}
\begin{DoxyCompactList}\small\item\em Insert poll bit after this much data (bytes) \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_a34f3c5f613e31ff2081af06caaf33b05}\label{structsrsran_1_1rlc__tx__am__config_a34f3c5f613e31ff2081af06caaf33b05} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries queue\+\_\+size}
\begin{DoxyCompactList}\small\item\em SDU queue size. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__config_abae58d34c6084044ac8f8b057f92bea0}\label{structsrsran_1_1rlc__tx__am__config_abae58d34c6084044ac8f8b057f92bea0} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries max\+\_\+window}
\begin{DoxyCompactList}\small\item\em Custom parameter to limit the maximum window size for memory reasons. 0 means no limit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Configurable Tx parameters for RLC AM. 

Ref\+: 3GPP TS 38.\+322 Section 7 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/rlc/rlc\+\_\+config.\+h\end{DoxyCompactItemize}
