Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 16:41:57 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sample_control_TOP_control_sets_placed.rpt
| Design       : sample_control_TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           12 |
| No           | No                    | Yes                    |              36 |           12 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              82 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+-------------------------------+------------------+----------------+--------------+
|          Clock Signal          |             Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+--------------------------------------+-------------------------------+------------------+----------------+--------------+
|  PLL_1/inst/clk_out1           | ext_memRW/o_IO_BUF_CTRL5_out         | ext_memRW/o_IO_BUF_CTRL7_out  |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_nWE9_out                 | ext_memRW/o_nWE_i_1_n_0       |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_nOE10_out                | ext_memRW/o_nOE_i_1_n_0       |                1 |              1 |         1.00 |
|  MEM_DIST1/CLK_TO_MEM_DIST_OUT |                                      | MEM_DIST1/w_RUN0              |                1 |              1 |         1.00 |
|  MEM_DIST1/o_SET               |                                      | ext_memRW/w_RUN0              |                1 |              1 |         1.00 |
|  i_ADC_DnB_IBUF_BUFG           |                                      | CMPLT                         |                2 |              2 |         1.00 |
|  PLL_1/inst/clk_out1           |                                      | ext_memRW/clear               |                1 |              4 |         4.00 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/s_byte                     | MEM_DIST1/s_byte[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  PLL_1/inst/clk_out1           | sel                                  | SETTLE_MEM.v_Count[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0  |                               |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_DATA[7]_i_1_n_0          |                               |                3 |              8 |         2.67 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0     |                               |                1 |              8 |         8.00 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/w_iLoBYTE_1                |                               |                3 |              8 |         2.67 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/o_DATA[15]_i_1_n_0         |                               |                4 |             16 |         4.00 |
|  PLL_1/inst/clk_out1           | count                                | count[15]_i_1_n_0             |                5 |             16 |         3.20 |
|  PLL_1/inst/clk_out1           | v_TrigCount                          | v_DelCount[15]_i_1_n_0        |                4 |             16 |         4.00 |
|  PLL_1/inst/clk_out1           | v_DelCount[15]_i_2_n_0               | v_DelCount[15]_i_1_n_0        |                3 |             16 |         5.33 |
| ~i_COMM_CLK_IBUF_BUFG          |                                      | i_ADC_RDY_IBUF                |                4 |             16 |         4.00 |
|  i_COMM_RW_IBUF_BUFG           |                                      |                               |                5 |             16 |         3.20 |
| ~w_ADC_TRIG_reg_n_0            |                                      | i_ADC_RDY_IBUF                |                4 |             16 |         4.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_ADDR_TO_ERAM[18]_i_1_n_0 |                               |                6 |             17 |         2.83 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/o_ADDR[18]_i_1_n_0         |                               |                4 |             17 |         4.25 |
|  PLL_1/inst/clk_out1           |                                      |                               |                7 |             27 |         3.86 |
+--------------------------------+--------------------------------------+-------------------------------+------------------+----------------+--------------+


