// Seed: 1929586319
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2
    , id_4
);
  wire id_5;
  assign id_5 = id_5;
  always @(1) begin : LABEL_0
    id_4 = #1 id_0 - id_4;
  end
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  supply1 id_3;
  generate
    for (id_4 = 1; 1'h0; id_3 = (id_4)) begin : LABEL_0
      assign id_1 = id_0;
    end
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wor id_5 = id_3;
endmodule
