$date
	Sun Oct 23 06:34:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#626355
b100 !
1"
#626358
b100 &
b100 %
1$
#626359
0"
#626362
b10 &
b10 %
#626366
b1 &
1#
b1 %
#626370
b0 &
b0 %
0#
0$
#1556585
b10011 !
1"
#1556586
b10011 &
b10011 %
1$
#1556587
0"
#1556590
b111010 &
b111010 %
#1556594
b11101 &
b11101 %
#1556598
b1011000 &
b1011000 %
#1556602
b101100 &
b101100 %
#1556606
b10110 &
b10110 %
#1556610
b1011 &
b1011 %
#1556614
b100010 &
b100010 %
#1556618
b10001 &
b10001 %
#1556622
b110100 &
b110100 %
#1556626
b11010 &
b11010 %
#1556630
b1101 &
b1101 %
#1556634
b101000 &
b101000 %
#1556638
b10100 &
b10100 %
#1556642
b1010 &
b1010 %
#1556646
b101 &
b101 %
#1556650
b10000 &
b10000 %
#1556654
b1000 &
b1000 %
#1556658
b100 &
b100 %
#1556662
b10 &
b10 %
#1556666
b1 &
b1 %
1#
#1556670
b0 &
0#
b0 %
0$
#2585234
b1100 &
b1100 %
1$
b1100 !
1"
#2585235
0"
#2585238
b110 &
b110 %
#2585242
b11 &
b11 %
#2585246
b1010 &
b1010 %
#2585250
b101 &
b101 %
#2585254
b10000 &
b10000 %
#2585258
b1000 &
b1000 %
#2585262
b100 &
b100 %
#2585266
b10 &
b10 %
#2585270
b1 &
1#
b1 %
#2585274
b0 &
b0 %
0#
0$
#4500012
