// Seed: 2523004230
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0
    , id_20,
    input tri1 id_1,
    input supply0 id_2,
    output logic id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9,
    output wand id_10,
    output logic id_11,
    output wor id_12,
    input wire id_13,
    input wor id_14,
    input wor id_15,
    input tri0 id_16,
    output wor id_17,
    output tri1 id_18
);
  always @(id_14 or 1) id_11 <= id_1 == id_2;
  reg id_21;
  module_0(
      id_18, id_6, id_18, id_5
  );
  initial begin
    id_11 <= 1;
    id_3  <= id_21;
  end
endmodule
