// Seed: 2000321765
module module_0 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri id_6,
    output uwire id_7,
    input uwire id_8
);
  assign id_7 = -1'd0;
  assign id_6 = id_5;
  assign module_1.type_0 = 0;
  always @*;
  wire id_10, id_11;
endmodule
program module_1 (
    input tri1 id_0,
    input wire id_1
);
  assign id_3 = id_1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  wire id_5;
  wire id_6;
  supply0 id_7 = 1'b0 - id_3;
endmodule
