Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 28983
gpu_sim_insn = 6559671
gpu_ipc =     226.3282
gpu_tot_sim_cycle = 28983
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     226.3282
gpu_tot_issued_cta = 51
gpu_occupancy = 57.0759% 
gpu_tot_occupancy = 57.0759% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3520
partiton_level_parallism_total  =       1.3520
partiton_level_parallism_util =       2.5517
partiton_level_parallism_util_total  =       2.5517
L2_BW  =      51.9155 GB/Sec
L2_BW_total  =      51.9155 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6001, Miss = 4574, Miss_rate = 0.762, Pending_hits = 472, Reservation_fails = 195
	L1D_cache_core[1]: Access = 6171, Miss = 4724, Miss_rate = 0.766, Pending_hits = 500, Reservation_fails = 353
	L1D_cache_core[2]: Access = 8106, Miss = 6065, Miss_rate = 0.748, Pending_hits = 544, Reservation_fails = 246
	L1D_cache_core[3]: Access = 7182, Miss = 5513, Miss_rate = 0.768, Pending_hits = 542, Reservation_fails = 206
	L1D_cache_core[4]: Access = 5991, Miss = 4555, Miss_rate = 0.760, Pending_hits = 472, Reservation_fails = 113
	L1D_cache_core[5]: Access = 5992, Miss = 4549, Miss_rate = 0.759, Pending_hits = 481, Reservation_fails = 154
	L1D_cache_core[6]: Access = 6038, Miss = 4606, Miss_rate = 0.763, Pending_hits = 465, Reservation_fails = 209
	L1D_cache_core[7]: Access = 6028, Miss = 4598, Miss_rate = 0.763, Pending_hits = 521, Reservation_fails = 306
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39184
	L1D_total_cache_miss_rate = 0.7607
	L1D_total_cache_pending_hits = 3997
	L1D_total_cache_reservation_fails = 1782
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.113
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3997
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1458
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 324
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18662
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119725	W0_Idle:70920	W0_Scoreboard:255582	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 149296 {8:18662,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 746480 {40:18662,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 951 
max_icnt2mem_latency = 96 
maxmrqlatency = 178 
max_icnt2sh_latency = 53 
averagemflatency = 560 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:20080 	1670 	1125 	1561 	2568 	3235 	495 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7274 	460 	31450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38704 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30513 	6026 	1958 	607 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        53        34        32        39        15        23        24        28        31        58        48        13        13        11         9 
dram[1]:        54        49        77        56        25        25        29        27        40        48        48        39        21        25        18        16 
dram[2]:        66        38        59        58        31        35        27        20        78        77        27        39        19        18        21        26 
dram[3]:        32        68        28        46        25        23        48        19        38        32        63        57        11        10        16        19 
dram[4]:        59        43        45        39        30        29        24        27        37        45        39        60        19        23        19        18 
dram[5]:        48        29        40        44        25        25        24        25        20        22        33        40        18        18        11        14 
dram[6]:        49        47        45        70        20        32        22        22        25        27        29        16        17        15        14        14 
dram[7]:        77        78        28        47        32        40        24        38        37        32        53        49        20        20        20        22 
dram[8]:        30        55        49        67        19        27        29        38        54        35        67        46        20        18        21        27 
dram[9]:        49        36        43        42        27        28        18        17        28        41        38        39        16        12        22        17 
dram[10]:        42        49        45        44        37        41        27        19        45        22        67        44        29        16        10         9 
dram[11]:        44        40        78        72        27        30        27        41        53        39        68        50        19        20        14        12 
dram[12]:        34        34        40        77        17        18        32        56        27        19        53        48        10        12        17        18 
dram[13]:        78        82        77        42        27        29        20        27        24        39        40        53        14        14        17        21 
dram[14]:        30        38        40        40        23        29        16        21        39        28        24        39        21        25        19        18 
dram[15]:        21        28        80        58        21        16        34        20        48        43        64        64        18        18        14        11 
maximum service time to same row:
dram[0]:      6682      6695      6703      6004      6381      6380      6146      6920      6997      7365      9272      9917     11316     11664      9309      9832 
dram[1]:      6755      6305      5987      5982      6445      6391      6807      7016      6388      7324      5986      9881     12451     10570     12872     12659 
dram[2]:      6007      7848      5989      6283      6402      6400      6412      7374      7029      7068      8884      9383     10915     10876     11724     11724 
dram[3]:      7455      6619      6679      6686      6376      6405      6967      6038      7070      6939      7673      7244     11290     11858     11658     12858 
dram[4]:      5980      5997      5996      6003      6369      6397      6008      6012      6891      6585      6321      7753     11972     11977     11160     11127 
dram[5]:      6017      5987      5980      7499      6403      6404      5988      5986      7132      7135      6384      6376     13273     13532     11695     10709 
dram[6]:      6679      6029      6680      6390      6401      6381      5983      5981      9019      9021      8728      8733     11076     10436     11774     11966 
dram[7]:      6656      6691      6372      6370      6419      6370      6389      6386      7109      7138      8686      7400     11093     11391     11525     12015 
dram[8]:      8932     14695      5988      5983      6384      6461      6384      6377      7209      7197      7760      7862     12005     12005     12200     11709 
dram[9]:      6794      6402      6007      5989      6400      6510      6015      7386      8750      7305      9259      9328     11066     10883     11710     10842 
dram[10]:      6428      6811      6003      6007      6394      6407      7931      6002      7337      7004      9022      9081     11119     11415      9931      9938 
dram[11]:      7364      6323      6011      6679      6412      6386      6882      6995      6991      6995      7403      8616     11631     11588     11486     11577 
dram[12]:      9228      6658      6404      6374      6371      6392      6007      6000      8926      8888      6385      7058     11910     11056     11402     12729 
dram[13]:      6702      6074      6003      5983      6378      6373      6398      6374      6731      7351      7110      6436     11074     10656     12621     12428 
dram[14]:      6876      6363      5975      5987      7089      6378      7384      7120      7019      7028     10129     10255     11004     12900     11681     11722 
dram[15]:      6045      6491      5997      7118      6383      6391      6325      6010      7464      7559      7614      7932     12486     13152     10066     10978 
average row accesses per activate:
dram[0]:  8.785714 12.600000  8.400000  6.526316  6.086957  4.724138  7.937500  8.062500  7.235294  9.076923 19.833334 10.000000 25.750000 16.500000 10.090909  6.562500 
dram[1]: 15.000000 12.636364 11.363636 11.909091  5.625000  6.428571 11.300000  8.500000  6.941176 12.444445  7.571429 15.714286 16.571428 13.666667 11.000000 11.090909 
dram[2]:  9.153846 11.090909 10.666667  7.176471  5.727273  5.333333  8.266666  7.470588 26.750000 27.500000 15.571428 13.000000 17.428572 19.833334 16.285715 14.111111 
dram[3]: 11.700000 12.888889  7.687500  8.200000  5.560000  4.925926  9.214286  6.700000  8.214286  6.444445 11.400000 14.750000 20.799999 33.333332 24.750000 20.600000 
dram[4]: 14.444445 11.363636 12.100000  8.714286  6.150000  6.095238  6.250000  8.928572  8.571428  9.071428 10.900000 10.900000 18.500000 28.000000  6.736842  8.200000 
dram[5]: 11.076923  6.590909  8.923077 13.000000  4.642857  5.200000  5.739130  7.647059  6.000000  7.333333 14.375000 14.375000 49.000000 25.000000  9.818182 15.571428 
dram[6]:  9.071428  8.533334 11.900000  7.600000  5.772727  4.642857  8.352942  7.150000  8.266666  7.562500 11.400000 12.333333 12.111111  8.416667 12.444445 12.222222 
dram[7]: 22.400000 19.333334  6.882353  7.562500  6.777778  7.500000  7.157895  9.571428  9.833333  8.615385 12.222222 10.000000 13.625000 16.857143 10.250000 13.222222 
dram[8]: 12.444445 16.285715  6.368421  7.235294  4.433333  5.458333  9.461538 11.272727 13.375000 14.500000 12.000000  7.785714 39.666668 14.875000 11.800000 12.100000 
dram[9]: 11.500000  8.428572  8.533334  8.714286  5.192307  5.333333  6.600000  5.000000  8.692307 11.700000  8.866667 12.800000 21.000000 34.000000 19.799999 12.750000 
dram[10]: 11.636364 11.500000  7.411765 10.909091  5.875000  6.666667  9.769231  6.000000  6.833333  5.500000 14.000000 11.500000 15.000000 20.000000 11.100000  7.466667 
dram[11]: 13.555555 10.333333 14.000000 10.250000  4.620690  6.318182 11.600000 15.000000  7.437500 10.416667 10.600000 11.200000 12.444445 10.454545  8.066667  6.473684 
dram[12]: 13.333333  9.583333  9.083333 12.888889  5.590909  4.620690  8.875000 11.416667  6.473684  6.684210  9.250000  7.928571 15.428572 14.857142 12.333333 12.111111 
dram[13]: 19.166666 17.428572 17.428572  6.777778  6.444445  5.761905  6.523809  7.500000 11.200000  8.461538  9.833333 10.090909 16.285715 15.857142  8.923077 13.777778 
dram[14]:  8.176471 10.692307 11.090909  7.235294  6.263158  5.217391  5.565217  5.952381 10.909091  9.000000 16.333334 14.428572 16.142857 14.750000  8.187500  8.466666 
dram[15]:  7.444445 10.461538 15.250000 11.300000  5.416667  5.076923  6.650000  6.190476 10.307693  8.866667 11.888889 17.666666 49.000000 50.000000  9.333333 11.666667 
average row locality = 30748/3378 = 9.102427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        694       689       735       728       775       770       710       730       720       737       684       700       653       671       727       727
dram[1]:        685       679       716       769       740       752       705       708       715       703       767       694       688       691       734       744
dram[2]:        702       683       716       721       716       722       743       739       688       694       706       684       693       711       700       694
dram[3]:        674       687       711       713       744       735       748       758       689       688       710       701       685       678       664       684
dram[4]:        688       689       751       718       733       734       716       739       723       719       674       678       677       679       754       726
dram[5]:        719       727       704       708       760       759       765       721       753       728       674       691       668       683       695       699
dram[6]:        686       688       694       689       752       727       789       758       724       707       685       694       706       698       674       696
dram[7]:        711       668       711       702       711       724       746       756       677       682       688       696       696       694       714       734
dram[8]:        687       681       714       750       742       734       706       740       686       669       708       684       697       682       696       715
dram[9]:        665       672       712       715       758       759       767       775       682       696       714       670       694       676       683       657
dram[10]:        680       690       718       740       767       754       738       739       732       717       691       676       678       679       717       736
dram[11]:        690       698       737       722       749       751       703       703       730       727       771       686       680       709       749       727
dram[12]:        693       682       682       701       745       750       729       723       706       717       688       707       675       705       698       688
dram[13]:        681       689       733       696       711       715       766       775       670       700       803       687       693       684       718       716
dram[14]:        708       710       721       706       726       730       716       751       721       717       682       684       676       690       744       728
dram[15]:        698       714       716       717       749       732       763       731       748       740       748       691       677       669       708       683
maximum mf latency per bank:
dram[0]:        679       676       713       699       732       814       718       744       708       712       700       694       668       683       689       715
dram[1]:        682       687       701       714       743       715       701       739       705       718       675       717       698       698       676       683
dram[2]:        728       709       687       701       717       712       724       701       698       685       674       679       687       708       723       674
dram[3]:        698       670       719       686       690       723       700       763       745       702       672       681       669       684       694       682
dram[4]:        688       704       702       712       737       704       715       706       730       738       736       736       703       673       734       678
dram[5]:        703       740       681       686       727       734       739       708       792       730       725       699       658       665       704       713
dram[6]:        758       728       676       717       721       726       726       718       735       753       705       717       696       727       720       689
dram[7]:        683       686       733       696       709       703       715       692       721       708       682       690       674       706       728       734
dram[8]:        701       702       726       715       731       686       713       674       692       698       684       730       673       669       693       689
dram[9]:        691       692       707       691       705       763       716       737       745       703       700       708       695       673       673       709
dram[10]:        697       680       723       718       734       699       681       733       766       757       670       671       697       667       689       719
dram[11]:        676       707       740       720       743       723       750       709       728       713       743       681       691       684       771       705
dram[12]:        685       680       680       695       719       726       693       687       745       712       700       709       672       680       682       684
dram[13]:        709       696       709       722       708       709       724       719       672       692       951       690       690       762       686       729
dram[14]:        732       715       740       764       718       727       741       740       685       709       689       701       718       741       745       735
dram[15]:        729       704       722       756       734       735       691       734       717       747       674       684       672       662       679       692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166733 n_act=227 n_pre=211 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01141
n_activity=67152 dram_eff=0.02874
bk0: 36a 164943i bk1: 39a 165083i bk2: 49a 164469i bk3: 47a 163958i bk4: 62a 162447i bk5: 58a 161116i bk6: 48a 163980i bk7: 52a 163650i bk8: 46a 163835i bk9: 41a 165157i bk10: 41a 165917i bk11: 40a 164961i bk12: 21a 167068i bk13: 19a 166687i bk14: 30a 165408i bk15: 28a 164632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882383
Row_Buffer_Locality_read = 0.779300
Row_Buffer_Locality_write = 0.935585
Bank_Level_Parallism = 1.660123
Bank_Level_Parallism_Col = 1.441456
Bank_Level_Parallism_Ready = 1.048187
write_to_read_ratio_blp_rw_average = 0.528772
GrpLevelPara = 1.358609 

BW Util details:
bwutil = 0.011414 
total_CMD = 169086 
util_bw = 1930 
Wasted_Col = 31946 
Wasted_Row = 10696 
Idle = 124514 

BW Util Bottlenecks: 
RCDc_limit = 14045 
RCDWRc_limit = 6637 
WTRc_limit = 6093 
RTWc_limit = 7474 
CCDLc_limit = 17656 
rwq = 0 
CCDLc_limit_alone = 15965 
WTRc_limit_alone = 4860 
RTWc_limit_alone = 7016 

Commands details: 
total_CMD = 169086 
n_nop = 166733 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1930 
Row_Bus_Util =  0.002590 
CoL_Bus_Util = 0.011414 
Either_Row_CoL_Bus_Util = 0.013916 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.006375 
queue_avg = 0.637332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.637332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166759 n_act=196 n_pre=180 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.01159
n_activity=64738 dram_eff=0.03028
bk0: 45a 165883i bk1: 49a 165495i bk2: 48a 165436i bk3: 53a 165039i bk4: 56a 162623i bk5: 58a 163484i bk6: 40a 165826i bk7: 44a 164421i bk8: 39a 164366i bk9: 34a 165680i bk10: 25a 165180i bk11: 30a 165992i bk12: 36a 166192i bk13: 42a 165588i bk14: 44a 165858i bk15: 45a 165399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.819767
Row_Buffer_Locality_write = 0.943396
Bank_Level_Parallism = 1.584805
Bank_Level_Parallism_Col = 1.405215
Bank_Level_Parallism_Ready = 1.060204
write_to_read_ratio_blp_rw_average = 0.535912
GrpLevelPara = 1.310945 

BW Util details:
bwutil = 0.011592 
total_CMD = 169086 
util_bw = 1960 
Wasted_Col = 29244 
Wasted_Row = 9731 
Idle = 128151 

BW Util Bottlenecks: 
RCDc_limit = 11946 
RCDWRc_limit = 5832 
WTRc_limit = 4584 
RTWc_limit = 6428 
CCDLc_limit = 17012 
rwq = 0 
CCDLc_limit_alone = 16209 
WTRc_limit_alone = 3959 
RTWc_limit_alone = 6250 

Commands details: 
total_CMD = 169086 
n_nop = 166759 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 196 
n_pre = 180 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 376 
issued_total_col = 1960 
Row_Bus_Util =  0.002224 
CoL_Bus_Util = 0.011592 
Either_Row_CoL_Bus_Util = 0.013762 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.003868 
queue_avg = 0.534740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.53474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166834 n_act=183 n_pre=167 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01128
n_activity=60333 dram_eff=0.03162
bk0: 32a 164696i bk1: 35a 165306i bk2: 49a 165409i bk3: 44a 164335i bk4: 49a 163368i bk5: 47a 162859i bk6: 45a 164256i bk7: 46a 164016i bk8: 29a 166984i bk9: 33a 167141i bk10: 31a 166419i bk11: 26a 166260i bk12: 42a 166554i bk13: 40a 166771i bk14: 35a 166170i bk15: 46a 165843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904088
Row_Buffer_Locality_read = 0.807631
Row_Buffer_Locality_write = 0.951525
Bank_Level_Parallism = 1.575072
Bank_Level_Parallism_Col = 1.405539
Bank_Level_Parallism_Ready = 1.042453
write_to_read_ratio_blp_rw_average = 0.549558
GrpLevelPara = 1.342170 

BW Util details:
bwutil = 0.011284 
total_CMD = 169086 
util_bw = 1908 
Wasted_Col = 27645 
Wasted_Row = 9110 
Idle = 130423 

BW Util Bottlenecks: 
RCDc_limit = 11665 
RCDWRc_limit = 5007 
WTRc_limit = 4192 
RTWc_limit = 6062 
CCDLc_limit = 15900 
rwq = 0 
CCDLc_limit_alone = 14962 
WTRc_limit_alone = 3480 
RTWc_limit_alone = 5836 

Commands details: 
total_CMD = 169086 
n_nop = 166834 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 183 
n_pre = 167 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 350 
issued_total_col = 1908 
Row_Bus_Util =  0.002070 
CoL_Bus_Util = 0.011284 
Either_Row_CoL_Bus_Util = 0.013319 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002664 
queue_avg = 0.443425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.443425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166822 n_act=203 n_pre=187 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.01114
n_activity=61065 dram_eff=0.03084
bk0: 30a 165373i bk1: 26a 165790i bk2: 46a 164502i bk3: 42a 164804i bk4: 61a 162185i bk5: 53a 161664i bk6: 52a 164256i bk7: 55a 163131i bk8: 38a 164390i bk9: 39a 163956i bk10: 33a 165952i bk11: 34a 166050i bk12: 24a 167049i bk13: 20a 167480i bk14: 21a 166734i bk15: 23a 166796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892193
Row_Buffer_Locality_read = 0.782245
Row_Buffer_Locality_write = 0.943235
Bank_Level_Parallism = 1.605044
Bank_Level_Parallism_Col = 1.428768
Bank_Level_Parallism_Ready = 1.047796
write_to_read_ratio_blp_rw_average = 0.541094
GrpLevelPara = 1.368248 

BW Util details:
bwutil = 0.011136 
total_CMD = 169086 
util_bw = 1883 
Wasted_Col = 30195 
Wasted_Row = 9757 
Idle = 127251 

BW Util Bottlenecks: 
RCDc_limit = 12579 
RCDWRc_limit = 5886 
WTRc_limit = 4856 
RTWc_limit = 8289 
CCDLc_limit = 15829 
rwq = 0 
CCDLc_limit_alone = 14603 
WTRc_limit_alone = 4014 
RTWc_limit_alone = 7905 

Commands details: 
total_CMD = 169086 
n_nop = 166822 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 1883 
Row_Bus_Util =  0.002307 
CoL_Bus_Util = 0.011136 
Either_Row_CoL_Bus_Util = 0.013390 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.003975 
queue_avg = 0.496942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.496942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166754 n_act=211 n_pre=195 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.01146
n_activity=63673 dram_eff=0.03044
bk0: 42a 165807i bk1: 38a 165475i bk2: 42a 165301i bk3: 43a 164479i bk4: 45a 162776i bk5: 46a 163165i bk6: 46a 163420i bk7: 47a 164844i bk8: 43a 164502i bk9: 46a 165035i bk10: 25a 165239i bk11: 23a 165044i bk12: 29a 166833i bk13: 30a 166980i bk14: 50a 163702i bk15: 46a 165075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891125
Row_Buffer_Locality_read = 0.797192
Row_Buffer_Locality_write = 0.937548
Bank_Level_Parallism = 1.676425
Bank_Level_Parallism_Col = 1.475074
Bank_Level_Parallism_Ready = 1.044376
write_to_read_ratio_blp_rw_average = 0.554254
GrpLevelPara = 1.408762 

BW Util details:
bwutil = 0.011462 
total_CMD = 169086 
util_bw = 1938 
Wasted_Col = 29937 
Wasted_Row = 9664 
Idle = 127547 

BW Util Bottlenecks: 
RCDc_limit = 12537 
RCDWRc_limit = 6562 
WTRc_limit = 5712 
RTWc_limit = 8396 
CCDLc_limit = 16195 
rwq = 0 
CCDLc_limit_alone = 15062 
WTRc_limit_alone = 5006 
RTWc_limit_alone = 7969 

Commands details: 
total_CMD = 169086 
n_nop = 166754 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1938 
Row_Bus_Util =  0.002401 
CoL_Bus_Util = 0.011462 
Either_Row_CoL_Bus_Util = 0.013792 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.005146 
queue_avg = 0.552541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.552541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166690 n_act=231 n_pre=215 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01159
n_activity=63641 dram_eff=0.03078
bk0: 57a 164597i bk1: 54a 162261i bk2: 38a 165204i bk3: 39a 165915i bk4: 52a 161539i bk5: 52a 162265i bk6: 54a 162683i bk7: 51a 164034i bk8: 58a 161618i bk9: 54a 163588i bk10: 28a 165989i bk11: 31a 166105i bk12: 18a 167748i bk13: 20a 167463i bk14: 31a 165344i bk15: 31a 166179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882083
Row_Buffer_Locality_read = 0.788922
Row_Buffer_Locality_write = 0.930287
Bank_Level_Parallism = 1.750966
Bank_Level_Parallism_Col = 1.479214
Bank_Level_Parallism_Ready = 1.037264
write_to_read_ratio_blp_rw_average = 0.544522
GrpLevelPara = 1.405832 

BW Util details:
bwutil = 0.011586 
total_CMD = 169086 
util_bw = 1959 
Wasted_Col = 30622 
Wasted_Row = 10140 
Idle = 126365 

BW Util Bottlenecks: 
RCDc_limit = 13538 
RCDWRc_limit = 7286 
WTRc_limit = 5412 
RTWc_limit = 8450 
CCDLc_limit = 16856 
rwq = 0 
CCDLc_limit_alone = 15508 
WTRc_limit_alone = 4483 
RTWc_limit_alone = 8031 

Commands details: 
total_CMD = 169086 
n_nop = 166690 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 1959 
Row_Bus_Util =  0.002638 
CoL_Bus_Util = 0.011586 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.003756 
queue_avg = 0.640485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.640485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166722 n_act=230 n_pre=214 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01143
n_activity=63288 dram_eff=0.03053
bk0: 37a 164669i bk1: 41a 164569i bk2: 38a 165871i bk3: 36a 164699i bk4: 49a 163160i bk5: 52a 161389i bk6: 62a 163392i bk7: 63a 162769i bk8: 46a 163975i bk9: 44a 163610i bk10: 34a 165621i bk11: 28a 165471i bk12: 27a 165933i bk13: 21a 165338i bk14: 33a 166415i bk15: 30a 166157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880952
Row_Buffer_Locality_read = 0.772231
Row_Buffer_Locality_write = 0.934934
Bank_Level_Parallism = 1.776029
Bank_Level_Parallism_Col = 1.509578
Bank_Level_Parallism_Ready = 1.045031
write_to_read_ratio_blp_rw_average = 0.522963
GrpLevelPara = 1.411419 

BW Util details:
bwutil = 0.011426 
total_CMD = 169086 
util_bw = 1932 
Wasted_Col = 30170 
Wasted_Row = 9716 
Idle = 127268 

BW Util Bottlenecks: 
RCDc_limit = 14087 
RCDWRc_limit = 6782 
WTRc_limit = 5828 
RTWc_limit = 9210 
CCDLc_limit = 16297 
rwq = 0 
CCDLc_limit_alone = 14927 
WTRc_limit_alone = 4859 
RTWc_limit_alone = 8809 

Commands details: 
total_CMD = 169086 
n_nop = 166722 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 1932 
Row_Bus_Util =  0.002626 
CoL_Bus_Util = 0.011426 
Either_Row_CoL_Bus_Util = 0.013981 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.005076 
queue_avg = 0.604184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.604184
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166831 n_act=192 n_pre=176 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.01122
n_activity=62681 dram_eff=0.03026
bk0: 25a 166864i bk1: 26a 166487i bk2: 36a 164212i bk3: 43a 164602i bk4: 44a 163652i bk5: 42a 164081i bk6: 58a 163796i bk7: 56a 164755i bk8: 39a 164838i bk9: 35a 165034i bk10: 24a 166025i bk11: 21a 165760i bk12: 29a 165974i bk13: 36a 166246i bk14: 46a 165092i bk15: 42a 165292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898788
Row_Buffer_Locality_read = 0.802326
Row_Buffer_Locality_write = 0.943629
Bank_Level_Parallism = 1.593912
Bank_Level_Parallism_Col = 1.416118
Bank_Level_Parallism_Ready = 1.050079
write_to_read_ratio_blp_rw_average = 0.554921
GrpLevelPara = 1.359292 

BW Util details:
bwutil = 0.011219 
total_CMD = 169086 
util_bw = 1897 
Wasted_Col = 29506 
Wasted_Row = 9103 
Idle = 128580 

BW Util Bottlenecks: 
RCDc_limit = 11534 
RCDWRc_limit = 5927 
WTRc_limit = 5411 
RTWc_limit = 7833 
CCDLc_limit = 15858 
rwq = 0 
CCDLc_limit_alone = 14809 
WTRc_limit_alone = 4661 
RTWc_limit_alone = 7534 

Commands details: 
total_CMD = 169086 
n_nop = 166831 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 192 
n_pre = 176 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 368 
issued_total_col = 1897 
Row_Bus_Util =  0.002176 
CoL_Bus_Util = 0.011219 
Either_Row_CoL_Bus_Util = 0.013336 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.004435 
queue_avg = 0.476947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.476947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166809 n_act=200 n_pre=184 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.01123
n_activity=64644 dram_eff=0.02936
bk0: 29a 165931i bk1: 30a 166427i bk2: 44a 164069i bk3: 46a 164476i bk4: 53a 161210i bk5: 51a 162852i bk6: 45a 164768i bk7: 46a 165431i bk8: 28a 166593i bk9: 37a 166403i bk10: 28a 165875i bk11: 27a 164719i bk12: 38a 167315i bk13: 38a 166639i bk14: 37a 166151i bk15: 43a 166018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894626
Row_Buffer_Locality_read = 0.790323
Row_Buffer_Locality_write = 0.945227
Bank_Level_Parallism = 1.536758
Bank_Level_Parallism_Col = 1.356607
Bank_Level_Parallism_Ready = 1.025290
write_to_read_ratio_blp_rw_average = 0.537377
GrpLevelPara = 1.303098 

BW Util details:
bwutil = 0.011225 
total_CMD = 169086 
util_bw = 1898 
Wasted_Col = 28615 
Wasted_Row = 10090 
Idle = 128483 

BW Util Bottlenecks: 
RCDc_limit = 12579 
RCDWRc_limit = 5682 
WTRc_limit = 3405 
RTWc_limit = 6121 
CCDLc_limit = 14971 
rwq = 0 
CCDLc_limit_alone = 14321 
WTRc_limit_alone = 2925 
RTWc_limit_alone = 5951 

Commands details: 
total_CMD = 169086 
n_nop = 166809 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1898 
Row_Bus_Util =  0.002271 
CoL_Bus_Util = 0.011225 
Either_Row_CoL_Bus_Util = 0.013467 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.002196 
queue_avg = 0.446382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.446382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166766 n_act=218 n_pre=202 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.01128
n_activity=64156 dram_eff=0.02972
bk0: 30a 165765i bk1: 33a 164874i bk2: 51a 164498i bk3: 43a 164695i bk4: 56a 161797i bk5: 51a 162603i bk6: 55a 162932i bk7: 52a 161871i bk8: 33a 164603i bk9: 38a 165256i bk10: 49a 164692i bk11: 46a 165860i bk12: 24a 167080i bk13: 22a 167539i bk14: 21a 166958i bk15: 23a 166614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885684
Row_Buffer_Locality_read = 0.781499
Row_Buffer_Locality_write = 0.936719
Bank_Level_Parallism = 1.655243
Bank_Level_Parallism_Col = 1.437139
Bank_Level_Parallism_Ready = 1.036707
write_to_read_ratio_blp_rw_average = 0.560164
GrpLevelPara = 1.364858 

BW Util details:
bwutil = 0.011278 
total_CMD = 169086 
util_bw = 1907 
Wasted_Col = 30051 
Wasted_Row = 10118 
Idle = 127010 

BW Util Bottlenecks: 
RCDc_limit = 13216 
RCDWRc_limit = 6574 
WTRc_limit = 4323 
RTWc_limit = 7265 
CCDLc_limit = 16336 
rwq = 0 
CCDLc_limit_alone = 15402 
WTRc_limit_alone = 3725 
RTWc_limit_alone = 6929 

Commands details: 
total_CMD = 169086 
n_nop = 166766 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1907 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.011278 
Either_Row_CoL_Bus_Util = 0.013721 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.003017 
queue_avg = 0.631732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.631732
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166731 n_act=224 n_pre=208 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.0114
n_activity=64827 dram_eff=0.02974
bk0: 45a 165299i bk1: 32a 165847i bk2: 46a 163081i bk3: 42a 164788i bk4: 63a 161696i bk5: 59a 162596i bk6: 47a 165008i bk7: 51a 161958i bk8: 43a 163420i bk9: 42a 162327i bk10: 32a 166423i bk11: 34a 166131i bk12: 23a 166273i bk13: 20a 167250i bk14: 31a 165605i bk15: 31a 164109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883817
Row_Buffer_Locality_read = 0.786271
Row_Buffer_Locality_write = 0.932401
Bank_Level_Parallism = 1.714620
Bank_Level_Parallism_Col = 1.487006
Bank_Level_Parallism_Ready = 1.049793
write_to_read_ratio_blp_rw_average = 0.554973
GrpLevelPara = 1.397620 

BW Util details:
bwutil = 0.011402 
total_CMD = 169086 
util_bw = 1928 
Wasted_Col = 31962 
Wasted_Row = 10139 
Idle = 125057 

BW Util Bottlenecks: 
RCDc_limit = 13197 
RCDWRc_limit = 7054 
WTRc_limit = 6000 
RTWc_limit = 9983 
CCDLc_limit = 17069 
rwq = 0 
CCDLc_limit_alone = 15344 
WTRc_limit_alone = 4861 
RTWc_limit_alone = 9397 

Commands details: 
total_CMD = 169086 
n_nop = 166731 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1928 
Row_Bus_Util =  0.002555 
CoL_Bus_Util = 0.011402 
Either_Row_CoL_Bus_Util = 0.013928 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.002123 
queue_avg = 0.656370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.65637
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166750 n_act=213 n_pre=197 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.01146
n_activity=65099 dram_eff=0.02975
bk0: 39a 166299i bk1: 37a 165036i bk2: 48a 165693i bk3: 41a 165276i bk4: 55a 161519i bk5: 60a 163074i bk6: 39a 165740i bk7: 41a 165926i bk8: 39a 164183i bk9: 46a 165362i bk10: 25a 165521i bk11: 28a 165356i bk12: 32a 165219i bk13: 33a 164830i bk14: 43a 164037i bk15: 43a 163895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890036
Row_Buffer_Locality_read = 0.798151
Row_Buffer_Locality_write = 0.936335
Bank_Level_Parallism = 1.587144
Bank_Level_Parallism_Col = 1.384281
Bank_Level_Parallism_Ready = 1.039752
write_to_read_ratio_blp_rw_average = 0.565893
GrpLevelPara = 1.310836 

BW Util details:
bwutil = 0.011456 
total_CMD = 169086 
util_bw = 1937 
Wasted_Col = 31941 
Wasted_Row = 10445 
Idle = 124763 

BW Util Bottlenecks: 
RCDc_limit = 12689 
RCDWRc_limit = 6641 
WTRc_limit = 4120 
RTWc_limit = 9387 
CCDLc_limit = 16597 
rwq = 0 
CCDLc_limit_alone = 15206 
WTRc_limit_alone = 3245 
RTWc_limit_alone = 8871 

Commands details: 
total_CMD = 169086 
n_nop = 166750 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1937 
Row_Bus_Util =  0.002425 
CoL_Bus_Util = 0.011456 
Either_Row_CoL_Bus_Util = 0.013815 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.004709 
queue_avg = 0.556734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.556734
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166774 n_act=217 n_pre=201 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01124
n_activity=65309 dram_eff=0.02909
bk0: 36a 165620i bk1: 32a 165224i bk2: 30a 164994i bk3: 39a 165165i bk4: 46a 163260i bk5: 54a 161431i bk6: 63a 163922i bk7: 59a 164998i bk8: 46a 162854i bk9: 46a 163584i bk10: 31a 165626i bk11: 29a 164836i bk12: 25a 166651i bk13: 23a 166458i bk14: 31a 166541i bk15: 31a 166313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885789
Row_Buffer_Locality_read = 0.787440
Row_Buffer_Locality_write = 0.933542
Bank_Level_Parallism = 1.624252
Bank_Level_Parallism_Col = 1.450353
Bank_Level_Parallism_Ready = 1.031053
write_to_read_ratio_blp_rw_average = 0.554028
GrpLevelPara = 1.374071 

BW Util details:
bwutil = 0.011237 
total_CMD = 169086 
util_bw = 1900 
Wasted_Col = 30242 
Wasted_Row = 10831 
Idle = 126113 

BW Util Bottlenecks: 
RCDc_limit = 12792 
RCDWRc_limit = 6875 
WTRc_limit = 4372 
RTWc_limit = 9127 
CCDLc_limit = 15987 
rwq = 0 
CCDLc_limit_alone = 14638 
WTRc_limit_alone = 3681 
RTWc_limit_alone = 8469 

Commands details: 
total_CMD = 169086 
n_nop = 166774 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1900 
Row_Bus_Util =  0.002472 
CoL_Bus_Util = 0.011237 
Either_Row_CoL_Bus_Util = 0.013674 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002595 
queue_avg = 0.577753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.577753
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166812 n_act=198 n_pre=182 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.01127
n_activity=63689 dram_eff=0.02993
bk0: 32a 166804i bk1: 35a 166606i bk2: 45a 166344i bk3: 45a 164149i bk4: 39a 164148i bk5: 44a 163635i bk6: 60a 163036i bk7: 56a 163964i bk8: 33a 166285i bk9: 31a 165153i bk10: 36a 165056i bk11: 31a 165207i bk12: 34a 166144i bk13: 31a 166007i bk14: 38a 165067i bk15: 45a 165515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896118
Row_Buffer_Locality_read = 0.796850
Row_Buffer_Locality_write = 0.945712
Bank_Level_Parallism = 1.580968
Bank_Level_Parallism_Col = 1.386765
Bank_Level_Parallism_Ready = 1.030430
write_to_read_ratio_blp_rw_average = 0.556314
GrpLevelPara = 1.318310 

BW Util details:
bwutil = 0.011272 
total_CMD = 169086 
util_bw = 1906 
Wasted_Col = 29370 
Wasted_Row = 9308 
Idle = 128502 

BW Util Bottlenecks: 
RCDc_limit = 12443 
RCDWRc_limit = 5610 
WTRc_limit = 4511 
RTWc_limit = 6693 
CCDLc_limit = 16229 
rwq = 0 
CCDLc_limit_alone = 15173 
WTRc_limit_alone = 3735 
RTWc_limit_alone = 6413 

Commands details: 
total_CMD = 169086 
n_nop = 166812 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 1906 
Row_Bus_Util =  0.002247 
CoL_Bus_Util = 0.011272 
Either_Row_CoL_Bus_Util = 0.013449 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.005277 
queue_avg = 0.521900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.5219
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166720 n_act=227 n_pre=211 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.01147
n_activity=64157 dram_eff=0.03024
bk0: 47a 163668i bk1: 51a 164554i bk2: 43a 164941i bk3: 46a 164064i bk4: 42a 163826i bk5: 43a 162568i bk6: 49a 162840i bk7: 46a 162953i bk8: 43a 165573i bk9: 39a 164937i bk10: 21a 166359i bk11: 22a 165834i bk12: 30a 166593i bk13: 38a 166063i bk14: 52a 164077i bk15: 46a 164612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882990
Row_Buffer_Locality_read = 0.787234
Row_Buffer_Locality_write = 0.932137
Bank_Level_Parallism = 1.660835
Bank_Level_Parallism_Col = 1.432041
Bank_Level_Parallism_Ready = 1.055670
write_to_read_ratio_blp_rw_average = 0.530577
GrpLevelPara = 1.343914 

BW Util details:
bwutil = 0.011473 
total_CMD = 169086 
util_bw = 1940 
Wasted_Col = 31573 
Wasted_Row = 10955 
Idle = 124618 

BW Util Bottlenecks: 
RCDc_limit = 13460 
RCDWRc_limit = 7028 
WTRc_limit = 5912 
RTWc_limit = 7178 
CCDLc_limit = 17003 
rwq = 0 
CCDLc_limit_alone = 15896 
WTRc_limit_alone = 5062 
RTWc_limit_alone = 6921 

Commands details: 
total_CMD = 169086 
n_nop = 166720 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1940 
Row_Bus_Util =  0.002590 
CoL_Bus_Util = 0.011473 
Either_Row_CoL_Bus_Util = 0.013993 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.005072 
queue_avg = 0.573726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.573726
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169086 n_nop=166774 n_act=208 n_pre=192 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01138
n_activity=61980 dram_eff=0.03106
bk0: 47a 163194i bk1: 48a 165063i bk2: 41a 165653i bk3: 36a 165044i bk4: 53a 162298i bk5: 55a 162300i bk6: 56a 163369i bk7: 53a 162910i bk8: 55a 164684i bk9: 56a 163734i bk10: 28a 166307i bk11: 27a 166532i bk12: 18a 168036i bk13: 18a 167658i bk14: 34a 165613i bk15: 27a 166285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891948
Row_Buffer_Locality_read = 0.802147
Row_Buffer_Locality_write = 0.937942
Bank_Level_Parallism = 1.645745
Bank_Level_Parallism_Col = 1.400182
Bank_Level_Parallism_Ready = 1.037922
write_to_read_ratio_blp_rw_average = 0.541010
GrpLevelPara = 1.347856 

BW Util details:
bwutil = 0.011385 
total_CMD = 169086 
util_bw = 1925 
Wasted_Col = 30044 
Wasted_Row = 9727 
Idle = 127390 

BW Util Bottlenecks: 
RCDc_limit = 12479 
RCDWRc_limit = 6407 
WTRc_limit = 4430 
RTWc_limit = 6478 
CCDLc_limit = 16646 
rwq = 0 
CCDLc_limit_alone = 15544 
WTRc_limit_alone = 3650 
RTWc_limit_alone = 6156 

Commands details: 
total_CMD = 169086 
n_nop = 166774 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1925 
Row_Bus_Util =  0.002366 
CoL_Bus_Util = 0.011385 
Either_Row_CoL_Bus_Util = 0.013674 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.005623 
queue_avg = 0.640402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.640402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1255, Miss = 969, Miss_rate = 0.772, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 1226, Miss = 961, Miss_rate = 0.784, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[2]: Access = 1290, Miss = 978, Miss_rate = 0.758, Pending_hits = 31, Reservation_fails = 267
L2_cache_bank[3]: Access = 1241, Miss = 982, Miss_rate = 0.791, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[4]: Access = 1166, Miss = 954, Miss_rate = 0.818, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 954, Miss_rate = 0.756, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[6]: Access = 1209, Miss = 963, Miss_rate = 0.797, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 1167, Miss = 920, Miss_rate = 0.788, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[8]: Access = 1253, Miss = 974, Miss_rate = 0.777, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[9]: Access = 1210, Miss = 964, Miss_rate = 0.797, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[10]: Access = 1275, Miss = 979, Miss_rate = 0.768, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 1242, Miss = 980, Miss_rate = 0.789, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1212, Miss = 951, Miss_rate = 0.785, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 1241, Miss = 981, Miss_rate = 0.790, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[14]: Access = 1194, Miss = 958, Miss_rate = 0.802, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 1193, Miss = 939, Miss_rate = 0.787, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[16]: Access = 1179, Miss = 943, Miss_rate = 0.800, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 1246, Miss = 955, Miss_rate = 0.766, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[18]: Access = 1193, Miss = 954, Miss_rate = 0.800, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[19]: Access = 1199, Miss = 953, Miss_rate = 0.795, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[20]: Access = 1242, Miss = 962, Miss_rate = 0.775, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[21]: Access = 1218, Miss = 966, Miss_rate = 0.793, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[22]: Access = 1268, Miss = 972, Miss_rate = 0.767, Pending_hits = 37, Reservation_fails = 781
L2_cache_bank[23]: Access = 1232, Miss = 965, Miss_rate = 0.783, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[24]: Access = 1196, Miss = 952, Miss_rate = 0.796, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[25]: Access = 1198, Miss = 948, Miss_rate = 0.791, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[26]: Access = 1216, Miss = 959, Miss_rate = 0.789, Pending_hits = 46, Reservation_fails = 797
L2_cache_bank[27]: Access = 1207, Miss = 947, Miss_rate = 0.785, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[28]: Access = 1259, Miss = 967, Miss_rate = 0.768, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[29]: Access = 1208, Miss = 973, Miss_rate = 0.805, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[30]: Access = 1264, Miss = 958, Miss_rate = 0.758, Pending_hits = 46, Reservation_fails = 225
L2_cache_bank[31]: Access = 1223, Miss = 967, Miss_rate = 0.791, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 39184
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7847
L2_total_cache_pending_hits = 1007
L2_total_cache_reservation_fails = 2070
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1007
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2070
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=39184
icnt_total_pkts_simt_to_mem=39184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39184
Req_Network_cycles = 28983
Req_Network_injected_packets_per_cycle =       1.3520 
Req_Network_conflicts_per_cycle =       0.0863
Req_Network_conflicts_per_cycle_util =       0.1629
Req_Bank_Level_Parallism =       2.5517
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0406
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0422

Reply_Network_injected_packets_num = 39184
Reply_Network_cycles = 28983
Reply_Network_injected_packets_per_cycle =        1.3520
Reply_Network_conflicts_per_cycle =        0.8791
Reply_Network_conflicts_per_cycle_util =       1.6357
Reply_Bank_Level_Parallism =       2.5155
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0590
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1690
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 5796 (cycle/sec)
gpgpu_silicon_slowdown = 207039x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
