// Seed: 4148400417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  inout wor id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15;
  wire id_16 = id_6;
  assign id_6 = -1;
  always begin : LABEL_0
    $unsigned(71);
    ;
  end
  wire id_17;
  assign id_2 = id_2 || -1 || -1 || id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37#(
        .id_38(1),
        .id_39(1)
    ),
    id_40
);
  input wire id_38;
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  module_0 modCall_1 (
      id_40,
      id_15,
      id_36,
      id_36,
      id_36,
      id_11,
      id_39,
      id_30,
      id_18,
      id_6,
      id_40,
      id_36,
      id_25
  );
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout tri id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_41;
  assign id_36 = id_41;
  assign id_11 = 1;
endmodule
