# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../rhs.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../rhs.ip_user_files/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/sim/xpm_cdc_1bit_xpm_cdc_0_0.v" \
"../../../../rhs.ip_user_files/bd/xpm_cdc_1bit/sim/xpm_cdc_1bit.v" \
"../../../../src/rhs.v" \
"../../../../src/rhs_S00_AXI.v" \
"../../../../src/rhs_axi.v" \
"../../../../../rhd/src/rhd_headstage_slave.v" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/sim/rhs_axi_tb_rhs_axi_0_0.v" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_0_0/sim/rhs_axi_tb_rhd_headstage_slave_0_0.v" \

sv xil_defaultlib  --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0_pkg.sv" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_1_0/sim/rhs_axi_tb_rhd_headstage_slave_1_0.v" \
"../../../../rhs.ip_user_files/bd/rhs_axi_tb/sim/rhs_axi_tb.v" \
"../../../../rhs.gen/sources_1/bd/rhs_axi_tb/hdl/rhs_axi_tb_wrapper.v" \

sv xil_defaultlib  --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../src/rhs_axi_tb_axi_vip_0_0_pkg.sv" \
"../../../../src/rhs_axi_tb_wrapper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
