### ğŸ‘‹ Hello! I'm Jiyun_Han, studying digital circuit design.
<br/>

- ğŸ”­ I am interested in hardware architecture and low-power design.
- ğŸŒ± I am currently learning RTL design and verification methodologies using Verilog and SystemVerilog.
- ğŸ“« ì—°ë½ì²˜: **jiyun.dev00@gmail.com**

<br/>

### ğŸ› ï¸ Skills & Tools
### ğŸ› ï¸ My Skills & Tools

<br/>

<table width="100%">
  <tr>
    <td width="50%" valign="top">
      <h4>ğŸ’» Programming & HDL Languages</h4>
      <ul>
        <li>
          <img src="https://img.shields.io/badge/Verilog-85498D?style=flat-square&logo=verilog&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 8</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 80%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 7</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 70%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/VHDL-ADB100?style=flat-square&logo=vhdl&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 6</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 60%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/C-A8B9CC?style=flat-square&logo=c&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 5</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 50%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/SystemVerilog-85498D?style=flat-square&logo=systemverilog&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 2</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 20%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
      </ul>
    </td>
    <td width="50%" valign="top">
      <h4>ğŸ–¥ï¸ Hardware Design Tools (EDA Tools)</h4>
      <ul>
        <li>
          <img src="https://img.shields.io/badge/Xilinx_Vivado-0078A0?style=flat-square&logo=xilinx&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 8</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 80%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/Intel_Quartus-0C3470?style=flat-square&logo=intel&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 6</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 60%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/Mentor_Graphics_QuestaSim-993399?style=flat-square&logo=siemens&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 5</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 50%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/Cadence_Virtuoso-A00B2D?style=flat-square&logo=cadence&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 6</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 60%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
        <li>
          <img src="https://img.shields.io/badge/Cadence_Xcelium-A00B2D?style=flat-square&logo=cadence&logoColor=white"> 
          <span style="font-size: 0.9em;">Lv. 3</span>
          <div style="width: 100px; background-color: #ddd; border-radius: 5px; overflow: hidden; display: inline-block; vertical-align: middle; margin-left: 5px;">
            <div style="width: 30%; background-color: #4CAF50; height: 10px; border-radius: 5px;"></div>
          </div>
        </li>
      </ul>
    </td>
  </tr>
</table>

<br/>

### ğŸš€ Projects
- **[Semicon_Academi_Digital_Clock (Verilog)](https://github.com/J-HanRyang/Semicon_Academi/tree/main/FPGA_Digital_Clock%20With%202%20Sensors)**
- **[Semicon_Academi_IRIS (Python)](https://github.com/J-HanRyang/Semicon_Academi/tree/main/Python_Automatical_Project_IRIS)**
- **[Mini CPU (Verilog)](https://github.com/J-HanRyang/Mini_CPU)**

<br>

**<Note: Some projects are kept in private repositories to respect the copyright of course materials. Access can be granted upon request for review purposes.>**
- **[CNN Accelerator (Verilog)](https://github.com/J-HanRyang/CNN_Accelerator)
- **[AES-128 (Verilog)](https://github.com/J-HanRyang/AES_128)
- **[FIR_Filter (Verilog)](https://github.com/J-HanRyang/Fir_Filter)
<br/>

### ğŸ“Š GitHub Stats
<p align="center">
  <a href="https://github.com/J-HanRyang">
    <img src="https://github-readme-stats.vercel.app/api?username=J-HanRyang&show_icons=true&theme=radical" alt="J-HanRyang's GitHub stats" />
  </a>
</p>
