
Loading design for application trce from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:01:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 7.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.751ns  (61.9% logic, 38.1% route), 36 logic levels.

 Constraint Details:

     14.751ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.266ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 SLICE_55
ROUTE         1     0.000      R5C14A.F1 to     R5C14A.DI1 n2797 (to osc_clk)
                  --------
                   14.751   (61.9% logic, 38.1% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.693ns  (61.7% logic, 38.3% route), 36 logic levels.

 Constraint Details:

     14.693ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.208ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 SLICE_55
ROUTE         1     0.000      R5C14A.F0 to     R5C14A.DI0 n2798 (to osc_clk)
                  --------
                   14.693   (61.7% logic, 38.3% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.164ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i8  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.649ns  (62.3% logic, 37.7% route), 36 logic levels.

 Constraint Details:

     14.649ns physical path delay SLICE_2408 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.164ns

 Physical Path Details:

      Data path SLICE_2408 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C8C.CLK to       R3C8C.Q0 SLICE_2408 (from uart_rx1/UartClk[2])
ROUTE         3     0.669       R3C8C.Q0 to       R3C8C.A0 o_Rx_Byte_c_7
CTOF_DEL    ---     0.495       R3C8C.A0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 SLICE_55
ROUTE         1     0.000      R5C14A.F1 to     R5C14A.DI1 n2797 (to osc_clk)
                  --------
                   14.649   (62.3% logic, 37.7% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C8C.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.639ns  (62.4% logic, 37.6% route), 36 logic levels.

 Constraint Details:

     14.639ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.154ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q0 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         3     0.659       R3C9D.Q0 to       R3C8C.D0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495       R3C8C.D0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 SLICE_55
ROUTE         1     0.000      R5C14A.F1 to     R5C14A.DI1 n2797 (to osc_clk)
                  --------
                   14.639   (62.4% logic, 37.6% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.605ns  (62.5% logic, 37.5% route), 36 logic levels.

 Constraint Details:

     14.605ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.120ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     0.662       R3C8C.F0 to       R2C8A.D0 n8225
CTOF_DEL    ---     0.495       R2C8A.D0 to       R2C8A.F0 SLICE_2363
ROUTE        43     0.830       R2C8A.F0 to       R3C8A.C0 n13381
CTOF_DEL    ---     0.495       R3C8A.C0 to       R3C8A.F0 SLICE_2421
ROUTE         1     0.656       R3C8A.F0 to       R3C8A.A1 n7733
CTOF_DEL    ---     0.495       R3C8A.A1 to       R3C8A.F1 SLICE_2421
ROUTE         1     0.747       R3C8A.F1 to       R3C8D.C0 n2338
CTOF_DEL    ---     0.495       R3C8D.C0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 SLICE_55
ROUTE         1     0.000      R5C14A.F1 to     R5C14A.DI1 n2797 (to osc_clk)
                  --------
                   14.605   (62.5% logic, 37.5% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i8  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.591ns  (62.2% logic, 37.8% route), 36 logic levels.

 Constraint Details:

     14.591ns physical path delay SLICE_2408 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.106ns

 Physical Path Details:

      Data path SLICE_2408 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C8C.CLK to       R3C8C.Q0 SLICE_2408 (from uart_rx1/UartClk[2])
ROUTE         3     0.669       R3C8C.Q0 to       R3C8C.A0 o_Rx_Byte_c_7
CTOF_DEL    ---     0.495       R3C8C.A0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 SLICE_55
ROUTE         1     0.000      R5C14A.F0 to     R5C14A.DI0 n2798 (to osc_clk)
                  --------
                   14.591   (62.2% logic, 37.8% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C8C.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i61  (to osc_clk +)

   Delay:              14.589ns  (61.5% logic, 38.5% route), 35 logic levels.

 Constraint Details:

     14.589ns physical path delay uart_rx1/SLICE_2286 to SLICE_56 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.104ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOF1_DE  ---     0.643     R5C13D.FCI to      R5C13D.F1 SLICE_56
ROUTE         1     0.000      R5C13D.F1 to     R5C13D.DI1 n2799 (to osc_clk)
                  --------
                   14.589   (61.5% logic, 38.5% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C13D.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.581ns  (62.2% logic, 37.8% route), 36 logic levels.

 Constraint Details:

     14.581ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.096ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q0 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         3     0.659       R3C9D.Q0 to       R3C8C.D0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495       R3C8C.D0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 SLICE_55
ROUTE         1     0.000      R5C14A.F0 to     R5C14A.DI0 n2798 (to osc_clk)
                  --------
                   14.581   (62.2% logic, 37.8% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.547ns  (62.4% logic, 37.6% route), 36 logic levels.

 Constraint Details:

     14.547ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.062ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     0.662       R3C8C.F0 to       R2C8A.D0 n8225
CTOF_DEL    ---     0.495       R2C8A.D0 to       R2C8A.F0 SLICE_2363
ROUTE        43     0.830       R2C8A.F0 to       R3C8A.C0 n13381
CTOF_DEL    ---     0.495       R3C8A.C0 to       R3C8A.F0 SLICE_2421
ROUTE         1     0.656       R3C8A.F0 to       R3C8A.A1 n7733
CTOF_DEL    ---     0.495       R3C8A.A1 to       R3C8A.F1 SLICE_2421
ROUTE         1     0.747       R3C8A.F1 to       R3C8D.C0 n2338
CTOF_DEL    ---     0.495       R3C8D.C0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO SLICE_56
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI n11302
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 SLICE_55
ROUTE         1     0.000      R5C14A.F0 to     R5C14A.DI0 n2798 (to osc_clk)
                  --------
                   14.547   (62.4% logic, 37.6% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C14A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i60  (to osc_clk +)

   Delay:              14.531ns  (61.3% logic, 38.7% route), 35 logic levels.

 Constraint Details:

     14.531ns physical path delay uart_rx1/SLICE_2286 to SLICE_56 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.046ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         4     0.771       R3C9D.Q1 to       R3C8C.C0 o_Rx_Byte_c_6
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 SLICE_2408
ROUTE        10     1.030       R3C8C.F0 to       R3C6A.A0 n8225
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 SLICE_2405
ROUTE         1     0.656       R3C6A.F0 to       R3C6A.A1 n12919
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 SLICE_2405
ROUTE         1     0.626       R3C6A.F1 to       R3C6D.D1 n13372
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 SLICE_2403
ROUTE        75     0.729       R3C6D.F1 to       R3C8D.D0 n9000
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 SLICE_2475
ROUTE         1     1.810       R3C8D.F0 to       R5C6D.A0 n9593
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO SLICE_84
ROUTE         1     0.000      R5C6D.FCO to      R5C7A.FCI n11274
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO SLICE_83
ROUTE         1     0.000      R5C7A.FCO to      R5C7B.FCI n11275
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO SLICE_82
ROUTE         1     0.000      R5C7B.FCO to      R5C7C.FCI n11276
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO SLICE_81
ROUTE         1     0.000      R5C7C.FCO to      R5C7D.FCI n11277
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO SLICE_80
ROUTE         1     0.000      R5C7D.FCO to      R5C8A.FCI n11278
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO SLICE_79
ROUTE         1     0.000      R5C8A.FCO to      R5C8B.FCI n11279
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO SLICE_78
ROUTE         1     0.000      R5C8B.FCO to      R5C8C.FCI n11280
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO SLICE_77
ROUTE         1     0.000      R5C8C.FCO to      R5C8D.FCI n11281
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO SLICE_76
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI n11282
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO SLICE_75
ROUTE         1     0.000      R5C9A.FCO to      R5C9B.FCI n11283
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO SLICE_74
ROUTE         1     0.000      R5C9B.FCO to      R5C9C.FCI n11284
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO SLICE_73
ROUTE         1     0.000      R5C9C.FCO to      R5C9D.FCI n11285
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO SLICE_72
ROUTE         1     0.000      R5C9D.FCO to     R5C10A.FCI n11286
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO SLICE_71
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI n11287
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO SLICE_70
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI n11288
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO SLICE_69
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI n11289
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO SLICE_68
ROUTE         1     0.000     R5C10D.FCO to     R5C11A.FCI n11290
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO SLICE_67
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI n11291
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO SLICE_66
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI n11292
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO SLICE_65
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI n11293
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO SLICE_64
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI n11294
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO SLICE_63
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI n11295
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO SLICE_62
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI n11296
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO SLICE_61
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI n11297
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO SLICE_60
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI n11298
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO SLICE_59
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI n11299
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO SLICE_58
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI n11300
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO SLICE_57
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI n11301
FCITOF0_DE  ---     0.585     R5C13D.FCI to      R5C13D.F0 SLICE_56
ROUTE         1     0.000      R5C13D.F0 to     R5C13D.DI0 n2800 (to osc_clk)
                  --------
                   14.531   (61.3% logic, 38.7% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_rx1/SLICE_12
ROUTE        30     3.213      R21C2B.Q1 to      R3C9D.CLK uart_rx1/UartClk[2]
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R5C13D.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  53.926MHz is the maximum frequency for this preference.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     8.147ns  (47.9% logic, 52.1% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      8.147ns delay PWM1/SLICE_6 to PWMOut (totaling 12.309ns) meets
     20.000ns offset OSCH_inst to PWMOut by 7.691ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.247     R23C40B.Q1 to       43.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD PWMOut
                  --------
                    8.147   (47.9% logic, 52.1% route), 2 logic levels.


Passed:  The following path meets requirements by 7.989ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    Port       Pad            sinGen

   Data Path Delay:     7.812ns  (56.3% logic, 43.7% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to ncoGen/SLICE_151 and
      7.812ns delay ncoGen/SLICE_151 to sinGen (totaling 12.011ns) meets
     20.000ns offset OSCH_inst to sinGen by 7.989ns

 Physical Path Details:

      Clock path OSCH_inst to ncoGen/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C20D.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ncoGen/SLICE_151 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C20D.CLK to      R3C20D.Q1 ncoGen/SLICE_151 (from osc_clk)
ROUTE         3     2.096      R3C20D.Q1 to      R2C10B.D0 phase_accum_63
CTOF_DEL    ---     0.495      R2C10B.D0 to      R2C10B.F0 ncoGen/SLICE_2495
ROUTE         1     1.321      R2C10B.F0 to      142.PADDO sinGen_c
DOPAD_DEL   ---     3.448      142.PADDO to        142.PAD sinGen
                  --------
                    7.812   (56.3% logic, 43.7% route), 3 logic levels.


Passed:  The following path meets requirements by 8.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN2

   Data Path Delay:     7.215ns  (60.9% logic, 39.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.215ns delay PWM1/SLICE_6 to PWMOutN2 (totaling 11.377ns) meets
     20.000ns offset OSCH_inst to PWMOutN2 by 8.623ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.550     R23C40B.Q1 to     R25C37C.B0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 SLICE_2486
ROUTE         4     1.270     R25C37C.F0 to       67.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       67.PADDO to         67.PAD PWMOutN2
                  --------
                    7.215   (60.9% logic, 39.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN1

   Data Path Delay:     7.215ns  (60.9% logic, 39.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.215ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 11.377ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 8.623ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.550     R23C40B.Q1 to     R25C37C.B0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 SLICE_2486
ROUTE         4     1.270     R25C37C.F0 to       65.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD PWMOutN1
                  --------
                    7.215   (60.9% logic, 39.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN3

   Data Path Delay:     7.101ns  (61.9% logic, 38.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.101ns delay PWM1/SLICE_6 to PWMOutN3 (totaling 11.263ns) meets
     20.000ns offset OSCH_inst to PWMOutN3 by 8.737ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.550     R23C40B.Q1 to     R25C37C.B0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 SLICE_2486
ROUTE         4     1.156     R25C37C.F0 to       70.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       70.PADDO to         70.PAD PWMOutN3
                  --------
                    7.101   (61.9% logic, 38.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN4

   Data Path Delay:     7.101ns  (61.9% logic, 38.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.101ns delay PWM1/SLICE_6 to PWMOutN4 (totaling 11.263ns) meets
     20.000ns offset OSCH_inst to PWMOutN4 by 8.737ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.550     R23C40B.Q1 to     R25C37C.B0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 SLICE_2486
ROUTE         4     1.156     R25C37C.F0 to       71.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       71.PADDO to         71.PAD PWMOutN4
                  --------
                    7.101   (61.9% logic, 38.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i11  (from osc_clk +)
   Destination:    Port       Pad            MYLED[5]

   Data Path Delay:     6.879ns  (47.2% logic, 52.8% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to CIC1Sin/SLICE_2223 and
      6.879ns delay CIC1Sin/SLICE_2223 to MYLED[5] (totaling 11.078ns) meets
     20.000ns offset OSCH_inst to MYLED[5] by 8.922ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R11C28B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2223 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28B.CLK to     R11C28B.Q0 CIC1Sin/SLICE_2223 (from osc_clk)
ROUTE         2     3.630     R11C28B.Q0 to      105.PADDO MYLED_c_5
DOPAD_DEL   ---     2.797      105.PADDO to        105.PAD MYLED[5]
                  --------
                    6.879   (47.2% logic, 52.8% route), 2 logic levels.


Passed:  The following path meets requirements by 9.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP1

   Data Path Delay:     6.665ns  (58.5% logic, 41.5% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      6.665ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 10.827ns) meets
     20.000ns offset OSCH_inst to PWMOutP1 by 9.173ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     2.765     R23C40B.Q1 to       61.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       61.PADDO to         61.PAD PWMOutP1
                  --------
                    6.665   (58.5% logic, 41.5% route), 2 logic levels.


Passed:  The following path meets requirements by 9.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP2

   Data Path Delay:     6.665ns  (58.5% logic, 41.5% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      6.665ns delay PWM1/SLICE_6 to PWMOutP2 (totaling 10.827ns) meets
     20.000ns offset OSCH_inst to PWMOutP2 by 9.173ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     2.765     R23C40B.Q1 to       62.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       62.PADDO to         62.PAD PWMOutP2
                  --------
                    6.665   (58.5% logic, 41.5% route), 2 logic levels.


Passed:  The following path meets requirements by 9.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from osc_clk +)
   Destination:    Port       Pad            MYLED[4]

   Data Path Delay:     6.107ns  (53.2% logic, 46.8% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to CIC1Sin/SLICE_2222 and
      6.107ns delay CIC1Sin/SLICE_2222 to MYLED[4] (totaling 10.306ns) meets
     20.000ns offset OSCH_inst to MYLED[4] by 9.694ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R11C28C.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2222 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28C.CLK to     R11C28C.Q0 CIC1Sin/SLICE_2222 (from osc_clk)
ROUTE         2     2.858     R11C28C.Q0 to      104.PADDO MYLED_c_4
DOPAD_DEL   ---     2.797      104.PADDO to        104.PAD MYLED[4]
                  --------
                    6.107   (53.2% logic, 46.8% route), 2 logic levels.

Report:   12.309ns is the minimum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   53.926 MHz|  36 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|    12.309 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n11290                                  |       1|    4046|     98.78%
                                        |        |        |
n11288                                  |       1|    4031|     98.41%
                                        |        |        |
n11289                                  |       1|    4016|     98.05%
                                        |        |        |
n11291                                  |       1|    4011|     97.92%
                                        |        |        |
n11287                                  |       1|    4008|     97.85%
                                        |        |        |
n11285                                  |       1|    4006|     97.80%
                                        |        |        |
n11286                                  |       1|    4006|     97.80%
                                        |        |        |
n11292                                  |       1|    3965|     96.80%
                                        |        |        |
n11284                                  |       1|    3928|     95.90%
                                        |        |        |
n11283                                  |       1|    3914|     95.56%
                                        |        |        |
n11293                                  |       1|    3902|     95.26%
                                        |        |        |
n11282                                  |       1|    3869|     94.46%
                                        |        |        |
n11281                                  |       1|    3829|     93.48%
                                        |        |        |
n11294                                  |       1|    3799|     92.75%
                                        |        |        |
n11295                                  |       1|    3672|     89.65%
                                        |        |        |
n11280                                  |       1|    3589|     87.62%
                                        |        |        |
n11279                                  |       1|    3568|     87.11%
                                        |        |        |
n11296                                  |       1|    3517|     85.86%
                                        |        |        |
n11297                                  |       1|    3303|     80.64%
                                        |        |        |
n11278                                  |       1|    3185|     77.76%
                                        |        |        |
n11277                                  |       1|    3058|     74.66%
                                        |        |        |
n11298                                  |       1|    3005|     73.36%
                                        |        |        |
n11276                                  |       1|    2853|     69.65%
                                        |        |        |
n11275                                  |       1|    2735|     66.77%
                                        |        |        |
n11299                                  |       1|    2637|     64.38%
                                        |        |        |
n8225                                   |      10|    2589|     63.21%
                                        |        |        |
n11274                                  |       1|    2324|     56.74%
                                        |        |        |
n11300                                  |       1|    2202|     53.76%
                                        |        |        |
n12803                                  |       6|    1666|     40.67%
                                        |        |        |
n11301                                  |       1|    1650|     40.28%
                                        |        |        |
n9000                                   |      75|    1615|     39.43%
                                        |        |        |
n13372                                  |       1|    1595|     38.94%
                                        |        |        |
n11273                                  |       1|    1063|     25.95%
                                        |        |        |
o_Rx_Byte_c_7                           |       3|    1048|     25.59%
                                        |        |        |
n12919                                  |       1|    1030|     25.15%
                                        |        |        |
o_Rx_Byte_c_5                           |       3|     992|     24.22%
                                        |        |        |
o_Rx_Byte_c_6                           |       4|     970|     23.68%
                                        |        |        |
n11302                                  |       1|     909|     22.19%
                                        |        |        |
n9593                                   |       1|     783|     19.12%
                                        |        |        |
n11272                                  |       1|     595|     14.53%
                                        |        |        |
n13375                                  |      48|     593|     14.48%
                                        |        |        |
n13376                                  |      52|     588|     14.36%
                                        |        |        |
n12931                                  |       1|     555|     13.55%
                                        |        |        |
n13381                                  |      43|     537|     13.11%
                                        |        |        |
n2338                                   |       1|     493|     12.04%
                                        |        |        |
n2797                                   |       1|     472|     11.52%
                                        |        |        |
n9591                                   |       1|     444|     10.84%
                                        |        |        |
n2798                                   |       1|     437|     10.67%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 21275096
Cumulative negative slack: 21275096

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:01:52 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/v_comb_66  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d10__i11  (to osc_clk +)

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay CIC1Sin/SLICE_2186 to CIC1Sin/SLICE_1947 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2186 to CIC1Sin/SLICE_1947:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29B.CLK to     R15C29B.Q0 CIC1Sin/SLICE_2186 (from osc_clk)
ROUTE        16     0.145     R15C29B.Q0 to     R15C29A.CE CIC1Sin/v_comb (to osc_clk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R15C29B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_1947:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R15C29A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/v_comb_66_rep_91  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d8_i0_i52  (to osc_clk +)
                   FF                        CIC1Sin/d_d8_i0_i51

   Delay:               0.279ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay CIC1Sin/SLICE_2183 to CIC1Sin/SLICE_2056 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.303ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2183 to CIC1Sin/SLICE_2056:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C26B.CLK to     R22C26B.Q1 CIC1Sin/SLICE_2183 (from osc_clk)
ROUTE        25     0.146     R22C26B.Q1 to     R22C26D.CE CIC1Sin/osc_clk_enable_547 (to osc_clk)
                  --------
                    0.279   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C26B.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2056:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C26D.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/v_comb_66_rep_111  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d9_i0_i8  (to osc_clk +)
                   FF                        CIC1Cos/d_d9_i0_i7

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay CIC1Cos/SLICE_1933 to CIC1Cos/SLICE_1822 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1933 to CIC1Cos/SLICE_1822:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15C.CLK to     R16C15C.Q1 CIC1Cos/SLICE_1933 (from osc_clk)
ROUTE        25     0.147     R16C15C.Q1 to     R16C15B.CE CIC1Cos/osc_clk_enable_1334 (to osc_clk)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1933:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R16C15C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R16C15B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i28  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i28  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1906 to CIC1Cos/SLICE_1869 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1906 to CIC1Cos/SLICE_1869:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12C.CLK to     R19C12C.Q0 CIC1Cos/SLICE_1906 (from osc_clk)
ROUTE         2     0.154     R19C12C.Q0 to     R19C12B.M0 CIC1Cos/d_tmp_28 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R19C12C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1869:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R19C12B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i30  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i30  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C11A.CLK to     R18C11A.Q0 CIC1Cos/SLICE_1907 (from osc_clk)
ROUTE         2     0.154     R18C11A.Q0 to     R18C11B.M0 CIC1Cos/d_tmp_30 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1907:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay Mixer1/SLICE_2224 to Mixer1/SLICE_2224 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path Mixer1/SLICE_2224 to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C22B.CLK to      R2C22B.Q1 Mixer1/SLICE_2224 (from osc_clk)
ROUTE         2     0.154      R2C22B.Q1 to      R2C22B.M0 DiffOut_c (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to     R2C22B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to     R2C22B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i35  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i35  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C11C.CLK to     R18C11C.Q1 CIC1Cos/SLICE_1909 (from osc_clk)
ROUTE         2     0.154     R18C11C.Q1 to     R18C11D.M1 CIC1Cos/d_tmp_35 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i31  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i31  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C11A.CLK to     R18C11A.Q1 CIC1Cos/SLICE_1907 (from osc_clk)
ROUTE         2     0.154     R18C11A.Q1 to     R18C11B.M1 CIC1Cos/d_tmp_31 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1907:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R18C11B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d7_i0_i28  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d7_i0_i28  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_1954 to CIC1Sin/SLICE_2007 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1954 to CIC1Sin/SLICE_2007:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29C.CLK to     R17C29C.Q0 CIC1Sin/SLICE_1954 (from osc_clk)
ROUTE         2     0.154     R17C29C.Q0 to     R17C29B.M1 CIC1Sin/d7_28 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_1954:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R17C29C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2007:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R17C29B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i36  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i36  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2160 to CIC1Sin/SLICE_2123 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2160 to CIC1Sin/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C37C.CLK to     R19C37C.Q1 CIC1Sin/SLICE_2160 (from osc_clk)
ROUTE         3     0.154     R19C37C.Q1 to     R19C37D.M1 CIC1Sin/d_tmp_36 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R19C37C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R19C37D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     1.666ns  (73.0% logic, 27.0% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to Mixer1/SLICE_2224 and
      1.666ns delay Mixer1/SLICE_2224 to DiffOut (totaling 2.857ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 2.857ns

 Physical Path Details:

      Clock path OSCH_inst to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R2C22B.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_2224 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C22B.CLK to      R2C22B.Q1 Mixer1/SLICE_2224 (from osc_clk)
ROUTE         2     0.449      R2C22B.Q1 to      122.PADDO DiffOut_c
DOPAD_DEL   ---     1.084      122.PADDO to        122.PAD DiffOut
                  --------
                    1.666   (73.0% logic, 27.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_DV_59  (from osc_clk +)
   Destination:    Port       Pad            o_Rx_DV

   Data Path Delay:     1.668ns  (73.0% logic, 27.0% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to uart_rx1/SLICE_2288 and
      1.668ns delay uart_rx1/SLICE_2288 to o_Rx_DV (totaling 2.859ns) meets
      0.000ns hold offset OSCH_inst to o_Rx_DV by 2.859ns

 Physical Path Details:

      Clock path OSCH_inst to uart_rx1/SLICE_2288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R3C10A.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path uart_rx1/SLICE_2288 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C10A.CLK to      R3C10A.Q0 uart_rx1/SLICE_2288 (from osc_clk)
ROUTE         3     0.451      R3C10A.Q0 to      143.PADDO o_Rx_DV_c
DOPAD_DEL   ---     1.084      143.PADDO to        143.PAD o_Rx_DV
                  --------
                    1.668   (73.0% logic, 27.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP4

   Data Path Delay:     1.763ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.763ns delay PWM1/SLICE_6 to PWMOutP4 (totaling 2.935ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP4 by 2.935ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     0.546     R23C40B.Q1 to       69.PADDO PWMOutP4_c
DOPAD_DEL   ---     1.084       69.PADDO to         69.PAD PWMOutP4
                  --------
                    1.763   (69.0% logic, 31.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP3

   Data Path Delay:     1.763ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.763ns delay PWM1/SLICE_6 to PWMOutP3 (totaling 2.935ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP3 by 2.935ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     0.546     R23C40B.Q1 to       68.PADDO PWMOutP4_c
DOPAD_DEL   ---     1.084       68.PADDO to         68.PAD PWMOutP3
                  --------
                    1.763   (69.0% logic, 31.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     1.750ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.750ns delay CIC1Sin/SLICE_2220 to MYLED[0] (totaling 2.941ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.941ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R10C28C.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2220 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C28C.CLK to     R10C28C.Q0 CIC1Sin/SLICE_2220 (from osc_clk)
ROUTE         2     0.664     R10C28C.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD MYLED[0]
                  --------
                    1.750   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i7  (from osc_clk +)
   Destination:    Port       Pad            MYLED[1]

   Data Path Delay:     1.750ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.750ns delay CIC1Sin/SLICE_2220 to MYLED[1] (totaling 2.941ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 2.941ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R10C28C.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2220 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C28C.CLK to     R10C28C.Q1 CIC1Sin/SLICE_2220 (from osc_clk)
ROUTE         2     0.664     R10C28C.Q1 to       98.PADDO MYLED_c_1
DOPAD_DEL   ---     0.953       98.PADDO to         98.PAD MYLED[1]
                  --------
                    1.750   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from osc_clk +)
   Destination:    Port       Pad            MYLED[4]

   Data Path Delay:     1.790ns  (60.7% logic, 39.3% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2222 and
      1.790ns delay CIC1Sin/SLICE_2222 to MYLED[4] (totaling 2.981ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 2.981ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R11C28C.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2222 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28C.CLK to     R11C28C.Q0 CIC1Sin/SLICE_2222 (from osc_clk)
ROUTE         2     0.704     R11C28C.Q0 to      104.PADDO MYLED_c_4
DOPAD_DEL   ---     0.953      104.PADDO to        104.PAD MYLED[4]
                  --------
                    1.790   (60.7% logic, 39.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i8  (from osc_clk +)
   Destination:    Port       Pad            MYLED[2]

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[2] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 2.986ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R11C28A.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2221 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28A.CLK to     R11C28A.Q0 CIC1Sin/SLICE_2221 (from osc_clk)
ROUTE         2     0.709     R11C28A.Q0 to       99.PADDO MYLED_c_2
DOPAD_DEL   ---     0.953       99.PADDO to         99.PAD MYLED[2]
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i9  (from osc_clk +)
   Destination:    Port       Pad            MYLED[3]

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[3] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 2.986ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R11C28A.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2221 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28A.CLK to     R11C28A.Q1 CIC1Sin/SLICE_2221 (from osc_clk)
ROUTE         2     0.709     R11C28A.Q1 to      100.PADDO MYLED_c_3
DOPAD_DEL   ---     0.953      100.PADDO to        100.PAD MYLED[3]
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP1

   Data Path Delay:     1.938ns  (62.8% logic, 37.2% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.938ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 3.110ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 3.110ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172        OSC.OSC to    R23C40B.CLK osc_clk
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     0.721     R23C40B.Q1 to       61.PADDO PWMOutP4_c
DOPAD_DEL   ---     1.084       61.PADDO to         61.PAD PWMOutP1
                  --------
                    1.938   (62.8% logic, 37.2% route), 2 logic levels.

Report:    2.857ns is the maximum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 21275096 (setup), 0 (hold)
Cumulative negative slack: 21275096 (21275096+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

