#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 14 19:50:22 2022
# Process ID: 8984
# Current directory: C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12544 C:\Users\Taewoong\Desktop\HANDONG\2022-2\2_Digital_System_Design\2_Vivado\UserDef\Week12_PS2KBD_2\ip\clk_core.dcp
# Log file: C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/vivado.log
# Journal file: C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core.dcp
Command: open_checkpoint C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1017.660 ; gain = 0.000
WARNING: [Vivado 12-8410] Design file 'C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core.dcp' has failed integrity check (2).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4397] Generator change detected checking ShapeConfig Enum. shapeDB will be regenerated.
Parsing XDC File [C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core/clk_core_board.xdc]
Finished Parsing XDC File [C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core/clk_core_board.xdc]
Parsing XDC File [C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core/clk_core_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/vivado/work_DDR/PS2/PS2.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/vivado/work_DDR/PS2/PS2.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
Finished Parsing XDC File [C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core/clk_core_early.xdc]
WARNING: [Designutils 20-3624] Found incompatible version of design analysis file contained in checkpoint C:/Users/Taewoong/Desktop/HANDONG/2022-2/2_Digital_System_Design/2_Vivado/UserDef/Week12_PS2KBD_2/ip/clk_core.dcp. Use a design checkpoint generated with latest release.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1754.555 ; gain = 736.895
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 19:51:12 2022...
