# PLL
Pre-Layout  and Post Layout simulation of Phase Locked Loop
