
Lab2_Pushbuttons.elf:     file format elf32-littlenios2
Lab2_Pushbuttons.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x0000747c memsz 0x0000747c flags r-x
    LOAD off    0x0000849c vaddr 0x0080749c paddr 0x00809154 align 2**12
         filesz 0x00001cb8 memsz 0x00001cb8 flags rw-
    LOAD off    0x0000ae0c vaddr 0x0080ae0c paddr 0x0080ae0c align 2**12
         filesz 0x00000000 memsz 0x00000160 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006f28  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000330  0080716c  0080716c  0000816c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  0080749c  00809154  0000849c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000160  0080ae0c  0080ae0c  0000ae0c  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_0      00000000  0080af6c  0080af6c  0000a154  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000a154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000b48  00000000  00000000  0000a178  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00018494  00000000  00000000  0000acc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006a9d  00000000  00000000  00023154  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00007768  00000000  00000000  00029bf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000019a0  00000000  00000000  0003135c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002e06  00000000  00000000  00032cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004730  00000000  00000000  00035b02  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0003a234  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000005d8  00000000  00000000  0003a298  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
0080716c l    d  .rodata	00000000 .rodata
0080749c l    d  .rwdata	00000000 .rwdata
0080ae0c l    d  .bss	00000000 .bss
0080af6c l    d  .sdram_0	00000000 .sdram_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Lab2_Pushbuttons_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00800290 l     F .text	00000078 button_ISR
00800308 l     F .text	0000009c timer_ISR
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 impure.c
0080749c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00801ef8 l     F .text	00000008 __fp_lock
00801f00 l     F .text	00000008 __fp_unlock
00801f14 l     F .text	0000019c __sinit.part.1
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00802f64 l     F .text	0000006c udivmodsi4
00000000 l    df *ABS*	00000000 alt_close.c
00803090 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
008031b0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
008031dc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0080348c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
00803580 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
00803664 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00803840 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00809140 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00803a9c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00803be4 l     F .text	00000038 alt_dev_reg
00807e70 l     O .rwdata	00001060 jtag_uart_0
00808ed0 l     O .rwdata	00000120 lcd_display
00808ff0 l     O .rwdata	000000c4 uart
008090b4 l     O .rwdata	00000030 audio_i2c_config
008090e4 l     O .rwdata	00000030 Audio
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00803f1c l     F .text	00000208 altera_avalon_jtag_uart_irq
00804124 l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00809144 l     O .rwdata	00000004 colstart
00804744 l     F .text	000000b4 lcd_write_command
008047f8 l     F .text	000000d4 lcd_write_data
008048cc l     F .text	000000cc lcd_clear_screen
00804998 l     F .text	000001e8 lcd_repaint_screen
00804b80 l     F .text	000000c8 lcd_scroll_up
00804c48 l     F .text	000002a0 lcd_handle_escape
008053d0 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00805614 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
008058bc l     F .text	0000009c altera_avalon_uart_irq
00805958 l     F .text	000000e0 altera_avalon_uart_rxirq
00805a38 l     F .text	00000144 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00805bd0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00805dfc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0080617c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00806358 l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00806490 l     F .text	00000050 alt_get_errno
008064e0 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00807319 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0080ae40 g     O .bss	00000004 alt_instruction_exception_handler
00802e58 g     F .text	00000054 _isatty_r
00803788 g     F .text	00000078 alt_main
0080041c g     F .text	000000a8 _puts_r
0080ae6c g     O .bss	00000100 alt_irq
00802eac g     F .text	0000005c _lseek_r
00809154 g       *ABS*	00000000 __flash_rwdata_start
0080af6c g       *ABS*	00000000 __alt_heap_start
00802be8 g     F .text	0000005c __sseek
00802248 g     F .text	00000010 __sinit
008020b0 g     F .text	00000068 __sfmoreglue
00803820 g     F .text	00000020 __malloc_unlock
008013f8 g     F .text	0000015c memmove
00802230 g     F .text	00000018 _cleanup
008068d0 g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
00802e00 g     F .text	00000058 _fstat_r
0080ae24 g     O .bss	00000004 errno
00802b64 g     F .text	00000008 __seofread
0080ae30 g     O .bss	00000004 alt_argv
00811114 g       *ABS*	00000000 _gp
008068a0 g     F .text	00000030 usleep
00807cf0 g     O .rwdata	00000180 alt_fd_list
00806a48 g     F .text	00000090 alt_find_dev
008012c0 g     F .text	00000138 memcpy
00801f08 g     F .text	0000000c _cleanup_r
00806418 g     F .text	00000078 alt_io_redirect
0080716c g       *ABS*	00000000 __DTOR_END__
008004c4 g     F .text	00000014 puts
00806d2c g     F .text	0000009c alt_exception_cause_generated_bad_addr
00804320 g     F .text	0000020c altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00803080 g     F .text	00000008 .hidden __udivsi3
008034dc g     F .text	000000a4 isatty
00806ca0 g     F .text	0000008c alt_icache_flush
0080ae20 g     O .bss	00000004 __malloc_top_pad
00800570 g     F .text	000004c0 __sfvwrite_r
00801abc g     F .text	00000054 _sbrk_r
00802f08 g     F .text	0000005c _read_r
00809134 g     O .rwdata	00000004 alt_max_fd
00802cfc g     F .text	000000f0 _fclose_r
00801ec8 g     F .text	00000030 fflush
0080ae1c g     O .bss	00000004 __malloc_max_sbrked_mem
008032dc g     F .text	000001b0 alt_irq_register
008036b4 g     F .text	000000d4 lseek
00809114 g     O .rwdata	00000004 _global_impure_ptr
00801554 g     F .text	00000568 _realloc_r
0080af6c g       *ABS*	00000000 __bss_end
0080679c g     F .text	00000104 alt_tick
0080581c g     F .text	000000a0 altera_avalon_uart_init
00802268 g     F .text	00000018 __fp_lock_all
00806704 g     F .text	00000098 alt_alarm_stop
0080ae28 g     O .bss	00000004 alt_irq_active
008000fc g     F .exceptions	000000d4 alt_irq_handler
00807cc8 g     O .rwdata	00000028 alt_dev_null
00806138 g     F .text	00000044 alt_dcache_flush_all
00809154 g       *ABS*	00000000 __ram_rwdata_end
0080912c g     O .rwdata	00000008 alt_dev_list
00803aec g     F .text	000000f8 write
0080749c g       *ABS*	00000000 __ram_rodata_end
0080322c g     F .text	000000b0 fstat
00803088 g     F .text	00000008 .hidden __umodsi3
0080af6c g       *ABS*	00000000 end
0080ae0c g     O .bss	00000004 leds
00804ee8 g     F .text	000004e8 altera_avalon_lcd_16207_write
00805e4c g     F .text	000001ac altera_avalon_uart_write
00803e64 g     F .text	000000b8 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
0080716c g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
0080568c g     F .text	00000080 alt_avalon_timer_sc_init
0080576c g     F .text	00000060 altera_avalon_uart_write_fd
008057cc g     F .text	00000050 altera_avalon_uart_close_fd
0080452c g     F .text	00000218 altera_avalon_jtag_uart_write
00802258 g     F .text	00000004 __sfp_lock_acquire
008011d8 g     F .text	000000e8 memchr
008023bc g     F .text	000002f0 _free_r
00806fa4 g     F .text	00000194 __call_exitprocs
0080911c g     O .rwdata	00000004 __malloc_sbrk_base
00800244 g     F .text	0000004c _start
0080ae38 g     O .bss	00000004 _alt_tick_rate
0080ae3c g     O .bss	00000004 _alt_nticks
00803890 g     F .text	000000fc read
00803c50 g     F .text	000000b0 alt_sys_init
00806e90 g     F .text	00000114 __register_exitproc
008041cc g     F .text	00000068 altera_avalon_jtag_uart_close
0080749c g       *ABS*	00000000 __ram_rwdata_start
0080716c g       *ABS*	00000000 __ram_rodata_start
0080ae10 g     O .bss	00000004 firstpress
0080ae44 g     O .bss	00000028 __malloc_current_mallinfo
00803d00 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00806bec g     F .text	000000b4 alt_get_fd
008068f0 g     F .text	00000158 alt_busy_sleep
00802ca8 g     F .text	00000054 _close_r
00806e14 g     F .text	0000007c memcmp
00803dc0 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080af6c g       *ABS*	00000000 __alt_stack_base
00803e10 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00801b10 g     F .text	00000154 __swsetup_r
00802118 g     F .text	00000118 __sfp
008078c0 g     O .rwdata	00000408 __malloc_av_
00802264 g     F .text	00000004 __sinit_lock_release
00802b10 g     F .text	00000054 __sread
00806ad8 g     F .text	00000114 alt_find_file
008061cc g     F .text	000000a4 alt_dev_llist_insert
00803800 g     F .text	00000020 __malloc_lock
008039ec g     F .text	000000b0 sbrk
00801e6c g     F .text	0000005c _fflush_r
0080ae0c g       *ABS*	00000000 __bss_start
008029ec g     F .text	00000124 memset
008003a4 g     F .text	00000078 main
0080ae34 g     O .bss	00000004 alt_envp
0080ae18 g     O .bss	00000004 __malloc_max_total_mem
00803d60 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0080ae14 g     O .bss	00000001 buttons
0080547c g     F .text	00000138 altera_avalon_lcd_16207_init
00802c44 g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
00802dec g     F .text	00000014 fclose
00800a30 g     F .text	000007a8 _malloc_r
00809138 g     O .rwdata	00000004 alt_errno
008026ac g     F .text	000000c4 _fwalk
00802fd0 g     F .text	00000054 .hidden __divsi3
00802298 g     F .text	00000124 _malloc_trim_r
0080716c g       *ABS*	00000000 __CTOR_END__
0080716c g       *ABS*	00000000 __flash_rodata_start
0080716c g       *ABS*	00000000 __DTOR_LIST__
00803c1c g     F .text	00000034 alt_irq_init
0080398c g     F .text	00000060 alt_release_fd
00806dc8 g     F .text	00000014 atexit
00802c4c g     F .text	0000005c _write_r
00809118 g     O .rwdata	00000004 _impure_ptr
0080ae2c g     O .bss	00000004 alt_argc
00801c64 g     F .text	00000208 __sflush_r
008062cc g     F .text	0000005c _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
00802280 g     F .text	00000018 __fp_unlock_all
008055b4 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809124 g     O .rwdata	00000008 alt_fs_list
00800020 g       *ABS*	00000000 __ram_exceptions_start
00809154 g       *ABS*	00000000 _edata
0080570c g     F .text	00000060 altera_avalon_uart_read_fd
0080af6c g       *ABS*	00000000 _end
00800244 g       *ABS*	00000000 __ram_exceptions_end
00804234 g     F .text	000000ec altera_avalon_jtag_uart_ioctl
00802b6c g     F .text	0000007c __swrite
00809120 g     O .rwdata	00000004 __malloc_trim_threshold
00806ddc g     F .text	00000038 exit
00802770 g     F .text	000000c4 _fwalk_reent
00803024 g     F .text	0000005c .hidden __modsi3
00809150 g     O .rwdata	00000004 __ctype_ptr__
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
0080225c g     F .text	00000004 __sfp_lock_release
00807218 g     O .rodata	00000101 _ctype_
00805b7c g     F .text	00000054 altera_avalon_uart_close
00807138 g     F .text	00000034 _exit
00805ff8 g     F .text	00000140 alt_alarm_start
00802834 g     F .text	000001b8 __smakebuf_r
008004d8 g     F .text	00000098 strlen
008065ac g     F .text	00000158 open
00806328 g     F .text	00000030 alt_icache_flush_all
0080913c g     O .rwdata	00000004 alt_priority_mask
00805c20 g     F .text	000001dc altera_avalon_uart_read
00809148 g     O .rwdata	00000008 alt_alarm_list
00806270 g     F .text	0000005c _do_ctors
008030e0 g     F .text	000000d0 close
008035e4 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free
00802260 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_data_end+0xff800004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldhu.n  r2, 0(r4)
        ldhu.n  r3, 2(r4)
        slli.n  r3, r3, 16
        or.n    r2, r2, r3 /* Instruction that caused exception */
#else
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001526 	beq	r2,zero,800190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  80013c:	00802074 	movhi	r2,129
  800140:	10ab9b04 	addi	r2,r2,-20884
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10ab9b04 	addi	r2,r2,-20884
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	21000104 	addi	r4,r4,4
  800168:	1105883a 	add	r2,r2,r4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	e17ffd17 	ldw	r5,-12(fp)
  800178:	183ee83a 	callr	r3
#endif
        break;
  80017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800180:	0005313a 	rdctl	r2,ipending
  800184:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800188:	e0bfff17 	ldw	r2,-4(fp)
  80018c:	00000706 	br	8001ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
  800190:	e0bffc17 	ldw	r2,-16(fp)
  800194:	1085883a 	add	r2,r2,r2
  800198:	e0bffc15 	stw	r2,-16(fp)
      i++;
  80019c:	e0bffd17 	ldw	r2,-12(fp)
  8001a0:	10800044 	addi	r2,r2,1
  8001a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a8:	003fe006 	br	80012c <__alt_data_end+0xff80012c>

    active = alt_irq_pending ();
  8001ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001b0:	e0bffb17 	ldw	r2,-20(fp)
  8001b4:	103fda1e 	bne	r2,zero,800120 <__alt_data_end+0xff800120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b8:	0001883a 	nop
}
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a74b17 	ldw	r2,-25300(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a74b17 	ldw	r2,-25300(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	1809883a 	mov	r4,r3
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	e1bffe17 	ldw	r6,-8(fp)
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_data_end+0xff800248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d6844514 	ori	gp,gp,4372
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10ab8314 	ori	r2,r2,44556

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18ebdb14 	ori	r3,r3,44908

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_data_end+0xff800278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08035e40 	call	8035e4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	08037880 	call	803788 <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_data_end+0xff80028c>

00800290 <button_ISR>:
unsigned char buttons;
int firstpress;
int leds;

// ISRs
static void button_ISR(void* context, alt_u32 id){
  800290:	defffc04 	addi	sp,sp,-16
  800294:	dfc00315 	stw	ra,12(sp)
  800298:	df000215 	stw	fp,8(sp)
  80029c:	df000204 	addi	fp,sp,8
  8002a0:	e13ffe15 	stw	r4,-8(fp)
  8002a4:	e17fff15 	stw	r5,-4(fp)
	printf("in pb interrupt\n");
  8002a8:	01002034 	movhi	r4,128
  8002ac:	211c5b04 	addi	r4,r4,29036
  8002b0:	08004c40 	call	8004c4 <puts>
	// Disable pb ISR, enable TIMER
	// Timer ISR should be enabled by default
	// Disable PB Interrupts
	IOWR(BUTTON_PIO_BASE, 2, 0x0);
  8002b4:	0007883a 	mov	r3,zero
  8002b8:	00804034 	movhi	r2,256
  8002bc:	10843e04 	addi	r2,r2,4344
  8002c0:	10c00035 	stwio	r3,0(r2)

	/** The timer is in MHz, and we want to wait for 30ms,
	 * According to Piazza, 1 Altera clock cycle is 20 ns. Hence, to get a delay of 30 ms, we need 1,500,000 clock cycles = 0x 0016E360)	 */
	// Set the lower 16 bits of the period
	IOWR(TIMER_0_BASE, 0x02, 0xE360);
  8002c4:	00f8d814 	movui	r3,58208
  8002c8:	00804034 	movhi	r2,256
  8002cc:	10841204 	addi	r2,r2,4168
  8002d0:	10c00035 	stwio	r3,0(r2)
   // Set the higher 16 bits of the period
   IOWR(TIMER_0_BASE, 0x03, 0x0016);
  8002d4:	00c00584 	movi	r3,22
  8002d8:	00804034 	movhi	r2,256
  8002dc:	10841304 	addi	r2,r2,4172
  8002e0:	10c00035 	stwio	r3,0(r2)
	// Enable Timer
   /** offset 0x01 for control register-  third bit 1 (START) - starts the internal counter
    * first bit 1 (ITO) - to generate interrupts when the status register's TO bit is 1 */
   IOWR(TIMER_0_BASE, 0x01, 0x05);
  8002e4:	00c00144 	movi	r3,5
  8002e8:	00804034 	movhi	r2,256
  8002ec:	10841104 	addi	r2,r2,4164
  8002f0:	10c00035 	stwio	r3,0(r2)
}
  8002f4:	e037883a 	mov	sp,fp
  8002f8:	dfc00117 	ldw	ra,4(sp)
  8002fc:	df000017 	ldw	fp,0(sp)
  800300:	dec00204 	addi	sp,sp,8
  800304:	f800283a 	ret

00800308 <timer_ISR>:

static void timer_ISR(void* context, alt_u32 id){
  800308:	defffb04 	addi	sp,sp,-20
  80030c:	dfc00415 	stw	ra,16(sp)
  800310:	df000315 	stw	fp,12(sp)
  800314:	df000304 	addi	fp,sp,12
  800318:	e13ffe15 	stw	r4,-8(fp)
  80031c:	e17fff15 	stw	r5,-4(fp)
	printf("in timer interrupt\n");
  800320:	01002034 	movhi	r4,128
  800324:	211c5f04 	addi	r4,r4,29052
  800328:	08004c40 	call	8004c4 <puts>
	// read all 4 pb values. PBs are active low. For PB = 0, LED should be 1.
	int buttons = IORD(BUTTON_PIO_BASE, 0x0);
  80032c:	00804034 	movhi	r2,256
  800330:	10843c04 	addi	r2,r2,4336
  800334:	10800037 	ldwio	r2,0(r2)
  800338:	e0bffd15 	stw	r2,-12(fp)
	IOWR(LED_PIO_BASE, 0, buttons^0x0F);
  80033c:	e0bffd17 	ldw	r2,-12(fp)
  800340:	10c003dc 	xori	r3,r2,15
  800344:	00804034 	movhi	r2,256
  800348:	10844004 	addi	r2,r2,4352
  80034c:	10c00035 	stwio	r3,0(r2)
	// Clear Status for Timer IRQ (set status to 0- both RUN and TO)
	// RUN == 1 when counter is running, TO == 1 when counter is 0, must be rest explicitly
	IOWR(TIMER_0_BASE, 0x0, 0x0);
  800350:	0007883a 	mov	r3,zero
  800354:	00804034 	movhi	r2,256
  800358:	10841004 	addi	r2,r2,4160
  80035c:	10c00035 	stwio	r3,0(r2)
	// Clear control
	IOWR(TIMER_0_BASE, 0x1, 0x0);
  800360:	0007883a 	mov	r3,zero
  800364:	00804034 	movhi	r2,256
  800368:	10841104 	addi	r2,r2,4164
  80036c:	10c00035 	stwio	r3,0(r2)

	// Clear the button_ISR (means no edge has been detected- resetting)
	IOWR(BUTTON_PIO_BASE, 0x03, 0x0);
  800370:	0007883a 	mov	r3,zero
  800374:	00804034 	movhi	r2,256
  800378:	10843f04 	addi	r2,r2,4348
  80037c:	10c00035 	stwio	r3,0(r2)
	// Enable button interrupt (interrupt mask), 4 PBs- each of them require an ISR
	IOWR(BUTTON_PIO_BASE, 0x02, 0x0F);
  800380:	00c003c4 	movi	r3,15
  800384:	00804034 	movhi	r2,256
  800388:	10843e04 	addi	r2,r2,4344
  80038c:	10c00035 	stwio	r3,0(r2)
}
  800390:	e037883a 	mov	sp,fp
  800394:	dfc00117 	ldw	ra,4(sp)
  800398:	df000017 	ldw	fp,0(sp)
  80039c:	dec00204 	addi	sp,sp,8
  8003a0:	f800283a 	ret

008003a4 <main>:


int main()
{
  8003a4:	defffe04 	addi	sp,sp,-8
  8003a8:	dfc00115 	stw	ra,4(sp)
  8003ac:	df000015 	stw	fp,0(sp)
  8003b0:	d839883a 	mov	fp,sp
	printf("in main\n");
  8003b4:	01002034 	movhi	r4,128
  8003b8:	211c6404 	addi	r4,r4,29072
  8003bc:	08004c40 	call	8004c4 <puts>
	alt_irq_register( BUTTON_PIO_IRQ, (void *)0, button_ISR);
  8003c0:	01000044 	movi	r4,1
  8003c4:	000b883a 	mov	r5,zero
  8003c8:	01802034 	movhi	r6,128
  8003cc:	3180a404 	addi	r6,r6,656
  8003d0:	08032dc0 	call	8032dc <alt_irq_register>
	alt_irq_register( TIMER_0_IRQ, (void *)0, timer_ISR);
  8003d4:	01000144 	movi	r4,5
  8003d8:	000b883a 	mov	r5,zero
  8003dc:	01802034 	movhi	r6,128
  8003e0:	3180c204 	addi	r6,r6,776
  8003e4:	08032dc0 	call	8032dc <alt_irq_register>
	// Initially set LEDs to 0
	IOWR(LED_PIO_BASE, 0x0, 0x0);
  8003e8:	0007883a 	mov	r3,zero
  8003ec:	00804034 	movhi	r2,256
  8003f0:	10844004 	addi	r2,r2,4352
  8003f4:	10c00035 	stwio	r3,0(r2)

	// clear residue
	IOWR(TIMER_0_BASE, 0x01, 0x0);
  8003f8:	0007883a 	mov	r3,zero
  8003fc:	00804034 	movhi	r2,256
  800400:	10841104 	addi	r2,r2,4164
  800404:	10c00035 	stwio	r3,0(r2)
	// enable button_IRQ (Interrupt mask)
	IOWR(BUTTON_PIO_BASE, 0x02, 0x0F);
  800408:	00c003c4 	movi	r3,15
  80040c:	00804034 	movhi	r2,256
  800410:	10843e04 	addi	r2,r2,4344
  800414:	10c00035 	stwio	r3,0(r2)
	while(1);
  800418:	003fff06 	br	800418 <__alt_data_end+0xff800418>

0080041c <_puts_r>:
  80041c:	defff604 	addi	sp,sp,-40
  800420:	dc000715 	stw	r16,28(sp)
  800424:	2021883a 	mov	r16,r4
  800428:	2809883a 	mov	r4,r5
  80042c:	dc400815 	stw	r17,32(sp)
  800430:	dfc00915 	stw	ra,36(sp)
  800434:	2823883a 	mov	r17,r5
  800438:	08004d80 	call	8004d8 <strlen>
  80043c:	81400217 	ldw	r5,8(r16)
  800440:	11000044 	addi	r4,r2,1
  800444:	d8800115 	stw	r2,4(sp)
  800448:	00802034 	movhi	r2,128
  80044c:	2980030b 	ldhu	r6,12(r5)
  800450:	109c6604 	addi	r2,r2,29080
  800454:	d8800215 	stw	r2,8(sp)
  800458:	00800044 	movi	r2,1
  80045c:	d8800315 	stw	r2,12(sp)
  800460:	00800084 	movi	r2,2
  800464:	d8800515 	stw	r2,20(sp)
  800468:	dc400015 	stw	r17,0(sp)
  80046c:	d9000615 	stw	r4,24(sp)
  800470:	dec00415 	stw	sp,16(sp)
  800474:	3088000c 	andi	r2,r6,8192
  800478:	1000061e 	bne	r2,zero,800494 <_puts_r+0x78>
  80047c:	29001917 	ldw	r4,100(r5)
  800480:	00b7ffc4 	movi	r2,-8193
  800484:	31880014 	ori	r6,r6,8192
  800488:	2084703a 	and	r2,r4,r2
  80048c:	2980030d 	sth	r6,12(r5)
  800490:	28801915 	stw	r2,100(r5)
  800494:	8009883a 	mov	r4,r16
  800498:	d9800404 	addi	r6,sp,16
  80049c:	08005700 	call	800570 <__sfvwrite_r>
  8004a0:	1000061e 	bne	r2,zero,8004bc <_puts_r+0xa0>
  8004a4:	00800284 	movi	r2,10
  8004a8:	dfc00917 	ldw	ra,36(sp)
  8004ac:	dc400817 	ldw	r17,32(sp)
  8004b0:	dc000717 	ldw	r16,28(sp)
  8004b4:	dec00a04 	addi	sp,sp,40
  8004b8:	f800283a 	ret
  8004bc:	00bfffc4 	movi	r2,-1
  8004c0:	003ff906 	br	8004a8 <__alt_data_end+0xff8004a8>

008004c4 <puts>:
  8004c4:	00802074 	movhi	r2,129
  8004c8:	10a44604 	addi	r2,r2,-28392
  8004cc:	200b883a 	mov	r5,r4
  8004d0:	11000017 	ldw	r4,0(r2)
  8004d4:	080041c1 	jmpi	80041c <_puts_r>

008004d8 <strlen>:
  8004d8:	208000cc 	andi	r2,r4,3
  8004dc:	10002026 	beq	r2,zero,800560 <strlen+0x88>
  8004e0:	20800007 	ldb	r2,0(r4)
  8004e4:	10002026 	beq	r2,zero,800568 <strlen+0x90>
  8004e8:	2005883a 	mov	r2,r4
  8004ec:	00000206 	br	8004f8 <strlen+0x20>
  8004f0:	10c00007 	ldb	r3,0(r2)
  8004f4:	18001826 	beq	r3,zero,800558 <strlen+0x80>
  8004f8:	10800044 	addi	r2,r2,1
  8004fc:	10c000cc 	andi	r3,r2,3
  800500:	183ffb1e 	bne	r3,zero,8004f0 <__alt_data_end+0xff8004f0>
  800504:	10c00017 	ldw	r3,0(r2)
  800508:	01ffbff4 	movhi	r7,65279
  80050c:	39ffbfc4 	addi	r7,r7,-257
  800510:	00ca303a 	nor	r5,zero,r3
  800514:	01a02074 	movhi	r6,32897
  800518:	19c7883a 	add	r3,r3,r7
  80051c:	31a02004 	addi	r6,r6,-32640
  800520:	1946703a 	and	r3,r3,r5
  800524:	1986703a 	and	r3,r3,r6
  800528:	1800091e 	bne	r3,zero,800550 <strlen+0x78>
  80052c:	10800104 	addi	r2,r2,4
  800530:	10c00017 	ldw	r3,0(r2)
  800534:	19cb883a 	add	r5,r3,r7
  800538:	00c6303a 	nor	r3,zero,r3
  80053c:	28c6703a 	and	r3,r5,r3
  800540:	1986703a 	and	r3,r3,r6
  800544:	183ff926 	beq	r3,zero,80052c <__alt_data_end+0xff80052c>
  800548:	00000106 	br	800550 <strlen+0x78>
  80054c:	10800044 	addi	r2,r2,1
  800550:	10c00007 	ldb	r3,0(r2)
  800554:	183ffd1e 	bne	r3,zero,80054c <__alt_data_end+0xff80054c>
  800558:	1105c83a 	sub	r2,r2,r4
  80055c:	f800283a 	ret
  800560:	2005883a 	mov	r2,r4
  800564:	003fe706 	br	800504 <__alt_data_end+0xff800504>
  800568:	0005883a 	mov	r2,zero
  80056c:	f800283a 	ret

00800570 <__sfvwrite_r>:
  800570:	30800217 	ldw	r2,8(r6)
  800574:	10006726 	beq	r2,zero,800714 <__sfvwrite_r+0x1a4>
  800578:	defff404 	addi	sp,sp,-48
  80057c:	dd000615 	stw	r20,24(sp)
  800580:	2029883a 	mov	r20,r4
  800584:	2900030b 	ldhu	r4,12(r5)
  800588:	ddc00915 	stw	r23,36(sp)
  80058c:	dc000215 	stw	r16,8(sp)
  800590:	dfc00b15 	stw	ra,44(sp)
  800594:	df000a15 	stw	fp,40(sp)
  800598:	dd800815 	stw	r22,32(sp)
  80059c:	dd400715 	stw	r21,28(sp)
  8005a0:	dcc00515 	stw	r19,20(sp)
  8005a4:	dc800415 	stw	r18,16(sp)
  8005a8:	dc400315 	stw	r17,12(sp)
  8005ac:	2080020c 	andi	r2,r4,8
  8005b0:	2821883a 	mov	r16,r5
  8005b4:	302f883a 	mov	r23,r6
  8005b8:	10002726 	beq	r2,zero,800658 <__sfvwrite_r+0xe8>
  8005bc:	28800417 	ldw	r2,16(r5)
  8005c0:	10002526 	beq	r2,zero,800658 <__sfvwrite_r+0xe8>
  8005c4:	2080008c 	andi	r2,r4,2
  8005c8:	bc400017 	ldw	r17,0(r23)
  8005cc:	10002a26 	beq	r2,zero,800678 <__sfvwrite_r+0x108>
  8005d0:	05600034 	movhi	r21,32768
  8005d4:	0027883a 	mov	r19,zero
  8005d8:	0025883a 	mov	r18,zero
  8005dc:	ad7f0004 	addi	r21,r21,-1024
  8005e0:	980d883a 	mov	r6,r19
  8005e4:	a009883a 	mov	r4,r20
  8005e8:	90004626 	beq	r18,zero,800704 <__sfvwrite_r+0x194>
  8005ec:	900f883a 	mov	r7,r18
  8005f0:	81400717 	ldw	r5,28(r16)
  8005f4:	ac80022e 	bgeu	r21,r18,800600 <__sfvwrite_r+0x90>
  8005f8:	01e00034 	movhi	r7,32768
  8005fc:	39ff0004 	addi	r7,r7,-1024
  800600:	80800917 	ldw	r2,36(r16)
  800604:	103ee83a 	callr	r2
  800608:	0080520e 	bge	zero,r2,800754 <__sfvwrite_r+0x1e4>
  80060c:	b8c00217 	ldw	r3,8(r23)
  800610:	98a7883a 	add	r19,r19,r2
  800614:	90a5c83a 	sub	r18,r18,r2
  800618:	1885c83a 	sub	r2,r3,r2
  80061c:	b8800215 	stw	r2,8(r23)
  800620:	103fef1e 	bne	r2,zero,8005e0 <__alt_data_end+0xff8005e0>
  800624:	0005883a 	mov	r2,zero
  800628:	dfc00b17 	ldw	ra,44(sp)
  80062c:	df000a17 	ldw	fp,40(sp)
  800630:	ddc00917 	ldw	r23,36(sp)
  800634:	dd800817 	ldw	r22,32(sp)
  800638:	dd400717 	ldw	r21,28(sp)
  80063c:	dd000617 	ldw	r20,24(sp)
  800640:	dcc00517 	ldw	r19,20(sp)
  800644:	dc800417 	ldw	r18,16(sp)
  800648:	dc400317 	ldw	r17,12(sp)
  80064c:	dc000217 	ldw	r16,8(sp)
  800650:	dec00c04 	addi	sp,sp,48
  800654:	f800283a 	ret
  800658:	a009883a 	mov	r4,r20
  80065c:	800b883a 	mov	r5,r16
  800660:	0801b100 	call	801b10 <__swsetup_r>
  800664:	1000ec1e 	bne	r2,zero,800a18 <__sfvwrite_r+0x4a8>
  800668:	8100030b 	ldhu	r4,12(r16)
  80066c:	bc400017 	ldw	r17,0(r23)
  800670:	2080008c 	andi	r2,r4,2
  800674:	103fd61e 	bne	r2,zero,8005d0 <__alt_data_end+0xff8005d0>
  800678:	2080004c 	andi	r2,r4,1
  80067c:	10003a1e 	bne	r2,zero,800768 <__sfvwrite_r+0x1f8>
  800680:	0039883a 	mov	fp,zero
  800684:	0025883a 	mov	r18,zero
  800688:	90001a26 	beq	r18,zero,8006f4 <__sfvwrite_r+0x184>
  80068c:	2080800c 	andi	r2,r4,512
  800690:	85800217 	ldw	r22,8(r16)
  800694:	10007626 	beq	r2,zero,800870 <__sfvwrite_r+0x300>
  800698:	b027883a 	mov	r19,r22
  80069c:	95809436 	bltu	r18,r22,8008f0 <__sfvwrite_r+0x380>
  8006a0:	2081200c 	andi	r2,r4,1152
  8006a4:	10009f1e 	bne	r2,zero,800924 <__sfvwrite_r+0x3b4>
  8006a8:	81000017 	ldw	r4,0(r16)
  8006ac:	e00b883a 	mov	r5,fp
  8006b0:	980d883a 	mov	r6,r19
  8006b4:	08013f80 	call	8013f8 <memmove>
  8006b8:	81000217 	ldw	r4,8(r16)
  8006bc:	81400017 	ldw	r5,0(r16)
  8006c0:	9005883a 	mov	r2,r18
  8006c4:	2587c83a 	sub	r3,r4,r22
  8006c8:	2ce7883a 	add	r19,r5,r19
  8006cc:	80c00215 	stw	r3,8(r16)
  8006d0:	84c00015 	stw	r19,0(r16)
  8006d4:	b8c00217 	ldw	r3,8(r23)
  8006d8:	e0b9883a 	add	fp,fp,r2
  8006dc:	90a5c83a 	sub	r18,r18,r2
  8006e0:	1885c83a 	sub	r2,r3,r2
  8006e4:	b8800215 	stw	r2,8(r23)
  8006e8:	103fce26 	beq	r2,zero,800624 <__alt_data_end+0xff800624>
  8006ec:	8100030b 	ldhu	r4,12(r16)
  8006f0:	903fe61e 	bne	r18,zero,80068c <__alt_data_end+0xff80068c>
  8006f4:	8f000017 	ldw	fp,0(r17)
  8006f8:	8c800117 	ldw	r18,4(r17)
  8006fc:	8c400204 	addi	r17,r17,8
  800700:	003fe106 	br	800688 <__alt_data_end+0xff800688>
  800704:	8cc00017 	ldw	r19,0(r17)
  800708:	8c800117 	ldw	r18,4(r17)
  80070c:	8c400204 	addi	r17,r17,8
  800710:	003fb306 	br	8005e0 <__alt_data_end+0xff8005e0>
  800714:	0005883a 	mov	r2,zero
  800718:	f800283a 	ret
  80071c:	00a00034 	movhi	r2,32768
  800720:	10bfffc4 	addi	r2,r2,-1
  800724:	9009883a 	mov	r4,r18
  800728:	1480012e 	bgeu	r2,r18,800730 <__sfvwrite_r+0x1c0>
  80072c:	1009883a 	mov	r4,r2
  800730:	980b883a 	mov	r5,r19
  800734:	0802fd00 	call	802fd0 <__divsi3>
  800738:	81400717 	ldw	r5,28(r16)
  80073c:	80c00917 	ldw	r3,36(r16)
  800740:	988f383a 	mul	r7,r19,r2
  800744:	a009883a 	mov	r4,r20
  800748:	e00d883a 	mov	r6,fp
  80074c:	183ee83a 	callr	r3
  800750:	00bfe016 	blt	zero,r2,8006d4 <__alt_data_end+0xff8006d4>
  800754:	8080030b 	ldhu	r2,12(r16)
  800758:	10801014 	ori	r2,r2,64
  80075c:	8080030d 	sth	r2,12(r16)
  800760:	00bfffc4 	movi	r2,-1
  800764:	003fb006 	br	800628 <__alt_data_end+0xff800628>
  800768:	0027883a 	mov	r19,zero
  80076c:	0011883a 	mov	r8,zero
  800770:	0039883a 	mov	fp,zero
  800774:	0025883a 	mov	r18,zero
  800778:	90001f26 	beq	r18,zero,8007f8 <__sfvwrite_r+0x288>
  80077c:	40006026 	beq	r8,zero,800900 <__sfvwrite_r+0x390>
  800780:	982b883a 	mov	r21,r19
  800784:	94c0012e 	bgeu	r18,r19,80078c <__sfvwrite_r+0x21c>
  800788:	902b883a 	mov	r21,r18
  80078c:	81000017 	ldw	r4,0(r16)
  800790:	80800417 	ldw	r2,16(r16)
  800794:	a82d883a 	mov	r22,r21
  800798:	81800217 	ldw	r6,8(r16)
  80079c:	81c00517 	ldw	r7,20(r16)
  8007a0:	1100022e 	bgeu	r2,r4,8007ac <__sfvwrite_r+0x23c>
  8007a4:	31c7883a 	add	r3,r6,r7
  8007a8:	1d401816 	blt	r3,r21,80080c <__sfvwrite_r+0x29c>
  8007ac:	a9c04416 	blt	r21,r7,8008c0 <__sfvwrite_r+0x350>
  8007b0:	80800917 	ldw	r2,36(r16)
  8007b4:	81400717 	ldw	r5,28(r16)
  8007b8:	a009883a 	mov	r4,r20
  8007bc:	da000115 	stw	r8,4(sp)
  8007c0:	e00d883a 	mov	r6,fp
  8007c4:	103ee83a 	callr	r2
  8007c8:	102d883a 	mov	r22,r2
  8007cc:	da000117 	ldw	r8,4(sp)
  8007d0:	00bfe00e 	bge	zero,r2,800754 <__alt_data_end+0xff800754>
  8007d4:	9da7c83a 	sub	r19,r19,r22
  8007d8:	98001f26 	beq	r19,zero,800858 <__sfvwrite_r+0x2e8>
  8007dc:	b8800217 	ldw	r2,8(r23)
  8007e0:	e5b9883a 	add	fp,fp,r22
  8007e4:	95a5c83a 	sub	r18,r18,r22
  8007e8:	15adc83a 	sub	r22,r2,r22
  8007ec:	bd800215 	stw	r22,8(r23)
  8007f0:	b03f8c26 	beq	r22,zero,800624 <__alt_data_end+0xff800624>
  8007f4:	903fe11e 	bne	r18,zero,80077c <__alt_data_end+0xff80077c>
  8007f8:	8f000017 	ldw	fp,0(r17)
  8007fc:	8c800117 	ldw	r18,4(r17)
  800800:	0011883a 	mov	r8,zero
  800804:	8c400204 	addi	r17,r17,8
  800808:	003fdb06 	br	800778 <__alt_data_end+0xff800778>
  80080c:	180d883a 	mov	r6,r3
  800810:	e00b883a 	mov	r5,fp
  800814:	da000115 	stw	r8,4(sp)
  800818:	d8c00015 	stw	r3,0(sp)
  80081c:	08013f80 	call	8013f8 <memmove>
  800820:	d8c00017 	ldw	r3,0(sp)
  800824:	80800017 	ldw	r2,0(r16)
  800828:	a009883a 	mov	r4,r20
  80082c:	800b883a 	mov	r5,r16
  800830:	10c5883a 	add	r2,r2,r3
  800834:	80800015 	stw	r2,0(r16)
  800838:	d8c00015 	stw	r3,0(sp)
  80083c:	0801e6c0 	call	801e6c <_fflush_r>
  800840:	d8c00017 	ldw	r3,0(sp)
  800844:	da000117 	ldw	r8,4(sp)
  800848:	103fc21e 	bne	r2,zero,800754 <__alt_data_end+0xff800754>
  80084c:	182d883a 	mov	r22,r3
  800850:	9da7c83a 	sub	r19,r19,r22
  800854:	983fe11e 	bne	r19,zero,8007dc <__alt_data_end+0xff8007dc>
  800858:	a009883a 	mov	r4,r20
  80085c:	800b883a 	mov	r5,r16
  800860:	0801e6c0 	call	801e6c <_fflush_r>
  800864:	103fbb1e 	bne	r2,zero,800754 <__alt_data_end+0xff800754>
  800868:	0011883a 	mov	r8,zero
  80086c:	003fdb06 	br	8007dc <__alt_data_end+0xff8007dc>
  800870:	81000017 	ldw	r4,0(r16)
  800874:	80800417 	ldw	r2,16(r16)
  800878:	11000236 	bltu	r2,r4,800884 <__sfvwrite_r+0x314>
  80087c:	84c00517 	ldw	r19,20(r16)
  800880:	94ffa62e 	bgeu	r18,r19,80071c <__alt_data_end+0xff80071c>
  800884:	9027883a 	mov	r19,r18
  800888:	b480012e 	bgeu	r22,r18,800890 <__sfvwrite_r+0x320>
  80088c:	b027883a 	mov	r19,r22
  800890:	e00b883a 	mov	r5,fp
  800894:	980d883a 	mov	r6,r19
  800898:	08013f80 	call	8013f8 <memmove>
  80089c:	80800217 	ldw	r2,8(r16)
  8008a0:	80c00017 	ldw	r3,0(r16)
  8008a4:	14c5c83a 	sub	r2,r2,r19
  8008a8:	1cc7883a 	add	r3,r3,r19
  8008ac:	80800215 	stw	r2,8(r16)
  8008b0:	80c00015 	stw	r3,0(r16)
  8008b4:	10004326 	beq	r2,zero,8009c4 <__sfvwrite_r+0x454>
  8008b8:	9805883a 	mov	r2,r19
  8008bc:	003f8506 	br	8006d4 <__alt_data_end+0xff8006d4>
  8008c0:	a80d883a 	mov	r6,r21
  8008c4:	e00b883a 	mov	r5,fp
  8008c8:	da000115 	stw	r8,4(sp)
  8008cc:	08013f80 	call	8013f8 <memmove>
  8008d0:	80800217 	ldw	r2,8(r16)
  8008d4:	80c00017 	ldw	r3,0(r16)
  8008d8:	da000117 	ldw	r8,4(sp)
  8008dc:	1545c83a 	sub	r2,r2,r21
  8008e0:	1d6b883a 	add	r21,r3,r21
  8008e4:	80800215 	stw	r2,8(r16)
  8008e8:	85400015 	stw	r21,0(r16)
  8008ec:	003fb906 	br	8007d4 <__alt_data_end+0xff8007d4>
  8008f0:	81000017 	ldw	r4,0(r16)
  8008f4:	902d883a 	mov	r22,r18
  8008f8:	9027883a 	mov	r19,r18
  8008fc:	003f6b06 	br	8006ac <__alt_data_end+0xff8006ac>
  800900:	e009883a 	mov	r4,fp
  800904:	01400284 	movi	r5,10
  800908:	900d883a 	mov	r6,r18
  80090c:	08011d80 	call	8011d8 <memchr>
  800910:	10003e26 	beq	r2,zero,800a0c <__sfvwrite_r+0x49c>
  800914:	10800044 	addi	r2,r2,1
  800918:	1727c83a 	sub	r19,r2,fp
  80091c:	02000044 	movi	r8,1
  800920:	003f9706 	br	800780 <__alt_data_end+0xff800780>
  800924:	80800517 	ldw	r2,20(r16)
  800928:	81400417 	ldw	r5,16(r16)
  80092c:	80c00017 	ldw	r3,0(r16)
  800930:	10a7883a 	add	r19,r2,r2
  800934:	9885883a 	add	r2,r19,r2
  800938:	1026d7fa 	srli	r19,r2,31
  80093c:	196bc83a 	sub	r21,r3,r5
  800940:	a9800044 	addi	r6,r21,1
  800944:	9885883a 	add	r2,r19,r2
  800948:	1027d07a 	srai	r19,r2,1
  80094c:	3485883a 	add	r2,r6,r18
  800950:	980d883a 	mov	r6,r19
  800954:	9880022e 	bgeu	r19,r2,800960 <__sfvwrite_r+0x3f0>
  800958:	1027883a 	mov	r19,r2
  80095c:	100d883a 	mov	r6,r2
  800960:	2101000c 	andi	r4,r4,1024
  800964:	20001c26 	beq	r4,zero,8009d8 <__sfvwrite_r+0x468>
  800968:	a009883a 	mov	r4,r20
  80096c:	300b883a 	mov	r5,r6
  800970:	0800a300 	call	800a30 <_malloc_r>
  800974:	102d883a 	mov	r22,r2
  800978:	10002926 	beq	r2,zero,800a20 <__sfvwrite_r+0x4b0>
  80097c:	81400417 	ldw	r5,16(r16)
  800980:	1009883a 	mov	r4,r2
  800984:	a80d883a 	mov	r6,r21
  800988:	08012c00 	call	8012c0 <memcpy>
  80098c:	8080030b 	ldhu	r2,12(r16)
  800990:	00fedfc4 	movi	r3,-1153
  800994:	10c4703a 	and	r2,r2,r3
  800998:	10802014 	ori	r2,r2,128
  80099c:	8080030d 	sth	r2,12(r16)
  8009a0:	b549883a 	add	r4,r22,r21
  8009a4:	9d4bc83a 	sub	r5,r19,r21
  8009a8:	85800415 	stw	r22,16(r16)
  8009ac:	84c00515 	stw	r19,20(r16)
  8009b0:	81000015 	stw	r4,0(r16)
  8009b4:	902d883a 	mov	r22,r18
  8009b8:	81400215 	stw	r5,8(r16)
  8009bc:	9027883a 	mov	r19,r18
  8009c0:	003f3a06 	br	8006ac <__alt_data_end+0xff8006ac>
  8009c4:	a009883a 	mov	r4,r20
  8009c8:	800b883a 	mov	r5,r16
  8009cc:	0801e6c0 	call	801e6c <_fflush_r>
  8009d0:	103fb926 	beq	r2,zero,8008b8 <__alt_data_end+0xff8008b8>
  8009d4:	003f5f06 	br	800754 <__alt_data_end+0xff800754>
  8009d8:	a009883a 	mov	r4,r20
  8009dc:	08015540 	call	801554 <_realloc_r>
  8009e0:	102d883a 	mov	r22,r2
  8009e4:	103fee1e 	bne	r2,zero,8009a0 <__alt_data_end+0xff8009a0>
  8009e8:	81400417 	ldw	r5,16(r16)
  8009ec:	a009883a 	mov	r4,r20
  8009f0:	08023bc0 	call	8023bc <_free_r>
  8009f4:	8080030b 	ldhu	r2,12(r16)
  8009f8:	00ffdfc4 	movi	r3,-129
  8009fc:	1884703a 	and	r2,r3,r2
  800a00:	00c00304 	movi	r3,12
  800a04:	a0c00015 	stw	r3,0(r20)
  800a08:	003f5306 	br	800758 <__alt_data_end+0xff800758>
  800a0c:	94c00044 	addi	r19,r18,1
  800a10:	02000044 	movi	r8,1
  800a14:	003f5a06 	br	800780 <__alt_data_end+0xff800780>
  800a18:	00bfffc4 	movi	r2,-1
  800a1c:	003f0206 	br	800628 <__alt_data_end+0xff800628>
  800a20:	00800304 	movi	r2,12
  800a24:	a0800015 	stw	r2,0(r20)
  800a28:	8080030b 	ldhu	r2,12(r16)
  800a2c:	003f4a06 	br	800758 <__alt_data_end+0xff800758>

00800a30 <_malloc_r>:
  800a30:	defff504 	addi	sp,sp,-44
  800a34:	dc800315 	stw	r18,12(sp)
  800a38:	dfc00a15 	stw	ra,40(sp)
  800a3c:	df000915 	stw	fp,36(sp)
  800a40:	ddc00815 	stw	r23,32(sp)
  800a44:	dd800715 	stw	r22,28(sp)
  800a48:	dd400615 	stw	r21,24(sp)
  800a4c:	dd000515 	stw	r20,20(sp)
  800a50:	dcc00415 	stw	r19,16(sp)
  800a54:	dc400215 	stw	r17,8(sp)
  800a58:	dc000115 	stw	r16,4(sp)
  800a5c:	288002c4 	addi	r2,r5,11
  800a60:	00c00584 	movi	r3,22
  800a64:	2025883a 	mov	r18,r4
  800a68:	18802a2e 	bgeu	r3,r2,800b14 <_malloc_r+0xe4>
  800a6c:	047ffe04 	movi	r17,-8
  800a70:	1462703a 	and	r17,r2,r17
  800a74:	88009e16 	blt	r17,zero,800cf0 <_malloc_r+0x2c0>
  800a78:	89409d36 	bltu	r17,r5,800cf0 <_malloc_r+0x2c0>
  800a7c:	08038000 	call	803800 <__malloc_lock>
  800a80:	00807dc4 	movi	r2,503
  800a84:	14402736 	bltu	r2,r17,800b24 <_malloc_r+0xf4>
  800a88:	8806d0fa 	srli	r3,r17,3
  800a8c:	04c02034 	movhi	r19,128
  800a90:	9cde3004 	addi	r19,r19,30912
  800a94:	18c5883a 	add	r2,r3,r3
  800a98:	1085883a 	add	r2,r2,r2
  800a9c:	1085883a 	add	r2,r2,r2
  800aa0:	9885883a 	add	r2,r19,r2
  800aa4:	14000317 	ldw	r16,12(r2)
  800aa8:	80814a26 	beq	r16,r2,800fd4 <_malloc_r+0x5a4>
  800aac:	80c00117 	ldw	r3,4(r16)
  800ab0:	81000317 	ldw	r4,12(r16)
  800ab4:	00bfff04 	movi	r2,-4
  800ab8:	1884703a 	and	r2,r3,r2
  800abc:	81400217 	ldw	r5,8(r16)
  800ac0:	8085883a 	add	r2,r16,r2
  800ac4:	10c00117 	ldw	r3,4(r2)
  800ac8:	29000315 	stw	r4,12(r5)
  800acc:	21400215 	stw	r5,8(r4)
  800ad0:	18c00054 	ori	r3,r3,1
  800ad4:	10c00115 	stw	r3,4(r2)
  800ad8:	9009883a 	mov	r4,r18
  800adc:	08038200 	call	803820 <__malloc_unlock>
  800ae0:	80800204 	addi	r2,r16,8
  800ae4:	dfc00a17 	ldw	ra,40(sp)
  800ae8:	df000917 	ldw	fp,36(sp)
  800aec:	ddc00817 	ldw	r23,32(sp)
  800af0:	dd800717 	ldw	r22,28(sp)
  800af4:	dd400617 	ldw	r21,24(sp)
  800af8:	dd000517 	ldw	r20,20(sp)
  800afc:	dcc00417 	ldw	r19,16(sp)
  800b00:	dc800317 	ldw	r18,12(sp)
  800b04:	dc400217 	ldw	r17,8(sp)
  800b08:	dc000117 	ldw	r16,4(sp)
  800b0c:	dec00b04 	addi	sp,sp,44
  800b10:	f800283a 	ret
  800b14:	04400404 	movi	r17,16
  800b18:	89407536 	bltu	r17,r5,800cf0 <_malloc_r+0x2c0>
  800b1c:	08038000 	call	803800 <__malloc_lock>
  800b20:	003fd906 	br	800a88 <__alt_data_end+0xff800a88>
  800b24:	8806d27a 	srli	r3,r17,9
  800b28:	18007526 	beq	r3,zero,800d00 <_malloc_r+0x2d0>
  800b2c:	00800104 	movi	r2,4
  800b30:	10c0ef36 	bltu	r2,r3,800ef0 <_malloc_r+0x4c0>
  800b34:	8806d1ba 	srli	r3,r17,6
  800b38:	19c00e04 	addi	r7,r3,56
  800b3c:	39cb883a 	add	r5,r7,r7
  800b40:	04c02034 	movhi	r19,128
  800b44:	294b883a 	add	r5,r5,r5
  800b48:	9cde3004 	addi	r19,r19,30912
  800b4c:	294b883a 	add	r5,r5,r5
  800b50:	994b883a 	add	r5,r19,r5
  800b54:	2c000317 	ldw	r16,12(r5)
  800b58:	2c000e26 	beq	r5,r16,800b94 <_malloc_r+0x164>
  800b5c:	80800117 	ldw	r2,4(r16)
  800b60:	01bfff04 	movi	r6,-4
  800b64:	010003c4 	movi	r4,15
  800b68:	1184703a 	and	r2,r2,r6
  800b6c:	1447c83a 	sub	r3,r2,r17
  800b70:	20c00716 	blt	r4,r3,800b90 <_malloc_r+0x160>
  800b74:	1800650e 	bge	r3,zero,800d0c <_malloc_r+0x2dc>
  800b78:	84000317 	ldw	r16,12(r16)
  800b7c:	2c000526 	beq	r5,r16,800b94 <_malloc_r+0x164>
  800b80:	80800117 	ldw	r2,4(r16)
  800b84:	1184703a 	and	r2,r2,r6
  800b88:	1447c83a 	sub	r3,r2,r17
  800b8c:	20fff90e 	bge	r4,r3,800b74 <__alt_data_end+0xff800b74>
  800b90:	39ffffc4 	addi	r7,r7,-1
  800b94:	38c00044 	addi	r3,r7,1
  800b98:	01802034 	movhi	r6,128
  800b9c:	9c000417 	ldw	r16,16(r19)
  800ba0:	319e3004 	addi	r6,r6,30912
  800ba4:	32400204 	addi	r9,r6,8
  800ba8:	82410326 	beq	r16,r9,800fb8 <_malloc_r+0x588>
  800bac:	81000117 	ldw	r4,4(r16)
  800bb0:	00bfff04 	movi	r2,-4
  800bb4:	208e703a 	and	r7,r4,r2
  800bb8:	3c45c83a 	sub	r2,r7,r17
  800bbc:	010003c4 	movi	r4,15
  800bc0:	2080ee16 	blt	r4,r2,800f7c <_malloc_r+0x54c>
  800bc4:	32400515 	stw	r9,20(r6)
  800bc8:	32400415 	stw	r9,16(r6)
  800bcc:	1000510e 	bge	r2,zero,800d14 <_malloc_r+0x2e4>
  800bd0:	00807fc4 	movi	r2,511
  800bd4:	11c0ce36 	bltu	r2,r7,800f10 <_malloc_r+0x4e0>
  800bd8:	3808d0fa 	srli	r4,r7,3
  800bdc:	01c00044 	movi	r7,1
  800be0:	30800117 	ldw	r2,4(r6)
  800be4:	210b883a 	add	r5,r4,r4
  800be8:	294b883a 	add	r5,r5,r5
  800bec:	2009d0ba 	srai	r4,r4,2
  800bf0:	294b883a 	add	r5,r5,r5
  800bf4:	298b883a 	add	r5,r5,r6
  800bf8:	2a000217 	ldw	r8,8(r5)
  800bfc:	3908983a 	sll	r4,r7,r4
  800c00:	81400315 	stw	r5,12(r16)
  800c04:	82000215 	stw	r8,8(r16)
  800c08:	2088b03a 	or	r4,r4,r2
  800c0c:	2c000215 	stw	r16,8(r5)
  800c10:	31000115 	stw	r4,4(r6)
  800c14:	44000315 	stw	r16,12(r8)
  800c18:	1805d0ba 	srai	r2,r3,2
  800c1c:	01400044 	movi	r5,1
  800c20:	288a983a 	sll	r5,r5,r2
  800c24:	21404336 	bltu	r4,r5,800d34 <_malloc_r+0x304>
  800c28:	2144703a 	and	r2,r4,r5
  800c2c:	10000a1e 	bne	r2,zero,800c58 <_malloc_r+0x228>
  800c30:	00bfff04 	movi	r2,-4
  800c34:	294b883a 	add	r5,r5,r5
  800c38:	1886703a 	and	r3,r3,r2
  800c3c:	2144703a 	and	r2,r4,r5
  800c40:	18c00104 	addi	r3,r3,4
  800c44:	1000041e 	bne	r2,zero,800c58 <_malloc_r+0x228>
  800c48:	294b883a 	add	r5,r5,r5
  800c4c:	2144703a 	and	r2,r4,r5
  800c50:	18c00104 	addi	r3,r3,4
  800c54:	103ffc26 	beq	r2,zero,800c48 <__alt_data_end+0xff800c48>
  800c58:	023fff04 	movi	r8,-4
  800c5c:	01c003c4 	movi	r7,15
  800c60:	18c5883a 	add	r2,r3,r3
  800c64:	1085883a 	add	r2,r2,r2
  800c68:	1085883a 	add	r2,r2,r2
  800c6c:	9895883a 	add	r10,r19,r2
  800c70:	52c00304 	addi	r11,r10,12
  800c74:	1819883a 	mov	r12,r3
  800c78:	5c000017 	ldw	r16,0(r11)
  800c7c:	59bffd04 	addi	r6,r11,-12
  800c80:	8180041e 	bne	r16,r6,800c94 <_malloc_r+0x264>
  800c84:	0000ce06 	br	800fc0 <_malloc_r+0x590>
  800c88:	2000d70e 	bge	r4,zero,800fe8 <_malloc_r+0x5b8>
  800c8c:	84000317 	ldw	r16,12(r16)
  800c90:	8180cb26 	beq	r16,r6,800fc0 <_malloc_r+0x590>
  800c94:	80800117 	ldw	r2,4(r16)
  800c98:	1204703a 	and	r2,r2,r8
  800c9c:	1449c83a 	sub	r4,r2,r17
  800ca0:	393ff90e 	bge	r7,r4,800c88 <__alt_data_end+0xff800c88>
  800ca4:	80800317 	ldw	r2,12(r16)
  800ca8:	80c00217 	ldw	r3,8(r16)
  800cac:	89400054 	ori	r5,r17,1
  800cb0:	81400115 	stw	r5,4(r16)
  800cb4:	18800315 	stw	r2,12(r3)
  800cb8:	10c00215 	stw	r3,8(r2)
  800cbc:	8463883a 	add	r17,r16,r17
  800cc0:	9c400515 	stw	r17,20(r19)
  800cc4:	9c400415 	stw	r17,16(r19)
  800cc8:	20800054 	ori	r2,r4,1
  800ccc:	88800115 	stw	r2,4(r17)
  800cd0:	8a400315 	stw	r9,12(r17)
  800cd4:	8a400215 	stw	r9,8(r17)
  800cd8:	8923883a 	add	r17,r17,r4
  800cdc:	89000015 	stw	r4,0(r17)
  800ce0:	9009883a 	mov	r4,r18
  800ce4:	08038200 	call	803820 <__malloc_unlock>
  800ce8:	80800204 	addi	r2,r16,8
  800cec:	003f7d06 	br	800ae4 <__alt_data_end+0xff800ae4>
  800cf0:	00800304 	movi	r2,12
  800cf4:	90800015 	stw	r2,0(r18)
  800cf8:	0005883a 	mov	r2,zero
  800cfc:	003f7906 	br	800ae4 <__alt_data_end+0xff800ae4>
  800d00:	01401f84 	movi	r5,126
  800d04:	01c00fc4 	movi	r7,63
  800d08:	003f8d06 	br	800b40 <__alt_data_end+0xff800b40>
  800d0c:	81000317 	ldw	r4,12(r16)
  800d10:	003f6a06 	br	800abc <__alt_data_end+0xff800abc>
  800d14:	81c5883a 	add	r2,r16,r7
  800d18:	10c00117 	ldw	r3,4(r2)
  800d1c:	9009883a 	mov	r4,r18
  800d20:	18c00054 	ori	r3,r3,1
  800d24:	10c00115 	stw	r3,4(r2)
  800d28:	08038200 	call	803820 <__malloc_unlock>
  800d2c:	80800204 	addi	r2,r16,8
  800d30:	003f6c06 	br	800ae4 <__alt_data_end+0xff800ae4>
  800d34:	9c000217 	ldw	r16,8(r19)
  800d38:	00bfff04 	movi	r2,-4
  800d3c:	85800117 	ldw	r22,4(r16)
  800d40:	b0ac703a 	and	r22,r22,r2
  800d44:	b4400336 	bltu	r22,r17,800d54 <_malloc_r+0x324>
  800d48:	b445c83a 	sub	r2,r22,r17
  800d4c:	00c003c4 	movi	r3,15
  800d50:	18805d16 	blt	r3,r2,800ec8 <_malloc_r+0x498>
  800d54:	05c02074 	movhi	r23,129
  800d58:	00802074 	movhi	r2,129
  800d5c:	bde44704 	addi	r23,r23,-28388
  800d60:	10ab8804 	addi	r2,r2,-20960
  800d64:	15400017 	ldw	r21,0(r2)
  800d68:	b9000017 	ldw	r4,0(r23)
  800d6c:	00ffffc4 	movi	r3,-1
  800d70:	858d883a 	add	r6,r16,r22
  800d74:	8d6b883a 	add	r21,r17,r21
  800d78:	20c0e426 	beq	r4,r3,80110c <_malloc_r+0x6dc>
  800d7c:	ad4403c4 	addi	r21,r21,4111
  800d80:	00fc0004 	movi	r3,-4096
  800d84:	a8ea703a 	and	r21,r21,r3
  800d88:	9009883a 	mov	r4,r18
  800d8c:	a80b883a 	mov	r5,r21
  800d90:	d9800015 	stw	r6,0(sp)
  800d94:	0801abc0 	call	801abc <_sbrk_r>
  800d98:	00ffffc4 	movi	r3,-1
  800d9c:	1029883a 	mov	r20,r2
  800da0:	d9800017 	ldw	r6,0(sp)
  800da4:	10c0a426 	beq	r2,r3,801038 <_malloc_r+0x608>
  800da8:	1180a236 	bltu	r2,r6,801034 <_malloc_r+0x604>
  800dac:	07002074 	movhi	fp,129
  800db0:	e72b9104 	addi	fp,fp,-20924
  800db4:	e0c00017 	ldw	r3,0(fp)
  800db8:	a8c7883a 	add	r3,r21,r3
  800dbc:	e0c00015 	stw	r3,0(fp)
  800dc0:	3500da26 	beq	r6,r20,80112c <_malloc_r+0x6fc>
  800dc4:	b9000017 	ldw	r4,0(r23)
  800dc8:	00bfffc4 	movi	r2,-1
  800dcc:	2080e426 	beq	r4,r2,801160 <_malloc_r+0x730>
  800dd0:	a185c83a 	sub	r2,r20,r6
  800dd4:	1885883a 	add	r2,r3,r2
  800dd8:	e0800015 	stw	r2,0(fp)
  800ddc:	a0c001cc 	andi	r3,r20,7
  800de0:	1800b526 	beq	r3,zero,8010b8 <_malloc_r+0x688>
  800de4:	a0e9c83a 	sub	r20,r20,r3
  800de8:	00840204 	movi	r2,4104
  800dec:	a5000204 	addi	r20,r20,8
  800df0:	10c7c83a 	sub	r3,r2,r3
  800df4:	a545883a 	add	r2,r20,r21
  800df8:	1083ffcc 	andi	r2,r2,4095
  800dfc:	18abc83a 	sub	r21,r3,r2
  800e00:	9009883a 	mov	r4,r18
  800e04:	a80b883a 	mov	r5,r21
  800e08:	0801abc0 	call	801abc <_sbrk_r>
  800e0c:	00ffffc4 	movi	r3,-1
  800e10:	10c0d026 	beq	r2,r3,801154 <_malloc_r+0x724>
  800e14:	1507c83a 	sub	r3,r2,r20
  800e18:	a8c7883a 	add	r3,r21,r3
  800e1c:	18c00054 	ori	r3,r3,1
  800e20:	e0800017 	ldw	r2,0(fp)
  800e24:	9d000215 	stw	r20,8(r19)
  800e28:	a0c00115 	stw	r3,4(r20)
  800e2c:	a887883a 	add	r3,r21,r2
  800e30:	e0c00015 	stw	r3,0(fp)
  800e34:	84c00e26 	beq	r16,r19,800e70 <_malloc_r+0x440>
  800e38:	018003c4 	movi	r6,15
  800e3c:	3580a02e 	bgeu	r6,r22,8010c0 <_malloc_r+0x690>
  800e40:	81400117 	ldw	r5,4(r16)
  800e44:	013ffe04 	movi	r4,-8
  800e48:	b0bffd04 	addi	r2,r22,-12
  800e4c:	1104703a 	and	r2,r2,r4
  800e50:	2900004c 	andi	r4,r5,1
  800e54:	1108b03a 	or	r4,r2,r4
  800e58:	81000115 	stw	r4,4(r16)
  800e5c:	01400144 	movi	r5,5
  800e60:	8089883a 	add	r4,r16,r2
  800e64:	21400115 	stw	r5,4(r4)
  800e68:	21400215 	stw	r5,8(r4)
  800e6c:	3080c036 	bltu	r6,r2,801170 <_malloc_r+0x740>
  800e70:	00802074 	movhi	r2,129
  800e74:	10ab8704 	addi	r2,r2,-20964
  800e78:	11000017 	ldw	r4,0(r2)
  800e7c:	20c0012e 	bgeu	r4,r3,800e84 <_malloc_r+0x454>
  800e80:	10c00015 	stw	r3,0(r2)
  800e84:	00802074 	movhi	r2,129
  800e88:	10ab8604 	addi	r2,r2,-20968
  800e8c:	11000017 	ldw	r4,0(r2)
  800e90:	9c000217 	ldw	r16,8(r19)
  800e94:	20c0012e 	bgeu	r4,r3,800e9c <_malloc_r+0x46c>
  800e98:	10c00015 	stw	r3,0(r2)
  800e9c:	80c00117 	ldw	r3,4(r16)
  800ea0:	00bfff04 	movi	r2,-4
  800ea4:	1886703a 	and	r3,r3,r2
  800ea8:	1c45c83a 	sub	r2,r3,r17
  800eac:	1c400236 	bltu	r3,r17,800eb8 <_malloc_r+0x488>
  800eb0:	00c003c4 	movi	r3,15
  800eb4:	18800416 	blt	r3,r2,800ec8 <_malloc_r+0x498>
  800eb8:	9009883a 	mov	r4,r18
  800ebc:	08038200 	call	803820 <__malloc_unlock>
  800ec0:	0005883a 	mov	r2,zero
  800ec4:	003f0706 	br	800ae4 <__alt_data_end+0xff800ae4>
  800ec8:	88c00054 	ori	r3,r17,1
  800ecc:	80c00115 	stw	r3,4(r16)
  800ed0:	8463883a 	add	r17,r16,r17
  800ed4:	10800054 	ori	r2,r2,1
  800ed8:	9c400215 	stw	r17,8(r19)
  800edc:	88800115 	stw	r2,4(r17)
  800ee0:	9009883a 	mov	r4,r18
  800ee4:	08038200 	call	803820 <__malloc_unlock>
  800ee8:	80800204 	addi	r2,r16,8
  800eec:	003efd06 	br	800ae4 <__alt_data_end+0xff800ae4>
  800ef0:	00800504 	movi	r2,20
  800ef4:	10c0482e 	bgeu	r2,r3,801018 <_malloc_r+0x5e8>
  800ef8:	00801504 	movi	r2,84
  800efc:	10c06836 	bltu	r2,r3,8010a0 <_malloc_r+0x670>
  800f00:	8806d33a 	srli	r3,r17,12
  800f04:	19c01b84 	addi	r7,r3,110
  800f08:	39cb883a 	add	r5,r7,r7
  800f0c:	003f0c06 	br	800b40 <__alt_data_end+0xff800b40>
  800f10:	3804d27a 	srli	r2,r7,9
  800f14:	01000104 	movi	r4,4
  800f18:	2080422e 	bgeu	r4,r2,801024 <_malloc_r+0x5f4>
  800f1c:	01000504 	movi	r4,20
  800f20:	20807c36 	bltu	r4,r2,801114 <_malloc_r+0x6e4>
  800f24:	110016c4 	addi	r4,r2,91
  800f28:	210b883a 	add	r5,r4,r4
  800f2c:	294b883a 	add	r5,r5,r5
  800f30:	294b883a 	add	r5,r5,r5
  800f34:	994b883a 	add	r5,r19,r5
  800f38:	28800217 	ldw	r2,8(r5)
  800f3c:	02002034 	movhi	r8,128
  800f40:	421e3004 	addi	r8,r8,30912
  800f44:	11406326 	beq	r2,r5,8010d4 <_malloc_r+0x6a4>
  800f48:	01bfff04 	movi	r6,-4
  800f4c:	11000117 	ldw	r4,4(r2)
  800f50:	2188703a 	and	r4,r4,r6
  800f54:	3900022e 	bgeu	r7,r4,800f60 <_malloc_r+0x530>
  800f58:	10800217 	ldw	r2,8(r2)
  800f5c:	28bffb1e 	bne	r5,r2,800f4c <__alt_data_end+0xff800f4c>
  800f60:	11800317 	ldw	r6,12(r2)
  800f64:	99000117 	ldw	r4,4(r19)
  800f68:	81800315 	stw	r6,12(r16)
  800f6c:	80800215 	stw	r2,8(r16)
  800f70:	34000215 	stw	r16,8(r6)
  800f74:	14000315 	stw	r16,12(r2)
  800f78:	003f2706 	br	800c18 <__alt_data_end+0xff800c18>
  800f7c:	88c00054 	ori	r3,r17,1
  800f80:	80c00115 	stw	r3,4(r16)
  800f84:	8463883a 	add	r17,r16,r17
  800f88:	34400515 	stw	r17,20(r6)
  800f8c:	34400415 	stw	r17,16(r6)
  800f90:	10c00054 	ori	r3,r2,1
  800f94:	8a400315 	stw	r9,12(r17)
  800f98:	8a400215 	stw	r9,8(r17)
  800f9c:	88c00115 	stw	r3,4(r17)
  800fa0:	88a3883a 	add	r17,r17,r2
  800fa4:	88800015 	stw	r2,0(r17)
  800fa8:	9009883a 	mov	r4,r18
  800fac:	08038200 	call	803820 <__malloc_unlock>
  800fb0:	80800204 	addi	r2,r16,8
  800fb4:	003ecb06 	br	800ae4 <__alt_data_end+0xff800ae4>
  800fb8:	31000117 	ldw	r4,4(r6)
  800fbc:	003f1606 	br	800c18 <__alt_data_end+0xff800c18>
  800fc0:	63000044 	addi	r12,r12,1
  800fc4:	608000cc 	andi	r2,r12,3
  800fc8:	5ac00204 	addi	r11,r11,8
  800fcc:	103f2a1e 	bne	r2,zero,800c78 <__alt_data_end+0xff800c78>
  800fd0:	00002106 	br	801058 <_malloc_r+0x628>
  800fd4:	80800204 	addi	r2,r16,8
  800fd8:	84000517 	ldw	r16,20(r16)
  800fdc:	143eb31e 	bne	r2,r16,800aac <__alt_data_end+0xff800aac>
  800fe0:	18c00084 	addi	r3,r3,2
  800fe4:	003eec06 	br	800b98 <__alt_data_end+0xff800b98>
  800fe8:	8085883a 	add	r2,r16,r2
  800fec:	10c00117 	ldw	r3,4(r2)
  800ff0:	81000317 	ldw	r4,12(r16)
  800ff4:	81400217 	ldw	r5,8(r16)
  800ff8:	18c00054 	ori	r3,r3,1
  800ffc:	10c00115 	stw	r3,4(r2)
  801000:	29000315 	stw	r4,12(r5)
  801004:	21400215 	stw	r5,8(r4)
  801008:	9009883a 	mov	r4,r18
  80100c:	08038200 	call	803820 <__malloc_unlock>
  801010:	80800204 	addi	r2,r16,8
  801014:	003eb306 	br	800ae4 <__alt_data_end+0xff800ae4>
  801018:	19c016c4 	addi	r7,r3,91
  80101c:	39cb883a 	add	r5,r7,r7
  801020:	003ec706 	br	800b40 <__alt_data_end+0xff800b40>
  801024:	3804d1ba 	srli	r2,r7,6
  801028:	11000e04 	addi	r4,r2,56
  80102c:	210b883a 	add	r5,r4,r4
  801030:	003fbe06 	br	800f2c <__alt_data_end+0xff800f2c>
  801034:	84ff5d26 	beq	r16,r19,800dac <__alt_data_end+0xff800dac>
  801038:	9c000217 	ldw	r16,8(r19)
  80103c:	00bfff04 	movi	r2,-4
  801040:	80c00117 	ldw	r3,4(r16)
  801044:	1886703a 	and	r3,r3,r2
  801048:	003f9706 	br	800ea8 <__alt_data_end+0xff800ea8>
  80104c:	52800017 	ldw	r10,0(r10)
  801050:	18ffffc4 	addi	r3,r3,-1
  801054:	50805c1e 	bne	r10,r2,8011c8 <_malloc_r+0x798>
  801058:	190000cc 	andi	r4,r3,3
  80105c:	50bffe04 	addi	r2,r10,-8
  801060:	203ffa1e 	bne	r4,zero,80104c <__alt_data_end+0xff80104c>
  801064:	98800117 	ldw	r2,4(r19)
  801068:	0146303a 	nor	r3,zero,r5
  80106c:	1884703a 	and	r2,r3,r2
  801070:	98800115 	stw	r2,4(r19)
  801074:	294b883a 	add	r5,r5,r5
  801078:	117f2e36 	bltu	r2,r5,800d34 <__alt_data_end+0xff800d34>
  80107c:	283f2d26 	beq	r5,zero,800d34 <__alt_data_end+0xff800d34>
  801080:	1146703a 	and	r3,r2,r5
  801084:	1800521e 	bne	r3,zero,8011d0 <_malloc_r+0x7a0>
  801088:	6007883a 	mov	r3,r12
  80108c:	294b883a 	add	r5,r5,r5
  801090:	1148703a 	and	r4,r2,r5
  801094:	18c00104 	addi	r3,r3,4
  801098:	203ffc26 	beq	r4,zero,80108c <__alt_data_end+0xff80108c>
  80109c:	003ef006 	br	800c60 <__alt_data_end+0xff800c60>
  8010a0:	00805504 	movi	r2,340
  8010a4:	10c01336 	bltu	r2,r3,8010f4 <_malloc_r+0x6c4>
  8010a8:	8806d3fa 	srli	r3,r17,15
  8010ac:	19c01dc4 	addi	r7,r3,119
  8010b0:	39cb883a 	add	r5,r7,r7
  8010b4:	003ea206 	br	800b40 <__alt_data_end+0xff800b40>
  8010b8:	00c40004 	movi	r3,4096
  8010bc:	003f4d06 	br	800df4 <__alt_data_end+0xff800df4>
  8010c0:	00800044 	movi	r2,1
  8010c4:	a0800115 	stw	r2,4(r20)
  8010c8:	a021883a 	mov	r16,r20
  8010cc:	0007883a 	mov	r3,zero
  8010d0:	003f7506 	br	800ea8 <__alt_data_end+0xff800ea8>
  8010d4:	200bd0ba 	srai	r5,r4,2
  8010d8:	01800044 	movi	r6,1
  8010dc:	41000117 	ldw	r4,4(r8)
  8010e0:	314a983a 	sll	r5,r6,r5
  8010e4:	100d883a 	mov	r6,r2
  8010e8:	2908b03a 	or	r4,r5,r4
  8010ec:	41000115 	stw	r4,4(r8)
  8010f0:	003f9d06 	br	800f68 <__alt_data_end+0xff800f68>
  8010f4:	00815504 	movi	r2,1364
  8010f8:	10c01336 	bltu	r2,r3,801148 <_malloc_r+0x718>
  8010fc:	8806d4ba 	srli	r3,r17,18
  801100:	19c01f04 	addi	r7,r3,124
  801104:	39cb883a 	add	r5,r7,r7
  801108:	003e8d06 	br	800b40 <__alt_data_end+0xff800b40>
  80110c:	ad400404 	addi	r21,r21,16
  801110:	003f1d06 	br	800d88 <__alt_data_end+0xff800d88>
  801114:	01001504 	movi	r4,84
  801118:	20801c36 	bltu	r4,r2,80118c <_malloc_r+0x75c>
  80111c:	3804d33a 	srli	r2,r7,12
  801120:	11001b84 	addi	r4,r2,110
  801124:	210b883a 	add	r5,r4,r4
  801128:	003f8006 	br	800f2c <__alt_data_end+0xff800f2c>
  80112c:	3083ffcc 	andi	r2,r6,4095
  801130:	103f241e 	bne	r2,zero,800dc4 <__alt_data_end+0xff800dc4>
  801134:	99000217 	ldw	r4,8(r19)
  801138:	ad85883a 	add	r2,r21,r22
  80113c:	10800054 	ori	r2,r2,1
  801140:	20800115 	stw	r2,4(r4)
  801144:	003f4a06 	br	800e70 <__alt_data_end+0xff800e70>
  801148:	01403f04 	movi	r5,252
  80114c:	01c01f84 	movi	r7,126
  801150:	003e7b06 	br	800b40 <__alt_data_end+0xff800b40>
  801154:	00c00044 	movi	r3,1
  801158:	002b883a 	mov	r21,zero
  80115c:	003f3006 	br	800e20 <__alt_data_end+0xff800e20>
  801160:	00802074 	movhi	r2,129
  801164:	10a44704 	addi	r2,r2,-28388
  801168:	15000015 	stw	r20,0(r2)
  80116c:	003f1b06 	br	800ddc <__alt_data_end+0xff800ddc>
  801170:	9009883a 	mov	r4,r18
  801174:	81400204 	addi	r5,r16,8
  801178:	08023bc0 	call	8023bc <_free_r>
  80117c:	00802074 	movhi	r2,129
  801180:	10ab9104 	addi	r2,r2,-20924
  801184:	10c00017 	ldw	r3,0(r2)
  801188:	003f3906 	br	800e70 <__alt_data_end+0xff800e70>
  80118c:	01005504 	movi	r4,340
  801190:	20800436 	bltu	r4,r2,8011a4 <_malloc_r+0x774>
  801194:	3804d3fa 	srli	r2,r7,15
  801198:	11001dc4 	addi	r4,r2,119
  80119c:	210b883a 	add	r5,r4,r4
  8011a0:	003f6206 	br	800f2c <__alt_data_end+0xff800f2c>
  8011a4:	01015504 	movi	r4,1364
  8011a8:	20800436 	bltu	r4,r2,8011bc <_malloc_r+0x78c>
  8011ac:	3804d4ba 	srli	r2,r7,18
  8011b0:	11001f04 	addi	r4,r2,124
  8011b4:	210b883a 	add	r5,r4,r4
  8011b8:	003f5c06 	br	800f2c <__alt_data_end+0xff800f2c>
  8011bc:	01403f04 	movi	r5,252
  8011c0:	01001f84 	movi	r4,126
  8011c4:	003f5906 	br	800f2c <__alt_data_end+0xff800f2c>
  8011c8:	98800117 	ldw	r2,4(r19)
  8011cc:	003fa906 	br	801074 <__alt_data_end+0xff801074>
  8011d0:	6007883a 	mov	r3,r12
  8011d4:	003ea206 	br	800c60 <__alt_data_end+0xff800c60>

008011d8 <memchr>:
  8011d8:	208000cc 	andi	r2,r4,3
  8011dc:	280f883a 	mov	r7,r5
  8011e0:	10003526 	beq	r2,zero,8012b8 <memchr+0xe0>
  8011e4:	30bfffc4 	addi	r2,r6,-1
  8011e8:	30001b26 	beq	r6,zero,801258 <memchr+0x80>
  8011ec:	21800003 	ldbu	r6,0(r4)
  8011f0:	28c03fcc 	andi	r3,r5,255
  8011f4:	30c01a26 	beq	r6,r3,801260 <memchr+0x88>
  8011f8:	180d883a 	mov	r6,r3
  8011fc:	00000406 	br	801210 <memchr+0x38>
  801200:	10001526 	beq	r2,zero,801258 <memchr+0x80>
  801204:	20c00003 	ldbu	r3,0(r4)
  801208:	10bfffc4 	addi	r2,r2,-1
  80120c:	19801426 	beq	r3,r6,801260 <memchr+0x88>
  801210:	21000044 	addi	r4,r4,1
  801214:	20c000cc 	andi	r3,r4,3
  801218:	183ff91e 	bne	r3,zero,801200 <__alt_data_end+0xff801200>
  80121c:	024000c4 	movi	r9,3
  801220:	48801136 	bltu	r9,r2,801268 <memchr+0x90>
  801224:	10000c26 	beq	r2,zero,801258 <memchr+0x80>
  801228:	20c00003 	ldbu	r3,0(r4)
  80122c:	29403fcc 	andi	r5,r5,255
  801230:	19400b26 	beq	r3,r5,801260 <memchr+0x88>
  801234:	20c00044 	addi	r3,r4,1
  801238:	2085883a 	add	r2,r4,r2
  80123c:	39803fcc 	andi	r6,r7,255
  801240:	00000306 	br	801250 <memchr+0x78>
  801244:	18c00044 	addi	r3,r3,1
  801248:	197fffc3 	ldbu	r5,-1(r3)
  80124c:	29800426 	beq	r5,r6,801260 <memchr+0x88>
  801250:	1809883a 	mov	r4,r3
  801254:	18bffb1e 	bne	r3,r2,801244 <__alt_data_end+0xff801244>
  801258:	0005883a 	mov	r2,zero
  80125c:	f800283a 	ret
  801260:	2005883a 	mov	r2,r4
  801264:	f800283a 	ret
  801268:	28c03fcc 	andi	r3,r5,255
  80126c:	1810923a 	slli	r8,r3,8
  801270:	02ffbff4 	movhi	r11,65279
  801274:	02a02074 	movhi	r10,32897
  801278:	40c6b03a 	or	r3,r8,r3
  80127c:	1810943a 	slli	r8,r3,16
  801280:	5affbfc4 	addi	r11,r11,-257
  801284:	52a02004 	addi	r10,r10,-32640
  801288:	40d0b03a 	or	r8,r8,r3
  80128c:	20c00017 	ldw	r3,0(r4)
  801290:	40c6f03a 	xor	r3,r8,r3
  801294:	1acd883a 	add	r6,r3,r11
  801298:	00c6303a 	nor	r3,zero,r3
  80129c:	30c6703a 	and	r3,r6,r3
  8012a0:	1a86703a 	and	r3,r3,r10
  8012a4:	183fdf1e 	bne	r3,zero,801224 <__alt_data_end+0xff801224>
  8012a8:	10bfff04 	addi	r2,r2,-4
  8012ac:	21000104 	addi	r4,r4,4
  8012b0:	48bff636 	bltu	r9,r2,80128c <__alt_data_end+0xff80128c>
  8012b4:	003fdb06 	br	801224 <__alt_data_end+0xff801224>
  8012b8:	3005883a 	mov	r2,r6
  8012bc:	003fd706 	br	80121c <__alt_data_end+0xff80121c>

008012c0 <memcpy>:
  8012c0:	deffff04 	addi	sp,sp,-4
  8012c4:	dc000015 	stw	r16,0(sp)
  8012c8:	00c003c4 	movi	r3,15
  8012cc:	2005883a 	mov	r2,r4
  8012d0:	1980432e 	bgeu	r3,r6,8013e0 <memcpy+0x120>
  8012d4:	2146b03a 	or	r3,r4,r5
  8012d8:	18c000cc 	andi	r3,r3,3
  8012dc:	1800421e 	bne	r3,zero,8013e8 <memcpy+0x128>
  8012e0:	343ffc04 	addi	r16,r6,-16
  8012e4:	8020d13a 	srli	r16,r16,4
  8012e8:	28c00104 	addi	r3,r5,4
  8012ec:	23400104 	addi	r13,r4,4
  8012f0:	801e913a 	slli	r15,r16,4
  8012f4:	2b000204 	addi	r12,r5,8
  8012f8:	22c00204 	addi	r11,r4,8
  8012fc:	7bc00504 	addi	r15,r15,20
  801300:	2a800304 	addi	r10,r5,12
  801304:	22400304 	addi	r9,r4,12
  801308:	2bdf883a 	add	r15,r5,r15
  80130c:	2811883a 	mov	r8,r5
  801310:	200f883a 	mov	r7,r4
  801314:	41000017 	ldw	r4,0(r8)
  801318:	39c00404 	addi	r7,r7,16
  80131c:	18c00404 	addi	r3,r3,16
  801320:	393ffc15 	stw	r4,-16(r7)
  801324:	1bbffc17 	ldw	r14,-16(r3)
  801328:	6b400404 	addi	r13,r13,16
  80132c:	5ac00404 	addi	r11,r11,16
  801330:	6bbffc15 	stw	r14,-16(r13)
  801334:	63800017 	ldw	r14,0(r12)
  801338:	4a400404 	addi	r9,r9,16
  80133c:	42000404 	addi	r8,r8,16
  801340:	5bbffc15 	stw	r14,-16(r11)
  801344:	53800017 	ldw	r14,0(r10)
  801348:	63000404 	addi	r12,r12,16
  80134c:	52800404 	addi	r10,r10,16
  801350:	4bbffc15 	stw	r14,-16(r9)
  801354:	1bffef1e 	bne	r3,r15,801314 <__alt_data_end+0xff801314>
  801358:	81c00044 	addi	r7,r16,1
  80135c:	380e913a 	slli	r7,r7,4
  801360:	310003cc 	andi	r4,r6,15
  801364:	02c000c4 	movi	r11,3
  801368:	11c7883a 	add	r3,r2,r7
  80136c:	29cb883a 	add	r5,r5,r7
  801370:	59001f2e 	bgeu	r11,r4,8013f0 <memcpy+0x130>
  801374:	1813883a 	mov	r9,r3
  801378:	2811883a 	mov	r8,r5
  80137c:	200f883a 	mov	r7,r4
  801380:	42800017 	ldw	r10,0(r8)
  801384:	4a400104 	addi	r9,r9,4
  801388:	39ffff04 	addi	r7,r7,-4
  80138c:	4abfff15 	stw	r10,-4(r9)
  801390:	42000104 	addi	r8,r8,4
  801394:	59fffa36 	bltu	r11,r7,801380 <__alt_data_end+0xff801380>
  801398:	213fff04 	addi	r4,r4,-4
  80139c:	2008d0ba 	srli	r4,r4,2
  8013a0:	318000cc 	andi	r6,r6,3
  8013a4:	21000044 	addi	r4,r4,1
  8013a8:	2109883a 	add	r4,r4,r4
  8013ac:	2109883a 	add	r4,r4,r4
  8013b0:	1907883a 	add	r3,r3,r4
  8013b4:	290b883a 	add	r5,r5,r4
  8013b8:	30000626 	beq	r6,zero,8013d4 <memcpy+0x114>
  8013bc:	198d883a 	add	r6,r3,r6
  8013c0:	29c00003 	ldbu	r7,0(r5)
  8013c4:	18c00044 	addi	r3,r3,1
  8013c8:	29400044 	addi	r5,r5,1
  8013cc:	19ffffc5 	stb	r7,-1(r3)
  8013d0:	19bffb1e 	bne	r3,r6,8013c0 <__alt_data_end+0xff8013c0>
  8013d4:	dc000017 	ldw	r16,0(sp)
  8013d8:	dec00104 	addi	sp,sp,4
  8013dc:	f800283a 	ret
  8013e0:	2007883a 	mov	r3,r4
  8013e4:	003ff406 	br	8013b8 <__alt_data_end+0xff8013b8>
  8013e8:	2007883a 	mov	r3,r4
  8013ec:	003ff306 	br	8013bc <__alt_data_end+0xff8013bc>
  8013f0:	200d883a 	mov	r6,r4
  8013f4:	003ff006 	br	8013b8 <__alt_data_end+0xff8013b8>

008013f8 <memmove>:
  8013f8:	2005883a 	mov	r2,r4
  8013fc:	29000b2e 	bgeu	r5,r4,80142c <memmove+0x34>
  801400:	298f883a 	add	r7,r5,r6
  801404:	21c0092e 	bgeu	r4,r7,80142c <memmove+0x34>
  801408:	2187883a 	add	r3,r4,r6
  80140c:	198bc83a 	sub	r5,r3,r6
  801410:	30004b26 	beq	r6,zero,801540 <memmove+0x148>
  801414:	39ffffc4 	addi	r7,r7,-1
  801418:	39000003 	ldbu	r4,0(r7)
  80141c:	18ffffc4 	addi	r3,r3,-1
  801420:	19000005 	stb	r4,0(r3)
  801424:	197ffb1e 	bne	r3,r5,801414 <__alt_data_end+0xff801414>
  801428:	f800283a 	ret
  80142c:	00c003c4 	movi	r3,15
  801430:	1980412e 	bgeu	r3,r6,801538 <memmove+0x140>
  801434:	1146b03a 	or	r3,r2,r5
  801438:	18c000cc 	andi	r3,r3,3
  80143c:	1800411e 	bne	r3,zero,801544 <memmove+0x14c>
  801440:	33fffc04 	addi	r15,r6,-16
  801444:	781ed13a 	srli	r15,r15,4
  801448:	28c00104 	addi	r3,r5,4
  80144c:	13400104 	addi	r13,r2,4
  801450:	781c913a 	slli	r14,r15,4
  801454:	2b000204 	addi	r12,r5,8
  801458:	12c00204 	addi	r11,r2,8
  80145c:	73800504 	addi	r14,r14,20
  801460:	2a800304 	addi	r10,r5,12
  801464:	12400304 	addi	r9,r2,12
  801468:	2b9d883a 	add	r14,r5,r14
  80146c:	2811883a 	mov	r8,r5
  801470:	100f883a 	mov	r7,r2
  801474:	41000017 	ldw	r4,0(r8)
  801478:	39c00404 	addi	r7,r7,16
  80147c:	18c00404 	addi	r3,r3,16
  801480:	393ffc15 	stw	r4,-16(r7)
  801484:	193ffc17 	ldw	r4,-16(r3)
  801488:	6b400404 	addi	r13,r13,16
  80148c:	5ac00404 	addi	r11,r11,16
  801490:	693ffc15 	stw	r4,-16(r13)
  801494:	61000017 	ldw	r4,0(r12)
  801498:	4a400404 	addi	r9,r9,16
  80149c:	42000404 	addi	r8,r8,16
  8014a0:	593ffc15 	stw	r4,-16(r11)
  8014a4:	51000017 	ldw	r4,0(r10)
  8014a8:	63000404 	addi	r12,r12,16
  8014ac:	52800404 	addi	r10,r10,16
  8014b0:	493ffc15 	stw	r4,-16(r9)
  8014b4:	1bbfef1e 	bne	r3,r14,801474 <__alt_data_end+0xff801474>
  8014b8:	79000044 	addi	r4,r15,1
  8014bc:	2008913a 	slli	r4,r4,4
  8014c0:	328003cc 	andi	r10,r6,15
  8014c4:	02c000c4 	movi	r11,3
  8014c8:	1107883a 	add	r3,r2,r4
  8014cc:	290b883a 	add	r5,r5,r4
  8014d0:	5a801e2e 	bgeu	r11,r10,80154c <memmove+0x154>
  8014d4:	1813883a 	mov	r9,r3
  8014d8:	2811883a 	mov	r8,r5
  8014dc:	500f883a 	mov	r7,r10
  8014e0:	41000017 	ldw	r4,0(r8)
  8014e4:	4a400104 	addi	r9,r9,4
  8014e8:	39ffff04 	addi	r7,r7,-4
  8014ec:	493fff15 	stw	r4,-4(r9)
  8014f0:	42000104 	addi	r8,r8,4
  8014f4:	59fffa36 	bltu	r11,r7,8014e0 <__alt_data_end+0xff8014e0>
  8014f8:	513fff04 	addi	r4,r10,-4
  8014fc:	2008d0ba 	srli	r4,r4,2
  801500:	318000cc 	andi	r6,r6,3
  801504:	21000044 	addi	r4,r4,1
  801508:	2109883a 	add	r4,r4,r4
  80150c:	2109883a 	add	r4,r4,r4
  801510:	1907883a 	add	r3,r3,r4
  801514:	290b883a 	add	r5,r5,r4
  801518:	30000926 	beq	r6,zero,801540 <memmove+0x148>
  80151c:	198d883a 	add	r6,r3,r6
  801520:	29c00003 	ldbu	r7,0(r5)
  801524:	18c00044 	addi	r3,r3,1
  801528:	29400044 	addi	r5,r5,1
  80152c:	19ffffc5 	stb	r7,-1(r3)
  801530:	19bffb1e 	bne	r3,r6,801520 <__alt_data_end+0xff801520>
  801534:	f800283a 	ret
  801538:	1007883a 	mov	r3,r2
  80153c:	003ff606 	br	801518 <__alt_data_end+0xff801518>
  801540:	f800283a 	ret
  801544:	1007883a 	mov	r3,r2
  801548:	003ff406 	br	80151c <__alt_data_end+0xff80151c>
  80154c:	500d883a 	mov	r6,r10
  801550:	003ff106 	br	801518 <__alt_data_end+0xff801518>

00801554 <_realloc_r>:
  801554:	defff604 	addi	sp,sp,-40
  801558:	dd000415 	stw	r20,16(sp)
  80155c:	dc400115 	stw	r17,4(sp)
  801560:	dfc00915 	stw	ra,36(sp)
  801564:	df000815 	stw	fp,32(sp)
  801568:	ddc00715 	stw	r23,28(sp)
  80156c:	dd800615 	stw	r22,24(sp)
  801570:	dd400515 	stw	r21,20(sp)
  801574:	dcc00315 	stw	r19,12(sp)
  801578:	dc800215 	stw	r18,8(sp)
  80157c:	dc000015 	stw	r16,0(sp)
  801580:	2829883a 	mov	r20,r5
  801584:	3023883a 	mov	r17,r6
  801588:	2800ad26 	beq	r5,zero,801840 <_realloc_r+0x2ec>
  80158c:	2025883a 	mov	r18,r4
  801590:	08038000 	call	803800 <__malloc_lock>
  801594:	a0ffff17 	ldw	r3,-4(r20)
  801598:	043fff04 	movi	r16,-4
  80159c:	890002c4 	addi	r4,r17,11
  8015a0:	01c00584 	movi	r7,22
  8015a4:	a57ffe04 	addi	r21,r20,-8
  8015a8:	1c20703a 	and	r16,r3,r16
  8015ac:	39001d2e 	bgeu	r7,r4,801624 <_realloc_r+0xd0>
  8015b0:	05bffe04 	movi	r22,-8
  8015b4:	25ac703a 	and	r22,r4,r22
  8015b8:	b00f883a 	mov	r7,r22
  8015bc:	b0006516 	blt	r22,zero,801754 <_realloc_r+0x200>
  8015c0:	b4406436 	bltu	r22,r17,801754 <_realloc_r+0x200>
  8015c4:	81c01a0e 	bge	r16,r7,801630 <_realloc_r+0xdc>
  8015c8:	07002034 	movhi	fp,128
  8015cc:	e71e3004 	addi	fp,fp,30912
  8015d0:	e1400217 	ldw	r5,8(fp)
  8015d4:	ac11883a 	add	r8,r21,r16
  8015d8:	2a006226 	beq	r5,r8,801764 <_realloc_r+0x210>
  8015dc:	41800117 	ldw	r6,4(r8)
  8015e0:	027fff84 	movi	r9,-2
  8015e4:	3252703a 	and	r9,r6,r9
  8015e8:	4253883a 	add	r9,r8,r9
  8015ec:	49000117 	ldw	r4,4(r9)
  8015f0:	2100004c 	andi	r4,r4,1
  8015f4:	2000281e 	bne	r4,zero,801698 <_realloc_r+0x144>
  8015f8:	00bfff04 	movi	r2,-4
  8015fc:	3084703a 	and	r2,r6,r2
  801600:	1409883a 	add	r4,r2,r16
  801604:	21c05e16 	blt	r4,r7,801780 <_realloc_r+0x22c>
  801608:	40800317 	ldw	r2,12(r8)
  80160c:	41400217 	ldw	r5,8(r8)
  801610:	a023883a 	mov	r17,r20
  801614:	2021883a 	mov	r16,r4
  801618:	28800315 	stw	r2,12(r5)
  80161c:	11400215 	stw	r5,8(r2)
  801620:	00000406 	br	801634 <_realloc_r+0xe0>
  801624:	01c00404 	movi	r7,16
  801628:	382d883a 	mov	r22,r7
  80162c:	003fe406 	br	8015c0 <__alt_data_end+0xff8015c0>
  801630:	a023883a 	mov	r17,r20
  801634:	858fc83a 	sub	r7,r16,r22
  801638:	008003c4 	movi	r2,15
  80163c:	18c0004c 	andi	r3,r3,1
  801640:	11c07236 	bltu	r2,r7,80180c <_realloc_r+0x2b8>
  801644:	1c06b03a 	or	r3,r3,r16
  801648:	a8c00115 	stw	r3,4(r21)
  80164c:	ac21883a 	add	r16,r21,r16
  801650:	80800117 	ldw	r2,4(r16)
  801654:	10800054 	ori	r2,r2,1
  801658:	80800115 	stw	r2,4(r16)
  80165c:	9009883a 	mov	r4,r18
  801660:	08038200 	call	803820 <__malloc_unlock>
  801664:	8805883a 	mov	r2,r17
  801668:	dfc00917 	ldw	ra,36(sp)
  80166c:	df000817 	ldw	fp,32(sp)
  801670:	ddc00717 	ldw	r23,28(sp)
  801674:	dd800617 	ldw	r22,24(sp)
  801678:	dd400517 	ldw	r21,20(sp)
  80167c:	dd000417 	ldw	r20,16(sp)
  801680:	dcc00317 	ldw	r19,12(sp)
  801684:	dc800217 	ldw	r18,8(sp)
  801688:	dc400117 	ldw	r17,4(sp)
  80168c:	dc000017 	ldw	r16,0(sp)
  801690:	dec00a04 	addi	sp,sp,40
  801694:	f800283a 	ret
  801698:	18c0004c 	andi	r3,r3,1
  80169c:	1800081e 	bne	r3,zero,8016c0 <_realloc_r+0x16c>
  8016a0:	a4fffe17 	ldw	r19,-8(r20)
  8016a4:	00bfff04 	movi	r2,-4
  8016a8:	ace7c83a 	sub	r19,r21,r19
  8016ac:	98c00117 	ldw	r3,4(r19)
  8016b0:	1886703a 	and	r3,r3,r2
  8016b4:	98000226 	beq	r19,zero,8016c0 <_realloc_r+0x16c>
  8016b8:	1c2f883a 	add	r23,r3,r16
  8016bc:	b9c06d0e 	bge	r23,r7,801874 <_realloc_r+0x320>
  8016c0:	880b883a 	mov	r5,r17
  8016c4:	9009883a 	mov	r4,r18
  8016c8:	0800a300 	call	800a30 <_malloc_r>
  8016cc:	1023883a 	mov	r17,r2
  8016d0:	1000ef26 	beq	r2,zero,801a90 <_realloc_r+0x53c>
  8016d4:	a0ffff17 	ldw	r3,-4(r20)
  8016d8:	113ffe04 	addi	r4,r2,-8
  8016dc:	00bfff84 	movi	r2,-2
  8016e0:	1884703a 	and	r2,r3,r2
  8016e4:	a885883a 	add	r2,r21,r2
  8016e8:	2080bf26 	beq	r4,r2,8019e8 <_realloc_r+0x494>
  8016ec:	81bfff04 	addi	r6,r16,-4
  8016f0:	00800904 	movi	r2,36
  8016f4:	11808936 	bltu	r2,r6,80191c <_realloc_r+0x3c8>
  8016f8:	00c004c4 	movi	r3,19
  8016fc:	19806c2e 	bgeu	r3,r6,8018b0 <_realloc_r+0x35c>
  801700:	a0c00017 	ldw	r3,0(r20)
  801704:	88c00015 	stw	r3,0(r17)
  801708:	a0c00117 	ldw	r3,4(r20)
  80170c:	88c00115 	stw	r3,4(r17)
  801710:	00c006c4 	movi	r3,27
  801714:	1980ac36 	bltu	r3,r6,8019c8 <_realloc_r+0x474>
  801718:	88800204 	addi	r2,r17,8
  80171c:	a0c00204 	addi	r3,r20,8
  801720:	19000017 	ldw	r4,0(r3)
  801724:	11000015 	stw	r4,0(r2)
  801728:	19000117 	ldw	r4,4(r3)
  80172c:	11000115 	stw	r4,4(r2)
  801730:	18c00217 	ldw	r3,8(r3)
  801734:	10c00215 	stw	r3,8(r2)
  801738:	a00b883a 	mov	r5,r20
  80173c:	9009883a 	mov	r4,r18
  801740:	08023bc0 	call	8023bc <_free_r>
  801744:	9009883a 	mov	r4,r18
  801748:	08038200 	call	803820 <__malloc_unlock>
  80174c:	8805883a 	mov	r2,r17
  801750:	003fc506 	br	801668 <__alt_data_end+0xff801668>
  801754:	00800304 	movi	r2,12
  801758:	90800015 	stw	r2,0(r18)
  80175c:	0005883a 	mov	r2,zero
  801760:	003fc106 	br	801668 <__alt_data_end+0xff801668>
  801764:	29800117 	ldw	r6,4(r5)
  801768:	00bfff04 	movi	r2,-4
  80176c:	b1000404 	addi	r4,r22,16
  801770:	3084703a 	and	r2,r6,r2
  801774:	140d883a 	add	r6,r2,r16
  801778:	31005b0e 	bge	r6,r4,8018e8 <_realloc_r+0x394>
  80177c:	2811883a 	mov	r8,r5
  801780:	18c0004c 	andi	r3,r3,1
  801784:	183fce1e 	bne	r3,zero,8016c0 <__alt_data_end+0xff8016c0>
  801788:	a4fffe17 	ldw	r19,-8(r20)
  80178c:	00ffff04 	movi	r3,-4
  801790:	ace7c83a 	sub	r19,r21,r19
  801794:	99000117 	ldw	r4,4(r19)
  801798:	20c6703a 	and	r3,r4,r3
  80179c:	403fc526 	beq	r8,zero,8016b4 <__alt_data_end+0xff8016b4>
  8017a0:	1c2f883a 	add	r23,r3,r16
  8017a4:	b8af883a 	add	r23,r23,r2
  8017a8:	41406026 	beq	r8,r5,80192c <_realloc_r+0x3d8>
  8017ac:	b9ffc116 	blt	r23,r7,8016b4 <__alt_data_end+0xff8016b4>
  8017b0:	40c00217 	ldw	r3,8(r8)
  8017b4:	40800317 	ldw	r2,12(r8)
  8017b8:	81bfff04 	addi	r6,r16,-4
  8017bc:	01000904 	movi	r4,36
  8017c0:	18800315 	stw	r2,12(r3)
  8017c4:	10c00215 	stw	r3,8(r2)
  8017c8:	99400217 	ldw	r5,8(r19)
  8017cc:	98c00317 	ldw	r3,12(r19)
  8017d0:	9c400204 	addi	r17,r19,8
  8017d4:	28c00315 	stw	r3,12(r5)
  8017d8:	19400215 	stw	r5,8(r3)
  8017dc:	21802d36 	bltu	r4,r6,801894 <_realloc_r+0x340>
  8017e0:	008004c4 	movi	r2,19
  8017e4:	1180352e 	bgeu	r2,r6,8018bc <_realloc_r+0x368>
  8017e8:	a0800017 	ldw	r2,0(r20)
  8017ec:	98800215 	stw	r2,8(r19)
  8017f0:	a0800117 	ldw	r2,4(r20)
  8017f4:	98800315 	stw	r2,12(r19)
  8017f8:	008006c4 	movi	r2,27
  8017fc:	11808036 	bltu	r2,r6,801a00 <_realloc_r+0x4ac>
  801800:	98c00404 	addi	r3,r19,16
  801804:	a5000204 	addi	r20,r20,8
  801808:	00002d06 	br	8018c0 <_realloc_r+0x36c>
  80180c:	1d86b03a 	or	r3,r3,r22
  801810:	ad8b883a 	add	r5,r21,r22
  801814:	a8c00115 	stw	r3,4(r21)
  801818:	38800054 	ori	r2,r7,1
  80181c:	28800115 	stw	r2,4(r5)
  801820:	29cf883a 	add	r7,r5,r7
  801824:	38800117 	ldw	r2,4(r7)
  801828:	9009883a 	mov	r4,r18
  80182c:	29400204 	addi	r5,r5,8
  801830:	10800054 	ori	r2,r2,1
  801834:	38800115 	stw	r2,4(r7)
  801838:	08023bc0 	call	8023bc <_free_r>
  80183c:	003f8706 	br	80165c <__alt_data_end+0xff80165c>
  801840:	300b883a 	mov	r5,r6
  801844:	dfc00917 	ldw	ra,36(sp)
  801848:	df000817 	ldw	fp,32(sp)
  80184c:	ddc00717 	ldw	r23,28(sp)
  801850:	dd800617 	ldw	r22,24(sp)
  801854:	dd400517 	ldw	r21,20(sp)
  801858:	dd000417 	ldw	r20,16(sp)
  80185c:	dcc00317 	ldw	r19,12(sp)
  801860:	dc800217 	ldw	r18,8(sp)
  801864:	dc400117 	ldw	r17,4(sp)
  801868:	dc000017 	ldw	r16,0(sp)
  80186c:	dec00a04 	addi	sp,sp,40
  801870:	0800a301 	jmpi	800a30 <_malloc_r>
  801874:	98800317 	ldw	r2,12(r19)
  801878:	98c00217 	ldw	r3,8(r19)
  80187c:	81bfff04 	addi	r6,r16,-4
  801880:	01000904 	movi	r4,36
  801884:	18800315 	stw	r2,12(r3)
  801888:	10c00215 	stw	r3,8(r2)
  80188c:	9c400204 	addi	r17,r19,8
  801890:	21bfd32e 	bgeu	r4,r6,8017e0 <__alt_data_end+0xff8017e0>
  801894:	8809883a 	mov	r4,r17
  801898:	a00b883a 	mov	r5,r20
  80189c:	08013f80 	call	8013f8 <memmove>
  8018a0:	98c00117 	ldw	r3,4(r19)
  8018a4:	b821883a 	mov	r16,r23
  8018a8:	982b883a 	mov	r21,r19
  8018ac:	003f6106 	br	801634 <__alt_data_end+0xff801634>
  8018b0:	8805883a 	mov	r2,r17
  8018b4:	a007883a 	mov	r3,r20
  8018b8:	003f9906 	br	801720 <__alt_data_end+0xff801720>
  8018bc:	8807883a 	mov	r3,r17
  8018c0:	a0800017 	ldw	r2,0(r20)
  8018c4:	b821883a 	mov	r16,r23
  8018c8:	982b883a 	mov	r21,r19
  8018cc:	18800015 	stw	r2,0(r3)
  8018d0:	a0800117 	ldw	r2,4(r20)
  8018d4:	18800115 	stw	r2,4(r3)
  8018d8:	a0800217 	ldw	r2,8(r20)
  8018dc:	18800215 	stw	r2,8(r3)
  8018e0:	98c00117 	ldw	r3,4(r19)
  8018e4:	003f5306 	br	801634 <__alt_data_end+0xff801634>
  8018e8:	adab883a 	add	r21,r21,r22
  8018ec:	3585c83a 	sub	r2,r6,r22
  8018f0:	e5400215 	stw	r21,8(fp)
  8018f4:	10800054 	ori	r2,r2,1
  8018f8:	a8800115 	stw	r2,4(r21)
  8018fc:	a0bfff17 	ldw	r2,-4(r20)
  801900:	9009883a 	mov	r4,r18
  801904:	1080004c 	andi	r2,r2,1
  801908:	b0acb03a 	or	r22,r22,r2
  80190c:	a5bfff15 	stw	r22,-4(r20)
  801910:	08038200 	call	803820 <__malloc_unlock>
  801914:	a005883a 	mov	r2,r20
  801918:	003f5306 	br	801668 <__alt_data_end+0xff801668>
  80191c:	8809883a 	mov	r4,r17
  801920:	a00b883a 	mov	r5,r20
  801924:	08013f80 	call	8013f8 <memmove>
  801928:	003f8306 	br	801738 <__alt_data_end+0xff801738>
  80192c:	b0800404 	addi	r2,r22,16
  801930:	b8bf6016 	blt	r23,r2,8016b4 <__alt_data_end+0xff8016b4>
  801934:	98800317 	ldw	r2,12(r19)
  801938:	98c00217 	ldw	r3,8(r19)
  80193c:	81bfff04 	addi	r6,r16,-4
  801940:	01000904 	movi	r4,36
  801944:	18800315 	stw	r2,12(r3)
  801948:	10c00215 	stw	r3,8(r2)
  80194c:	9c400204 	addi	r17,r19,8
  801950:	21804336 	bltu	r4,r6,801a60 <_realloc_r+0x50c>
  801954:	008004c4 	movi	r2,19
  801958:	11803f2e 	bgeu	r2,r6,801a58 <_realloc_r+0x504>
  80195c:	a0800017 	ldw	r2,0(r20)
  801960:	98800215 	stw	r2,8(r19)
  801964:	a0800117 	ldw	r2,4(r20)
  801968:	98800315 	stw	r2,12(r19)
  80196c:	008006c4 	movi	r2,27
  801970:	11803f36 	bltu	r2,r6,801a70 <_realloc_r+0x51c>
  801974:	98800404 	addi	r2,r19,16
  801978:	a5000204 	addi	r20,r20,8
  80197c:	a0c00017 	ldw	r3,0(r20)
  801980:	10c00015 	stw	r3,0(r2)
  801984:	a0c00117 	ldw	r3,4(r20)
  801988:	10c00115 	stw	r3,4(r2)
  80198c:	a0c00217 	ldw	r3,8(r20)
  801990:	10c00215 	stw	r3,8(r2)
  801994:	9d87883a 	add	r3,r19,r22
  801998:	bd85c83a 	sub	r2,r23,r22
  80199c:	e0c00215 	stw	r3,8(fp)
  8019a0:	10800054 	ori	r2,r2,1
  8019a4:	18800115 	stw	r2,4(r3)
  8019a8:	98800117 	ldw	r2,4(r19)
  8019ac:	9009883a 	mov	r4,r18
  8019b0:	1080004c 	andi	r2,r2,1
  8019b4:	b0acb03a 	or	r22,r22,r2
  8019b8:	9d800115 	stw	r22,4(r19)
  8019bc:	08038200 	call	803820 <__malloc_unlock>
  8019c0:	8805883a 	mov	r2,r17
  8019c4:	003f2806 	br	801668 <__alt_data_end+0xff801668>
  8019c8:	a0c00217 	ldw	r3,8(r20)
  8019cc:	88c00215 	stw	r3,8(r17)
  8019d0:	a0c00317 	ldw	r3,12(r20)
  8019d4:	88c00315 	stw	r3,12(r17)
  8019d8:	30801126 	beq	r6,r2,801a20 <_realloc_r+0x4cc>
  8019dc:	88800404 	addi	r2,r17,16
  8019e0:	a0c00404 	addi	r3,r20,16
  8019e4:	003f4e06 	br	801720 <__alt_data_end+0xff801720>
  8019e8:	893fff17 	ldw	r4,-4(r17)
  8019ec:	00bfff04 	movi	r2,-4
  8019f0:	a023883a 	mov	r17,r20
  8019f4:	2084703a 	and	r2,r4,r2
  8019f8:	80a1883a 	add	r16,r16,r2
  8019fc:	003f0d06 	br	801634 <__alt_data_end+0xff801634>
  801a00:	a0800217 	ldw	r2,8(r20)
  801a04:	98800415 	stw	r2,16(r19)
  801a08:	a0800317 	ldw	r2,12(r20)
  801a0c:	98800515 	stw	r2,20(r19)
  801a10:	31000a26 	beq	r6,r4,801a3c <_realloc_r+0x4e8>
  801a14:	98c00604 	addi	r3,r19,24
  801a18:	a5000404 	addi	r20,r20,16
  801a1c:	003fa806 	br	8018c0 <__alt_data_end+0xff8018c0>
  801a20:	a1000417 	ldw	r4,16(r20)
  801a24:	88800604 	addi	r2,r17,24
  801a28:	a0c00604 	addi	r3,r20,24
  801a2c:	89000415 	stw	r4,16(r17)
  801a30:	a1000517 	ldw	r4,20(r20)
  801a34:	89000515 	stw	r4,20(r17)
  801a38:	003f3906 	br	801720 <__alt_data_end+0xff801720>
  801a3c:	a0800417 	ldw	r2,16(r20)
  801a40:	a5000604 	addi	r20,r20,24
  801a44:	98c00804 	addi	r3,r19,32
  801a48:	98800615 	stw	r2,24(r19)
  801a4c:	a0bfff17 	ldw	r2,-4(r20)
  801a50:	98800715 	stw	r2,28(r19)
  801a54:	003f9a06 	br	8018c0 <__alt_data_end+0xff8018c0>
  801a58:	8805883a 	mov	r2,r17
  801a5c:	003fc706 	br	80197c <__alt_data_end+0xff80197c>
  801a60:	8809883a 	mov	r4,r17
  801a64:	a00b883a 	mov	r5,r20
  801a68:	08013f80 	call	8013f8 <memmove>
  801a6c:	003fc906 	br	801994 <__alt_data_end+0xff801994>
  801a70:	a0800217 	ldw	r2,8(r20)
  801a74:	98800415 	stw	r2,16(r19)
  801a78:	a0800317 	ldw	r2,12(r20)
  801a7c:	98800515 	stw	r2,20(r19)
  801a80:	31000726 	beq	r6,r4,801aa0 <_realloc_r+0x54c>
  801a84:	98800604 	addi	r2,r19,24
  801a88:	a5000404 	addi	r20,r20,16
  801a8c:	003fbb06 	br	80197c <__alt_data_end+0xff80197c>
  801a90:	9009883a 	mov	r4,r18
  801a94:	08038200 	call	803820 <__malloc_unlock>
  801a98:	0005883a 	mov	r2,zero
  801a9c:	003ef206 	br	801668 <__alt_data_end+0xff801668>
  801aa0:	a0c00417 	ldw	r3,16(r20)
  801aa4:	a5000604 	addi	r20,r20,24
  801aa8:	98800804 	addi	r2,r19,32
  801aac:	98c00615 	stw	r3,24(r19)
  801ab0:	a0ffff17 	ldw	r3,-4(r20)
  801ab4:	98c00715 	stw	r3,28(r19)
  801ab8:	003fb006 	br	80197c <__alt_data_end+0xff80197c>

00801abc <_sbrk_r>:
  801abc:	defffd04 	addi	sp,sp,-12
  801ac0:	dc000015 	stw	r16,0(sp)
  801ac4:	04002074 	movhi	r16,129
  801ac8:	dc400115 	stw	r17,4(sp)
  801acc:	842b8904 	addi	r16,r16,-20956
  801ad0:	2023883a 	mov	r17,r4
  801ad4:	2809883a 	mov	r4,r5
  801ad8:	dfc00215 	stw	ra,8(sp)
  801adc:	80000015 	stw	zero,0(r16)
  801ae0:	08039ec0 	call	8039ec <sbrk>
  801ae4:	00ffffc4 	movi	r3,-1
  801ae8:	10c00526 	beq	r2,r3,801b00 <_sbrk_r+0x44>
  801aec:	dfc00217 	ldw	ra,8(sp)
  801af0:	dc400117 	ldw	r17,4(sp)
  801af4:	dc000017 	ldw	r16,0(sp)
  801af8:	dec00304 	addi	sp,sp,12
  801afc:	f800283a 	ret
  801b00:	80c00017 	ldw	r3,0(r16)
  801b04:	183ff926 	beq	r3,zero,801aec <__alt_data_end+0xff801aec>
  801b08:	88c00015 	stw	r3,0(r17)
  801b0c:	003ff706 	br	801aec <__alt_data_end+0xff801aec>

00801b10 <__swsetup_r>:
  801b10:	00802074 	movhi	r2,129
  801b14:	defffd04 	addi	sp,sp,-12
  801b18:	10a44604 	addi	r2,r2,-28392
  801b1c:	dc400115 	stw	r17,4(sp)
  801b20:	2023883a 	mov	r17,r4
  801b24:	11000017 	ldw	r4,0(r2)
  801b28:	dc000015 	stw	r16,0(sp)
  801b2c:	dfc00215 	stw	ra,8(sp)
  801b30:	2821883a 	mov	r16,r5
  801b34:	20000226 	beq	r4,zero,801b40 <__swsetup_r+0x30>
  801b38:	20c00e17 	ldw	r3,56(r4)
  801b3c:	18003126 	beq	r3,zero,801c04 <__swsetup_r+0xf4>
  801b40:	8080030b 	ldhu	r2,12(r16)
  801b44:	10c0020c 	andi	r3,r2,8
  801b48:	100d883a 	mov	r6,r2
  801b4c:	18000f26 	beq	r3,zero,801b8c <__swsetup_r+0x7c>
  801b50:	80c00417 	ldw	r3,16(r16)
  801b54:	18001526 	beq	r3,zero,801bac <__swsetup_r+0x9c>
  801b58:	1100004c 	andi	r4,r2,1
  801b5c:	20001c1e 	bne	r4,zero,801bd0 <__swsetup_r+0xc0>
  801b60:	1080008c 	andi	r2,r2,2
  801b64:	1000291e 	bne	r2,zero,801c0c <__swsetup_r+0xfc>
  801b68:	80800517 	ldw	r2,20(r16)
  801b6c:	80800215 	stw	r2,8(r16)
  801b70:	18001c26 	beq	r3,zero,801be4 <__swsetup_r+0xd4>
  801b74:	0005883a 	mov	r2,zero
  801b78:	dfc00217 	ldw	ra,8(sp)
  801b7c:	dc400117 	ldw	r17,4(sp)
  801b80:	dc000017 	ldw	r16,0(sp)
  801b84:	dec00304 	addi	sp,sp,12
  801b88:	f800283a 	ret
  801b8c:	3080040c 	andi	r2,r6,16
  801b90:	10002e26 	beq	r2,zero,801c4c <__swsetup_r+0x13c>
  801b94:	3080010c 	andi	r2,r6,4
  801b98:	10001e1e 	bne	r2,zero,801c14 <__swsetup_r+0x104>
  801b9c:	80c00417 	ldw	r3,16(r16)
  801ba0:	30800214 	ori	r2,r6,8
  801ba4:	8080030d 	sth	r2,12(r16)
  801ba8:	183feb1e 	bne	r3,zero,801b58 <__alt_data_end+0xff801b58>
  801bac:	1140a00c 	andi	r5,r2,640
  801bb0:	01008004 	movi	r4,512
  801bb4:	293fe826 	beq	r5,r4,801b58 <__alt_data_end+0xff801b58>
  801bb8:	8809883a 	mov	r4,r17
  801bbc:	800b883a 	mov	r5,r16
  801bc0:	08028340 	call	802834 <__smakebuf_r>
  801bc4:	8080030b 	ldhu	r2,12(r16)
  801bc8:	80c00417 	ldw	r3,16(r16)
  801bcc:	003fe206 	br	801b58 <__alt_data_end+0xff801b58>
  801bd0:	80800517 	ldw	r2,20(r16)
  801bd4:	80000215 	stw	zero,8(r16)
  801bd8:	0085c83a 	sub	r2,zero,r2
  801bdc:	80800615 	stw	r2,24(r16)
  801be0:	183fe41e 	bne	r3,zero,801b74 <__alt_data_end+0xff801b74>
  801be4:	80c0030b 	ldhu	r3,12(r16)
  801be8:	0005883a 	mov	r2,zero
  801bec:	1900200c 	andi	r4,r3,128
  801bf0:	203fe126 	beq	r4,zero,801b78 <__alt_data_end+0xff801b78>
  801bf4:	18c01014 	ori	r3,r3,64
  801bf8:	80c0030d 	sth	r3,12(r16)
  801bfc:	00bfffc4 	movi	r2,-1
  801c00:	003fdd06 	br	801b78 <__alt_data_end+0xff801b78>
  801c04:	08022480 	call	802248 <__sinit>
  801c08:	003fcd06 	br	801b40 <__alt_data_end+0xff801b40>
  801c0c:	0005883a 	mov	r2,zero
  801c10:	003fd606 	br	801b6c <__alt_data_end+0xff801b6c>
  801c14:	81400c17 	ldw	r5,48(r16)
  801c18:	28000626 	beq	r5,zero,801c34 <__swsetup_r+0x124>
  801c1c:	80801004 	addi	r2,r16,64
  801c20:	28800326 	beq	r5,r2,801c30 <__swsetup_r+0x120>
  801c24:	8809883a 	mov	r4,r17
  801c28:	08023bc0 	call	8023bc <_free_r>
  801c2c:	8180030b 	ldhu	r6,12(r16)
  801c30:	80000c15 	stw	zero,48(r16)
  801c34:	80c00417 	ldw	r3,16(r16)
  801c38:	00bff6c4 	movi	r2,-37
  801c3c:	118c703a 	and	r6,r2,r6
  801c40:	80000115 	stw	zero,4(r16)
  801c44:	80c00015 	stw	r3,0(r16)
  801c48:	003fd506 	br	801ba0 <__alt_data_end+0xff801ba0>
  801c4c:	00800244 	movi	r2,9
  801c50:	88800015 	stw	r2,0(r17)
  801c54:	30801014 	ori	r2,r6,64
  801c58:	8080030d 	sth	r2,12(r16)
  801c5c:	00bfffc4 	movi	r2,-1
  801c60:	003fc506 	br	801b78 <__alt_data_end+0xff801b78>

00801c64 <__sflush_r>:
  801c64:	2880030b 	ldhu	r2,12(r5)
  801c68:	defffb04 	addi	sp,sp,-20
  801c6c:	dcc00315 	stw	r19,12(sp)
  801c70:	dc400115 	stw	r17,4(sp)
  801c74:	dfc00415 	stw	ra,16(sp)
  801c78:	dc800215 	stw	r18,8(sp)
  801c7c:	dc000015 	stw	r16,0(sp)
  801c80:	10c0020c 	andi	r3,r2,8
  801c84:	2823883a 	mov	r17,r5
  801c88:	2027883a 	mov	r19,r4
  801c8c:	1800311e 	bne	r3,zero,801d54 <__sflush_r+0xf0>
  801c90:	28c00117 	ldw	r3,4(r5)
  801c94:	10820014 	ori	r2,r2,2048
  801c98:	2880030d 	sth	r2,12(r5)
  801c9c:	00c04b0e 	bge	zero,r3,801dcc <__sflush_r+0x168>
  801ca0:	8a000a17 	ldw	r8,40(r17)
  801ca4:	40002326 	beq	r8,zero,801d34 <__sflush_r+0xd0>
  801ca8:	9c000017 	ldw	r16,0(r19)
  801cac:	10c4000c 	andi	r3,r2,4096
  801cb0:	98000015 	stw	zero,0(r19)
  801cb4:	18004826 	beq	r3,zero,801dd8 <__sflush_r+0x174>
  801cb8:	89801417 	ldw	r6,80(r17)
  801cbc:	10c0010c 	andi	r3,r2,4
  801cc0:	18000626 	beq	r3,zero,801cdc <__sflush_r+0x78>
  801cc4:	88c00117 	ldw	r3,4(r17)
  801cc8:	88800c17 	ldw	r2,48(r17)
  801ccc:	30cdc83a 	sub	r6,r6,r3
  801cd0:	10000226 	beq	r2,zero,801cdc <__sflush_r+0x78>
  801cd4:	88800f17 	ldw	r2,60(r17)
  801cd8:	308dc83a 	sub	r6,r6,r2
  801cdc:	89400717 	ldw	r5,28(r17)
  801ce0:	9809883a 	mov	r4,r19
  801ce4:	000f883a 	mov	r7,zero
  801ce8:	403ee83a 	callr	r8
  801cec:	00ffffc4 	movi	r3,-1
  801cf0:	10c04426 	beq	r2,r3,801e04 <__sflush_r+0x1a0>
  801cf4:	88c0030b 	ldhu	r3,12(r17)
  801cf8:	89000417 	ldw	r4,16(r17)
  801cfc:	88000115 	stw	zero,4(r17)
  801d00:	197dffcc 	andi	r5,r3,63487
  801d04:	8940030d 	sth	r5,12(r17)
  801d08:	89000015 	stw	r4,0(r17)
  801d0c:	18c4000c 	andi	r3,r3,4096
  801d10:	18002c1e 	bne	r3,zero,801dc4 <__sflush_r+0x160>
  801d14:	89400c17 	ldw	r5,48(r17)
  801d18:	9c000015 	stw	r16,0(r19)
  801d1c:	28000526 	beq	r5,zero,801d34 <__sflush_r+0xd0>
  801d20:	88801004 	addi	r2,r17,64
  801d24:	28800226 	beq	r5,r2,801d30 <__sflush_r+0xcc>
  801d28:	9809883a 	mov	r4,r19
  801d2c:	08023bc0 	call	8023bc <_free_r>
  801d30:	88000c15 	stw	zero,48(r17)
  801d34:	0005883a 	mov	r2,zero
  801d38:	dfc00417 	ldw	ra,16(sp)
  801d3c:	dcc00317 	ldw	r19,12(sp)
  801d40:	dc800217 	ldw	r18,8(sp)
  801d44:	dc400117 	ldw	r17,4(sp)
  801d48:	dc000017 	ldw	r16,0(sp)
  801d4c:	dec00504 	addi	sp,sp,20
  801d50:	f800283a 	ret
  801d54:	2c800417 	ldw	r18,16(r5)
  801d58:	903ff626 	beq	r18,zero,801d34 <__alt_data_end+0xff801d34>
  801d5c:	2c000017 	ldw	r16,0(r5)
  801d60:	108000cc 	andi	r2,r2,3
  801d64:	2c800015 	stw	r18,0(r5)
  801d68:	84a1c83a 	sub	r16,r16,r18
  801d6c:	1000131e 	bne	r2,zero,801dbc <__sflush_r+0x158>
  801d70:	28800517 	ldw	r2,20(r5)
  801d74:	88800215 	stw	r2,8(r17)
  801d78:	04000316 	blt	zero,r16,801d88 <__sflush_r+0x124>
  801d7c:	003fed06 	br	801d34 <__alt_data_end+0xff801d34>
  801d80:	90a5883a 	add	r18,r18,r2
  801d84:	043feb0e 	bge	zero,r16,801d34 <__alt_data_end+0xff801d34>
  801d88:	88800917 	ldw	r2,36(r17)
  801d8c:	89400717 	ldw	r5,28(r17)
  801d90:	800f883a 	mov	r7,r16
  801d94:	900d883a 	mov	r6,r18
  801d98:	9809883a 	mov	r4,r19
  801d9c:	103ee83a 	callr	r2
  801da0:	80a1c83a 	sub	r16,r16,r2
  801da4:	00bff616 	blt	zero,r2,801d80 <__alt_data_end+0xff801d80>
  801da8:	88c0030b 	ldhu	r3,12(r17)
  801dac:	00bfffc4 	movi	r2,-1
  801db0:	18c01014 	ori	r3,r3,64
  801db4:	88c0030d 	sth	r3,12(r17)
  801db8:	003fdf06 	br	801d38 <__alt_data_end+0xff801d38>
  801dbc:	0005883a 	mov	r2,zero
  801dc0:	003fec06 	br	801d74 <__alt_data_end+0xff801d74>
  801dc4:	88801415 	stw	r2,80(r17)
  801dc8:	003fd206 	br	801d14 <__alt_data_end+0xff801d14>
  801dcc:	28c00f17 	ldw	r3,60(r5)
  801dd0:	00ffb316 	blt	zero,r3,801ca0 <__alt_data_end+0xff801ca0>
  801dd4:	003fd706 	br	801d34 <__alt_data_end+0xff801d34>
  801dd8:	89400717 	ldw	r5,28(r17)
  801ddc:	000d883a 	mov	r6,zero
  801de0:	9809883a 	mov	r4,r19
  801de4:	01c00044 	movi	r7,1
  801de8:	403ee83a 	callr	r8
  801dec:	100d883a 	mov	r6,r2
  801df0:	00bfffc4 	movi	r2,-1
  801df4:	30801426 	beq	r6,r2,801e48 <__sflush_r+0x1e4>
  801df8:	8880030b 	ldhu	r2,12(r17)
  801dfc:	8a000a17 	ldw	r8,40(r17)
  801e00:	003fae06 	br	801cbc <__alt_data_end+0xff801cbc>
  801e04:	98c00017 	ldw	r3,0(r19)
  801e08:	183fba26 	beq	r3,zero,801cf4 <__alt_data_end+0xff801cf4>
  801e0c:	01000744 	movi	r4,29
  801e10:	19000626 	beq	r3,r4,801e2c <__sflush_r+0x1c8>
  801e14:	01000584 	movi	r4,22
  801e18:	19000426 	beq	r3,r4,801e2c <__sflush_r+0x1c8>
  801e1c:	88c0030b 	ldhu	r3,12(r17)
  801e20:	18c01014 	ori	r3,r3,64
  801e24:	88c0030d 	sth	r3,12(r17)
  801e28:	003fc306 	br	801d38 <__alt_data_end+0xff801d38>
  801e2c:	8880030b 	ldhu	r2,12(r17)
  801e30:	88c00417 	ldw	r3,16(r17)
  801e34:	88000115 	stw	zero,4(r17)
  801e38:	10bdffcc 	andi	r2,r2,63487
  801e3c:	8880030d 	sth	r2,12(r17)
  801e40:	88c00015 	stw	r3,0(r17)
  801e44:	003fb306 	br	801d14 <__alt_data_end+0xff801d14>
  801e48:	98800017 	ldw	r2,0(r19)
  801e4c:	103fea26 	beq	r2,zero,801df8 <__alt_data_end+0xff801df8>
  801e50:	00c00744 	movi	r3,29
  801e54:	10c00226 	beq	r2,r3,801e60 <__sflush_r+0x1fc>
  801e58:	00c00584 	movi	r3,22
  801e5c:	10ffd21e 	bne	r2,r3,801da8 <__alt_data_end+0xff801da8>
  801e60:	9c000015 	stw	r16,0(r19)
  801e64:	0005883a 	mov	r2,zero
  801e68:	003fb306 	br	801d38 <__alt_data_end+0xff801d38>

00801e6c <_fflush_r>:
  801e6c:	defffd04 	addi	sp,sp,-12
  801e70:	dc000115 	stw	r16,4(sp)
  801e74:	dfc00215 	stw	ra,8(sp)
  801e78:	2021883a 	mov	r16,r4
  801e7c:	20000226 	beq	r4,zero,801e88 <_fflush_r+0x1c>
  801e80:	20800e17 	ldw	r2,56(r4)
  801e84:	10000c26 	beq	r2,zero,801eb8 <_fflush_r+0x4c>
  801e88:	2880030f 	ldh	r2,12(r5)
  801e8c:	1000051e 	bne	r2,zero,801ea4 <_fflush_r+0x38>
  801e90:	0005883a 	mov	r2,zero
  801e94:	dfc00217 	ldw	ra,8(sp)
  801e98:	dc000117 	ldw	r16,4(sp)
  801e9c:	dec00304 	addi	sp,sp,12
  801ea0:	f800283a 	ret
  801ea4:	8009883a 	mov	r4,r16
  801ea8:	dfc00217 	ldw	ra,8(sp)
  801eac:	dc000117 	ldw	r16,4(sp)
  801eb0:	dec00304 	addi	sp,sp,12
  801eb4:	0801c641 	jmpi	801c64 <__sflush_r>
  801eb8:	d9400015 	stw	r5,0(sp)
  801ebc:	08022480 	call	802248 <__sinit>
  801ec0:	d9400017 	ldw	r5,0(sp)
  801ec4:	003ff006 	br	801e88 <__alt_data_end+0xff801e88>

00801ec8 <fflush>:
  801ec8:	20000526 	beq	r4,zero,801ee0 <fflush+0x18>
  801ecc:	00802074 	movhi	r2,129
  801ed0:	10a44604 	addi	r2,r2,-28392
  801ed4:	200b883a 	mov	r5,r4
  801ed8:	11000017 	ldw	r4,0(r2)
  801edc:	0801e6c1 	jmpi	801e6c <_fflush_r>
  801ee0:	00802074 	movhi	r2,129
  801ee4:	10a44504 	addi	r2,r2,-28396
  801ee8:	11000017 	ldw	r4,0(r2)
  801eec:	01402034 	movhi	r5,128
  801ef0:	29479b04 	addi	r5,r5,7788
  801ef4:	08027701 	jmpi	802770 <_fwalk_reent>

00801ef8 <__fp_lock>:
  801ef8:	0005883a 	mov	r2,zero
  801efc:	f800283a 	ret

00801f00 <__fp_unlock>:
  801f00:	0005883a 	mov	r2,zero
  801f04:	f800283a 	ret

00801f08 <_cleanup_r>:
  801f08:	01402034 	movhi	r5,128
  801f0c:	294b3f04 	addi	r5,r5,11516
  801f10:	08027701 	jmpi	802770 <_fwalk_reent>

00801f14 <__sinit.part.1>:
  801f14:	defff704 	addi	sp,sp,-36
  801f18:	00c02034 	movhi	r3,128
  801f1c:	dfc00815 	stw	ra,32(sp)
  801f20:	ddc00715 	stw	r23,28(sp)
  801f24:	dd800615 	stw	r22,24(sp)
  801f28:	dd400515 	stw	r21,20(sp)
  801f2c:	dd000415 	stw	r20,16(sp)
  801f30:	dcc00315 	stw	r19,12(sp)
  801f34:	dc800215 	stw	r18,8(sp)
  801f38:	dc400115 	stw	r17,4(sp)
  801f3c:	dc000015 	stw	r16,0(sp)
  801f40:	18c7c204 	addi	r3,r3,7944
  801f44:	24000117 	ldw	r16,4(r4)
  801f48:	20c00f15 	stw	r3,60(r4)
  801f4c:	2080bb04 	addi	r2,r4,748
  801f50:	00c000c4 	movi	r3,3
  801f54:	20c0b915 	stw	r3,740(r4)
  801f58:	2080ba15 	stw	r2,744(r4)
  801f5c:	2000b815 	stw	zero,736(r4)
  801f60:	05c00204 	movi	r23,8
  801f64:	00800104 	movi	r2,4
  801f68:	2025883a 	mov	r18,r4
  801f6c:	b80d883a 	mov	r6,r23
  801f70:	81001704 	addi	r4,r16,92
  801f74:	000b883a 	mov	r5,zero
  801f78:	80000015 	stw	zero,0(r16)
  801f7c:	80000115 	stw	zero,4(r16)
  801f80:	80000215 	stw	zero,8(r16)
  801f84:	8080030d 	sth	r2,12(r16)
  801f88:	80001915 	stw	zero,100(r16)
  801f8c:	8000038d 	sth	zero,14(r16)
  801f90:	80000415 	stw	zero,16(r16)
  801f94:	80000515 	stw	zero,20(r16)
  801f98:	80000615 	stw	zero,24(r16)
  801f9c:	08029ec0 	call	8029ec <memset>
  801fa0:	05802034 	movhi	r22,128
  801fa4:	94400217 	ldw	r17,8(r18)
  801fa8:	05402034 	movhi	r21,128
  801fac:	05002034 	movhi	r20,128
  801fb0:	04c02034 	movhi	r19,128
  801fb4:	b58ac404 	addi	r22,r22,11024
  801fb8:	ad4adb04 	addi	r21,r21,11116
  801fbc:	a50afa04 	addi	r20,r20,11240
  801fc0:	9ccb1104 	addi	r19,r19,11332
  801fc4:	85800815 	stw	r22,32(r16)
  801fc8:	85400915 	stw	r21,36(r16)
  801fcc:	85000a15 	stw	r20,40(r16)
  801fd0:	84c00b15 	stw	r19,44(r16)
  801fd4:	84000715 	stw	r16,28(r16)
  801fd8:	00800284 	movi	r2,10
  801fdc:	8880030d 	sth	r2,12(r17)
  801fe0:	00800044 	movi	r2,1
  801fe4:	89001704 	addi	r4,r17,92
  801fe8:	b80d883a 	mov	r6,r23
  801fec:	000b883a 	mov	r5,zero
  801ff0:	88000015 	stw	zero,0(r17)
  801ff4:	88000115 	stw	zero,4(r17)
  801ff8:	88000215 	stw	zero,8(r17)
  801ffc:	88001915 	stw	zero,100(r17)
  802000:	8880038d 	sth	r2,14(r17)
  802004:	88000415 	stw	zero,16(r17)
  802008:	88000515 	stw	zero,20(r17)
  80200c:	88000615 	stw	zero,24(r17)
  802010:	08029ec0 	call	8029ec <memset>
  802014:	94000317 	ldw	r16,12(r18)
  802018:	00800484 	movi	r2,18
  80201c:	8c400715 	stw	r17,28(r17)
  802020:	8d800815 	stw	r22,32(r17)
  802024:	8d400915 	stw	r21,36(r17)
  802028:	8d000a15 	stw	r20,40(r17)
  80202c:	8cc00b15 	stw	r19,44(r17)
  802030:	8080030d 	sth	r2,12(r16)
  802034:	00800084 	movi	r2,2
  802038:	80000015 	stw	zero,0(r16)
  80203c:	80000115 	stw	zero,4(r16)
  802040:	80000215 	stw	zero,8(r16)
  802044:	80001915 	stw	zero,100(r16)
  802048:	8080038d 	sth	r2,14(r16)
  80204c:	80000415 	stw	zero,16(r16)
  802050:	80000515 	stw	zero,20(r16)
  802054:	80000615 	stw	zero,24(r16)
  802058:	81001704 	addi	r4,r16,92
  80205c:	000b883a 	mov	r5,zero
  802060:	b80d883a 	mov	r6,r23
  802064:	08029ec0 	call	8029ec <memset>
  802068:	00800044 	movi	r2,1
  80206c:	84000715 	stw	r16,28(r16)
  802070:	85800815 	stw	r22,32(r16)
  802074:	85400915 	stw	r21,36(r16)
  802078:	85000a15 	stw	r20,40(r16)
  80207c:	84c00b15 	stw	r19,44(r16)
  802080:	90800e15 	stw	r2,56(r18)
  802084:	dfc00817 	ldw	ra,32(sp)
  802088:	ddc00717 	ldw	r23,28(sp)
  80208c:	dd800617 	ldw	r22,24(sp)
  802090:	dd400517 	ldw	r21,20(sp)
  802094:	dd000417 	ldw	r20,16(sp)
  802098:	dcc00317 	ldw	r19,12(sp)
  80209c:	dc800217 	ldw	r18,8(sp)
  8020a0:	dc400117 	ldw	r17,4(sp)
  8020a4:	dc000017 	ldw	r16,0(sp)
  8020a8:	dec00904 	addi	sp,sp,36
  8020ac:	f800283a 	ret

008020b0 <__sfmoreglue>:
  8020b0:	defffc04 	addi	sp,sp,-16
  8020b4:	dc400115 	stw	r17,4(sp)
  8020b8:	2c7fffc4 	addi	r17,r5,-1
  8020bc:	8c401a24 	muli	r17,r17,104
  8020c0:	dc800215 	stw	r18,8(sp)
  8020c4:	2825883a 	mov	r18,r5
  8020c8:	89401d04 	addi	r5,r17,116
  8020cc:	dc000015 	stw	r16,0(sp)
  8020d0:	dfc00315 	stw	ra,12(sp)
  8020d4:	0800a300 	call	800a30 <_malloc_r>
  8020d8:	1021883a 	mov	r16,r2
  8020dc:	10000726 	beq	r2,zero,8020fc <__sfmoreglue+0x4c>
  8020e0:	11000304 	addi	r4,r2,12
  8020e4:	10000015 	stw	zero,0(r2)
  8020e8:	14800115 	stw	r18,4(r2)
  8020ec:	11000215 	stw	r4,8(r2)
  8020f0:	000b883a 	mov	r5,zero
  8020f4:	89801a04 	addi	r6,r17,104
  8020f8:	08029ec0 	call	8029ec <memset>
  8020fc:	8005883a 	mov	r2,r16
  802100:	dfc00317 	ldw	ra,12(sp)
  802104:	dc800217 	ldw	r18,8(sp)
  802108:	dc400117 	ldw	r17,4(sp)
  80210c:	dc000017 	ldw	r16,0(sp)
  802110:	dec00404 	addi	sp,sp,16
  802114:	f800283a 	ret

00802118 <__sfp>:
  802118:	00802074 	movhi	r2,129
  80211c:	defffb04 	addi	sp,sp,-20
  802120:	10a44504 	addi	r2,r2,-28396
  802124:	dc800215 	stw	r18,8(sp)
  802128:	14800017 	ldw	r18,0(r2)
  80212c:	dcc00315 	stw	r19,12(sp)
  802130:	dfc00415 	stw	ra,16(sp)
  802134:	90800e17 	ldw	r2,56(r18)
  802138:	dc400115 	stw	r17,4(sp)
  80213c:	dc000015 	stw	r16,0(sp)
  802140:	2027883a 	mov	r19,r4
  802144:	1000021e 	bne	r2,zero,802150 <__sfp+0x38>
  802148:	9009883a 	mov	r4,r18
  80214c:	0801f140 	call	801f14 <__sinit.part.1>
  802150:	9480b804 	addi	r18,r18,736
  802154:	047fffc4 	movi	r17,-1
  802158:	91400117 	ldw	r5,4(r18)
  80215c:	94000217 	ldw	r16,8(r18)
  802160:	297fffc4 	addi	r5,r5,-1
  802164:	28000a16 	blt	r5,zero,802190 <__sfp+0x78>
  802168:	8080030f 	ldh	r2,12(r16)
  80216c:	10000c26 	beq	r2,zero,8021a0 <__sfp+0x88>
  802170:	80c01d04 	addi	r3,r16,116
  802174:	00000206 	br	802180 <__sfp+0x68>
  802178:	18bfe60f 	ldh	r2,-104(r3)
  80217c:	10000826 	beq	r2,zero,8021a0 <__sfp+0x88>
  802180:	297fffc4 	addi	r5,r5,-1
  802184:	1c3ffd04 	addi	r16,r3,-12
  802188:	18c01a04 	addi	r3,r3,104
  80218c:	2c7ffa1e 	bne	r5,r17,802178 <__alt_data_end+0xff802178>
  802190:	90800017 	ldw	r2,0(r18)
  802194:	10001d26 	beq	r2,zero,80220c <__sfp+0xf4>
  802198:	1025883a 	mov	r18,r2
  80219c:	003fee06 	br	802158 <__alt_data_end+0xff802158>
  8021a0:	00bfffc4 	movi	r2,-1
  8021a4:	8080038d 	sth	r2,14(r16)
  8021a8:	00800044 	movi	r2,1
  8021ac:	8080030d 	sth	r2,12(r16)
  8021b0:	80001915 	stw	zero,100(r16)
  8021b4:	80000015 	stw	zero,0(r16)
  8021b8:	80000215 	stw	zero,8(r16)
  8021bc:	80000115 	stw	zero,4(r16)
  8021c0:	80000415 	stw	zero,16(r16)
  8021c4:	80000515 	stw	zero,20(r16)
  8021c8:	80000615 	stw	zero,24(r16)
  8021cc:	81001704 	addi	r4,r16,92
  8021d0:	000b883a 	mov	r5,zero
  8021d4:	01800204 	movi	r6,8
  8021d8:	08029ec0 	call	8029ec <memset>
  8021dc:	8005883a 	mov	r2,r16
  8021e0:	80000c15 	stw	zero,48(r16)
  8021e4:	80000d15 	stw	zero,52(r16)
  8021e8:	80001115 	stw	zero,68(r16)
  8021ec:	80001215 	stw	zero,72(r16)
  8021f0:	dfc00417 	ldw	ra,16(sp)
  8021f4:	dcc00317 	ldw	r19,12(sp)
  8021f8:	dc800217 	ldw	r18,8(sp)
  8021fc:	dc400117 	ldw	r17,4(sp)
  802200:	dc000017 	ldw	r16,0(sp)
  802204:	dec00504 	addi	sp,sp,20
  802208:	f800283a 	ret
  80220c:	9809883a 	mov	r4,r19
  802210:	01400104 	movi	r5,4
  802214:	08020b00 	call	8020b0 <__sfmoreglue>
  802218:	90800015 	stw	r2,0(r18)
  80221c:	103fde1e 	bne	r2,zero,802198 <__alt_data_end+0xff802198>
  802220:	00800304 	movi	r2,12
  802224:	98800015 	stw	r2,0(r19)
  802228:	0005883a 	mov	r2,zero
  80222c:	003ff006 	br	8021f0 <__alt_data_end+0xff8021f0>

00802230 <_cleanup>:
  802230:	00802074 	movhi	r2,129
  802234:	10a44504 	addi	r2,r2,-28396
  802238:	11000017 	ldw	r4,0(r2)
  80223c:	01402034 	movhi	r5,128
  802240:	294b3f04 	addi	r5,r5,11516
  802244:	08027701 	jmpi	802770 <_fwalk_reent>

00802248 <__sinit>:
  802248:	20800e17 	ldw	r2,56(r4)
  80224c:	10000126 	beq	r2,zero,802254 <__sinit+0xc>
  802250:	f800283a 	ret
  802254:	0801f141 	jmpi	801f14 <__sinit.part.1>

00802258 <__sfp_lock_acquire>:
  802258:	f800283a 	ret

0080225c <__sfp_lock_release>:
  80225c:	f800283a 	ret

00802260 <__sinit_lock_acquire>:
  802260:	f800283a 	ret

00802264 <__sinit_lock_release>:
  802264:	f800283a 	ret

00802268 <__fp_lock_all>:
  802268:	00802074 	movhi	r2,129
  80226c:	10a44604 	addi	r2,r2,-28392
  802270:	11000017 	ldw	r4,0(r2)
  802274:	01402034 	movhi	r5,128
  802278:	2947be04 	addi	r5,r5,7928
  80227c:	08026ac1 	jmpi	8026ac <_fwalk>

00802280 <__fp_unlock_all>:
  802280:	00802074 	movhi	r2,129
  802284:	10a44604 	addi	r2,r2,-28392
  802288:	11000017 	ldw	r4,0(r2)
  80228c:	01402034 	movhi	r5,128
  802290:	2947c004 	addi	r5,r5,7936
  802294:	08026ac1 	jmpi	8026ac <_fwalk>

00802298 <_malloc_trim_r>:
  802298:	defffb04 	addi	sp,sp,-20
  80229c:	dcc00315 	stw	r19,12(sp)
  8022a0:	04c02034 	movhi	r19,128
  8022a4:	dc800215 	stw	r18,8(sp)
  8022a8:	dc400115 	stw	r17,4(sp)
  8022ac:	dc000015 	stw	r16,0(sp)
  8022b0:	dfc00415 	stw	ra,16(sp)
  8022b4:	2821883a 	mov	r16,r5
  8022b8:	9cde3004 	addi	r19,r19,30912
  8022bc:	2025883a 	mov	r18,r4
  8022c0:	08038000 	call	803800 <__malloc_lock>
  8022c4:	98800217 	ldw	r2,8(r19)
  8022c8:	14400117 	ldw	r17,4(r2)
  8022cc:	00bfff04 	movi	r2,-4
  8022d0:	88a2703a 	and	r17,r17,r2
  8022d4:	8c21c83a 	sub	r16,r17,r16
  8022d8:	8403fbc4 	addi	r16,r16,4079
  8022dc:	8020d33a 	srli	r16,r16,12
  8022e0:	0083ffc4 	movi	r2,4095
  8022e4:	843fffc4 	addi	r16,r16,-1
  8022e8:	8020933a 	slli	r16,r16,12
  8022ec:	1400060e 	bge	r2,r16,802308 <_malloc_trim_r+0x70>
  8022f0:	9009883a 	mov	r4,r18
  8022f4:	000b883a 	mov	r5,zero
  8022f8:	0801abc0 	call	801abc <_sbrk_r>
  8022fc:	98c00217 	ldw	r3,8(r19)
  802300:	1c47883a 	add	r3,r3,r17
  802304:	10c00a26 	beq	r2,r3,802330 <_malloc_trim_r+0x98>
  802308:	9009883a 	mov	r4,r18
  80230c:	08038200 	call	803820 <__malloc_unlock>
  802310:	0005883a 	mov	r2,zero
  802314:	dfc00417 	ldw	ra,16(sp)
  802318:	dcc00317 	ldw	r19,12(sp)
  80231c:	dc800217 	ldw	r18,8(sp)
  802320:	dc400117 	ldw	r17,4(sp)
  802324:	dc000017 	ldw	r16,0(sp)
  802328:	dec00504 	addi	sp,sp,20
  80232c:	f800283a 	ret
  802330:	9009883a 	mov	r4,r18
  802334:	040bc83a 	sub	r5,zero,r16
  802338:	0801abc0 	call	801abc <_sbrk_r>
  80233c:	00ffffc4 	movi	r3,-1
  802340:	10c00d26 	beq	r2,r3,802378 <_malloc_trim_r+0xe0>
  802344:	00c02074 	movhi	r3,129
  802348:	18eb9104 	addi	r3,r3,-20924
  80234c:	18800017 	ldw	r2,0(r3)
  802350:	99000217 	ldw	r4,8(r19)
  802354:	8c23c83a 	sub	r17,r17,r16
  802358:	8c400054 	ori	r17,r17,1
  80235c:	1421c83a 	sub	r16,r2,r16
  802360:	24400115 	stw	r17,4(r4)
  802364:	9009883a 	mov	r4,r18
  802368:	1c000015 	stw	r16,0(r3)
  80236c:	08038200 	call	803820 <__malloc_unlock>
  802370:	00800044 	movi	r2,1
  802374:	003fe706 	br	802314 <__alt_data_end+0xff802314>
  802378:	9009883a 	mov	r4,r18
  80237c:	000b883a 	mov	r5,zero
  802380:	0801abc0 	call	801abc <_sbrk_r>
  802384:	99000217 	ldw	r4,8(r19)
  802388:	014003c4 	movi	r5,15
  80238c:	1107c83a 	sub	r3,r2,r4
  802390:	28ffdd0e 	bge	r5,r3,802308 <__alt_data_end+0xff802308>
  802394:	01402074 	movhi	r5,129
  802398:	29644704 	addi	r5,r5,-28388
  80239c:	29400017 	ldw	r5,0(r5)
  8023a0:	18c00054 	ori	r3,r3,1
  8023a4:	20c00115 	stw	r3,4(r4)
  8023a8:	00c02074 	movhi	r3,129
  8023ac:	1145c83a 	sub	r2,r2,r5
  8023b0:	18eb9104 	addi	r3,r3,-20924
  8023b4:	18800015 	stw	r2,0(r3)
  8023b8:	003fd306 	br	802308 <__alt_data_end+0xff802308>

008023bc <_free_r>:
  8023bc:	28004c26 	beq	r5,zero,8024f0 <_free_r+0x134>
  8023c0:	defffd04 	addi	sp,sp,-12
  8023c4:	dc400115 	stw	r17,4(sp)
  8023c8:	dc000015 	stw	r16,0(sp)
  8023cc:	2023883a 	mov	r17,r4
  8023d0:	2821883a 	mov	r16,r5
  8023d4:	dfc00215 	stw	ra,8(sp)
  8023d8:	08038000 	call	803800 <__malloc_lock>
  8023dc:	813fff17 	ldw	r4,-4(r16)
  8023e0:	00bfff84 	movi	r2,-2
  8023e4:	02402034 	movhi	r9,128
  8023e8:	81bffe04 	addi	r6,r16,-8
  8023ec:	2084703a 	and	r2,r4,r2
  8023f0:	4a5e3004 	addi	r9,r9,30912
  8023f4:	308b883a 	add	r5,r6,r2
  8023f8:	2a000117 	ldw	r8,4(r5)
  8023fc:	49c00217 	ldw	r7,8(r9)
  802400:	00ffff04 	movi	r3,-4
  802404:	40c6703a 	and	r3,r8,r3
  802408:	39405326 	beq	r7,r5,802558 <_free_r+0x19c>
  80240c:	28c00115 	stw	r3,4(r5)
  802410:	2100004c 	andi	r4,r4,1
  802414:	2000091e 	bne	r4,zero,80243c <_free_r+0x80>
  802418:	81fffe17 	ldw	r7,-8(r16)
  80241c:	4a000204 	addi	r8,r9,8
  802420:	31cdc83a 	sub	r6,r6,r7
  802424:	31000217 	ldw	r4,8(r6)
  802428:	11c5883a 	add	r2,r2,r7
  80242c:	22006126 	beq	r4,r8,8025b4 <_free_r+0x1f8>
  802430:	31c00317 	ldw	r7,12(r6)
  802434:	21c00315 	stw	r7,12(r4)
  802438:	39000215 	stw	r4,8(r7)
  80243c:	28c9883a 	add	r4,r5,r3
  802440:	21c00117 	ldw	r7,4(r4)
  802444:	39c0004c 	andi	r7,r7,1
  802448:	38000d1e 	bne	r7,zero,802480 <_free_r+0xc4>
  80244c:	29000217 	ldw	r4,8(r5)
  802450:	10c5883a 	add	r2,r2,r3
  802454:	00c02034 	movhi	r3,128
  802458:	18de3204 	addi	r3,r3,30920
  80245c:	20c07526 	beq	r4,r3,802634 <_free_r+0x278>
  802460:	29c00317 	ldw	r7,12(r5)
  802464:	11400054 	ori	r5,r2,1
  802468:	3087883a 	add	r3,r6,r2
  80246c:	21c00315 	stw	r7,12(r4)
  802470:	39000215 	stw	r4,8(r7)
  802474:	31400115 	stw	r5,4(r6)
  802478:	18800015 	stw	r2,0(r3)
  80247c:	00000406 	br	802490 <_free_r+0xd4>
  802480:	10c00054 	ori	r3,r2,1
  802484:	30c00115 	stw	r3,4(r6)
  802488:	3087883a 	add	r3,r6,r2
  80248c:	18800015 	stw	r2,0(r3)
  802490:	00c07fc4 	movi	r3,511
  802494:	18801736 	bltu	r3,r2,8024f4 <_free_r+0x138>
  802498:	1004d0fa 	srli	r2,r2,3
  80249c:	01400044 	movi	r5,1
  8024a0:	49000117 	ldw	r4,4(r9)
  8024a4:	1087883a 	add	r3,r2,r2
  8024a8:	18c7883a 	add	r3,r3,r3
  8024ac:	1005d0ba 	srai	r2,r2,2
  8024b0:	18c7883a 	add	r3,r3,r3
  8024b4:	1a47883a 	add	r3,r3,r9
  8024b8:	19c00217 	ldw	r7,8(r3)
  8024bc:	2884983a 	sll	r2,r5,r2
  8024c0:	30c00315 	stw	r3,12(r6)
  8024c4:	31c00215 	stw	r7,8(r6)
  8024c8:	1104b03a 	or	r2,r2,r4
  8024cc:	19800215 	stw	r6,8(r3)
  8024d0:	48800115 	stw	r2,4(r9)
  8024d4:	39800315 	stw	r6,12(r7)
  8024d8:	8809883a 	mov	r4,r17
  8024dc:	dfc00217 	ldw	ra,8(sp)
  8024e0:	dc400117 	ldw	r17,4(sp)
  8024e4:	dc000017 	ldw	r16,0(sp)
  8024e8:	dec00304 	addi	sp,sp,12
  8024ec:	08038201 	jmpi	803820 <__malloc_unlock>
  8024f0:	f800283a 	ret
  8024f4:	1006d27a 	srli	r3,r2,9
  8024f8:	01000104 	movi	r4,4
  8024fc:	20c04036 	bltu	r4,r3,802600 <_free_r+0x244>
  802500:	1006d1ba 	srli	r3,r2,6
  802504:	19400e04 	addi	r5,r3,56
  802508:	2947883a 	add	r3,r5,r5
  80250c:	18c7883a 	add	r3,r3,r3
  802510:	18c7883a 	add	r3,r3,r3
  802514:	1a49883a 	add	r4,r3,r9
  802518:	20c00217 	ldw	r3,8(r4)
  80251c:	01c02034 	movhi	r7,128
  802520:	39de3004 	addi	r7,r7,30912
  802524:	19003b26 	beq	r3,r4,802614 <_free_r+0x258>
  802528:	01ffff04 	movi	r7,-4
  80252c:	19400117 	ldw	r5,4(r3)
  802530:	29ca703a 	and	r5,r5,r7
  802534:	1140022e 	bgeu	r2,r5,802540 <_free_r+0x184>
  802538:	18c00217 	ldw	r3,8(r3)
  80253c:	20fffb1e 	bne	r4,r3,80252c <__alt_data_end+0xff80252c>
  802540:	18800317 	ldw	r2,12(r3)
  802544:	30800315 	stw	r2,12(r6)
  802548:	30c00215 	stw	r3,8(r6)
  80254c:	11800215 	stw	r6,8(r2)
  802550:	19800315 	stw	r6,12(r3)
  802554:	003fe006 	br	8024d8 <__alt_data_end+0xff8024d8>
  802558:	2100004c 	andi	r4,r4,1
  80255c:	1885883a 	add	r2,r3,r2
  802560:	2000071e 	bne	r4,zero,802580 <_free_r+0x1c4>
  802564:	817ffe17 	ldw	r5,-8(r16)
  802568:	314dc83a 	sub	r6,r6,r5
  80256c:	30c00317 	ldw	r3,12(r6)
  802570:	31000217 	ldw	r4,8(r6)
  802574:	1145883a 	add	r2,r2,r5
  802578:	20c00315 	stw	r3,12(r4)
  80257c:	19000215 	stw	r4,8(r3)
  802580:	10c00054 	ori	r3,r2,1
  802584:	30c00115 	stw	r3,4(r6)
  802588:	00c02074 	movhi	r3,129
  80258c:	18e44804 	addi	r3,r3,-28384
  802590:	18c00017 	ldw	r3,0(r3)
  802594:	49800215 	stw	r6,8(r9)
  802598:	10ffcf36 	bltu	r2,r3,8024d8 <__alt_data_end+0xff8024d8>
  80259c:	00802074 	movhi	r2,129
  8025a0:	10ab8804 	addi	r2,r2,-20960
  8025a4:	11400017 	ldw	r5,0(r2)
  8025a8:	8809883a 	mov	r4,r17
  8025ac:	08022980 	call	802298 <_malloc_trim_r>
  8025b0:	003fc906 	br	8024d8 <__alt_data_end+0xff8024d8>
  8025b4:	28c9883a 	add	r4,r5,r3
  8025b8:	21000117 	ldw	r4,4(r4)
  8025bc:	2100004c 	andi	r4,r4,1
  8025c0:	20000a1e 	bne	r4,zero,8025ec <_free_r+0x230>
  8025c4:	29000317 	ldw	r4,12(r5)
  8025c8:	29400217 	ldw	r5,8(r5)
  8025cc:	10c5883a 	add	r2,r2,r3
  8025d0:	10c00054 	ori	r3,r2,1
  8025d4:	29000315 	stw	r4,12(r5)
  8025d8:	21400215 	stw	r5,8(r4)
  8025dc:	30c00115 	stw	r3,4(r6)
  8025e0:	308d883a 	add	r6,r6,r2
  8025e4:	30800015 	stw	r2,0(r6)
  8025e8:	003fbb06 	br	8024d8 <__alt_data_end+0xff8024d8>
  8025ec:	10c00054 	ori	r3,r2,1
  8025f0:	30c00115 	stw	r3,4(r6)
  8025f4:	308d883a 	add	r6,r6,r2
  8025f8:	30800015 	stw	r2,0(r6)
  8025fc:	003fb606 	br	8024d8 <__alt_data_end+0xff8024d8>
  802600:	01000504 	movi	r4,20
  802604:	20c01436 	bltu	r4,r3,802658 <_free_r+0x29c>
  802608:	194016c4 	addi	r5,r3,91
  80260c:	2947883a 	add	r3,r5,r5
  802610:	003fbe06 	br	80250c <__alt_data_end+0xff80250c>
  802614:	280bd0ba 	srai	r5,r5,2
  802618:	00800044 	movi	r2,1
  80261c:	39000117 	ldw	r4,4(r7)
  802620:	114a983a 	sll	r5,r2,r5
  802624:	1805883a 	mov	r2,r3
  802628:	2908b03a 	or	r4,r5,r4
  80262c:	39000115 	stw	r4,4(r7)
  802630:	003fc406 	br	802544 <__alt_data_end+0xff802544>
  802634:	49800515 	stw	r6,20(r9)
  802638:	49800415 	stw	r6,16(r9)
  80263c:	10c00054 	ori	r3,r2,1
  802640:	31000315 	stw	r4,12(r6)
  802644:	31000215 	stw	r4,8(r6)
  802648:	30c00115 	stw	r3,4(r6)
  80264c:	308d883a 	add	r6,r6,r2
  802650:	30800015 	stw	r2,0(r6)
  802654:	003fa006 	br	8024d8 <__alt_data_end+0xff8024d8>
  802658:	01001504 	movi	r4,84
  80265c:	20c00436 	bltu	r4,r3,802670 <_free_r+0x2b4>
  802660:	1006d33a 	srli	r3,r2,12
  802664:	19401b84 	addi	r5,r3,110
  802668:	2947883a 	add	r3,r5,r5
  80266c:	003fa706 	br	80250c <__alt_data_end+0xff80250c>
  802670:	01005504 	movi	r4,340
  802674:	20c00436 	bltu	r4,r3,802688 <_free_r+0x2cc>
  802678:	1006d3fa 	srli	r3,r2,15
  80267c:	19401dc4 	addi	r5,r3,119
  802680:	2947883a 	add	r3,r5,r5
  802684:	003fa106 	br	80250c <__alt_data_end+0xff80250c>
  802688:	01015504 	movi	r4,1364
  80268c:	20c00436 	bltu	r4,r3,8026a0 <_free_r+0x2e4>
  802690:	1006d4ba 	srli	r3,r2,18
  802694:	19401f04 	addi	r5,r3,124
  802698:	2947883a 	add	r3,r5,r5
  80269c:	003f9b06 	br	80250c <__alt_data_end+0xff80250c>
  8026a0:	00c03f04 	movi	r3,252
  8026a4:	01401f84 	movi	r5,126
  8026a8:	003f9806 	br	80250c <__alt_data_end+0xff80250c>

008026ac <_fwalk>:
  8026ac:	defff704 	addi	sp,sp,-36
  8026b0:	dd000415 	stw	r20,16(sp)
  8026b4:	dfc00815 	stw	ra,32(sp)
  8026b8:	ddc00715 	stw	r23,28(sp)
  8026bc:	dd800615 	stw	r22,24(sp)
  8026c0:	dd400515 	stw	r21,20(sp)
  8026c4:	dcc00315 	stw	r19,12(sp)
  8026c8:	dc800215 	stw	r18,8(sp)
  8026cc:	dc400115 	stw	r17,4(sp)
  8026d0:	dc000015 	stw	r16,0(sp)
  8026d4:	2500b804 	addi	r20,r4,736
  8026d8:	a0002326 	beq	r20,zero,802768 <_fwalk+0xbc>
  8026dc:	282b883a 	mov	r21,r5
  8026e0:	002f883a 	mov	r23,zero
  8026e4:	05800044 	movi	r22,1
  8026e8:	04ffffc4 	movi	r19,-1
  8026ec:	a4400117 	ldw	r17,4(r20)
  8026f0:	a4800217 	ldw	r18,8(r20)
  8026f4:	8c7fffc4 	addi	r17,r17,-1
  8026f8:	88000d16 	blt	r17,zero,802730 <_fwalk+0x84>
  8026fc:	94000304 	addi	r16,r18,12
  802700:	94800384 	addi	r18,r18,14
  802704:	80c0000b 	ldhu	r3,0(r16)
  802708:	8c7fffc4 	addi	r17,r17,-1
  80270c:	813ffd04 	addi	r4,r16,-12
  802710:	b0c0042e 	bgeu	r22,r3,802724 <_fwalk+0x78>
  802714:	90c0000f 	ldh	r3,0(r18)
  802718:	1cc00226 	beq	r3,r19,802724 <_fwalk+0x78>
  80271c:	a83ee83a 	callr	r21
  802720:	b8aeb03a 	or	r23,r23,r2
  802724:	84001a04 	addi	r16,r16,104
  802728:	94801a04 	addi	r18,r18,104
  80272c:	8cfff51e 	bne	r17,r19,802704 <__alt_data_end+0xff802704>
  802730:	a5000017 	ldw	r20,0(r20)
  802734:	a03fed1e 	bne	r20,zero,8026ec <__alt_data_end+0xff8026ec>
  802738:	b805883a 	mov	r2,r23
  80273c:	dfc00817 	ldw	ra,32(sp)
  802740:	ddc00717 	ldw	r23,28(sp)
  802744:	dd800617 	ldw	r22,24(sp)
  802748:	dd400517 	ldw	r21,20(sp)
  80274c:	dd000417 	ldw	r20,16(sp)
  802750:	dcc00317 	ldw	r19,12(sp)
  802754:	dc800217 	ldw	r18,8(sp)
  802758:	dc400117 	ldw	r17,4(sp)
  80275c:	dc000017 	ldw	r16,0(sp)
  802760:	dec00904 	addi	sp,sp,36
  802764:	f800283a 	ret
  802768:	002f883a 	mov	r23,zero
  80276c:	003ff206 	br	802738 <__alt_data_end+0xff802738>

00802770 <_fwalk_reent>:
  802770:	defff704 	addi	sp,sp,-36
  802774:	dd400515 	stw	r21,20(sp)
  802778:	dfc00815 	stw	ra,32(sp)
  80277c:	ddc00715 	stw	r23,28(sp)
  802780:	dd800615 	stw	r22,24(sp)
  802784:	dd000415 	stw	r20,16(sp)
  802788:	dcc00315 	stw	r19,12(sp)
  80278c:	dc800215 	stw	r18,8(sp)
  802790:	dc400115 	stw	r17,4(sp)
  802794:	dc000015 	stw	r16,0(sp)
  802798:	2540b804 	addi	r21,r4,736
  80279c:	a8002326 	beq	r21,zero,80282c <_fwalk_reent+0xbc>
  8027a0:	2829883a 	mov	r20,r5
  8027a4:	202d883a 	mov	r22,r4
  8027a8:	002f883a 	mov	r23,zero
  8027ac:	04c00044 	movi	r19,1
  8027b0:	04bfffc4 	movi	r18,-1
  8027b4:	ac400117 	ldw	r17,4(r21)
  8027b8:	ac000217 	ldw	r16,8(r21)
  8027bc:	8c7fffc4 	addi	r17,r17,-1
  8027c0:	88000c16 	blt	r17,zero,8027f4 <_fwalk_reent+0x84>
  8027c4:	84000304 	addi	r16,r16,12
  8027c8:	80c0000b 	ldhu	r3,0(r16)
  8027cc:	8c7fffc4 	addi	r17,r17,-1
  8027d0:	817ffd04 	addi	r5,r16,-12
  8027d4:	98c0052e 	bgeu	r19,r3,8027ec <_fwalk_reent+0x7c>
  8027d8:	80c0008f 	ldh	r3,2(r16)
  8027dc:	b009883a 	mov	r4,r22
  8027e0:	1c800226 	beq	r3,r18,8027ec <_fwalk_reent+0x7c>
  8027e4:	a03ee83a 	callr	r20
  8027e8:	b8aeb03a 	or	r23,r23,r2
  8027ec:	84001a04 	addi	r16,r16,104
  8027f0:	8cbff51e 	bne	r17,r18,8027c8 <__alt_data_end+0xff8027c8>
  8027f4:	ad400017 	ldw	r21,0(r21)
  8027f8:	a83fee1e 	bne	r21,zero,8027b4 <__alt_data_end+0xff8027b4>
  8027fc:	b805883a 	mov	r2,r23
  802800:	dfc00817 	ldw	ra,32(sp)
  802804:	ddc00717 	ldw	r23,28(sp)
  802808:	dd800617 	ldw	r22,24(sp)
  80280c:	dd400517 	ldw	r21,20(sp)
  802810:	dd000417 	ldw	r20,16(sp)
  802814:	dcc00317 	ldw	r19,12(sp)
  802818:	dc800217 	ldw	r18,8(sp)
  80281c:	dc400117 	ldw	r17,4(sp)
  802820:	dc000017 	ldw	r16,0(sp)
  802824:	dec00904 	addi	sp,sp,36
  802828:	f800283a 	ret
  80282c:	002f883a 	mov	r23,zero
  802830:	003ff206 	br	8027fc <__alt_data_end+0xff8027fc>

00802834 <__smakebuf_r>:
  802834:	2880030b 	ldhu	r2,12(r5)
  802838:	10c0008c 	andi	r3,r2,2
  80283c:	1800401e 	bne	r3,zero,802940 <__smakebuf_r+0x10c>
  802840:	deffec04 	addi	sp,sp,-80
  802844:	dc000f15 	stw	r16,60(sp)
  802848:	2821883a 	mov	r16,r5
  80284c:	2940038f 	ldh	r5,14(r5)
  802850:	dc401015 	stw	r17,64(sp)
  802854:	dfc01315 	stw	ra,76(sp)
  802858:	dcc01215 	stw	r19,72(sp)
  80285c:	dc801115 	stw	r18,68(sp)
  802860:	2023883a 	mov	r17,r4
  802864:	28001b16 	blt	r5,zero,8028d4 <__smakebuf_r+0xa0>
  802868:	d80d883a 	mov	r6,sp
  80286c:	0802e000 	call	802e00 <_fstat_r>
  802870:	10001716 	blt	r2,zero,8028d0 <__smakebuf_r+0x9c>
  802874:	d8800117 	ldw	r2,4(sp)
  802878:	00e00014 	movui	r3,32768
  80287c:	10bc000c 	andi	r2,r2,61440
  802880:	10c03726 	beq	r2,r3,802960 <__smakebuf_r+0x12c>
  802884:	80c0030b 	ldhu	r3,12(r16)
  802888:	18c20014 	ori	r3,r3,2048
  80288c:	80c0030d 	sth	r3,12(r16)
  802890:	00c80004 	movi	r3,8192
  802894:	10c03c1e 	bne	r2,r3,802988 <__smakebuf_r+0x154>
  802898:	8140038f 	ldh	r5,14(r16)
  80289c:	8809883a 	mov	r4,r17
  8028a0:	0802e580 	call	802e58 <_isatty_r>
  8028a4:	10004e26 	beq	r2,zero,8029e0 <__smakebuf_r+0x1ac>
  8028a8:	8080030b 	ldhu	r2,12(r16)
  8028ac:	04c00044 	movi	r19,1
  8028b0:	80c010c4 	addi	r3,r16,67
  8028b4:	14c4b03a 	or	r2,r2,r19
  8028b8:	8080030d 	sth	r2,12(r16)
  8028bc:	80c00015 	stw	r3,0(r16)
  8028c0:	80c00415 	stw	r3,16(r16)
  8028c4:	84c00515 	stw	r19,20(r16)
  8028c8:	04810004 	movi	r18,1024
  8028cc:	00000706 	br	8028ec <__smakebuf_r+0xb8>
  8028d0:	8080030b 	ldhu	r2,12(r16)
  8028d4:	10c0200c 	andi	r3,r2,128
  8028d8:	18001f1e 	bne	r3,zero,802958 <__smakebuf_r+0x124>
  8028dc:	04810004 	movi	r18,1024
  8028e0:	10820014 	ori	r2,r2,2048
  8028e4:	8080030d 	sth	r2,12(r16)
  8028e8:	0027883a 	mov	r19,zero
  8028ec:	8809883a 	mov	r4,r17
  8028f0:	900b883a 	mov	r5,r18
  8028f4:	0800a300 	call	800a30 <_malloc_r>
  8028f8:	10002e26 	beq	r2,zero,8029b4 <__smakebuf_r+0x180>
  8028fc:	80c0030b 	ldhu	r3,12(r16)
  802900:	01002034 	movhi	r4,128
  802904:	2107c204 	addi	r4,r4,7944
  802908:	89000f15 	stw	r4,60(r17)
  80290c:	18c02014 	ori	r3,r3,128
  802910:	80c0030d 	sth	r3,12(r16)
  802914:	80800015 	stw	r2,0(r16)
  802918:	80800415 	stw	r2,16(r16)
  80291c:	84800515 	stw	r18,20(r16)
  802920:	98001c1e 	bne	r19,zero,802994 <__smakebuf_r+0x160>
  802924:	dfc01317 	ldw	ra,76(sp)
  802928:	dcc01217 	ldw	r19,72(sp)
  80292c:	dc801117 	ldw	r18,68(sp)
  802930:	dc401017 	ldw	r17,64(sp)
  802934:	dc000f17 	ldw	r16,60(sp)
  802938:	dec01404 	addi	sp,sp,80
  80293c:	f800283a 	ret
  802940:	288010c4 	addi	r2,r5,67
  802944:	28800015 	stw	r2,0(r5)
  802948:	28800415 	stw	r2,16(r5)
  80294c:	00800044 	movi	r2,1
  802950:	28800515 	stw	r2,20(r5)
  802954:	f800283a 	ret
  802958:	04801004 	movi	r18,64
  80295c:	003fe006 	br	8028e0 <__alt_data_end+0xff8028e0>
  802960:	81000a17 	ldw	r4,40(r16)
  802964:	00c02034 	movhi	r3,128
  802968:	18cafa04 	addi	r3,r3,11240
  80296c:	20ffc51e 	bne	r4,r3,802884 <__alt_data_end+0xff802884>
  802970:	80c0030b 	ldhu	r3,12(r16)
  802974:	01010004 	movi	r4,1024
  802978:	81001315 	stw	r4,76(r16)
  80297c:	1906b03a 	or	r3,r3,r4
  802980:	80c0030d 	sth	r3,12(r16)
  802984:	003fc206 	br	802890 <__alt_data_end+0xff802890>
  802988:	0027883a 	mov	r19,zero
  80298c:	04810004 	movi	r18,1024
  802990:	003fd606 	br	8028ec <__alt_data_end+0xff8028ec>
  802994:	8140038f 	ldh	r5,14(r16)
  802998:	8809883a 	mov	r4,r17
  80299c:	0802e580 	call	802e58 <_isatty_r>
  8029a0:	103fe026 	beq	r2,zero,802924 <__alt_data_end+0xff802924>
  8029a4:	8080030b 	ldhu	r2,12(r16)
  8029a8:	10800054 	ori	r2,r2,1
  8029ac:	8080030d 	sth	r2,12(r16)
  8029b0:	003fdc06 	br	802924 <__alt_data_end+0xff802924>
  8029b4:	8080030b 	ldhu	r2,12(r16)
  8029b8:	10c0800c 	andi	r3,r2,512
  8029bc:	183fd91e 	bne	r3,zero,802924 <__alt_data_end+0xff802924>
  8029c0:	10800094 	ori	r2,r2,2
  8029c4:	80c010c4 	addi	r3,r16,67
  8029c8:	8080030d 	sth	r2,12(r16)
  8029cc:	00800044 	movi	r2,1
  8029d0:	80c00015 	stw	r3,0(r16)
  8029d4:	80c00415 	stw	r3,16(r16)
  8029d8:	80800515 	stw	r2,20(r16)
  8029dc:	003fd106 	br	802924 <__alt_data_end+0xff802924>
  8029e0:	04c00044 	movi	r19,1
  8029e4:	04810004 	movi	r18,1024
  8029e8:	003fc006 	br	8028ec <__alt_data_end+0xff8028ec>

008029ec <memset>:
  8029ec:	20c000cc 	andi	r3,r4,3
  8029f0:	2005883a 	mov	r2,r4
  8029f4:	18004326 	beq	r3,zero,802b04 <memset+0x118>
  8029f8:	31ffffc4 	addi	r7,r6,-1
  8029fc:	30004026 	beq	r6,zero,802b00 <memset+0x114>
  802a00:	2813883a 	mov	r9,r5
  802a04:	200d883a 	mov	r6,r4
  802a08:	2007883a 	mov	r3,r4
  802a0c:	00000406 	br	802a20 <memset+0x34>
  802a10:	3a3fffc4 	addi	r8,r7,-1
  802a14:	31800044 	addi	r6,r6,1
  802a18:	38003926 	beq	r7,zero,802b00 <memset+0x114>
  802a1c:	400f883a 	mov	r7,r8
  802a20:	18c00044 	addi	r3,r3,1
  802a24:	32400005 	stb	r9,0(r6)
  802a28:	1a0000cc 	andi	r8,r3,3
  802a2c:	403ff81e 	bne	r8,zero,802a10 <__alt_data_end+0xff802a10>
  802a30:	010000c4 	movi	r4,3
  802a34:	21c02d2e 	bgeu	r4,r7,802aec <memset+0x100>
  802a38:	29803fcc 	andi	r6,r5,255
  802a3c:	3008923a 	slli	r4,r6,8
  802a40:	218cb03a 	or	r6,r4,r6
  802a44:	3008943a 	slli	r4,r6,16
  802a48:	218cb03a 	or	r6,r4,r6
  802a4c:	010003c4 	movi	r4,15
  802a50:	21c0182e 	bgeu	r4,r7,802ab4 <memset+0xc8>
  802a54:	3b3ffc04 	addi	r12,r7,-16
  802a58:	6018d13a 	srli	r12,r12,4
  802a5c:	1a000104 	addi	r8,r3,4
  802a60:	1ac00204 	addi	r11,r3,8
  802a64:	6008913a 	slli	r4,r12,4
  802a68:	1a800304 	addi	r10,r3,12
  802a6c:	1813883a 	mov	r9,r3
  802a70:	21000504 	addi	r4,r4,20
  802a74:	1909883a 	add	r4,r3,r4
  802a78:	49800015 	stw	r6,0(r9)
  802a7c:	41800015 	stw	r6,0(r8)
  802a80:	59800015 	stw	r6,0(r11)
  802a84:	51800015 	stw	r6,0(r10)
  802a88:	42000404 	addi	r8,r8,16
  802a8c:	4a400404 	addi	r9,r9,16
  802a90:	5ac00404 	addi	r11,r11,16
  802a94:	52800404 	addi	r10,r10,16
  802a98:	413ff71e 	bne	r8,r4,802a78 <__alt_data_end+0xff802a78>
  802a9c:	63000044 	addi	r12,r12,1
  802aa0:	6018913a 	slli	r12,r12,4
  802aa4:	39c003cc 	andi	r7,r7,15
  802aa8:	010000c4 	movi	r4,3
  802aac:	1b07883a 	add	r3,r3,r12
  802ab0:	21c00e2e 	bgeu	r4,r7,802aec <memset+0x100>
  802ab4:	1813883a 	mov	r9,r3
  802ab8:	3811883a 	mov	r8,r7
  802abc:	010000c4 	movi	r4,3
  802ac0:	49800015 	stw	r6,0(r9)
  802ac4:	423fff04 	addi	r8,r8,-4
  802ac8:	4a400104 	addi	r9,r9,4
  802acc:	223ffc36 	bltu	r4,r8,802ac0 <__alt_data_end+0xff802ac0>
  802ad0:	393fff04 	addi	r4,r7,-4
  802ad4:	2008d0ba 	srli	r4,r4,2
  802ad8:	39c000cc 	andi	r7,r7,3
  802adc:	21000044 	addi	r4,r4,1
  802ae0:	2109883a 	add	r4,r4,r4
  802ae4:	2109883a 	add	r4,r4,r4
  802ae8:	1907883a 	add	r3,r3,r4
  802aec:	38000426 	beq	r7,zero,802b00 <memset+0x114>
  802af0:	19cf883a 	add	r7,r3,r7
  802af4:	19400005 	stb	r5,0(r3)
  802af8:	18c00044 	addi	r3,r3,1
  802afc:	19fffd1e 	bne	r3,r7,802af4 <__alt_data_end+0xff802af4>
  802b00:	f800283a 	ret
  802b04:	2007883a 	mov	r3,r4
  802b08:	300f883a 	mov	r7,r6
  802b0c:	003fc806 	br	802a30 <__alt_data_end+0xff802a30>

00802b10 <__sread>:
  802b10:	defffe04 	addi	sp,sp,-8
  802b14:	dc000015 	stw	r16,0(sp)
  802b18:	2821883a 	mov	r16,r5
  802b1c:	2940038f 	ldh	r5,14(r5)
  802b20:	dfc00115 	stw	ra,4(sp)
  802b24:	0802f080 	call	802f08 <_read_r>
  802b28:	10000716 	blt	r2,zero,802b48 <__sread+0x38>
  802b2c:	80c01417 	ldw	r3,80(r16)
  802b30:	1887883a 	add	r3,r3,r2
  802b34:	80c01415 	stw	r3,80(r16)
  802b38:	dfc00117 	ldw	ra,4(sp)
  802b3c:	dc000017 	ldw	r16,0(sp)
  802b40:	dec00204 	addi	sp,sp,8
  802b44:	f800283a 	ret
  802b48:	80c0030b 	ldhu	r3,12(r16)
  802b4c:	18fbffcc 	andi	r3,r3,61439
  802b50:	80c0030d 	sth	r3,12(r16)
  802b54:	dfc00117 	ldw	ra,4(sp)
  802b58:	dc000017 	ldw	r16,0(sp)
  802b5c:	dec00204 	addi	sp,sp,8
  802b60:	f800283a 	ret

00802b64 <__seofread>:
  802b64:	0005883a 	mov	r2,zero
  802b68:	f800283a 	ret

00802b6c <__swrite>:
  802b6c:	2880030b 	ldhu	r2,12(r5)
  802b70:	defffb04 	addi	sp,sp,-20
  802b74:	dcc00315 	stw	r19,12(sp)
  802b78:	dc800215 	stw	r18,8(sp)
  802b7c:	dc400115 	stw	r17,4(sp)
  802b80:	dc000015 	stw	r16,0(sp)
  802b84:	dfc00415 	stw	ra,16(sp)
  802b88:	10c0400c 	andi	r3,r2,256
  802b8c:	2821883a 	mov	r16,r5
  802b90:	2027883a 	mov	r19,r4
  802b94:	3025883a 	mov	r18,r6
  802b98:	3823883a 	mov	r17,r7
  802b9c:	18000526 	beq	r3,zero,802bb4 <__swrite+0x48>
  802ba0:	2940038f 	ldh	r5,14(r5)
  802ba4:	000d883a 	mov	r6,zero
  802ba8:	01c00084 	movi	r7,2
  802bac:	0802eac0 	call	802eac <_lseek_r>
  802bb0:	8080030b 	ldhu	r2,12(r16)
  802bb4:	8140038f 	ldh	r5,14(r16)
  802bb8:	10bbffcc 	andi	r2,r2,61439
  802bbc:	9809883a 	mov	r4,r19
  802bc0:	900d883a 	mov	r6,r18
  802bc4:	880f883a 	mov	r7,r17
  802bc8:	8080030d 	sth	r2,12(r16)
  802bcc:	dfc00417 	ldw	ra,16(sp)
  802bd0:	dcc00317 	ldw	r19,12(sp)
  802bd4:	dc800217 	ldw	r18,8(sp)
  802bd8:	dc400117 	ldw	r17,4(sp)
  802bdc:	dc000017 	ldw	r16,0(sp)
  802be0:	dec00504 	addi	sp,sp,20
  802be4:	0802c4c1 	jmpi	802c4c <_write_r>

00802be8 <__sseek>:
  802be8:	defffe04 	addi	sp,sp,-8
  802bec:	dc000015 	stw	r16,0(sp)
  802bf0:	2821883a 	mov	r16,r5
  802bf4:	2940038f 	ldh	r5,14(r5)
  802bf8:	dfc00115 	stw	ra,4(sp)
  802bfc:	0802eac0 	call	802eac <_lseek_r>
  802c00:	00ffffc4 	movi	r3,-1
  802c04:	10c00826 	beq	r2,r3,802c28 <__sseek+0x40>
  802c08:	80c0030b 	ldhu	r3,12(r16)
  802c0c:	80801415 	stw	r2,80(r16)
  802c10:	18c40014 	ori	r3,r3,4096
  802c14:	80c0030d 	sth	r3,12(r16)
  802c18:	dfc00117 	ldw	ra,4(sp)
  802c1c:	dc000017 	ldw	r16,0(sp)
  802c20:	dec00204 	addi	sp,sp,8
  802c24:	f800283a 	ret
  802c28:	80c0030b 	ldhu	r3,12(r16)
  802c2c:	18fbffcc 	andi	r3,r3,61439
  802c30:	80c0030d 	sth	r3,12(r16)
  802c34:	dfc00117 	ldw	ra,4(sp)
  802c38:	dc000017 	ldw	r16,0(sp)
  802c3c:	dec00204 	addi	sp,sp,8
  802c40:	f800283a 	ret

00802c44 <__sclose>:
  802c44:	2940038f 	ldh	r5,14(r5)
  802c48:	0802ca81 	jmpi	802ca8 <_close_r>

00802c4c <_write_r>:
  802c4c:	defffd04 	addi	sp,sp,-12
  802c50:	dc000015 	stw	r16,0(sp)
  802c54:	04002074 	movhi	r16,129
  802c58:	dc400115 	stw	r17,4(sp)
  802c5c:	842b8904 	addi	r16,r16,-20956
  802c60:	2023883a 	mov	r17,r4
  802c64:	2809883a 	mov	r4,r5
  802c68:	300b883a 	mov	r5,r6
  802c6c:	380d883a 	mov	r6,r7
  802c70:	dfc00215 	stw	ra,8(sp)
  802c74:	80000015 	stw	zero,0(r16)
  802c78:	0803aec0 	call	803aec <write>
  802c7c:	00ffffc4 	movi	r3,-1
  802c80:	10c00526 	beq	r2,r3,802c98 <_write_r+0x4c>
  802c84:	dfc00217 	ldw	ra,8(sp)
  802c88:	dc400117 	ldw	r17,4(sp)
  802c8c:	dc000017 	ldw	r16,0(sp)
  802c90:	dec00304 	addi	sp,sp,12
  802c94:	f800283a 	ret
  802c98:	80c00017 	ldw	r3,0(r16)
  802c9c:	183ff926 	beq	r3,zero,802c84 <__alt_data_end+0xff802c84>
  802ca0:	88c00015 	stw	r3,0(r17)
  802ca4:	003ff706 	br	802c84 <__alt_data_end+0xff802c84>

00802ca8 <_close_r>:
  802ca8:	defffd04 	addi	sp,sp,-12
  802cac:	dc000015 	stw	r16,0(sp)
  802cb0:	04002074 	movhi	r16,129
  802cb4:	dc400115 	stw	r17,4(sp)
  802cb8:	842b8904 	addi	r16,r16,-20956
  802cbc:	2023883a 	mov	r17,r4
  802cc0:	2809883a 	mov	r4,r5
  802cc4:	dfc00215 	stw	ra,8(sp)
  802cc8:	80000015 	stw	zero,0(r16)
  802ccc:	08030e00 	call	8030e0 <close>
  802cd0:	00ffffc4 	movi	r3,-1
  802cd4:	10c00526 	beq	r2,r3,802cec <_close_r+0x44>
  802cd8:	dfc00217 	ldw	ra,8(sp)
  802cdc:	dc400117 	ldw	r17,4(sp)
  802ce0:	dc000017 	ldw	r16,0(sp)
  802ce4:	dec00304 	addi	sp,sp,12
  802ce8:	f800283a 	ret
  802cec:	80c00017 	ldw	r3,0(r16)
  802cf0:	183ff926 	beq	r3,zero,802cd8 <__alt_data_end+0xff802cd8>
  802cf4:	88c00015 	stw	r3,0(r17)
  802cf8:	003ff706 	br	802cd8 <__alt_data_end+0xff802cd8>

00802cfc <_fclose_r>:
  802cfc:	28003926 	beq	r5,zero,802de4 <_fclose_r+0xe8>
  802d00:	defffc04 	addi	sp,sp,-16
  802d04:	dc400115 	stw	r17,4(sp)
  802d08:	dc000015 	stw	r16,0(sp)
  802d0c:	dfc00315 	stw	ra,12(sp)
  802d10:	dc800215 	stw	r18,8(sp)
  802d14:	2023883a 	mov	r17,r4
  802d18:	2821883a 	mov	r16,r5
  802d1c:	20000226 	beq	r4,zero,802d28 <_fclose_r+0x2c>
  802d20:	20800e17 	ldw	r2,56(r4)
  802d24:	10002726 	beq	r2,zero,802dc4 <_fclose_r+0xc8>
  802d28:	8080030f 	ldh	r2,12(r16)
  802d2c:	1000071e 	bne	r2,zero,802d4c <_fclose_r+0x50>
  802d30:	0005883a 	mov	r2,zero
  802d34:	dfc00317 	ldw	ra,12(sp)
  802d38:	dc800217 	ldw	r18,8(sp)
  802d3c:	dc400117 	ldw	r17,4(sp)
  802d40:	dc000017 	ldw	r16,0(sp)
  802d44:	dec00404 	addi	sp,sp,16
  802d48:	f800283a 	ret
  802d4c:	8809883a 	mov	r4,r17
  802d50:	800b883a 	mov	r5,r16
  802d54:	0801c640 	call	801c64 <__sflush_r>
  802d58:	1025883a 	mov	r18,r2
  802d5c:	80800b17 	ldw	r2,44(r16)
  802d60:	10000426 	beq	r2,zero,802d74 <_fclose_r+0x78>
  802d64:	81400717 	ldw	r5,28(r16)
  802d68:	8809883a 	mov	r4,r17
  802d6c:	103ee83a 	callr	r2
  802d70:	10001616 	blt	r2,zero,802dcc <_fclose_r+0xd0>
  802d74:	8080030b 	ldhu	r2,12(r16)
  802d78:	1080200c 	andi	r2,r2,128
  802d7c:	1000151e 	bne	r2,zero,802dd4 <_fclose_r+0xd8>
  802d80:	81400c17 	ldw	r5,48(r16)
  802d84:	28000526 	beq	r5,zero,802d9c <_fclose_r+0xa0>
  802d88:	80801004 	addi	r2,r16,64
  802d8c:	28800226 	beq	r5,r2,802d98 <_fclose_r+0x9c>
  802d90:	8809883a 	mov	r4,r17
  802d94:	08023bc0 	call	8023bc <_free_r>
  802d98:	80000c15 	stw	zero,48(r16)
  802d9c:	81401117 	ldw	r5,68(r16)
  802da0:	28000326 	beq	r5,zero,802db0 <_fclose_r+0xb4>
  802da4:	8809883a 	mov	r4,r17
  802da8:	08023bc0 	call	8023bc <_free_r>
  802dac:	80001115 	stw	zero,68(r16)
  802db0:	08022580 	call	802258 <__sfp_lock_acquire>
  802db4:	8000030d 	sth	zero,12(r16)
  802db8:	080225c0 	call	80225c <__sfp_lock_release>
  802dbc:	9005883a 	mov	r2,r18
  802dc0:	003fdc06 	br	802d34 <__alt_data_end+0xff802d34>
  802dc4:	08022480 	call	802248 <__sinit>
  802dc8:	003fd706 	br	802d28 <__alt_data_end+0xff802d28>
  802dcc:	04bfffc4 	movi	r18,-1
  802dd0:	003fe806 	br	802d74 <__alt_data_end+0xff802d74>
  802dd4:	81400417 	ldw	r5,16(r16)
  802dd8:	8809883a 	mov	r4,r17
  802ddc:	08023bc0 	call	8023bc <_free_r>
  802de0:	003fe706 	br	802d80 <__alt_data_end+0xff802d80>
  802de4:	0005883a 	mov	r2,zero
  802de8:	f800283a 	ret

00802dec <fclose>:
  802dec:	00802074 	movhi	r2,129
  802df0:	10a44604 	addi	r2,r2,-28392
  802df4:	200b883a 	mov	r5,r4
  802df8:	11000017 	ldw	r4,0(r2)
  802dfc:	0802cfc1 	jmpi	802cfc <_fclose_r>

00802e00 <_fstat_r>:
  802e00:	defffd04 	addi	sp,sp,-12
  802e04:	dc000015 	stw	r16,0(sp)
  802e08:	04002074 	movhi	r16,129
  802e0c:	dc400115 	stw	r17,4(sp)
  802e10:	842b8904 	addi	r16,r16,-20956
  802e14:	2023883a 	mov	r17,r4
  802e18:	2809883a 	mov	r4,r5
  802e1c:	300b883a 	mov	r5,r6
  802e20:	dfc00215 	stw	ra,8(sp)
  802e24:	80000015 	stw	zero,0(r16)
  802e28:	080322c0 	call	80322c <fstat>
  802e2c:	00ffffc4 	movi	r3,-1
  802e30:	10c00526 	beq	r2,r3,802e48 <_fstat_r+0x48>
  802e34:	dfc00217 	ldw	ra,8(sp)
  802e38:	dc400117 	ldw	r17,4(sp)
  802e3c:	dc000017 	ldw	r16,0(sp)
  802e40:	dec00304 	addi	sp,sp,12
  802e44:	f800283a 	ret
  802e48:	80c00017 	ldw	r3,0(r16)
  802e4c:	183ff926 	beq	r3,zero,802e34 <__alt_data_end+0xff802e34>
  802e50:	88c00015 	stw	r3,0(r17)
  802e54:	003ff706 	br	802e34 <__alt_data_end+0xff802e34>

00802e58 <_isatty_r>:
  802e58:	defffd04 	addi	sp,sp,-12
  802e5c:	dc000015 	stw	r16,0(sp)
  802e60:	04002074 	movhi	r16,129
  802e64:	dc400115 	stw	r17,4(sp)
  802e68:	842b8904 	addi	r16,r16,-20956
  802e6c:	2023883a 	mov	r17,r4
  802e70:	2809883a 	mov	r4,r5
  802e74:	dfc00215 	stw	ra,8(sp)
  802e78:	80000015 	stw	zero,0(r16)
  802e7c:	08034dc0 	call	8034dc <isatty>
  802e80:	00ffffc4 	movi	r3,-1
  802e84:	10c00526 	beq	r2,r3,802e9c <_isatty_r+0x44>
  802e88:	dfc00217 	ldw	ra,8(sp)
  802e8c:	dc400117 	ldw	r17,4(sp)
  802e90:	dc000017 	ldw	r16,0(sp)
  802e94:	dec00304 	addi	sp,sp,12
  802e98:	f800283a 	ret
  802e9c:	80c00017 	ldw	r3,0(r16)
  802ea0:	183ff926 	beq	r3,zero,802e88 <__alt_data_end+0xff802e88>
  802ea4:	88c00015 	stw	r3,0(r17)
  802ea8:	003ff706 	br	802e88 <__alt_data_end+0xff802e88>

00802eac <_lseek_r>:
  802eac:	defffd04 	addi	sp,sp,-12
  802eb0:	dc000015 	stw	r16,0(sp)
  802eb4:	04002074 	movhi	r16,129
  802eb8:	dc400115 	stw	r17,4(sp)
  802ebc:	842b8904 	addi	r16,r16,-20956
  802ec0:	2023883a 	mov	r17,r4
  802ec4:	2809883a 	mov	r4,r5
  802ec8:	300b883a 	mov	r5,r6
  802ecc:	380d883a 	mov	r6,r7
  802ed0:	dfc00215 	stw	ra,8(sp)
  802ed4:	80000015 	stw	zero,0(r16)
  802ed8:	08036b40 	call	8036b4 <lseek>
  802edc:	00ffffc4 	movi	r3,-1
  802ee0:	10c00526 	beq	r2,r3,802ef8 <_lseek_r+0x4c>
  802ee4:	dfc00217 	ldw	ra,8(sp)
  802ee8:	dc400117 	ldw	r17,4(sp)
  802eec:	dc000017 	ldw	r16,0(sp)
  802ef0:	dec00304 	addi	sp,sp,12
  802ef4:	f800283a 	ret
  802ef8:	80c00017 	ldw	r3,0(r16)
  802efc:	183ff926 	beq	r3,zero,802ee4 <__alt_data_end+0xff802ee4>
  802f00:	88c00015 	stw	r3,0(r17)
  802f04:	003ff706 	br	802ee4 <__alt_data_end+0xff802ee4>

00802f08 <_read_r>:
  802f08:	defffd04 	addi	sp,sp,-12
  802f0c:	dc000015 	stw	r16,0(sp)
  802f10:	04002074 	movhi	r16,129
  802f14:	dc400115 	stw	r17,4(sp)
  802f18:	842b8904 	addi	r16,r16,-20956
  802f1c:	2023883a 	mov	r17,r4
  802f20:	2809883a 	mov	r4,r5
  802f24:	300b883a 	mov	r5,r6
  802f28:	380d883a 	mov	r6,r7
  802f2c:	dfc00215 	stw	ra,8(sp)
  802f30:	80000015 	stw	zero,0(r16)
  802f34:	08038900 	call	803890 <read>
  802f38:	00ffffc4 	movi	r3,-1
  802f3c:	10c00526 	beq	r2,r3,802f54 <_read_r+0x4c>
  802f40:	dfc00217 	ldw	ra,8(sp)
  802f44:	dc400117 	ldw	r17,4(sp)
  802f48:	dc000017 	ldw	r16,0(sp)
  802f4c:	dec00304 	addi	sp,sp,12
  802f50:	f800283a 	ret
  802f54:	80c00017 	ldw	r3,0(r16)
  802f58:	183ff926 	beq	r3,zero,802f40 <__alt_data_end+0xff802f40>
  802f5c:	88c00015 	stw	r3,0(r17)
  802f60:	003ff706 	br	802f40 <__alt_data_end+0xff802f40>

00802f64 <udivmodsi4>:
  802f64:	2900182e 	bgeu	r5,r4,802fc8 <udivmodsi4+0x64>
  802f68:	28001716 	blt	r5,zero,802fc8 <udivmodsi4+0x64>
  802f6c:	00800804 	movi	r2,32
  802f70:	00c00044 	movi	r3,1
  802f74:	00000206 	br	802f80 <udivmodsi4+0x1c>
  802f78:	10001126 	beq	r2,zero,802fc0 <udivmodsi4+0x5c>
  802f7c:	28000516 	blt	r5,zero,802f94 <udivmodsi4+0x30>
  802f80:	294b883a 	add	r5,r5,r5
  802f84:	10bfffc4 	addi	r2,r2,-1
  802f88:	18c7883a 	add	r3,r3,r3
  802f8c:	293ffa36 	bltu	r5,r4,802f78 <__alt_data_end+0xff802f78>
  802f90:	18000b26 	beq	r3,zero,802fc0 <udivmodsi4+0x5c>
  802f94:	0005883a 	mov	r2,zero
  802f98:	21400236 	bltu	r4,r5,802fa4 <udivmodsi4+0x40>
  802f9c:	2149c83a 	sub	r4,r4,r5
  802fa0:	10c4b03a 	or	r2,r2,r3
  802fa4:	1806d07a 	srli	r3,r3,1
  802fa8:	280ad07a 	srli	r5,r5,1
  802fac:	183ffa1e 	bne	r3,zero,802f98 <__alt_data_end+0xff802f98>
  802fb0:	3000011e 	bne	r6,zero,802fb8 <udivmodsi4+0x54>
  802fb4:	f800283a 	ret
  802fb8:	2005883a 	mov	r2,r4
  802fbc:	f800283a 	ret
  802fc0:	0005883a 	mov	r2,zero
  802fc4:	003ffa06 	br	802fb0 <__alt_data_end+0xff802fb0>
  802fc8:	00c00044 	movi	r3,1
  802fcc:	003ff106 	br	802f94 <__alt_data_end+0xff802f94>

00802fd0 <__divsi3>:
  802fd0:	defffe04 	addi	sp,sp,-8
  802fd4:	dfc00115 	stw	ra,4(sp)
  802fd8:	dc000015 	stw	r16,0(sp)
  802fdc:	20000b16 	blt	r4,zero,80300c <__divsi3+0x3c>
  802fe0:	0021883a 	mov	r16,zero
  802fe4:	28000c16 	blt	r5,zero,803018 <__divsi3+0x48>
  802fe8:	000d883a 	mov	r6,zero
  802fec:	0802f640 	call	802f64 <udivmodsi4>
  802ff0:	0407c83a 	sub	r3,zero,r16
  802ff4:	1884f03a 	xor	r2,r3,r2
  802ff8:	1405883a 	add	r2,r2,r16
  802ffc:	dfc00117 	ldw	ra,4(sp)
  803000:	dc000017 	ldw	r16,0(sp)
  803004:	dec00204 	addi	sp,sp,8
  803008:	f800283a 	ret
  80300c:	0109c83a 	sub	r4,zero,r4
  803010:	04000044 	movi	r16,1
  803014:	283ff40e 	bge	r5,zero,802fe8 <__alt_data_end+0xff802fe8>
  803018:	014bc83a 	sub	r5,zero,r5
  80301c:	8400005c 	xori	r16,r16,1
  803020:	003ff106 	br	802fe8 <__alt_data_end+0xff802fe8>

00803024 <__modsi3>:
  803024:	defffd04 	addi	sp,sp,-12
  803028:	dfc00215 	stw	ra,8(sp)
  80302c:	dc400115 	stw	r17,4(sp)
  803030:	dc000015 	stw	r16,0(sp)
  803034:	20000c16 	blt	r4,zero,803068 <__modsi3+0x44>
  803038:	0023883a 	mov	r17,zero
  80303c:	0021883a 	mov	r16,zero
  803040:	28000d16 	blt	r5,zero,803078 <__modsi3+0x54>
  803044:	01800044 	movi	r6,1
  803048:	0802f640 	call	802f64 <udivmodsi4>
  80304c:	1404f03a 	xor	r2,r2,r16
  803050:	8885883a 	add	r2,r17,r2
  803054:	dfc00217 	ldw	ra,8(sp)
  803058:	dc400117 	ldw	r17,4(sp)
  80305c:	dc000017 	ldw	r16,0(sp)
  803060:	dec00304 	addi	sp,sp,12
  803064:	f800283a 	ret
  803068:	0109c83a 	sub	r4,zero,r4
  80306c:	04400044 	movi	r17,1
  803070:	043fffc4 	movi	r16,-1
  803074:	283ff30e 	bge	r5,zero,803044 <__alt_data_end+0xff803044>
  803078:	014bc83a 	sub	r5,zero,r5
  80307c:	003ff106 	br	803044 <__alt_data_end+0xff803044>

00803080 <__udivsi3>:
  803080:	000d883a 	mov	r6,zero
  803084:	0802f641 	jmpi	802f64 <udivmodsi4>

00803088 <__umodsi3>:
  803088:	01800044 	movi	r6,1
  80308c:	0802f641 	jmpi	802f64 <udivmodsi4>

00803090 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803090:	defffe04 	addi	sp,sp,-8
  803094:	dfc00115 	stw	ra,4(sp)
  803098:	df000015 	stw	fp,0(sp)
  80309c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8030a0:	00802074 	movhi	r2,129
  8030a4:	10a44e04 	addi	r2,r2,-28360
  8030a8:	10800017 	ldw	r2,0(r2)
  8030ac:	10000526 	beq	r2,zero,8030c4 <alt_get_errno+0x34>
  8030b0:	00802074 	movhi	r2,129
  8030b4:	10a44e04 	addi	r2,r2,-28360
  8030b8:	10800017 	ldw	r2,0(r2)
  8030bc:	103ee83a 	callr	r2
  8030c0:	00000206 	br	8030cc <alt_get_errno+0x3c>
  8030c4:	00802074 	movhi	r2,129
  8030c8:	10ab8904 	addi	r2,r2,-20956
}
  8030cc:	e037883a 	mov	sp,fp
  8030d0:	dfc00117 	ldw	ra,4(sp)
  8030d4:	df000017 	ldw	fp,0(sp)
  8030d8:	dec00204 	addi	sp,sp,8
  8030dc:	f800283a 	ret

008030e0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  8030e0:	defffb04 	addi	sp,sp,-20
  8030e4:	dfc00415 	stw	ra,16(sp)
  8030e8:	df000315 	stw	fp,12(sp)
  8030ec:	df000304 	addi	fp,sp,12
  8030f0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  8030f4:	e0bfff17 	ldw	r2,-4(fp)
  8030f8:	10000616 	blt	r2,zero,803114 <close+0x34>
  8030fc:	e0bfff17 	ldw	r2,-4(fp)
  803100:	10c00324 	muli	r3,r2,12
  803104:	00802034 	movhi	r2,128
  803108:	109f3c04 	addi	r2,r2,31984
  80310c:	1885883a 	add	r2,r3,r2
  803110:	00000106 	br	803118 <close+0x38>
  803114:	0005883a 	mov	r2,zero
  803118:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  80311c:	e0bffd17 	ldw	r2,-12(fp)
  803120:	10001926 	beq	r2,zero,803188 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803124:	e0bffd17 	ldw	r2,-12(fp)
  803128:	10800017 	ldw	r2,0(r2)
  80312c:	10800417 	ldw	r2,16(r2)
  803130:	10000626 	beq	r2,zero,80314c <close+0x6c>
  803134:	e0bffd17 	ldw	r2,-12(fp)
  803138:	10800017 	ldw	r2,0(r2)
  80313c:	10800417 	ldw	r2,16(r2)
  803140:	e13ffd17 	ldw	r4,-12(fp)
  803144:	103ee83a 	callr	r2
  803148:	00000106 	br	803150 <close+0x70>
  80314c:	0005883a 	mov	r2,zero
  803150:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  803154:	e13fff17 	ldw	r4,-4(fp)
  803158:	080398c0 	call	80398c <alt_release_fd>
    if (rval < 0)
  80315c:	e0bffe17 	ldw	r2,-8(fp)
  803160:	1000070e 	bge	r2,zero,803180 <close+0xa0>
    {
      ALT_ERRNO = -rval;
  803164:	08030900 	call	803090 <alt_get_errno>
  803168:	1007883a 	mov	r3,r2
  80316c:	e0bffe17 	ldw	r2,-8(fp)
  803170:	0085c83a 	sub	r2,zero,r2
  803174:	18800015 	stw	r2,0(r3)
      return -1;
  803178:	00bfffc4 	movi	r2,-1
  80317c:	00000706 	br	80319c <close+0xbc>
    }
    return 0;
  803180:	0005883a 	mov	r2,zero
  803184:	00000506 	br	80319c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  803188:	08030900 	call	803090 <alt_get_errno>
  80318c:	1007883a 	mov	r3,r2
  803190:	00801444 	movi	r2,81
  803194:	18800015 	stw	r2,0(r3)
    return -1;
  803198:	00bfffc4 	movi	r2,-1
  }
}
  80319c:	e037883a 	mov	sp,fp
  8031a0:	dfc00117 	ldw	ra,4(sp)
  8031a4:	df000017 	ldw	fp,0(sp)
  8031a8:	dec00204 	addi	sp,sp,8
  8031ac:	f800283a 	ret

008031b0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  8031b0:	defffc04 	addi	sp,sp,-16
  8031b4:	df000315 	stw	fp,12(sp)
  8031b8:	df000304 	addi	fp,sp,12
  8031bc:	e13ffd15 	stw	r4,-12(fp)
  8031c0:	e17ffe15 	stw	r5,-8(fp)
  8031c4:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8031c8:	e0bfff17 	ldw	r2,-4(fp)
}
  8031cc:	e037883a 	mov	sp,fp
  8031d0:	df000017 	ldw	fp,0(sp)
  8031d4:	dec00104 	addi	sp,sp,4
  8031d8:	f800283a 	ret

008031dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8031dc:	defffe04 	addi	sp,sp,-8
  8031e0:	dfc00115 	stw	ra,4(sp)
  8031e4:	df000015 	stw	fp,0(sp)
  8031e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8031ec:	00802074 	movhi	r2,129
  8031f0:	10a44e04 	addi	r2,r2,-28360
  8031f4:	10800017 	ldw	r2,0(r2)
  8031f8:	10000526 	beq	r2,zero,803210 <alt_get_errno+0x34>
  8031fc:	00802074 	movhi	r2,129
  803200:	10a44e04 	addi	r2,r2,-28360
  803204:	10800017 	ldw	r2,0(r2)
  803208:	103ee83a 	callr	r2
  80320c:	00000206 	br	803218 <alt_get_errno+0x3c>
  803210:	00802074 	movhi	r2,129
  803214:	10ab8904 	addi	r2,r2,-20956
}
  803218:	e037883a 	mov	sp,fp
  80321c:	dfc00117 	ldw	ra,4(sp)
  803220:	df000017 	ldw	fp,0(sp)
  803224:	dec00204 	addi	sp,sp,8
  803228:	f800283a 	ret

0080322c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  80322c:	defffb04 	addi	sp,sp,-20
  803230:	dfc00415 	stw	ra,16(sp)
  803234:	df000315 	stw	fp,12(sp)
  803238:	df000304 	addi	fp,sp,12
  80323c:	e13ffe15 	stw	r4,-8(fp)
  803240:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803244:	e0bffe17 	ldw	r2,-8(fp)
  803248:	10000616 	blt	r2,zero,803264 <fstat+0x38>
  80324c:	e0bffe17 	ldw	r2,-8(fp)
  803250:	10c00324 	muli	r3,r2,12
  803254:	00802034 	movhi	r2,128
  803258:	109f3c04 	addi	r2,r2,31984
  80325c:	1885883a 	add	r2,r3,r2
  803260:	00000106 	br	803268 <fstat+0x3c>
  803264:	0005883a 	mov	r2,zero
  803268:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  80326c:	e0bffd17 	ldw	r2,-12(fp)
  803270:	10001026 	beq	r2,zero,8032b4 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  803274:	e0bffd17 	ldw	r2,-12(fp)
  803278:	10800017 	ldw	r2,0(r2)
  80327c:	10800817 	ldw	r2,32(r2)
  803280:	10000726 	beq	r2,zero,8032a0 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  803284:	e0bffd17 	ldw	r2,-12(fp)
  803288:	10800017 	ldw	r2,0(r2)
  80328c:	10800817 	ldw	r2,32(r2)
  803290:	e13ffd17 	ldw	r4,-12(fp)
  803294:	e17fff17 	ldw	r5,-4(fp)
  803298:	103ee83a 	callr	r2
  80329c:	00000a06 	br	8032c8 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  8032a0:	e0bfff17 	ldw	r2,-4(fp)
  8032a4:	00c80004 	movi	r3,8192
  8032a8:	10c00115 	stw	r3,4(r2)
      return 0;
  8032ac:	0005883a 	mov	r2,zero
  8032b0:	00000506 	br	8032c8 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8032b4:	08031dc0 	call	8031dc <alt_get_errno>
  8032b8:	1007883a 	mov	r3,r2
  8032bc:	00801444 	movi	r2,81
  8032c0:	18800015 	stw	r2,0(r3)
    return -1;
  8032c4:	00bfffc4 	movi	r2,-1
  }
}
  8032c8:	e037883a 	mov	sp,fp
  8032cc:	dfc00117 	ldw	ra,4(sp)
  8032d0:	df000017 	ldw	fp,0(sp)
  8032d4:	dec00204 	addi	sp,sp,8
  8032d8:	f800283a 	ret

008032dc <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  8032dc:	defff004 	addi	sp,sp,-64
  8032e0:	df000f15 	stw	fp,60(sp)
  8032e4:	df000f04 	addi	fp,sp,60
  8032e8:	e13ffd15 	stw	r4,-12(fp)
  8032ec:	e17ffe15 	stw	r5,-8(fp)
  8032f0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  8032f4:	00bffa84 	movi	r2,-22
  8032f8:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8032fc:	e0bffd17 	ldw	r2,-12(fp)
  803300:	10800828 	cmpgeui	r2,r2,32
  803304:	10005c1e 	bne	r2,zero,803478 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803308:	0005303a 	rdctl	r2,status
  80330c:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803310:	e0fff317 	ldw	r3,-52(fp)
  803314:	00bfff84 	movi	r2,-2
  803318:	1884703a 	and	r2,r3,r2
  80331c:	1001703a 	wrctl	status,r2
  
  return context;
  803320:	e0bff317 	ldw	r2,-52(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  803324:	e0bff215 	stw	r2,-56(fp)

    alt_irq[id].handler = handler;
  803328:	00802074 	movhi	r2,129
  80332c:	10ab9b04 	addi	r2,r2,-20884
  803330:	e0fffd17 	ldw	r3,-12(fp)
  803334:	180690fa 	slli	r3,r3,3
  803338:	10c5883a 	add	r2,r2,r3
  80333c:	e0ffff17 	ldw	r3,-4(fp)
  803340:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  803344:	00802074 	movhi	r2,129
  803348:	10ab9b04 	addi	r2,r2,-20884
  80334c:	e0fffd17 	ldw	r3,-12(fp)
  803350:	180690fa 	slli	r3,r3,3
  803354:	18c00104 	addi	r3,r3,4
  803358:	10c5883a 	add	r2,r2,r3
  80335c:	e0fffe17 	ldw	r3,-8(fp)
  803360:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  803364:	e0bfff17 	ldw	r2,-4(fp)
  803368:	10001f26 	beq	r2,zero,8033e8 <alt_irq_register+0x10c>
  80336c:	e0bffd17 	ldw	r2,-12(fp)
  803370:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803374:	0005303a 	rdctl	r2,status
  803378:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80337c:	e0fff517 	ldw	r3,-44(fp)
  803380:	00bfff84 	movi	r2,-2
  803384:	1884703a 	and	r2,r3,r2
  803388:	1001703a 	wrctl	status,r2
  
  return context;
  80338c:	e0bff517 	ldw	r2,-44(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  803390:	e0bff615 	stw	r2,-40(fp)

  alt_irq_active |= (1 << id);
  803394:	e0bff417 	ldw	r2,-48(fp)
  803398:	00c00044 	movi	r3,1
  80339c:	1884983a 	sll	r2,r3,r2
  8033a0:	1007883a 	mov	r3,r2
  8033a4:	00802074 	movhi	r2,129
  8033a8:	10ab8a04 	addi	r2,r2,-20952
  8033ac:	10800017 	ldw	r2,0(r2)
  8033b0:	1886b03a 	or	r3,r3,r2
  8033b4:	00802074 	movhi	r2,129
  8033b8:	10ab8a04 	addi	r2,r2,-20952
  8033bc:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  8033c0:	00802074 	movhi	r2,129
  8033c4:	10ab8a04 	addi	r2,r2,-20952
  8033c8:	10800017 	ldw	r2,0(r2)
  8033cc:	100170fa 	wrctl	ienable,r2
  8033d0:	e0bff617 	ldw	r2,-40(fp)
  8033d4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8033d8:	e0bff717 	ldw	r2,-36(fp)
  8033dc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  8033e0:	0005883a 	mov	r2,zero
  8033e4:	00001f06 	br	803464 <alt_irq_register+0x188>
  8033e8:	e0bffd17 	ldw	r2,-12(fp)
  8033ec:	e0bff815 	stw	r2,-32(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8033f0:	0005303a 	rdctl	r2,status
  8033f4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8033f8:	e0fff917 	ldw	r3,-28(fp)
  8033fc:	00bfff84 	movi	r2,-2
  803400:	1884703a 	and	r2,r3,r2
  803404:	1001703a 	wrctl	status,r2
  
  return context;
  803408:	e0bff917 	ldw	r2,-28(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  80340c:	e0bffa15 	stw	r2,-24(fp)

  alt_irq_active &= ~(1 << id);
  803410:	e0bff817 	ldw	r2,-32(fp)
  803414:	00c00044 	movi	r3,1
  803418:	1884983a 	sll	r2,r3,r2
  80341c:	0084303a 	nor	r2,zero,r2
  803420:	1007883a 	mov	r3,r2
  803424:	00802074 	movhi	r2,129
  803428:	10ab8a04 	addi	r2,r2,-20952
  80342c:	10800017 	ldw	r2,0(r2)
  803430:	1886703a 	and	r3,r3,r2
  803434:	00802074 	movhi	r2,129
  803438:	10ab8a04 	addi	r2,r2,-20952
  80343c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803440:	00802074 	movhi	r2,129
  803444:	10ab8a04 	addi	r2,r2,-20952
  803448:	10800017 	ldw	r2,0(r2)
  80344c:	100170fa 	wrctl	ienable,r2
  803450:	e0bffa17 	ldw	r2,-24(fp)
  803454:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803458:	e0bffb17 	ldw	r2,-20(fp)
  80345c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  803460:	0005883a 	mov	r2,zero
  803464:	e0bff115 	stw	r2,-60(fp)
  803468:	e0bff217 	ldw	r2,-56(fp)
  80346c:	e0bffc15 	stw	r2,-16(fp)
  803470:	e0bffc17 	ldw	r2,-16(fp)
  803474:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  803478:	e0bff117 	ldw	r2,-60(fp)
}
  80347c:	e037883a 	mov	sp,fp
  803480:	df000017 	ldw	fp,0(sp)
  803484:	dec00104 	addi	sp,sp,4
  803488:	f800283a 	ret

0080348c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80348c:	defffe04 	addi	sp,sp,-8
  803490:	dfc00115 	stw	ra,4(sp)
  803494:	df000015 	stw	fp,0(sp)
  803498:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80349c:	00802074 	movhi	r2,129
  8034a0:	10a44e04 	addi	r2,r2,-28360
  8034a4:	10800017 	ldw	r2,0(r2)
  8034a8:	10000526 	beq	r2,zero,8034c0 <alt_get_errno+0x34>
  8034ac:	00802074 	movhi	r2,129
  8034b0:	10a44e04 	addi	r2,r2,-28360
  8034b4:	10800017 	ldw	r2,0(r2)
  8034b8:	103ee83a 	callr	r2
  8034bc:	00000206 	br	8034c8 <alt_get_errno+0x3c>
  8034c0:	00802074 	movhi	r2,129
  8034c4:	10ab8904 	addi	r2,r2,-20956
}
  8034c8:	e037883a 	mov	sp,fp
  8034cc:	dfc00117 	ldw	ra,4(sp)
  8034d0:	df000017 	ldw	fp,0(sp)
  8034d4:	dec00204 	addi	sp,sp,8
  8034d8:	f800283a 	ret

008034dc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  8034dc:	deffed04 	addi	sp,sp,-76
  8034e0:	dfc01215 	stw	ra,72(sp)
  8034e4:	df001115 	stw	fp,68(sp)
  8034e8:	df001104 	addi	fp,sp,68
  8034ec:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8034f0:	e0bfff17 	ldw	r2,-4(fp)
  8034f4:	10000616 	blt	r2,zero,803510 <isatty+0x34>
  8034f8:	e0bfff17 	ldw	r2,-4(fp)
  8034fc:	10c00324 	muli	r3,r2,12
  803500:	00802034 	movhi	r2,128
  803504:	109f3c04 	addi	r2,r2,31984
  803508:	1885883a 	add	r2,r3,r2
  80350c:	00000106 	br	803514 <isatty+0x38>
  803510:	0005883a 	mov	r2,zero
  803514:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  803518:	e0bfef17 	ldw	r2,-68(fp)
  80351c:	10000e26 	beq	r2,zero,803558 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  803520:	e0bfef17 	ldw	r2,-68(fp)
  803524:	10800017 	ldw	r2,0(r2)
  803528:	10800817 	ldw	r2,32(r2)
  80352c:	1000021e 	bne	r2,zero,803538 <isatty+0x5c>
    {
      return 1;
  803530:	00800044 	movi	r2,1
  803534:	00000d06 	br	80356c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  803538:	e0bff004 	addi	r2,fp,-64
  80353c:	e13fff17 	ldw	r4,-4(fp)
  803540:	100b883a 	mov	r5,r2
  803544:	080322c0 	call	80322c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  803548:	e0bff117 	ldw	r2,-60(fp)
  80354c:	10880020 	cmpeqi	r2,r2,8192
  803550:	10803fcc 	andi	r2,r2,255
  803554:	00000506 	br	80356c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  803558:	080348c0 	call	80348c <alt_get_errno>
  80355c:	1007883a 	mov	r3,r2
  803560:	00801444 	movi	r2,81
  803564:	18800015 	stw	r2,0(r3)
    return 0;
  803568:	0005883a 	mov	r2,zero
  }
}
  80356c:	e037883a 	mov	sp,fp
  803570:	dfc00117 	ldw	ra,4(sp)
  803574:	df000017 	ldw	fp,0(sp)
  803578:	dec00204 	addi	sp,sp,8
  80357c:	f800283a 	ret

00803580 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  803580:	defffc04 	addi	sp,sp,-16
  803584:	df000315 	stw	fp,12(sp)
  803588:	df000304 	addi	fp,sp,12
  80358c:	e13ffd15 	stw	r4,-12(fp)
  803590:	e17ffe15 	stw	r5,-8(fp)
  803594:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  803598:	e0fffe17 	ldw	r3,-8(fp)
  80359c:	e0bffd17 	ldw	r2,-12(fp)
  8035a0:	18800c26 	beq	r3,r2,8035d4 <alt_load_section+0x54>
  {
    while( to != end )
  8035a4:	00000806 	br	8035c8 <alt_load_section+0x48>
    {
      *to++ = *from++;
  8035a8:	e0bffe17 	ldw	r2,-8(fp)
  8035ac:	10c00104 	addi	r3,r2,4
  8035b0:	e0fffe15 	stw	r3,-8(fp)
  8035b4:	e0fffd17 	ldw	r3,-12(fp)
  8035b8:	19000104 	addi	r4,r3,4
  8035bc:	e13ffd15 	stw	r4,-12(fp)
  8035c0:	18c00017 	ldw	r3,0(r3)
  8035c4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  8035c8:	e0fffe17 	ldw	r3,-8(fp)
  8035cc:	e0bfff17 	ldw	r2,-4(fp)
  8035d0:	18bff51e 	bne	r3,r2,8035a8 <__alt_data_end+0xff8035a8>
    {
      *to++ = *from++;
    }
  }
}
  8035d4:	e037883a 	mov	sp,fp
  8035d8:	df000017 	ldw	fp,0(sp)
  8035dc:	dec00104 	addi	sp,sp,4
  8035e0:	f800283a 	ret

008035e4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  8035e4:	defffe04 	addi	sp,sp,-8
  8035e8:	dfc00115 	stw	ra,4(sp)
  8035ec:	df000015 	stw	fp,0(sp)
  8035f0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  8035f4:	01002074 	movhi	r4,129
  8035f8:	21245504 	addi	r4,r4,-28332
  8035fc:	01402034 	movhi	r5,128
  803600:	295d2704 	addi	r5,r5,29852
  803604:	01802074 	movhi	r6,129
  803608:	31a45504 	addi	r6,r6,-28332
  80360c:	08035800 	call	803580 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  803610:	01002034 	movhi	r4,128
  803614:	21000804 	addi	r4,r4,32
  803618:	01402034 	movhi	r5,128
  80361c:	29400804 	addi	r5,r5,32
  803620:	01802034 	movhi	r6,128
  803624:	31809104 	addi	r6,r6,580
  803628:	08035800 	call	803580 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  80362c:	01002034 	movhi	r4,128
  803630:	211c5b04 	addi	r4,r4,29036
  803634:	01402034 	movhi	r5,128
  803638:	295c5b04 	addi	r5,r5,29036
  80363c:	01802034 	movhi	r6,128
  803640:	319d2704 	addi	r6,r6,29852
  803644:	08035800 	call	803580 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  803648:	08061380 	call	806138 <alt_dcache_flush_all>
  alt_icache_flush_all();
  80364c:	08063280 	call	806328 <alt_icache_flush_all>
}
  803650:	e037883a 	mov	sp,fp
  803654:	dfc00117 	ldw	ra,4(sp)
  803658:	df000017 	ldw	fp,0(sp)
  80365c:	dec00204 	addi	sp,sp,8
  803660:	f800283a 	ret

00803664 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803664:	defffe04 	addi	sp,sp,-8
  803668:	dfc00115 	stw	ra,4(sp)
  80366c:	df000015 	stw	fp,0(sp)
  803670:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803674:	00802074 	movhi	r2,129
  803678:	10a44e04 	addi	r2,r2,-28360
  80367c:	10800017 	ldw	r2,0(r2)
  803680:	10000526 	beq	r2,zero,803698 <alt_get_errno+0x34>
  803684:	00802074 	movhi	r2,129
  803688:	10a44e04 	addi	r2,r2,-28360
  80368c:	10800017 	ldw	r2,0(r2)
  803690:	103ee83a 	callr	r2
  803694:	00000206 	br	8036a0 <alt_get_errno+0x3c>
  803698:	00802074 	movhi	r2,129
  80369c:	10ab8904 	addi	r2,r2,-20956
}
  8036a0:	e037883a 	mov	sp,fp
  8036a4:	dfc00117 	ldw	ra,4(sp)
  8036a8:	df000017 	ldw	fp,0(sp)
  8036ac:	dec00204 	addi	sp,sp,8
  8036b0:	f800283a 	ret

008036b4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  8036b4:	defff904 	addi	sp,sp,-28
  8036b8:	dfc00615 	stw	ra,24(sp)
  8036bc:	df000515 	stw	fp,20(sp)
  8036c0:	df000504 	addi	fp,sp,20
  8036c4:	e13ffd15 	stw	r4,-12(fp)
  8036c8:	e17ffe15 	stw	r5,-8(fp)
  8036cc:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  8036d0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8036d4:	e0bffd17 	ldw	r2,-12(fp)
  8036d8:	10000616 	blt	r2,zero,8036f4 <lseek+0x40>
  8036dc:	e0bffd17 	ldw	r2,-12(fp)
  8036e0:	10c00324 	muli	r3,r2,12
  8036e4:	00802034 	movhi	r2,128
  8036e8:	109f3c04 	addi	r2,r2,31984
  8036ec:	1885883a 	add	r2,r3,r2
  8036f0:	00000106 	br	8036f8 <lseek+0x44>
  8036f4:	0005883a 	mov	r2,zero
  8036f8:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  8036fc:	e0bffc17 	ldw	r2,-16(fp)
  803700:	10001026 	beq	r2,zero,803744 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  803704:	e0bffc17 	ldw	r2,-16(fp)
  803708:	10800017 	ldw	r2,0(r2)
  80370c:	10800717 	ldw	r2,28(r2)
  803710:	10000926 	beq	r2,zero,803738 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  803714:	e0bffc17 	ldw	r2,-16(fp)
  803718:	10800017 	ldw	r2,0(r2)
  80371c:	10800717 	ldw	r2,28(r2)
  803720:	e13ffc17 	ldw	r4,-16(fp)
  803724:	e17ffe17 	ldw	r5,-8(fp)
  803728:	e1bfff17 	ldw	r6,-4(fp)
  80372c:	103ee83a 	callr	r2
  803730:	e0bffb15 	stw	r2,-20(fp)
  803734:	00000506 	br	80374c <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  803738:	00bfde84 	movi	r2,-134
  80373c:	e0bffb15 	stw	r2,-20(fp)
  803740:	00000206 	br	80374c <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  803744:	00bfebc4 	movi	r2,-81
  803748:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  80374c:	e0bffb17 	ldw	r2,-20(fp)
  803750:	1000070e 	bge	r2,zero,803770 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
  803754:	08036640 	call	803664 <alt_get_errno>
  803758:	1007883a 	mov	r3,r2
  80375c:	e0bffb17 	ldw	r2,-20(fp)
  803760:	0085c83a 	sub	r2,zero,r2
  803764:	18800015 	stw	r2,0(r3)
    rc = -1;
  803768:	00bfffc4 	movi	r2,-1
  80376c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  803770:	e0bffb17 	ldw	r2,-20(fp)
}
  803774:	e037883a 	mov	sp,fp
  803778:	dfc00117 	ldw	ra,4(sp)
  80377c:	df000017 	ldw	fp,0(sp)
  803780:	dec00204 	addi	sp,sp,8
  803784:	f800283a 	ret

00803788 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  803788:	defffd04 	addi	sp,sp,-12
  80378c:	dfc00215 	stw	ra,8(sp)
  803790:	df000115 	stw	fp,4(sp)
  803794:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  803798:	0009883a 	mov	r4,zero
  80379c:	0803c1c0 	call	803c1c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  8037a0:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  8037a4:	0803c500 	call	803c50 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  8037a8:	01002034 	movhi	r4,128
  8037ac:	211c6b04 	addi	r4,r4,29100
  8037b0:	01402034 	movhi	r5,128
  8037b4:	295c6b04 	addi	r5,r5,29100
  8037b8:	01802034 	movhi	r6,128
  8037bc:	319c6b04 	addi	r6,r6,29100
  8037c0:	08064180 	call	806418 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  8037c4:	08062700 	call	806270 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  8037c8:	01002034 	movhi	r4,128
  8037cc:	2118b304 	addi	r4,r4,25292
  8037d0:	0806dc80 	call	806dc8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  8037d4:	d1274617 	ldw	r4,-25320(gp)
  8037d8:	d0e74717 	ldw	r3,-25316(gp)
  8037dc:	d0a74817 	ldw	r2,-25312(gp)
  8037e0:	180b883a 	mov	r5,r3
  8037e4:	100d883a 	mov	r6,r2
  8037e8:	08003a40 	call	8003a4 <main>
  8037ec:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  8037f0:	01000044 	movi	r4,1
  8037f4:	08030e00 	call	8030e0 <close>
  exit (result);
  8037f8:	e13fff17 	ldw	r4,-4(fp)
  8037fc:	0806ddc0 	call	806ddc <exit>

00803800 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  803800:	defffe04 	addi	sp,sp,-8
  803804:	df000115 	stw	fp,4(sp)
  803808:	df000104 	addi	fp,sp,4
  80380c:	e13fff15 	stw	r4,-4(fp)
}
  803810:	e037883a 	mov	sp,fp
  803814:	df000017 	ldw	fp,0(sp)
  803818:	dec00104 	addi	sp,sp,4
  80381c:	f800283a 	ret

00803820 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  803820:	defffe04 	addi	sp,sp,-8
  803824:	df000115 	stw	fp,4(sp)
  803828:	df000104 	addi	fp,sp,4
  80382c:	e13fff15 	stw	r4,-4(fp)
}
  803830:	e037883a 	mov	sp,fp
  803834:	df000017 	ldw	fp,0(sp)
  803838:	dec00104 	addi	sp,sp,4
  80383c:	f800283a 	ret

00803840 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803840:	defffe04 	addi	sp,sp,-8
  803844:	dfc00115 	stw	ra,4(sp)
  803848:	df000015 	stw	fp,0(sp)
  80384c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803850:	00802074 	movhi	r2,129
  803854:	10a44e04 	addi	r2,r2,-28360
  803858:	10800017 	ldw	r2,0(r2)
  80385c:	10000526 	beq	r2,zero,803874 <alt_get_errno+0x34>
  803860:	00802074 	movhi	r2,129
  803864:	10a44e04 	addi	r2,r2,-28360
  803868:	10800017 	ldw	r2,0(r2)
  80386c:	103ee83a 	callr	r2
  803870:	00000206 	br	80387c <alt_get_errno+0x3c>
  803874:	00802074 	movhi	r2,129
  803878:	10ab8904 	addi	r2,r2,-20956
}
  80387c:	e037883a 	mov	sp,fp
  803880:	dfc00117 	ldw	ra,4(sp)
  803884:	df000017 	ldw	fp,0(sp)
  803888:	dec00204 	addi	sp,sp,8
  80388c:	f800283a 	ret

00803890 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  803890:	defff904 	addi	sp,sp,-28
  803894:	dfc00615 	stw	ra,24(sp)
  803898:	df000515 	stw	fp,20(sp)
  80389c:	df000504 	addi	fp,sp,20
  8038a0:	e13ffd15 	stw	r4,-12(fp)
  8038a4:	e17ffe15 	stw	r5,-8(fp)
  8038a8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8038ac:	e0bffd17 	ldw	r2,-12(fp)
  8038b0:	10000616 	blt	r2,zero,8038cc <read+0x3c>
  8038b4:	e0bffd17 	ldw	r2,-12(fp)
  8038b8:	10c00324 	muli	r3,r2,12
  8038bc:	00802034 	movhi	r2,128
  8038c0:	109f3c04 	addi	r2,r2,31984
  8038c4:	1885883a 	add	r2,r3,r2
  8038c8:	00000106 	br	8038d0 <read+0x40>
  8038cc:	0005883a 	mov	r2,zero
  8038d0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  8038d4:	e0bffb17 	ldw	r2,-20(fp)
  8038d8:	10002226 	beq	r2,zero,803964 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  8038dc:	e0bffb17 	ldw	r2,-20(fp)
  8038e0:	10800217 	ldw	r2,8(r2)
  8038e4:	108000cc 	andi	r2,r2,3
  8038e8:	10800060 	cmpeqi	r2,r2,1
  8038ec:	1000181e 	bne	r2,zero,803950 <read+0xc0>
        (fd->dev->read))
  8038f0:	e0bffb17 	ldw	r2,-20(fp)
  8038f4:	10800017 	ldw	r2,0(r2)
  8038f8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  8038fc:	10001426 	beq	r2,zero,803950 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  803900:	e0bffb17 	ldw	r2,-20(fp)
  803904:	10800017 	ldw	r2,0(r2)
  803908:	10800517 	ldw	r2,20(r2)
  80390c:	e0ffff17 	ldw	r3,-4(fp)
  803910:	e13ffb17 	ldw	r4,-20(fp)
  803914:	e17ffe17 	ldw	r5,-8(fp)
  803918:	180d883a 	mov	r6,r3
  80391c:	103ee83a 	callr	r2
  803920:	e0bffc15 	stw	r2,-16(fp)
  803924:	e0bffc17 	ldw	r2,-16(fp)
  803928:	1000070e 	bge	r2,zero,803948 <read+0xb8>
        {
          ALT_ERRNO = -rval;
  80392c:	08038400 	call	803840 <alt_get_errno>
  803930:	1007883a 	mov	r3,r2
  803934:	e0bffc17 	ldw	r2,-16(fp)
  803938:	0085c83a 	sub	r2,zero,r2
  80393c:	18800015 	stw	r2,0(r3)
          return -1;
  803940:	00bfffc4 	movi	r2,-1
  803944:	00000c06 	br	803978 <read+0xe8>
        }
        return rval;
  803948:	e0bffc17 	ldw	r2,-16(fp)
  80394c:	00000a06 	br	803978 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
  803950:	08038400 	call	803840 <alt_get_errno>
  803954:	1007883a 	mov	r3,r2
  803958:	00800344 	movi	r2,13
  80395c:	18800015 	stw	r2,0(r3)
  803960:	00000406 	br	803974 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  803964:	08038400 	call	803840 <alt_get_errno>
  803968:	1007883a 	mov	r3,r2
  80396c:	00801444 	movi	r2,81
  803970:	18800015 	stw	r2,0(r3)
  }
  return -1;
  803974:	00bfffc4 	movi	r2,-1
}
  803978:	e037883a 	mov	sp,fp
  80397c:	dfc00117 	ldw	ra,4(sp)
  803980:	df000017 	ldw	fp,0(sp)
  803984:	dec00204 	addi	sp,sp,8
  803988:	f800283a 	ret

0080398c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  80398c:	defffe04 	addi	sp,sp,-8
  803990:	df000115 	stw	fp,4(sp)
  803994:	df000104 	addi	fp,sp,4
  803998:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  80399c:	e0bfff17 	ldw	r2,-4(fp)
  8039a0:	108000d0 	cmplti	r2,r2,3
  8039a4:	10000d1e 	bne	r2,zero,8039dc <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  8039a8:	00802034 	movhi	r2,128
  8039ac:	109f3c04 	addi	r2,r2,31984
  8039b0:	e0ffff17 	ldw	r3,-4(fp)
  8039b4:	18c00324 	muli	r3,r3,12
  8039b8:	18c00204 	addi	r3,r3,8
  8039bc:	10c5883a 	add	r2,r2,r3
  8039c0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  8039c4:	00802034 	movhi	r2,128
  8039c8:	109f3c04 	addi	r2,r2,31984
  8039cc:	e0ffff17 	ldw	r3,-4(fp)
  8039d0:	18c00324 	muli	r3,r3,12
  8039d4:	10c5883a 	add	r2,r2,r3
  8039d8:	10000015 	stw	zero,0(r2)
  }
}
  8039dc:	e037883a 	mov	sp,fp
  8039e0:	df000017 	ldw	fp,0(sp)
  8039e4:	dec00104 	addi	sp,sp,4
  8039e8:	f800283a 	ret

008039ec <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  8039ec:	defff904 	addi	sp,sp,-28
  8039f0:	df000615 	stw	fp,24(sp)
  8039f4:	df000604 	addi	fp,sp,24
  8039f8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8039fc:	0005303a 	rdctl	r2,status
  803a00:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803a04:	e0fffc17 	ldw	r3,-16(fp)
  803a08:	00bfff84 	movi	r2,-2
  803a0c:	1884703a 	and	r2,r3,r2
  803a10:	1001703a 	wrctl	status,r2
  
  return context;
  803a14:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  803a18:	e0bffa15 	stw	r2,-24(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  803a1c:	d0a00b17 	ldw	r2,-32724(gp)
  803a20:	10c000c4 	addi	r3,r2,3
  803a24:	00bfff04 	movi	r2,-4
  803a28:	1884703a 	and	r2,r3,r2
  803a2c:	d0a00b15 	stw	r2,-32724(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  803a30:	d0e00b17 	ldw	r3,-32724(gp)
  803a34:	e0bfff17 	ldw	r2,-4(fp)
  803a38:	1887883a 	add	r3,r3,r2
  803a3c:	00804034 	movhi	r2,256
  803a40:	10800004 	addi	r2,r2,0
  803a44:	10c0062e 	bgeu	r2,r3,803a60 <sbrk+0x74>
  803a48:	e0bffa17 	ldw	r2,-24(fp)
  803a4c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803a50:	e0bffd17 	ldw	r2,-12(fp)
  803a54:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  803a58:	00bfffc4 	movi	r2,-1
  803a5c:	00000b06 	br	803a8c <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  803a60:	d0a00b17 	ldw	r2,-32724(gp)
  803a64:	e0bffb15 	stw	r2,-20(fp)
  heap_end += incr; 
  803a68:	d0e00b17 	ldw	r3,-32724(gp)
  803a6c:	e0bfff17 	ldw	r2,-4(fp)
  803a70:	1885883a 	add	r2,r3,r2
  803a74:	d0a00b15 	stw	r2,-32724(gp)
  803a78:	e0bffa17 	ldw	r2,-24(fp)
  803a7c:	e0bffe15 	stw	r2,-8(fp)
  803a80:	e0bffe17 	ldw	r2,-8(fp)
  803a84:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  803a88:	e0bffb17 	ldw	r2,-20(fp)
} 
  803a8c:	e037883a 	mov	sp,fp
  803a90:	df000017 	ldw	fp,0(sp)
  803a94:	dec00104 	addi	sp,sp,4
  803a98:	f800283a 	ret

00803a9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803a9c:	defffe04 	addi	sp,sp,-8
  803aa0:	dfc00115 	stw	ra,4(sp)
  803aa4:	df000015 	stw	fp,0(sp)
  803aa8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803aac:	00802074 	movhi	r2,129
  803ab0:	10a44e04 	addi	r2,r2,-28360
  803ab4:	10800017 	ldw	r2,0(r2)
  803ab8:	10000526 	beq	r2,zero,803ad0 <alt_get_errno+0x34>
  803abc:	00802074 	movhi	r2,129
  803ac0:	10a44e04 	addi	r2,r2,-28360
  803ac4:	10800017 	ldw	r2,0(r2)
  803ac8:	103ee83a 	callr	r2
  803acc:	00000206 	br	803ad8 <alt_get_errno+0x3c>
  803ad0:	00802074 	movhi	r2,129
  803ad4:	10ab8904 	addi	r2,r2,-20956
}
  803ad8:	e037883a 	mov	sp,fp
  803adc:	dfc00117 	ldw	ra,4(sp)
  803ae0:	df000017 	ldw	fp,0(sp)
  803ae4:	dec00204 	addi	sp,sp,8
  803ae8:	f800283a 	ret

00803aec <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  803aec:	defff904 	addi	sp,sp,-28
  803af0:	dfc00615 	stw	ra,24(sp)
  803af4:	df000515 	stw	fp,20(sp)
  803af8:	df000504 	addi	fp,sp,20
  803afc:	e13ffd15 	stw	r4,-12(fp)
  803b00:	e17ffe15 	stw	r5,-8(fp)
  803b04:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803b08:	e0bffd17 	ldw	r2,-12(fp)
  803b0c:	10000616 	blt	r2,zero,803b28 <write+0x3c>
  803b10:	e0bffd17 	ldw	r2,-12(fp)
  803b14:	10c00324 	muli	r3,r2,12
  803b18:	00802034 	movhi	r2,128
  803b1c:	109f3c04 	addi	r2,r2,31984
  803b20:	1885883a 	add	r2,r3,r2
  803b24:	00000106 	br	803b2c <write+0x40>
  803b28:	0005883a 	mov	r2,zero
  803b2c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  803b30:	e0bffb17 	ldw	r2,-20(fp)
  803b34:	10002126 	beq	r2,zero,803bbc <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  803b38:	e0bffb17 	ldw	r2,-20(fp)
  803b3c:	10800217 	ldw	r2,8(r2)
  803b40:	108000cc 	andi	r2,r2,3
  803b44:	10001826 	beq	r2,zero,803ba8 <write+0xbc>
  803b48:	e0bffb17 	ldw	r2,-20(fp)
  803b4c:	10800017 	ldw	r2,0(r2)
  803b50:	10800617 	ldw	r2,24(r2)
  803b54:	10001426 	beq	r2,zero,803ba8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  803b58:	e0bffb17 	ldw	r2,-20(fp)
  803b5c:	10800017 	ldw	r2,0(r2)
  803b60:	10800617 	ldw	r2,24(r2)
  803b64:	e0ffff17 	ldw	r3,-4(fp)
  803b68:	e13ffb17 	ldw	r4,-20(fp)
  803b6c:	e17ffe17 	ldw	r5,-8(fp)
  803b70:	180d883a 	mov	r6,r3
  803b74:	103ee83a 	callr	r2
  803b78:	e0bffc15 	stw	r2,-16(fp)
  803b7c:	e0bffc17 	ldw	r2,-16(fp)
  803b80:	1000070e 	bge	r2,zero,803ba0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
  803b84:	0803a9c0 	call	803a9c <alt_get_errno>
  803b88:	1007883a 	mov	r3,r2
  803b8c:	e0bffc17 	ldw	r2,-16(fp)
  803b90:	0085c83a 	sub	r2,zero,r2
  803b94:	18800015 	stw	r2,0(r3)
        return -1;
  803b98:	00bfffc4 	movi	r2,-1
  803b9c:	00000c06 	br	803bd0 <write+0xe4>
      }
      return rval;
  803ba0:	e0bffc17 	ldw	r2,-16(fp)
  803ba4:	00000a06 	br	803bd0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
  803ba8:	0803a9c0 	call	803a9c <alt_get_errno>
  803bac:	1007883a 	mov	r3,r2
  803bb0:	00800344 	movi	r2,13
  803bb4:	18800015 	stw	r2,0(r3)
  803bb8:	00000406 	br	803bcc <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  803bbc:	0803a9c0 	call	803a9c <alt_get_errno>
  803bc0:	1007883a 	mov	r3,r2
  803bc4:	00801444 	movi	r2,81
  803bc8:	18800015 	stw	r2,0(r3)
  }
  return -1;
  803bcc:	00bfffc4 	movi	r2,-1
}
  803bd0:	e037883a 	mov	sp,fp
  803bd4:	dfc00117 	ldw	ra,4(sp)
  803bd8:	df000017 	ldw	fp,0(sp)
  803bdc:	dec00204 	addi	sp,sp,8
  803be0:	f800283a 	ret

00803be4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  803be4:	defffd04 	addi	sp,sp,-12
  803be8:	dfc00215 	stw	ra,8(sp)
  803bec:	df000115 	stw	fp,4(sp)
  803bf0:	df000104 	addi	fp,sp,4
  803bf4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  803bf8:	e13fff17 	ldw	r4,-4(fp)
  803bfc:	01402074 	movhi	r5,129
  803c00:	29644b04 	addi	r5,r5,-28372
  803c04:	08061cc0 	call	8061cc <alt_dev_llist_insert>
}
  803c08:	e037883a 	mov	sp,fp
  803c0c:	dfc00117 	ldw	ra,4(sp)
  803c10:	df000017 	ldw	fp,0(sp)
  803c14:	dec00204 	addi	sp,sp,8
  803c18:	f800283a 	ret

00803c1c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  803c1c:	defffd04 	addi	sp,sp,-12
  803c20:	dfc00215 	stw	ra,8(sp)
  803c24:	df000115 	stw	fp,4(sp)
  803c28:	df000104 	addi	fp,sp,4
  803c2c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
  803c30:	08068d00 	call	8068d0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  803c34:	00800044 	movi	r2,1
  803c38:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  803c3c:	e037883a 	mov	sp,fp
  803c40:	dfc00117 	ldw	ra,4(sp)
  803c44:	df000017 	ldw	fp,0(sp)
  803c48:	dec00204 	addi	sp,sp,8
  803c4c:	f800283a 	ret

00803c50 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  803c50:	defffe04 	addi	sp,sp,-8
  803c54:	dfc00115 	stw	ra,4(sp)
  803c58:	df000015 	stw	fp,0(sp)
  803c5c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYSTEM_TIMER, system_timer);
  803c60:	01004034 	movhi	r4,256
  803c64:	21041804 	addi	r4,r4,4192
  803c68:	000b883a 	mov	r5,zero
  803c6c:	01800104 	movi	r6,4
  803c70:	01c0fa04 	movi	r7,1000
  803c74:	080568c0 	call	80568c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
  803c78:	01002034 	movhi	r4,128
  803c7c:	211fa604 	addi	r4,r4,32408
  803c80:	000b883a 	mov	r5,zero
  803c84:	000d883a 	mov	r6,zero
  803c88:	0803e640 	call	803e64 <altera_avalon_jtag_uart_init>
  803c8c:	01002034 	movhi	r4,128
  803c90:	211f9c04 	addi	r4,r4,32368
  803c94:	0803be40 	call	803be4 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_DISPLAY, lcd_display);
  803c98:	01002074 	movhi	r4,129
  803c9c:	2123be04 	addi	r4,r4,-28936
  803ca0:	080547c0 	call	80547c <altera_avalon_lcd_16207_init>
  803ca4:	01002074 	movhi	r4,129
  803ca8:	2123b404 	addi	r4,r4,-28976
  803cac:	0803be40 	call	803be4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
  803cb0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
  803cb4:	01002074 	movhi	r4,129
  803cb8:	21240604 	addi	r4,r4,-28648
  803cbc:	000b883a 	mov	r5,zero
  803cc0:	018000c4 	movi	r6,3
  803cc4:	080581c0 	call	80581c <altera_avalon_uart_init>
  803cc8:	01002074 	movhi	r4,129
  803ccc:	2123fc04 	addi	r4,r4,-28688
  803cd0:	0803be40 	call	803be4 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_I2C_CONFIG, audio_i2c_config);
  803cd4:	01002074 	movhi	r4,129
  803cd8:	21242d04 	addi	r4,r4,-28492
  803cdc:	0803be40 	call	803be4 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
  803ce0:	01002074 	movhi	r4,129
  803ce4:	21243904 	addi	r4,r4,-28444
  803ce8:	0803be40 	call	803be4 <alt_dev_reg>
}
  803cec:	e037883a 	mov	sp,fp
  803cf0:	dfc00117 	ldw	ra,4(sp)
  803cf4:	df000017 	ldw	fp,0(sp)
  803cf8:	dec00204 	addi	sp,sp,8
  803cfc:	f800283a 	ret

00803d00 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  803d00:	defffa04 	addi	sp,sp,-24
  803d04:	dfc00515 	stw	ra,20(sp)
  803d08:	df000415 	stw	fp,16(sp)
  803d0c:	df000404 	addi	fp,sp,16
  803d10:	e13ffd15 	stw	r4,-12(fp)
  803d14:	e17ffe15 	stw	r5,-8(fp)
  803d18:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803d1c:	e0bffd17 	ldw	r2,-12(fp)
  803d20:	10800017 	ldw	r2,0(r2)
  803d24:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  803d28:	e0bffc17 	ldw	r2,-16(fp)
  803d2c:	10c00a04 	addi	r3,r2,40
  803d30:	e0bffd17 	ldw	r2,-12(fp)
  803d34:	10800217 	ldw	r2,8(r2)
  803d38:	1809883a 	mov	r4,r3
  803d3c:	e17ffe17 	ldw	r5,-8(fp)
  803d40:	e1bfff17 	ldw	r6,-4(fp)
  803d44:	100f883a 	mov	r7,r2
  803d48:	08043200 	call	804320 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  803d4c:	e037883a 	mov	sp,fp
  803d50:	dfc00117 	ldw	ra,4(sp)
  803d54:	df000017 	ldw	fp,0(sp)
  803d58:	dec00204 	addi	sp,sp,8
  803d5c:	f800283a 	ret

00803d60 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  803d60:	defffa04 	addi	sp,sp,-24
  803d64:	dfc00515 	stw	ra,20(sp)
  803d68:	df000415 	stw	fp,16(sp)
  803d6c:	df000404 	addi	fp,sp,16
  803d70:	e13ffd15 	stw	r4,-12(fp)
  803d74:	e17ffe15 	stw	r5,-8(fp)
  803d78:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803d7c:	e0bffd17 	ldw	r2,-12(fp)
  803d80:	10800017 	ldw	r2,0(r2)
  803d84:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  803d88:	e0bffc17 	ldw	r2,-16(fp)
  803d8c:	10c00a04 	addi	r3,r2,40
  803d90:	e0bffd17 	ldw	r2,-12(fp)
  803d94:	10800217 	ldw	r2,8(r2)
  803d98:	1809883a 	mov	r4,r3
  803d9c:	e17ffe17 	ldw	r5,-8(fp)
  803da0:	e1bfff17 	ldw	r6,-4(fp)
  803da4:	100f883a 	mov	r7,r2
  803da8:	080452c0 	call	80452c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  803dac:	e037883a 	mov	sp,fp
  803db0:	dfc00117 	ldw	ra,4(sp)
  803db4:	df000017 	ldw	fp,0(sp)
  803db8:	dec00204 	addi	sp,sp,8
  803dbc:	f800283a 	ret

00803dc0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  803dc0:	defffc04 	addi	sp,sp,-16
  803dc4:	dfc00315 	stw	ra,12(sp)
  803dc8:	df000215 	stw	fp,8(sp)
  803dcc:	df000204 	addi	fp,sp,8
  803dd0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803dd4:	e0bfff17 	ldw	r2,-4(fp)
  803dd8:	10800017 	ldw	r2,0(r2)
  803ddc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  803de0:	e0bffe17 	ldw	r2,-8(fp)
  803de4:	10c00a04 	addi	r3,r2,40
  803de8:	e0bfff17 	ldw	r2,-4(fp)
  803dec:	10800217 	ldw	r2,8(r2)
  803df0:	1809883a 	mov	r4,r3
  803df4:	100b883a 	mov	r5,r2
  803df8:	08041cc0 	call	8041cc <altera_avalon_jtag_uart_close>
}
  803dfc:	e037883a 	mov	sp,fp
  803e00:	dfc00117 	ldw	ra,4(sp)
  803e04:	df000017 	ldw	fp,0(sp)
  803e08:	dec00204 	addi	sp,sp,8
  803e0c:	f800283a 	ret

00803e10 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  803e10:	defffa04 	addi	sp,sp,-24
  803e14:	dfc00515 	stw	ra,20(sp)
  803e18:	df000415 	stw	fp,16(sp)
  803e1c:	df000404 	addi	fp,sp,16
  803e20:	e13ffd15 	stw	r4,-12(fp)
  803e24:	e17ffe15 	stw	r5,-8(fp)
  803e28:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  803e2c:	e0bffd17 	ldw	r2,-12(fp)
  803e30:	10800017 	ldw	r2,0(r2)
  803e34:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  803e38:	e0bffc17 	ldw	r2,-16(fp)
  803e3c:	10800a04 	addi	r2,r2,40
  803e40:	1009883a 	mov	r4,r2
  803e44:	e17ffe17 	ldw	r5,-8(fp)
  803e48:	e1bfff17 	ldw	r6,-4(fp)
  803e4c:	08042340 	call	804234 <altera_avalon_jtag_uart_ioctl>
}
  803e50:	e037883a 	mov	sp,fp
  803e54:	dfc00117 	ldw	ra,4(sp)
  803e58:	df000017 	ldw	fp,0(sp)
  803e5c:	dec00204 	addi	sp,sp,8
  803e60:	f800283a 	ret

00803e64 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  803e64:	defffb04 	addi	sp,sp,-20
  803e68:	dfc00415 	stw	ra,16(sp)
  803e6c:	df000315 	stw	fp,12(sp)
  803e70:	df000304 	addi	fp,sp,12
  803e74:	e13ffd15 	stw	r4,-12(fp)
  803e78:	e17ffe15 	stw	r5,-8(fp)
  803e7c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  803e80:	e0bffd17 	ldw	r2,-12(fp)
  803e84:	00c00044 	movi	r3,1
  803e88:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  803e8c:	e0bffd17 	ldw	r2,-12(fp)
  803e90:	10800017 	ldw	r2,0(r2)
  803e94:	10800104 	addi	r2,r2,4
  803e98:	1007883a 	mov	r3,r2
  803e9c:	e0bffd17 	ldw	r2,-12(fp)
  803ea0:	10800817 	ldw	r2,32(r2)
  803ea4:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
  803ea8:	e0bfff17 	ldw	r2,-4(fp)
  803eac:	1009883a 	mov	r4,r2
  803eb0:	e17ffd17 	ldw	r5,-12(fp)
  803eb4:	01802034 	movhi	r6,128
  803eb8:	318fc704 	addi	r6,r6,16156
  803ebc:	08032dc0 	call	8032dc <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  803ec0:	e0bffd17 	ldw	r2,-12(fp)
  803ec4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  803ec8:	e0bffd17 	ldw	r2,-12(fp)
  803ecc:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  803ed0:	00802074 	movhi	r2,129
  803ed4:	10ab8e04 	addi	r2,r2,-20936
  803ed8:	10800017 	ldw	r2,0(r2)
  803edc:	1809883a 	mov	r4,r3
  803ee0:	100b883a 	mov	r5,r2
  803ee4:	01802034 	movhi	r6,128
  803ee8:	31904904 	addi	r6,r6,16676
  803eec:	e1fffd17 	ldw	r7,-12(fp)
  803ef0:	0805ff80 	call	805ff8 <alt_alarm_start>
  803ef4:	1000040e 	bge	r2,zero,803f08 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  803ef8:	e0fffd17 	ldw	r3,-12(fp)
  803efc:	00a00034 	movhi	r2,32768
  803f00:	10bfffc4 	addi	r2,r2,-1
  803f04:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  803f08:	e037883a 	mov	sp,fp
  803f0c:	dfc00117 	ldw	ra,4(sp)
  803f10:	df000017 	ldw	fp,0(sp)
  803f14:	dec00204 	addi	sp,sp,8
  803f18:	f800283a 	ret

00803f1c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  803f1c:	defff704 	addi	sp,sp,-36
  803f20:	df000815 	stw	fp,32(sp)
  803f24:	df000804 	addi	fp,sp,32
  803f28:	e13ffe15 	stw	r4,-8(fp)
  803f2c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  803f30:	e0bffe17 	ldw	r2,-8(fp)
  803f34:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
  803f38:	e0bffa17 	ldw	r2,-24(fp)
  803f3c:	10800017 	ldw	r2,0(r2)
  803f40:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  803f44:	e0bffb17 	ldw	r2,-20(fp)
  803f48:	10800104 	addi	r2,r2,4
  803f4c:	10800037 	ldwio	r2,0(r2)
  803f50:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  803f54:	e0bffc17 	ldw	r2,-16(fp)
  803f58:	1080c00c 	andi	r2,r2,768
  803f5c:	1000011e 	bne	r2,zero,803f64 <altera_avalon_jtag_uart_irq+0x48>
      break;
  803f60:	00006c06 	br	804114 <altera_avalon_jtag_uart_irq+0x1f8>

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  803f64:	e0bffc17 	ldw	r2,-16(fp)
  803f68:	1080400c 	andi	r2,r2,256
  803f6c:	10003426 	beq	r2,zero,804040 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  803f70:	00800074 	movhi	r2,1
  803f74:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803f78:	e0bffa17 	ldw	r2,-24(fp)
  803f7c:	10800a17 	ldw	r2,40(r2)
  803f80:	10800044 	addi	r2,r2,1
  803f84:	1081ffcc 	andi	r2,r2,2047
  803f88:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
  803f8c:	e0bffa17 	ldw	r2,-24(fp)
  803f90:	10c00b17 	ldw	r3,44(r2)
  803f94:	e0bffd17 	ldw	r2,-12(fp)
  803f98:	1880011e 	bne	r3,r2,803fa0 <altera_avalon_jtag_uart_irq+0x84>
          break;
  803f9c:	00001606 	br	803ff8 <altera_avalon_jtag_uart_irq+0xdc>

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  803fa0:	e0bffb17 	ldw	r2,-20(fp)
  803fa4:	10800037 	ldwio	r2,0(r2)
  803fa8:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  803fac:	e0bff817 	ldw	r2,-32(fp)
  803fb0:	10a0000c 	andi	r2,r2,32768
  803fb4:	1000011e 	bne	r2,zero,803fbc <altera_avalon_jtag_uart_irq+0xa0>
          break;
  803fb8:	00000f06 	br	803ff8 <altera_avalon_jtag_uart_irq+0xdc>

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  803fbc:	e0bffa17 	ldw	r2,-24(fp)
  803fc0:	10800a17 	ldw	r2,40(r2)
  803fc4:	e0fff817 	ldw	r3,-32(fp)
  803fc8:	1809883a 	mov	r4,r3
  803fcc:	e0fffa17 	ldw	r3,-24(fp)
  803fd0:	1885883a 	add	r2,r3,r2
  803fd4:	10800e04 	addi	r2,r2,56
  803fd8:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803fdc:	e0bffa17 	ldw	r2,-24(fp)
  803fe0:	10800a17 	ldw	r2,40(r2)
  803fe4:	10800044 	addi	r2,r2,1
  803fe8:	10c1ffcc 	andi	r3,r2,2047
  803fec:	e0bffa17 	ldw	r2,-24(fp)
  803ff0:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  803ff4:	003fe006 	br	803f78 <__alt_data_end+0xff803f78>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  803ff8:	e0bff817 	ldw	r2,-32(fp)
  803ffc:	10bfffec 	andhi	r2,r2,65535
  804000:	10000f26 	beq	r2,zero,804040 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  804004:	e0bffa17 	ldw	r2,-24(fp)
  804008:	10c00817 	ldw	r3,32(r2)
  80400c:	00bfff84 	movi	r2,-2
  804010:	1886703a 	and	r3,r3,r2
  804014:	e0bffa17 	ldw	r2,-24(fp)
  804018:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  80401c:	e0bffb17 	ldw	r2,-20(fp)
  804020:	10800104 	addi	r2,r2,4
  804024:	1007883a 	mov	r3,r2
  804028:	e0bffa17 	ldw	r2,-24(fp)
  80402c:	10800817 	ldw	r2,32(r2)
  804030:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804034:	e0bffb17 	ldw	r2,-20(fp)
  804038:	10800104 	addi	r2,r2,4
  80403c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  804040:	e0bffc17 	ldw	r2,-16(fp)
  804044:	1080800c 	andi	r2,r2,512
  804048:	10003126 	beq	r2,zero,804110 <altera_avalon_jtag_uart_irq+0x1f4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  80404c:	e0bffc17 	ldw	r2,-16(fp)
  804050:	1004d43a 	srli	r2,r2,16
  804054:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  804058:	00001406 	br	8040ac <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  80405c:	e0bffb17 	ldw	r2,-20(fp)
  804060:	e0fffa17 	ldw	r3,-24(fp)
  804064:	18c00d17 	ldw	r3,52(r3)
  804068:	e13ffa17 	ldw	r4,-24(fp)
  80406c:	20c7883a 	add	r3,r4,r3
  804070:	18c20e04 	addi	r3,r3,2104
  804074:	18c00003 	ldbu	r3,0(r3)
  804078:	18c03fcc 	andi	r3,r3,255
  80407c:	18c0201c 	xori	r3,r3,128
  804080:	18ffe004 	addi	r3,r3,-128
  804084:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804088:	e0bffa17 	ldw	r2,-24(fp)
  80408c:	10800d17 	ldw	r2,52(r2)
  804090:	10800044 	addi	r2,r2,1
  804094:	10c1ffcc 	andi	r3,r2,2047
  804098:	e0bffa17 	ldw	r2,-24(fp)
  80409c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  8040a0:	e0bff917 	ldw	r2,-28(fp)
  8040a4:	10bfffc4 	addi	r2,r2,-1
  8040a8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  8040ac:	e0bff917 	ldw	r2,-28(fp)
  8040b0:	10000526 	beq	r2,zero,8040c8 <altera_avalon_jtag_uart_irq+0x1ac>
  8040b4:	e0bffa17 	ldw	r2,-24(fp)
  8040b8:	10c00d17 	ldw	r3,52(r2)
  8040bc:	e0bffa17 	ldw	r2,-24(fp)
  8040c0:	10800c17 	ldw	r2,48(r2)
  8040c4:	18bfe51e 	bne	r3,r2,80405c <__alt_data_end+0xff80405c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  8040c8:	e0bff917 	ldw	r2,-28(fp)
  8040cc:	10001026 	beq	r2,zero,804110 <altera_avalon_jtag_uart_irq+0x1f4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  8040d0:	e0bffa17 	ldw	r2,-24(fp)
  8040d4:	10c00817 	ldw	r3,32(r2)
  8040d8:	00bfff44 	movi	r2,-3
  8040dc:	1886703a 	and	r3,r3,r2
  8040e0:	e0bffa17 	ldw	r2,-24(fp)
  8040e4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8040e8:	e0bffa17 	ldw	r2,-24(fp)
  8040ec:	10800017 	ldw	r2,0(r2)
  8040f0:	10800104 	addi	r2,r2,4
  8040f4:	1007883a 	mov	r3,r2
  8040f8:	e0bffa17 	ldw	r2,-24(fp)
  8040fc:	10800817 	ldw	r2,32(r2)
  804100:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804104:	e0bffb17 	ldw	r2,-20(fp)
  804108:	10800104 	addi	r2,r2,4
  80410c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  804110:	003f8c06 	br	803f44 <__alt_data_end+0xff803f44>
}
  804114:	e037883a 	mov	sp,fp
  804118:	df000017 	ldw	fp,0(sp)
  80411c:	dec00104 	addi	sp,sp,4
  804120:	f800283a 	ret

00804124 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  804124:	defff804 	addi	sp,sp,-32
  804128:	df000715 	stw	fp,28(sp)
  80412c:	df000704 	addi	fp,sp,28
  804130:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  804134:	e0bffb17 	ldw	r2,-20(fp)
  804138:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  80413c:	e0bff917 	ldw	r2,-28(fp)
  804140:	10800017 	ldw	r2,0(r2)
  804144:	10800104 	addi	r2,r2,4
  804148:	10800037 	ldwio	r2,0(r2)
  80414c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  804150:	e0bffa17 	ldw	r2,-24(fp)
  804154:	1081000c 	andi	r2,r2,1024
  804158:	10000b26 	beq	r2,zero,804188 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  80415c:	e0bff917 	ldw	r2,-28(fp)
  804160:	10800017 	ldw	r2,0(r2)
  804164:	10800104 	addi	r2,r2,4
  804168:	1007883a 	mov	r3,r2
  80416c:	e0bff917 	ldw	r2,-28(fp)
  804170:	10800817 	ldw	r2,32(r2)
  804174:	10810014 	ori	r2,r2,1024
  804178:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  80417c:	e0bff917 	ldw	r2,-28(fp)
  804180:	10000915 	stw	zero,36(r2)
  804184:	00000a06 	br	8041b0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  804188:	e0bff917 	ldw	r2,-28(fp)
  80418c:	10c00917 	ldw	r3,36(r2)
  804190:	00a00034 	movhi	r2,32768
  804194:	10bfff04 	addi	r2,r2,-4
  804198:	10c00536 	bltu	r2,r3,8041b0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  80419c:	e0bff917 	ldw	r2,-28(fp)
  8041a0:	10800917 	ldw	r2,36(r2)
  8041a4:	10c00044 	addi	r3,r2,1
  8041a8:	e0bff917 	ldw	r2,-28(fp)
  8041ac:	10c00915 	stw	r3,36(r2)
  8041b0:	00802074 	movhi	r2,129
  8041b4:	10ab8e04 	addi	r2,r2,-20936
  8041b8:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  8041bc:	e037883a 	mov	sp,fp
  8041c0:	df000017 	ldw	fp,0(sp)
  8041c4:	dec00104 	addi	sp,sp,4
  8041c8:	f800283a 	ret

008041cc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  8041cc:	defffd04 	addi	sp,sp,-12
  8041d0:	df000215 	stw	fp,8(sp)
  8041d4:	df000204 	addi	fp,sp,8
  8041d8:	e13ffe15 	stw	r4,-8(fp)
  8041dc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8041e0:	00000506 	br	8041f8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  8041e4:	e0bfff17 	ldw	r2,-4(fp)
  8041e8:	1090000c 	andi	r2,r2,16384
  8041ec:	10000226 	beq	r2,zero,8041f8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  8041f0:	00bffd44 	movi	r2,-11
  8041f4:	00000b06 	br	804224 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8041f8:	e0bffe17 	ldw	r2,-8(fp)
  8041fc:	10c00d17 	ldw	r3,52(r2)
  804200:	e0bffe17 	ldw	r2,-8(fp)
  804204:	10800c17 	ldw	r2,48(r2)
  804208:	18800526 	beq	r3,r2,804220 <altera_avalon_jtag_uart_close+0x54>
  80420c:	e0bffe17 	ldw	r2,-8(fp)
  804210:	10c00917 	ldw	r3,36(r2)
  804214:	e0bffe17 	ldw	r2,-8(fp)
  804218:	10800117 	ldw	r2,4(r2)
  80421c:	18bff136 	bltu	r3,r2,8041e4 <__alt_data_end+0xff8041e4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804220:	0005883a 	mov	r2,zero
}
  804224:	e037883a 	mov	sp,fp
  804228:	df000017 	ldw	fp,0(sp)
  80422c:	dec00104 	addi	sp,sp,4
  804230:	f800283a 	ret

00804234 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  804234:	defffa04 	addi	sp,sp,-24
  804238:	df000515 	stw	fp,20(sp)
  80423c:	df000504 	addi	fp,sp,20
  804240:	e13ffd15 	stw	r4,-12(fp)
  804244:	e17ffe15 	stw	r5,-8(fp)
  804248:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  80424c:	00bff9c4 	movi	r2,-25
  804250:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  804254:	e0bffe17 	ldw	r2,-8(fp)
  804258:	10da8060 	cmpeqi	r3,r2,27137
  80425c:	1800031e 	bne	r3,zero,80426c <altera_avalon_jtag_uart_ioctl+0x38>
  804260:	109a80a0 	cmpeqi	r2,r2,27138
  804264:	1000191e 	bne	r2,zero,8042cc <altera_avalon_jtag_uart_ioctl+0x98>
      rc = 0;
    }
    break;

  default:
    break;
  804268:	00002806 	br	80430c <altera_avalon_jtag_uart_ioctl+0xd8>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  80426c:	e0bffd17 	ldw	r2,-12(fp)
  804270:	10c00117 	ldw	r3,4(r2)
  804274:	00a00034 	movhi	r2,32768
  804278:	10bfffc4 	addi	r2,r2,-1
  80427c:	18801226 	beq	r3,r2,8042c8 <altera_avalon_jtag_uart_ioctl+0x94>
    {
      int timeout = *((int *)arg);
  804280:	e0bfff17 	ldw	r2,-4(fp)
  804284:	10800017 	ldw	r2,0(r2)
  804288:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  80428c:	e0bffc17 	ldw	r2,-16(fp)
  804290:	10800090 	cmplti	r2,r2,2
  804294:	1000061e 	bne	r2,zero,8042b0 <altera_avalon_jtag_uart_ioctl+0x7c>
  804298:	e0fffc17 	ldw	r3,-16(fp)
  80429c:	00a00034 	movhi	r2,32768
  8042a0:	10bfffc4 	addi	r2,r2,-1
  8042a4:	18800226 	beq	r3,r2,8042b0 <altera_avalon_jtag_uart_ioctl+0x7c>
  8042a8:	e0bffc17 	ldw	r2,-16(fp)
  8042ac:	00000206 	br	8042b8 <altera_avalon_jtag_uart_ioctl+0x84>
  8042b0:	00a00034 	movhi	r2,32768
  8042b4:	10bfff84 	addi	r2,r2,-2
  8042b8:	e0fffd17 	ldw	r3,-12(fp)
  8042bc:	18800115 	stw	r2,4(r3)
      rc = 0;
  8042c0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  8042c4:	00001106 	br	80430c <altera_avalon_jtag_uart_ioctl+0xd8>
  8042c8:	00001006 	br	80430c <altera_avalon_jtag_uart_ioctl+0xd8>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  8042cc:	e0bffd17 	ldw	r2,-12(fp)
  8042d0:	10c00117 	ldw	r3,4(r2)
  8042d4:	00a00034 	movhi	r2,32768
  8042d8:	10bfffc4 	addi	r2,r2,-1
  8042dc:	18800a26 	beq	r3,r2,804308 <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  8042e0:	e0bffd17 	ldw	r2,-12(fp)
  8042e4:	10c00917 	ldw	r3,36(r2)
  8042e8:	e0bffd17 	ldw	r2,-12(fp)
  8042ec:	10800117 	ldw	r2,4(r2)
  8042f0:	1885803a 	cmpltu	r2,r3,r2
  8042f4:	10c03fcc 	andi	r3,r2,255
  8042f8:	e0bfff17 	ldw	r2,-4(fp)
  8042fc:	10c00015 	stw	r3,0(r2)
      rc = 0;
  804300:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  804304:	00000006 	br	804308 <altera_avalon_jtag_uart_ioctl+0xd4>
  804308:	0001883a 	nop

  default:
    break;
  }

  return rc;
  80430c:	e0bffb17 	ldw	r2,-20(fp)
}
  804310:	e037883a 	mov	sp,fp
  804314:	df000017 	ldw	fp,0(sp)
  804318:	dec00104 	addi	sp,sp,4
  80431c:	f800283a 	ret

00804320 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  804320:	defff304 	addi	sp,sp,-52
  804324:	dfc00c15 	stw	ra,48(sp)
  804328:	df000b15 	stw	fp,44(sp)
  80432c:	df000b04 	addi	fp,sp,44
  804330:	e13ffc15 	stw	r4,-16(fp)
  804334:	e17ffd15 	stw	r5,-12(fp)
  804338:	e1bffe15 	stw	r6,-8(fp)
  80433c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  804340:	e0bffd17 	ldw	r2,-12(fp)
  804344:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  804348:	00004906 	br	804470 <altera_avalon_jtag_uart_read+0x150>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  80434c:	e0bffc17 	ldw	r2,-16(fp)
  804350:	10800a17 	ldw	r2,40(r2)
  804354:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  804358:	e0bffc17 	ldw	r2,-16(fp)
  80435c:	10800b17 	ldw	r2,44(r2)
  804360:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  804364:	e0fff717 	ldw	r3,-36(fp)
  804368:	e0bff817 	ldw	r2,-32(fp)
  80436c:	18800536 	bltu	r3,r2,804384 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  804370:	e0fff717 	ldw	r3,-36(fp)
  804374:	e0bff817 	ldw	r2,-32(fp)
  804378:	1885c83a 	sub	r2,r3,r2
  80437c:	e0bff615 	stw	r2,-40(fp)
  804380:	00000406 	br	804394 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  804384:	00c20004 	movi	r3,2048
  804388:	e0bff817 	ldw	r2,-32(fp)
  80438c:	1885c83a 	sub	r2,r3,r2
  804390:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  804394:	e0bff617 	ldw	r2,-40(fp)
  804398:	1000011e 	bne	r2,zero,8043a0 <altera_avalon_jtag_uart_read+0x80>
        break; /* No more data available */
  80439c:	00001d06 	br	804414 <altera_avalon_jtag_uart_read+0xf4>

      if (n > space)
  8043a0:	e0fffe17 	ldw	r3,-8(fp)
  8043a4:	e0bff617 	ldw	r2,-40(fp)
  8043a8:	1880022e 	bgeu	r3,r2,8043b4 <altera_avalon_jtag_uart_read+0x94>
        n = space;
  8043ac:	e0bffe17 	ldw	r2,-8(fp)
  8043b0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  8043b4:	e0bff817 	ldw	r2,-32(fp)
  8043b8:	10800e04 	addi	r2,r2,56
  8043bc:	e0fffc17 	ldw	r3,-16(fp)
  8043c0:	1885883a 	add	r2,r3,r2
  8043c4:	e13ff517 	ldw	r4,-44(fp)
  8043c8:	100b883a 	mov	r5,r2
  8043cc:	e1bff617 	ldw	r6,-40(fp)
  8043d0:	08012c00 	call	8012c0 <memcpy>
      ptr   += n;
  8043d4:	e0fff517 	ldw	r3,-44(fp)
  8043d8:	e0bff617 	ldw	r2,-40(fp)
  8043dc:	1885883a 	add	r2,r3,r2
  8043e0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  8043e4:	e0fffe17 	ldw	r3,-8(fp)
  8043e8:	e0bff617 	ldw	r2,-40(fp)
  8043ec:	1885c83a 	sub	r2,r3,r2
  8043f0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8043f4:	e0fff817 	ldw	r3,-32(fp)
  8043f8:	e0bff617 	ldw	r2,-40(fp)
  8043fc:	1885883a 	add	r2,r3,r2
  804400:	10c1ffcc 	andi	r3,r2,2047
  804404:	e0bffc17 	ldw	r2,-16(fp)
  804408:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  80440c:	e0bffe17 	ldw	r2,-8(fp)
  804410:	00bfce16 	blt	zero,r2,80434c <__alt_data_end+0xff80434c>

    /* If we read any data then return it */
    if (ptr != buffer)
  804414:	e0fff517 	ldw	r3,-44(fp)
  804418:	e0bffd17 	ldw	r2,-12(fp)
  80441c:	18800126 	beq	r3,r2,804424 <altera_avalon_jtag_uart_read+0x104>
      break;
  804420:	00001506 	br	804478 <altera_avalon_jtag_uart_read+0x158>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  804424:	e0bfff17 	ldw	r2,-4(fp)
  804428:	1090000c 	andi	r2,r2,16384
  80442c:	10000126 	beq	r2,zero,804434 <altera_avalon_jtag_uart_read+0x114>
      break;
  804430:	00001106 	br	804478 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  804434:	0001883a 	nop
  804438:	e0bffc17 	ldw	r2,-16(fp)
  80443c:	10c00a17 	ldw	r3,40(r2)
  804440:	e0bff717 	ldw	r2,-36(fp)
  804444:	1880051e 	bne	r3,r2,80445c <altera_avalon_jtag_uart_read+0x13c>
  804448:	e0bffc17 	ldw	r2,-16(fp)
  80444c:	10c00917 	ldw	r3,36(r2)
  804450:	e0bffc17 	ldw	r2,-16(fp)
  804454:	10800117 	ldw	r2,4(r2)
  804458:	18bff736 	bltu	r3,r2,804438 <__alt_data_end+0xff804438>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  80445c:	e0bffc17 	ldw	r2,-16(fp)
  804460:	10c00a17 	ldw	r3,40(r2)
  804464:	e0bff717 	ldw	r2,-36(fp)
  804468:	1880011e 	bne	r3,r2,804470 <altera_avalon_jtag_uart_read+0x150>
      break;
  80446c:	00000206 	br	804478 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  804470:	e0bffe17 	ldw	r2,-8(fp)
  804474:	00bfb516 	blt	zero,r2,80434c <__alt_data_end+0xff80434c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  804478:	e0fff517 	ldw	r3,-44(fp)
  80447c:	e0bffd17 	ldw	r2,-12(fp)
  804480:	18801826 	beq	r3,r2,8044e4 <altera_avalon_jtag_uart_read+0x1c4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804484:	0005303a 	rdctl	r2,status
  804488:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80448c:	e0fffa17 	ldw	r3,-24(fp)
  804490:	00bfff84 	movi	r2,-2
  804494:	1884703a 	and	r2,r3,r2
  804498:	1001703a 	wrctl	status,r2
  
  return context;
  80449c:	e0bffa17 	ldw	r2,-24(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  8044a0:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8044a4:	e0bffc17 	ldw	r2,-16(fp)
  8044a8:	10800817 	ldw	r2,32(r2)
  8044ac:	10c00054 	ori	r3,r2,1
  8044b0:	e0bffc17 	ldw	r2,-16(fp)
  8044b4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8044b8:	e0bffc17 	ldw	r2,-16(fp)
  8044bc:	10800017 	ldw	r2,0(r2)
  8044c0:	10800104 	addi	r2,r2,4
  8044c4:	1007883a 	mov	r3,r2
  8044c8:	e0bffc17 	ldw	r2,-16(fp)
  8044cc:	10800817 	ldw	r2,32(r2)
  8044d0:	18800035 	stwio	r2,0(r3)
  8044d4:	e0bff917 	ldw	r2,-28(fp)
  8044d8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8044dc:	e0bffb17 	ldw	r2,-20(fp)
  8044e0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  8044e4:	e0fff517 	ldw	r3,-44(fp)
  8044e8:	e0bffd17 	ldw	r2,-12(fp)
  8044ec:	18800426 	beq	r3,r2,804500 <altera_avalon_jtag_uart_read+0x1e0>
    return ptr - buffer;
  8044f0:	e0fff517 	ldw	r3,-44(fp)
  8044f4:	e0bffd17 	ldw	r2,-12(fp)
  8044f8:	1885c83a 	sub	r2,r3,r2
  8044fc:	00000606 	br	804518 <altera_avalon_jtag_uart_read+0x1f8>
  else if (flags & O_NONBLOCK)
  804500:	e0bfff17 	ldw	r2,-4(fp)
  804504:	1090000c 	andi	r2,r2,16384
  804508:	10000226 	beq	r2,zero,804514 <altera_avalon_jtag_uart_read+0x1f4>
    return -EWOULDBLOCK;
  80450c:	00bffd44 	movi	r2,-11
  804510:	00000106 	br	804518 <altera_avalon_jtag_uart_read+0x1f8>
  else
    return -EIO;
  804514:	00bffec4 	movi	r2,-5
}
  804518:	e037883a 	mov	sp,fp
  80451c:	dfc00117 	ldw	ra,4(sp)
  804520:	df000017 	ldw	fp,0(sp)
  804524:	dec00204 	addi	sp,sp,8
  804528:	f800283a 	ret

0080452c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  80452c:	defff304 	addi	sp,sp,-52
  804530:	dfc00c15 	stw	ra,48(sp)
  804534:	df000b15 	stw	fp,44(sp)
  804538:	df000b04 	addi	fp,sp,44
  80453c:	e13ffc15 	stw	r4,-16(fp)
  804540:	e17ffd15 	stw	r5,-12(fp)
  804544:	e1bffe15 	stw	r6,-8(fp)
  804548:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  80454c:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  804550:	e0bffd17 	ldw	r2,-12(fp)
  804554:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  804558:	00003806 	br	80463c <altera_avalon_jtag_uart_write+0x110>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  80455c:	e0bffc17 	ldw	r2,-16(fp)
  804560:	10800c17 	ldw	r2,48(r2)
  804564:	e0bff815 	stw	r2,-32(fp)
      out = sp->tx_out;
  804568:	e0bffc17 	ldw	r2,-16(fp)
  80456c:	10800d17 	ldw	r2,52(r2)
  804570:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  804574:	e0fff817 	ldw	r3,-32(fp)
  804578:	e0bff517 	ldw	r2,-44(fp)
  80457c:	1880062e 	bgeu	r3,r2,804598 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  804580:	e0fff517 	ldw	r3,-44(fp)
  804584:	e0bff817 	ldw	r2,-32(fp)
  804588:	1885c83a 	sub	r2,r3,r2
  80458c:	10bfffc4 	addi	r2,r2,-1
  804590:	e0bff615 	stw	r2,-40(fp)
  804594:	00000b06 	br	8045c4 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  804598:	e0bff517 	ldw	r2,-44(fp)
  80459c:	10000526 	beq	r2,zero,8045b4 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8045a0:	00c20004 	movi	r3,2048
  8045a4:	e0bff817 	ldw	r2,-32(fp)
  8045a8:	1885c83a 	sub	r2,r3,r2
  8045ac:	e0bff615 	stw	r2,-40(fp)
  8045b0:	00000406 	br	8045c4 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  8045b4:	00c1ffc4 	movi	r3,2047
  8045b8:	e0bff817 	ldw	r2,-32(fp)
  8045bc:	1885c83a 	sub	r2,r3,r2
  8045c0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  8045c4:	e0bff617 	ldw	r2,-40(fp)
  8045c8:	1000011e 	bne	r2,zero,8045d0 <altera_avalon_jtag_uart_write+0xa4>
        break;
  8045cc:	00001d06 	br	804644 <altera_avalon_jtag_uart_write+0x118>

      if (n > count)
  8045d0:	e0fffe17 	ldw	r3,-8(fp)
  8045d4:	e0bff617 	ldw	r2,-40(fp)
  8045d8:	1880022e 	bgeu	r3,r2,8045e4 <altera_avalon_jtag_uart_write+0xb8>
        n = count;
  8045dc:	e0bffe17 	ldw	r2,-8(fp)
  8045e0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  8045e4:	e0bff817 	ldw	r2,-32(fp)
  8045e8:	10820e04 	addi	r2,r2,2104
  8045ec:	e0fffc17 	ldw	r3,-16(fp)
  8045f0:	1885883a 	add	r2,r3,r2
  8045f4:	1009883a 	mov	r4,r2
  8045f8:	e17ffd17 	ldw	r5,-12(fp)
  8045fc:	e1bff617 	ldw	r6,-40(fp)
  804600:	08012c00 	call	8012c0 <memcpy>
      ptr   += n;
  804604:	e0fffd17 	ldw	r3,-12(fp)
  804608:	e0bff617 	ldw	r2,-40(fp)
  80460c:	1885883a 	add	r2,r3,r2
  804610:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  804614:	e0fffe17 	ldw	r3,-8(fp)
  804618:	e0bff617 	ldw	r2,-40(fp)
  80461c:	1885c83a 	sub	r2,r3,r2
  804620:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804624:	e0fff817 	ldw	r3,-32(fp)
  804628:	e0bff617 	ldw	r2,-40(fp)
  80462c:	1885883a 	add	r2,r3,r2
  804630:	10c1ffcc 	andi	r3,r2,2047
  804634:	e0bffc17 	ldw	r2,-16(fp)
  804638:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80463c:	e0bffe17 	ldw	r2,-8(fp)
  804640:	00bfc616 	blt	zero,r2,80455c <__alt_data_end+0xff80455c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804644:	0005303a 	rdctl	r2,status
  804648:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80464c:	e0fffa17 	ldw	r3,-24(fp)
  804650:	00bfff84 	movi	r2,-2
  804654:	1884703a 	and	r2,r3,r2
  804658:	1001703a 	wrctl	status,r2
  
  return context;
  80465c:	e0bffa17 	ldw	r2,-24(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  804660:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  804664:	e0bffc17 	ldw	r2,-16(fp)
  804668:	10800817 	ldw	r2,32(r2)
  80466c:	10c00094 	ori	r3,r2,2
  804670:	e0bffc17 	ldw	r2,-16(fp)
  804674:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  804678:	e0bffc17 	ldw	r2,-16(fp)
  80467c:	10800017 	ldw	r2,0(r2)
  804680:	10800104 	addi	r2,r2,4
  804684:	1007883a 	mov	r3,r2
  804688:	e0bffc17 	ldw	r2,-16(fp)
  80468c:	10800817 	ldw	r2,32(r2)
  804690:	18800035 	stwio	r2,0(r3)
  804694:	e0bff917 	ldw	r2,-28(fp)
  804698:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80469c:	e0bffb17 	ldw	r2,-20(fp)
  8046a0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8046a4:	e0bffe17 	ldw	r2,-8(fp)
  8046a8:	0080120e 	bge	zero,r2,8046f4 <altera_avalon_jtag_uart_write+0x1c8>
    {
      if (flags & O_NONBLOCK)
  8046ac:	e0bfff17 	ldw	r2,-4(fp)
  8046b0:	1090000c 	andi	r2,r2,16384
  8046b4:	10000126 	beq	r2,zero,8046bc <altera_avalon_jtag_uart_write+0x190>
        break;
  8046b8:	00001006 	br	8046fc <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  8046bc:	0001883a 	nop
  8046c0:	e0bffc17 	ldw	r2,-16(fp)
  8046c4:	10c00d17 	ldw	r3,52(r2)
  8046c8:	e0bff517 	ldw	r2,-44(fp)
  8046cc:	1880051e 	bne	r3,r2,8046e4 <altera_avalon_jtag_uart_write+0x1b8>
  8046d0:	e0bffc17 	ldw	r2,-16(fp)
  8046d4:	10c00917 	ldw	r3,36(r2)
  8046d8:	e0bffc17 	ldw	r2,-16(fp)
  8046dc:	10800117 	ldw	r2,4(r2)
  8046e0:	18bff736 	bltu	r3,r2,8046c0 <__alt_data_end+0xff8046c0>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  8046e4:	e0bffc17 	ldw	r2,-16(fp)
  8046e8:	10800917 	ldw	r2,36(r2)
  8046ec:	10000126 	beq	r2,zero,8046f4 <altera_avalon_jtag_uart_write+0x1c8>
         break;
  8046f0:	00000206 	br	8046fc <altera_avalon_jtag_uart_write+0x1d0>
    }
  }
  while (count > 0);
  8046f4:	e0bffe17 	ldw	r2,-8(fp)
  8046f8:	00bf9716 	blt	zero,r2,804558 <__alt_data_end+0xff804558>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  8046fc:	e0fffd17 	ldw	r3,-12(fp)
  804700:	e0bff717 	ldw	r2,-36(fp)
  804704:	18800426 	beq	r3,r2,804718 <altera_avalon_jtag_uart_write+0x1ec>
    return ptr - start;
  804708:	e0fffd17 	ldw	r3,-12(fp)
  80470c:	e0bff717 	ldw	r2,-36(fp)
  804710:	1885c83a 	sub	r2,r3,r2
  804714:	00000606 	br	804730 <altera_avalon_jtag_uart_write+0x204>
  else if (flags & O_NONBLOCK)
  804718:	e0bfff17 	ldw	r2,-4(fp)
  80471c:	1090000c 	andi	r2,r2,16384
  804720:	10000226 	beq	r2,zero,80472c <altera_avalon_jtag_uart_write+0x200>
    return -EWOULDBLOCK;
  804724:	00bffd44 	movi	r2,-11
  804728:	00000106 	br	804730 <altera_avalon_jtag_uart_write+0x204>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80472c:	00bffec4 	movi	r2,-5
}
  804730:	e037883a 	mov	sp,fp
  804734:	dfc00117 	ldw	ra,4(sp)
  804738:	df000017 	ldw	fp,0(sp)
  80473c:	dec00204 	addi	sp,sp,8
  804740:	f800283a 	ret

00804744 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  804744:	defffa04 	addi	sp,sp,-24
  804748:	dfc00515 	stw	ra,20(sp)
  80474c:	df000415 	stw	fp,16(sp)
  804750:	df000404 	addi	fp,sp,16
  804754:	e13ffe15 	stw	r4,-8(fp)
  804758:	2805883a 	mov	r2,r5
  80475c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  804760:	e0bffe17 	ldw	r2,-8(fp)
  804764:	10800017 	ldw	r2,0(r2)
  804768:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  80476c:	008003f4 	movhi	r2,15
  804770:	10909004 	addi	r2,r2,16960
  804774:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  804778:	e0bffe17 	ldw	r2,-8(fp)
  80477c:	10800803 	ldbu	r2,32(r2)
  804780:	10803fcc 	andi	r2,r2,255
  804784:	1080201c 	xori	r2,r2,128
  804788:	10bfe004 	addi	r2,r2,-128
  80478c:	10000126 	beq	r2,zero,804794 <lcd_write_command+0x50>
    return;
  804790:	00001406 	br	8047e4 <lcd_write_command+0xa0>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  804794:	00000906 	br	8047bc <lcd_write_command+0x78>
    if (--i == 0)
  804798:	e0bffc17 	ldw	r2,-16(fp)
  80479c:	10bfffc4 	addi	r2,r2,-1
  8047a0:	e0bffc15 	stw	r2,-16(fp)
  8047a4:	e0bffc17 	ldw	r2,-16(fp)
  8047a8:	1000041e 	bne	r2,zero,8047bc <lcd_write_command+0x78>
    {
      sp->broken = 1;
  8047ac:	e0bffe17 	ldw	r2,-8(fp)
  8047b0:	00c00044 	movi	r3,1
  8047b4:	10c00805 	stb	r3,32(r2)
      return;
  8047b8:	00000a06 	br	8047e4 <lcd_write_command+0xa0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8047bc:	e0bffd17 	ldw	r2,-12(fp)
  8047c0:	10800104 	addi	r2,r2,4
  8047c4:	10800037 	ldwio	r2,0(r2)
  8047c8:	1080200c 	andi	r2,r2,128
  8047cc:	103ff21e 	bne	r2,zero,804798 <__alt_data_end+0xff804798>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8047d0:	01001904 	movi	r4,100
  8047d4:	08068a00 	call	8068a0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  8047d8:	e0bffd17 	ldw	r2,-12(fp)
  8047dc:	e0ffff03 	ldbu	r3,-4(fp)
  8047e0:	10c00035 	stwio	r3,0(r2)
}
  8047e4:	e037883a 	mov	sp,fp
  8047e8:	dfc00117 	ldw	ra,4(sp)
  8047ec:	df000017 	ldw	fp,0(sp)
  8047f0:	dec00204 	addi	sp,sp,8
  8047f4:	f800283a 	ret

008047f8 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  8047f8:	defffa04 	addi	sp,sp,-24
  8047fc:	dfc00515 	stw	ra,20(sp)
  804800:	df000415 	stw	fp,16(sp)
  804804:	df000404 	addi	fp,sp,16
  804808:	e13ffe15 	stw	r4,-8(fp)
  80480c:	2805883a 	mov	r2,r5
  804810:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  804814:	e0bffe17 	ldw	r2,-8(fp)
  804818:	10800017 	ldw	r2,0(r2)
  80481c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  804820:	008003f4 	movhi	r2,15
  804824:	10909004 	addi	r2,r2,16960
  804828:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  80482c:	e0bffe17 	ldw	r2,-8(fp)
  804830:	10800803 	ldbu	r2,32(r2)
  804834:	10803fcc 	andi	r2,r2,255
  804838:	1080201c 	xori	r2,r2,128
  80483c:	10bfe004 	addi	r2,r2,-128
  804840:	10000126 	beq	r2,zero,804848 <lcd_write_data+0x50>
    return;
  804844:	00001c06 	br	8048b8 <lcd_write_data+0xc0>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  804848:	00000906 	br	804870 <lcd_write_data+0x78>
    if (--i == 0)
  80484c:	e0bffc17 	ldw	r2,-16(fp)
  804850:	10bfffc4 	addi	r2,r2,-1
  804854:	e0bffc15 	stw	r2,-16(fp)
  804858:	e0bffc17 	ldw	r2,-16(fp)
  80485c:	1000041e 	bne	r2,zero,804870 <lcd_write_data+0x78>
    {
      sp->broken = 1;
  804860:	e0bffe17 	ldw	r2,-8(fp)
  804864:	00c00044 	movi	r3,1
  804868:	10c00805 	stb	r3,32(r2)
      return;
  80486c:	00001206 	br	8048b8 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  804870:	e0bffd17 	ldw	r2,-12(fp)
  804874:	10800104 	addi	r2,r2,4
  804878:	10800037 	ldwio	r2,0(r2)
  80487c:	1080200c 	andi	r2,r2,128
  804880:	103ff21e 	bne	r2,zero,80484c <__alt_data_end+0xff80484c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  804884:	01001904 	movi	r4,100
  804888:	08068a00 	call	8068a0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  80488c:	e0bffd17 	ldw	r2,-12(fp)
  804890:	10800204 	addi	r2,r2,8
  804894:	1007883a 	mov	r3,r2
  804898:	e0bfff03 	ldbu	r2,-4(fp)
  80489c:	18800035 	stwio	r2,0(r3)

  sp->address++;
  8048a0:	e0bffe17 	ldw	r2,-8(fp)
  8048a4:	108008c3 	ldbu	r2,35(r2)
  8048a8:	10800044 	addi	r2,r2,1
  8048ac:	1007883a 	mov	r3,r2
  8048b0:	e0bffe17 	ldw	r2,-8(fp)
  8048b4:	10c008c5 	stb	r3,35(r2)
}
  8048b8:	e037883a 	mov	sp,fp
  8048bc:	dfc00117 	ldw	ra,4(sp)
  8048c0:	df000017 	ldw	fp,0(sp)
  8048c4:	dec00204 	addi	sp,sp,8
  8048c8:	f800283a 	ret

008048cc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  8048cc:	defffc04 	addi	sp,sp,-16
  8048d0:	dfc00315 	stw	ra,12(sp)
  8048d4:	df000215 	stw	fp,8(sp)
  8048d8:	df000204 	addi	fp,sp,8
  8048dc:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  8048e0:	e13fff17 	ldw	r4,-4(fp)
  8048e4:	01400044 	movi	r5,1
  8048e8:	08047440 	call	804744 <lcd_write_command>

  sp->x = 0;
  8048ec:	e0bfff17 	ldw	r2,-4(fp)
  8048f0:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  8048f4:	e0bfff17 	ldw	r2,-4(fp)
  8048f8:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  8048fc:	e0bfff17 	ldw	r2,-4(fp)
  804900:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804904:	e03ffe15 	stw	zero,-8(fp)
  804908:	00001b06 	br	804978 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  80490c:	e0bffe17 	ldw	r2,-8(fp)
  804910:	108018e4 	muli	r2,r2,99
  804914:	10801004 	addi	r2,r2,64
  804918:	e0ffff17 	ldw	r3,-4(fp)
  80491c:	1885883a 	add	r2,r3,r2
  804920:	1009883a 	mov	r4,r2
  804924:	01400804 	movi	r5,32
  804928:	01801444 	movi	r6,81
  80492c:	08029ec0 	call	8029ec <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  804930:	e0bffe17 	ldw	r2,-8(fp)
  804934:	108018e4 	muli	r2,r2,99
  804938:	10800c04 	addi	r2,r2,48
  80493c:	e0ffff17 	ldw	r3,-4(fp)
  804940:	1885883a 	add	r2,r3,r2
  804944:	1009883a 	mov	r4,r2
  804948:	01400804 	movi	r5,32
  80494c:	01800404 	movi	r6,16
  804950:	08029ec0 	call	8029ec <memset>
    sp->line[y].width = 0;
  804954:	e0ffff17 	ldw	r3,-4(fp)
  804958:	e0bffe17 	ldw	r2,-8(fp)
  80495c:	108018e4 	muli	r2,r2,99
  804960:	10802404 	addi	r2,r2,144
  804964:	1885883a 	add	r2,r3,r2
  804968:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80496c:	e0bffe17 	ldw	r2,-8(fp)
  804970:	10800044 	addi	r2,r2,1
  804974:	e0bffe15 	stw	r2,-8(fp)
  804978:	e0bffe17 	ldw	r2,-8(fp)
  80497c:	10800090 	cmplti	r2,r2,2
  804980:	103fe21e 	bne	r2,zero,80490c <__alt_data_end+0xff80490c>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  804984:	e037883a 	mov	sp,fp
  804988:	dfc00117 	ldw	ra,4(sp)
  80498c:	df000017 	ldw	fp,0(sp)
  804990:	dec00204 	addi	sp,sp,8
  804994:	f800283a 	ret

00804998 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  804998:	defff704 	addi	sp,sp,-36
  80499c:	dfc00815 	stw	ra,32(sp)
  8049a0:	df000715 	stw	fp,28(sp)
  8049a4:	df000704 	addi	fp,sp,28
  8049a8:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  8049ac:	e0bfff17 	ldw	r2,-4(fp)
  8049b0:	10800943 	ldbu	r2,37(r2)
  8049b4:	10803fcc 	andi	r2,r2,255
  8049b8:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8049bc:	e03ff915 	stw	zero,-28(fp)
  8049c0:	00006706 	br	804b60 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  8049c4:	e0ffff17 	ldw	r3,-4(fp)
  8049c8:	e0bff917 	ldw	r2,-28(fp)
  8049cc:	108018e4 	muli	r2,r2,99
  8049d0:	10802404 	addi	r2,r2,144
  8049d4:	1885883a 	add	r2,r3,r2
  8049d8:	10800043 	ldbu	r2,1(r2)
  8049dc:	10803fcc 	andi	r2,r2,255
  8049e0:	1080201c 	xori	r2,r2,128
  8049e4:	10bfe004 	addi	r2,r2,-128
  8049e8:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  8049ec:	e0ffff17 	ldw	r3,-4(fp)
  8049f0:	e0bff917 	ldw	r2,-28(fp)
  8049f4:	108018e4 	muli	r2,r2,99
  8049f8:	10802404 	addi	r2,r2,144
  8049fc:	1885883a 	add	r2,r3,r2
  804a00:	10800083 	ldbu	r2,2(r2)
  804a04:	10c03fcc 	andi	r3,r2,255
  804a08:	e0bffc17 	ldw	r2,-16(fp)
  804a0c:	1885383a 	mul	r2,r3,r2
  804a10:	1005d23a 	srai	r2,r2,8
  804a14:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  804a18:	e0fffb17 	ldw	r3,-20(fp)
  804a1c:	e0bffd17 	ldw	r2,-12(fp)
  804a20:	18800116 	blt	r3,r2,804a28 <lcd_repaint_screen+0x90>
      offset = 0;
  804a24:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  804a28:	e03ffa15 	stw	zero,-24(fp)
  804a2c:	00004606 	br	804b48 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  804a30:	e0fffa17 	ldw	r3,-24(fp)
  804a34:	e0bffb17 	ldw	r2,-20(fp)
  804a38:	1885883a 	add	r2,r3,r2
  804a3c:	1009883a 	mov	r4,r2
  804a40:	e17ffd17 	ldw	r5,-12(fp)
  804a44:	08030240 	call	803024 <__modsi3>
  804a48:	1009883a 	mov	r4,r2
  804a4c:	e0ffff17 	ldw	r3,-4(fp)
  804a50:	e0bff917 	ldw	r2,-28(fp)
  804a54:	108018e4 	muli	r2,r2,99
  804a58:	1885883a 	add	r2,r3,r2
  804a5c:	1105883a 	add	r2,r2,r4
  804a60:	10801004 	addi	r2,r2,64
  804a64:	10800003 	ldbu	r2,0(r2)
  804a68:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  804a6c:	e0ffff17 	ldw	r3,-4(fp)
  804a70:	e0bff917 	ldw	r2,-28(fp)
  804a74:	108018e4 	muli	r2,r2,99
  804a78:	1887883a 	add	r3,r3,r2
  804a7c:	e0bffa17 	ldw	r2,-24(fp)
  804a80:	1885883a 	add	r2,r3,r2
  804a84:	10800c04 	addi	r2,r2,48
  804a88:	10800003 	ldbu	r2,0(r2)
  804a8c:	10c03fcc 	andi	r3,r2,255
  804a90:	18c0201c 	xori	r3,r3,128
  804a94:	18ffe004 	addi	r3,r3,-128
  804a98:	e0bffe07 	ldb	r2,-8(fp)
  804a9c:	18802726 	beq	r3,r2,804b3c <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  804aa0:	e0fff917 	ldw	r3,-28(fp)
  804aa4:	d0a00c04 	addi	r2,gp,-32720
  804aa8:	1885883a 	add	r2,r3,r2
  804aac:	10800003 	ldbu	r2,0(r2)
  804ab0:	1007883a 	mov	r3,r2
  804ab4:	e0bffa17 	ldw	r2,-24(fp)
  804ab8:	1885883a 	add	r2,r3,r2
  804abc:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  804ac0:	e0fffe43 	ldbu	r3,-7(fp)
  804ac4:	e0bfff17 	ldw	r2,-4(fp)
  804ac8:	108008c3 	ldbu	r2,35(r2)
  804acc:	10803fcc 	andi	r2,r2,255
  804ad0:	1080201c 	xori	r2,r2,128
  804ad4:	10bfe004 	addi	r2,r2,-128
  804ad8:	18800a26 	beq	r3,r2,804b04 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  804adc:	e0fffe43 	ldbu	r3,-7(fp)
  804ae0:	00bfe004 	movi	r2,-128
  804ae4:	1884b03a 	or	r2,r3,r2
  804ae8:	10803fcc 	andi	r2,r2,255
  804aec:	e13fff17 	ldw	r4,-4(fp)
  804af0:	100b883a 	mov	r5,r2
  804af4:	08047440 	call	804744 <lcd_write_command>
          sp->address = address;
  804af8:	e0fffe43 	ldbu	r3,-7(fp)
  804afc:	e0bfff17 	ldw	r2,-4(fp)
  804b00:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  804b04:	e0bffe03 	ldbu	r2,-8(fp)
  804b08:	10803fcc 	andi	r2,r2,255
  804b0c:	e13fff17 	ldw	r4,-4(fp)
  804b10:	100b883a 	mov	r5,r2
  804b14:	08047f80 	call	8047f8 <lcd_write_data>
        sp->line[y].visible[x] = c;
  804b18:	e0ffff17 	ldw	r3,-4(fp)
  804b1c:	e0bff917 	ldw	r2,-28(fp)
  804b20:	108018e4 	muli	r2,r2,99
  804b24:	1887883a 	add	r3,r3,r2
  804b28:	e0bffa17 	ldw	r2,-24(fp)
  804b2c:	1885883a 	add	r2,r3,r2
  804b30:	10800c04 	addi	r2,r2,48
  804b34:	e0fffe03 	ldbu	r3,-8(fp)
  804b38:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  804b3c:	e0bffa17 	ldw	r2,-24(fp)
  804b40:	10800044 	addi	r2,r2,1
  804b44:	e0bffa15 	stw	r2,-24(fp)
  804b48:	e0bffa17 	ldw	r2,-24(fp)
  804b4c:	10800410 	cmplti	r2,r2,16
  804b50:	103fb71e 	bne	r2,zero,804a30 <__alt_data_end+0xff804a30>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804b54:	e0bff917 	ldw	r2,-28(fp)
  804b58:	10800044 	addi	r2,r2,1
  804b5c:	e0bff915 	stw	r2,-28(fp)
  804b60:	e0bff917 	ldw	r2,-28(fp)
  804b64:	10800090 	cmplti	r2,r2,2
  804b68:	103f961e 	bne	r2,zero,8049c4 <__alt_data_end+0xff8049c4>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  804b6c:	e037883a 	mov	sp,fp
  804b70:	dfc00117 	ldw	ra,4(sp)
  804b74:	df000017 	ldw	fp,0(sp)
  804b78:	dec00204 	addi	sp,sp,8
  804b7c:	f800283a 	ret

00804b80 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  804b80:	defffc04 	addi	sp,sp,-16
  804b84:	dfc00315 	stw	ra,12(sp)
  804b88:	df000215 	stw	fp,8(sp)
  804b8c:	df000204 	addi	fp,sp,8
  804b90:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804b94:	e03ffe15 	stw	zero,-8(fp)
  804b98:	00001d06 	br	804c10 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  804b9c:	e0bffe17 	ldw	r2,-8(fp)
  804ba0:	00800f16 	blt	zero,r2,804be0 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  804ba4:	e0bffe17 	ldw	r2,-8(fp)
  804ba8:	108018e4 	muli	r2,r2,99
  804bac:	10801004 	addi	r2,r2,64
  804bb0:	e0ffff17 	ldw	r3,-4(fp)
  804bb4:	1889883a 	add	r4,r3,r2
  804bb8:	e0bffe17 	ldw	r2,-8(fp)
  804bbc:	10800044 	addi	r2,r2,1
  804bc0:	108018e4 	muli	r2,r2,99
  804bc4:	10801004 	addi	r2,r2,64
  804bc8:	e0ffff17 	ldw	r3,-4(fp)
  804bcc:	1885883a 	add	r2,r3,r2
  804bd0:	100b883a 	mov	r5,r2
  804bd4:	01801404 	movi	r6,80
  804bd8:	08012c00 	call	8012c0 <memcpy>
  804bdc:	00000906 	br	804c04 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  804be0:	e0bffe17 	ldw	r2,-8(fp)
  804be4:	108018e4 	muli	r2,r2,99
  804be8:	10801004 	addi	r2,r2,64
  804bec:	e0ffff17 	ldw	r3,-4(fp)
  804bf0:	1885883a 	add	r2,r3,r2
  804bf4:	1009883a 	mov	r4,r2
  804bf8:	01400804 	movi	r5,32
  804bfc:	01801404 	movi	r6,80
  804c00:	08029ec0 	call	8029ec <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804c04:	e0bffe17 	ldw	r2,-8(fp)
  804c08:	10800044 	addi	r2,r2,1
  804c0c:	e0bffe15 	stw	r2,-8(fp)
  804c10:	e0bffe17 	ldw	r2,-8(fp)
  804c14:	10800090 	cmplti	r2,r2,2
  804c18:	103fe01e 	bne	r2,zero,804b9c <__alt_data_end+0xff804b9c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  804c1c:	e0bfff17 	ldw	r2,-4(fp)
  804c20:	10800883 	ldbu	r2,34(r2)
  804c24:	10bfffc4 	addi	r2,r2,-1
  804c28:	1007883a 	mov	r3,r2
  804c2c:	e0bfff17 	ldw	r2,-4(fp)
  804c30:	10c00885 	stb	r3,34(r2)
}
  804c34:	e037883a 	mov	sp,fp
  804c38:	dfc00117 	ldw	ra,4(sp)
  804c3c:	df000017 	ldw	fp,0(sp)
  804c40:	dec00204 	addi	sp,sp,8
  804c44:	f800283a 	ret

00804c48 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  804c48:	defff904 	addi	sp,sp,-28
  804c4c:	dfc00615 	stw	ra,24(sp)
  804c50:	df000515 	stw	fp,20(sp)
  804c54:	df000504 	addi	fp,sp,20
  804c58:	e13ffe15 	stw	r4,-8(fp)
  804c5c:	2805883a 	mov	r2,r5
  804c60:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  804c64:	e03ffb15 	stw	zero,-20(fp)
  804c68:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  804c6c:	e0bffe17 	ldw	r2,-8(fp)
  804c70:	10800a03 	ldbu	r2,40(r2)
  804c74:	10803fcc 	andi	r2,r2,255
  804c78:	1080201c 	xori	r2,r2,128
  804c7c:	10bfe004 	addi	r2,r2,-128
  804c80:	108016d8 	cmpnei	r2,r2,91
  804c84:	1000441e 	bne	r2,zero,804d98 <lcd_handle_escape+0x150>
  {
    char * ptr = sp->escape+1;
  804c88:	e0bffe17 	ldw	r2,-8(fp)
  804c8c:	10800a44 	addi	r2,r2,41
  804c90:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  804c94:	00000c06 	br	804cc8 <lcd_handle_escape+0x80>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  804c98:	e0bffb17 	ldw	r2,-20(fp)
  804c9c:	10c002a4 	muli	r3,r2,10
  804ca0:	e0bffd17 	ldw	r2,-12(fp)
  804ca4:	11000044 	addi	r4,r2,1
  804ca8:	e13ffd15 	stw	r4,-12(fp)
  804cac:	10800003 	ldbu	r2,0(r2)
  804cb0:	10803fcc 	andi	r2,r2,255
  804cb4:	1080201c 	xori	r2,r2,128
  804cb8:	10bfe004 	addi	r2,r2,-128
  804cbc:	10bff404 	addi	r2,r2,-48
  804cc0:	1885883a 	add	r2,r3,r2
  804cc4:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  804cc8:	00802074 	movhi	r2,129
  804ccc:	10a45404 	addi	r2,r2,-28336
  804cd0:	10c00017 	ldw	r3,0(r2)
  804cd4:	e0bffd17 	ldw	r2,-12(fp)
  804cd8:	10800003 	ldbu	r2,0(r2)
  804cdc:	10803fcc 	andi	r2,r2,255
  804ce0:	1080201c 	xori	r2,r2,128
  804ce4:	10bfe004 	addi	r2,r2,-128
  804ce8:	10800044 	addi	r2,r2,1
  804cec:	1885883a 	add	r2,r3,r2
  804cf0:	10800003 	ldbu	r2,0(r2)
  804cf4:	10803fcc 	andi	r2,r2,255
  804cf8:	1080010c 	andi	r2,r2,4
  804cfc:	103fe61e 	bne	r2,zero,804c98 <__alt_data_end+0xff804c98>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  804d00:	e0bffd17 	ldw	r2,-12(fp)
  804d04:	10800003 	ldbu	r2,0(r2)
  804d08:	10803fcc 	andi	r2,r2,255
  804d0c:	1080201c 	xori	r2,r2,128
  804d10:	10bfe004 	addi	r2,r2,-128
  804d14:	10800ed8 	cmpnei	r2,r2,59
  804d18:	10001e1e 	bne	r2,zero,804d94 <lcd_handle_escape+0x14c>
    {
      ptr++;
  804d1c:	e0bffd17 	ldw	r2,-12(fp)
  804d20:	10800044 	addi	r2,r2,1
  804d24:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  804d28:	00000c06 	br	804d5c <lcd_handle_escape+0x114>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  804d2c:	e0bffc17 	ldw	r2,-16(fp)
  804d30:	10c002a4 	muli	r3,r2,10
  804d34:	e0bffd17 	ldw	r2,-12(fp)
  804d38:	11000044 	addi	r4,r2,1
  804d3c:	e13ffd15 	stw	r4,-12(fp)
  804d40:	10800003 	ldbu	r2,0(r2)
  804d44:	10803fcc 	andi	r2,r2,255
  804d48:	1080201c 	xori	r2,r2,128
  804d4c:	10bfe004 	addi	r2,r2,-128
  804d50:	10bff404 	addi	r2,r2,-48
  804d54:	1885883a 	add	r2,r3,r2
  804d58:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  804d5c:	00802074 	movhi	r2,129
  804d60:	10a45404 	addi	r2,r2,-28336
  804d64:	10c00017 	ldw	r3,0(r2)
  804d68:	e0bffd17 	ldw	r2,-12(fp)
  804d6c:	10800003 	ldbu	r2,0(r2)
  804d70:	10803fcc 	andi	r2,r2,255
  804d74:	1080201c 	xori	r2,r2,128
  804d78:	10bfe004 	addi	r2,r2,-128
  804d7c:	10800044 	addi	r2,r2,1
  804d80:	1885883a 	add	r2,r3,r2
  804d84:	10800003 	ldbu	r2,0(r2)
  804d88:	10803fcc 	andi	r2,r2,255
  804d8c:	1080010c 	andi	r2,r2,4
  804d90:	103fe61e 	bne	r2,zero,804d2c <__alt_data_end+0xff804d2c>
  804d94:	00000206 	br	804da0 <lcd_handle_escape+0x158>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  804d98:	00bfffc4 	movi	r2,-1
  804d9c:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  804da0:	e0bfff07 	ldb	r2,-4(fp)
  804da4:	10c012a0 	cmpeqi	r3,r2,74
  804da8:	1800281e 	bne	r3,zero,804e4c <lcd_handle_escape+0x204>
  804dac:	10c012c8 	cmpgei	r3,r2,75
  804db0:	1800031e 	bne	r3,zero,804dc0 <lcd_handle_escape+0x178>
  804db4:	10801220 	cmpeqi	r2,r2,72
  804db8:	1000051e 	bne	r2,zero,804dd0 <lcd_handle_escape+0x188>
  804dbc:	00004506 	br	804ed4 <lcd_handle_escape+0x28c>
  804dc0:	10c012e0 	cmpeqi	r3,r2,75
  804dc4:	1800281e 	bne	r3,zero,804e68 <lcd_handle_escape+0x220>
  804dc8:	108019a0 	cmpeqi	r2,r2,102
  804dcc:	10004126 	beq	r2,zero,804ed4 <lcd_handle_escape+0x28c>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  804dd0:	e0bffc17 	ldw	r2,-16(fp)
  804dd4:	0080050e 	bge	zero,r2,804dec <lcd_handle_escape+0x1a4>
      sp->x = parm2 - 1;
  804dd8:	e0bffc17 	ldw	r2,-16(fp)
  804ddc:	10bfffc4 	addi	r2,r2,-1
  804de0:	1007883a 	mov	r3,r2
  804de4:	e0bffe17 	ldw	r2,-8(fp)
  804de8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  804dec:	e0bffb17 	ldw	r2,-20(fp)
  804df0:	0080150e 	bge	zero,r2,804e48 <lcd_handle_escape+0x200>
    {
      sp->y = parm1 - 1;
  804df4:	e0bffb17 	ldw	r2,-20(fp)
  804df8:	10bfffc4 	addi	r2,r2,-1
  804dfc:	1007883a 	mov	r3,r2
  804e00:	e0bffe17 	ldw	r2,-8(fp)
  804e04:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  804e08:	e0bffe17 	ldw	r2,-8(fp)
  804e0c:	10800883 	ldbu	r2,34(r2)
  804e10:	10803fcc 	andi	r2,r2,255
  804e14:	10800170 	cmpltui	r2,r2,5
  804e18:	1000031e 	bne	r2,zero,804e28 <lcd_handle_escape+0x1e0>
        sp->y = ALT_LCD_HEIGHT * 2;
  804e1c:	e0bffe17 	ldw	r2,-8(fp)
  804e20:	00c00104 	movi	r3,4
  804e24:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  804e28:	00000206 	br	804e34 <lcd_handle_escape+0x1ec>
        lcd_scroll_up(sp);
  804e2c:	e13ffe17 	ldw	r4,-8(fp)
  804e30:	0804b800 	call	804b80 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  804e34:	e0bffe17 	ldw	r2,-8(fp)
  804e38:	10800883 	ldbu	r2,34(r2)
  804e3c:	10803fcc 	andi	r2,r2,255
  804e40:	108000e8 	cmpgeui	r2,r2,3
  804e44:	103ff91e 	bne	r2,zero,804e2c <__alt_data_end+0xff804e2c>
        lcd_scroll_up(sp);
    }
    break;
  804e48:	00002206 	br	804ed4 <lcd_handle_escape+0x28c>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  804e4c:	e0bffb17 	ldw	r2,-20(fp)
  804e50:	10800098 	cmpnei	r2,r2,2
  804e54:	1000031e 	bne	r2,zero,804e64 <lcd_handle_escape+0x21c>
      lcd_clear_screen(sp);
  804e58:	e13ffe17 	ldw	r4,-8(fp)
  804e5c:	08048cc0 	call	8048cc <lcd_clear_screen>
    break;
  804e60:	00001c06 	br	804ed4 <lcd_handle_escape+0x28c>
  804e64:	00001b06 	br	804ed4 <lcd_handle_escape+0x28c>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  804e68:	e0bffb17 	ldw	r2,-20(fp)
  804e6c:	00801816 	blt	zero,r2,804ed0 <lcd_handle_escape+0x288>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  804e70:	e0bffe17 	ldw	r2,-8(fp)
  804e74:	10800843 	ldbu	r2,33(r2)
  804e78:	10803fcc 	andi	r2,r2,255
  804e7c:	10801428 	cmpgeui	r2,r2,80
  804e80:	1000131e 	bne	r2,zero,804ed0 <lcd_handle_escape+0x288>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  804e84:	e0bffe17 	ldw	r2,-8(fp)
  804e88:	10800883 	ldbu	r2,34(r2)
  804e8c:	10803fcc 	andi	r2,r2,255
  804e90:	108018e4 	muli	r2,r2,99
  804e94:	10801004 	addi	r2,r2,64
  804e98:	e0fffe17 	ldw	r3,-8(fp)
  804e9c:	1887883a 	add	r3,r3,r2
  804ea0:	e0bffe17 	ldw	r2,-8(fp)
  804ea4:	10800843 	ldbu	r2,33(r2)
  804ea8:	10803fcc 	andi	r2,r2,255
  804eac:	1889883a 	add	r4,r3,r2
  804eb0:	e0bffe17 	ldw	r2,-8(fp)
  804eb4:	10800843 	ldbu	r2,33(r2)
  804eb8:	10803fcc 	andi	r2,r2,255
  804ebc:	00c01404 	movi	r3,80
  804ec0:	1885c83a 	sub	r2,r3,r2
  804ec4:	01400804 	movi	r5,32
  804ec8:	100d883a 	mov	r6,r2
  804ecc:	08029ec0 	call	8029ec <memset>
    }
    break;
  804ed0:	0001883a 	nop
  }
}
  804ed4:	e037883a 	mov	sp,fp
  804ed8:	dfc00117 	ldw	ra,4(sp)
  804edc:	df000017 	ldw	fp,0(sp)
  804ee0:	dec00204 	addi	sp,sp,8
  804ee4:	f800283a 	ret

00804ee8 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  804ee8:	defff304 	addi	sp,sp,-52
  804eec:	dfc00c15 	stw	ra,48(sp)
  804ef0:	df000b15 	stw	fp,44(sp)
  804ef4:	df000b04 	addi	fp,sp,44
  804ef8:	e13ffc15 	stw	r4,-16(fp)
  804efc:	e17ffd15 	stw	r5,-12(fp)
  804f00:	e1bffe15 	stw	r6,-8(fp)
  804f04:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  804f08:	e0bffe17 	ldw	r2,-8(fp)
  804f0c:	e0fffd17 	ldw	r3,-12(fp)
  804f10:	1885883a 	add	r2,r3,r2
  804f14:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  804f18:	e0bffc17 	ldw	r2,-16(fp)
  804f1c:	00c00044 	movi	r3,1
  804f20:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  804f24:	00009e06 	br	8051a0 <altera_avalon_lcd_16207_write+0x2b8>
  {
    char c = *ptr;
  804f28:	e0bffd17 	ldw	r2,-12(fp)
  804f2c:	10800003 	ldbu	r2,0(r2)
  804f30:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  804f34:	e0bffc17 	ldw	r2,-16(fp)
  804f38:	10800903 	ldbu	r2,36(r2)
  804f3c:	10803fcc 	andi	r2,r2,255
  804f40:	1080201c 	xori	r2,r2,128
  804f44:	10bfe004 	addi	r2,r2,-128
  804f48:	10003a16 	blt	r2,zero,805034 <altera_avalon_lcd_16207_write+0x14c>
    {
      unsigned int esccount = sp->esccount;
  804f4c:	e0bffc17 	ldw	r2,-16(fp)
  804f50:	10800903 	ldbu	r2,36(r2)
  804f54:	10803fcc 	andi	r2,r2,255
  804f58:	1080201c 	xori	r2,r2,128
  804f5c:	10bfe004 	addi	r2,r2,-128
  804f60:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  804f64:	e0bffa17 	ldw	r2,-24(fp)
  804f68:	1000031e 	bne	r2,zero,804f78 <altera_avalon_lcd_16207_write+0x90>
  804f6c:	e0bff907 	ldb	r2,-28(fp)
  804f70:	108016d8 	cmpnei	r2,r2,91
  804f74:	10000f1e 	bne	r2,zero,804fb4 <altera_avalon_lcd_16207_write+0xcc>
  804f78:	e0bffa17 	ldw	r2,-24(fp)
  804f7c:	10001a26 	beq	r2,zero,804fe8 <altera_avalon_lcd_16207_write+0x100>
          (esccount > 0 && !isdigit(c) && c != ';'))
  804f80:	00802074 	movhi	r2,129
  804f84:	10a45404 	addi	r2,r2,-28336
  804f88:	10c00017 	ldw	r3,0(r2)
  804f8c:	e0bff907 	ldb	r2,-28(fp)
  804f90:	10800044 	addi	r2,r2,1
  804f94:	1885883a 	add	r2,r3,r2
  804f98:	10800003 	ldbu	r2,0(r2)
  804f9c:	10803fcc 	andi	r2,r2,255
  804fa0:	1080010c 	andi	r2,r2,4
  804fa4:	1000101e 	bne	r2,zero,804fe8 <altera_avalon_lcd_16207_write+0x100>
  804fa8:	e0bff907 	ldb	r2,-28(fp)
  804fac:	10800ee0 	cmpeqi	r2,r2,59
  804fb0:	10000d1e 	bne	r2,zero,804fe8 <altera_avalon_lcd_16207_write+0x100>
      {
        sp->escape[esccount] = 0;
  804fb4:	e0fffc17 	ldw	r3,-16(fp)
  804fb8:	e0bffa17 	ldw	r2,-24(fp)
  804fbc:	1885883a 	add	r2,r3,r2
  804fc0:	10800a04 	addi	r2,r2,40
  804fc4:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  804fc8:	e0bff907 	ldb	r2,-28(fp)
  804fcc:	e13ffc17 	ldw	r4,-16(fp)
  804fd0:	100b883a 	mov	r5,r2
  804fd4:	0804c480 	call	804c48 <lcd_handle_escape>

        sp->esccount = -1;
  804fd8:	e0bffc17 	ldw	r2,-16(fp)
  804fdc:	00ffffc4 	movi	r3,-1
  804fe0:	10c00905 	stb	r3,36(r2)
  804fe4:	00001206 	br	805030 <altera_avalon_lcd_16207_write+0x148>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  804fe8:	e0bffc17 	ldw	r2,-16(fp)
  804fec:	10800903 	ldbu	r2,36(r2)
  804ff0:	10803fcc 	andi	r2,r2,255
  804ff4:	108001e8 	cmpgeui	r2,r2,7
  804ff8:	10000d1e 	bne	r2,zero,805030 <altera_avalon_lcd_16207_write+0x148>
      {
        sp->escape[esccount] = c;
  804ffc:	e0fffc17 	ldw	r3,-16(fp)
  805000:	e0bffa17 	ldw	r2,-24(fp)
  805004:	1885883a 	add	r2,r3,r2
  805008:	10800a04 	addi	r2,r2,40
  80500c:	e0fff903 	ldbu	r3,-28(fp)
  805010:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  805014:	e0bffc17 	ldw	r2,-16(fp)
  805018:	10800903 	ldbu	r2,36(r2)
  80501c:	10800044 	addi	r2,r2,1
  805020:	1007883a 	mov	r3,r2
  805024:	e0bffc17 	ldw	r2,-16(fp)
  805028:	10c00905 	stb	r3,36(r2)
  80502c:	00005906 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
  805030:	00005806 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
      }
    }
    else if (c == 27) /* ESC */
  805034:	e0bff907 	ldb	r2,-28(fp)
  805038:	108006d8 	cmpnei	r2,r2,27
  80503c:	1000031e 	bne	r2,zero,80504c <altera_avalon_lcd_16207_write+0x164>
    {
      sp->esccount = 0;
  805040:	e0bffc17 	ldw	r2,-16(fp)
  805044:	10000905 	stb	zero,36(r2)
  805048:	00005206 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\r')
  80504c:	e0bff907 	ldb	r2,-28(fp)
  805050:	10800358 	cmpnei	r2,r2,13
  805054:	1000031e 	bne	r2,zero,805064 <altera_avalon_lcd_16207_write+0x17c>
    {
      sp->x = 0;
  805058:	e0bffc17 	ldw	r2,-16(fp)
  80505c:	10000845 	stb	zero,33(r2)
  805060:	00004c06 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\n')
  805064:	e0bff907 	ldb	r2,-28(fp)
  805068:	10800298 	cmpnei	r2,r2,10
  80506c:	1000101e 	bne	r2,zero,8050b0 <altera_avalon_lcd_16207_write+0x1c8>
    {
      sp->x = 0;
  805070:	e0bffc17 	ldw	r2,-16(fp)
  805074:	10000845 	stb	zero,33(r2)
      sp->y++;
  805078:	e0bffc17 	ldw	r2,-16(fp)
  80507c:	10800883 	ldbu	r2,34(r2)
  805080:	10800044 	addi	r2,r2,1
  805084:	1007883a 	mov	r3,r2
  805088:	e0bffc17 	ldw	r2,-16(fp)
  80508c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  805090:	e0bffc17 	ldw	r2,-16(fp)
  805094:	10800883 	ldbu	r2,34(r2)
  805098:	10803fcc 	andi	r2,r2,255
  80509c:	108000f0 	cmpltui	r2,r2,3
  8050a0:	10003c1e 	bne	r2,zero,805194 <altera_avalon_lcd_16207_write+0x2ac>
        lcd_scroll_up(sp);
  8050a4:	e13ffc17 	ldw	r4,-16(fp)
  8050a8:	0804b800 	call	804b80 <lcd_scroll_up>
  8050ac:	00003906 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\b')
  8050b0:	e0bff907 	ldb	r2,-28(fp)
  8050b4:	10800218 	cmpnei	r2,r2,8
  8050b8:	10000b1e 	bne	r2,zero,8050e8 <altera_avalon_lcd_16207_write+0x200>
    {
      if (sp->x > 0)
  8050bc:	e0bffc17 	ldw	r2,-16(fp)
  8050c0:	10800843 	ldbu	r2,33(r2)
  8050c4:	10803fcc 	andi	r2,r2,255
  8050c8:	10003226 	beq	r2,zero,805194 <altera_avalon_lcd_16207_write+0x2ac>
        sp->x--;
  8050cc:	e0bffc17 	ldw	r2,-16(fp)
  8050d0:	10800843 	ldbu	r2,33(r2)
  8050d4:	10bfffc4 	addi	r2,r2,-1
  8050d8:	1007883a 	mov	r3,r2
  8050dc:	e0bffc17 	ldw	r2,-16(fp)
  8050e0:	10c00845 	stb	r3,33(r2)
  8050e4:	00002b06 	br	805194 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (isprint(c))
  8050e8:	00802074 	movhi	r2,129
  8050ec:	10a45404 	addi	r2,r2,-28336
  8050f0:	10c00017 	ldw	r3,0(r2)
  8050f4:	e0bff907 	ldb	r2,-28(fp)
  8050f8:	10800044 	addi	r2,r2,1
  8050fc:	1885883a 	add	r2,r3,r2
  805100:	10800003 	ldbu	r2,0(r2)
  805104:	10803fcc 	andi	r2,r2,255
  805108:	1080201c 	xori	r2,r2,128
  80510c:	10bfe004 	addi	r2,r2,-128
  805110:	108025cc 	andi	r2,r2,151
  805114:	10001f26 	beq	r2,zero,805194 <altera_avalon_lcd_16207_write+0x2ac>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  805118:	e0bffc17 	ldw	r2,-16(fp)
  80511c:	10800883 	ldbu	r2,34(r2)
  805120:	10803fcc 	andi	r2,r2,255
  805124:	108000b0 	cmpltui	r2,r2,2
  805128:	1000021e 	bne	r2,zero,805134 <altera_avalon_lcd_16207_write+0x24c>
        lcd_scroll_up(sp);
  80512c:	e13ffc17 	ldw	r4,-16(fp)
  805130:	0804b800 	call	804b80 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  805134:	e0bffc17 	ldw	r2,-16(fp)
  805138:	10800843 	ldbu	r2,33(r2)
  80513c:	10803fcc 	andi	r2,r2,255
  805140:	10801428 	cmpgeui	r2,r2,80
  805144:	10000d1e 	bne	r2,zero,80517c <altera_avalon_lcd_16207_write+0x294>
        sp->line[sp->y].data[sp->x] = c;
  805148:	e0bffc17 	ldw	r2,-16(fp)
  80514c:	10800883 	ldbu	r2,34(r2)
  805150:	10c03fcc 	andi	r3,r2,255
  805154:	e0bffc17 	ldw	r2,-16(fp)
  805158:	10800843 	ldbu	r2,33(r2)
  80515c:	10803fcc 	andi	r2,r2,255
  805160:	e13ffc17 	ldw	r4,-16(fp)
  805164:	18c018e4 	muli	r3,r3,99
  805168:	20c7883a 	add	r3,r4,r3
  80516c:	1885883a 	add	r2,r3,r2
  805170:	10801004 	addi	r2,r2,64
  805174:	e0fff903 	ldbu	r3,-28(fp)
  805178:	10c00005 	stb	r3,0(r2)

      sp->x++;
  80517c:	e0bffc17 	ldw	r2,-16(fp)
  805180:	10800843 	ldbu	r2,33(r2)
  805184:	10800044 	addi	r2,r2,1
  805188:	1007883a 	mov	r3,r2
  80518c:	e0bffc17 	ldw	r2,-16(fp)
  805190:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  805194:	e0bffd17 	ldw	r2,-12(fp)
  805198:	10800044 	addi	r2,r2,1
  80519c:	e0bffd15 	stw	r2,-12(fp)
  8051a0:	e0fffd17 	ldw	r3,-12(fp)
  8051a4:	e0bff817 	ldw	r2,-32(fp)
  8051a8:	18bf5f36 	bltu	r3,r2,804f28 <__alt_data_end+0xff804f28>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  8051ac:	00800404 	movi	r2,16
  8051b0:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8051b4:	e03ff515 	stw	zero,-44(fp)
  8051b8:	00003606 	br	805294 <altera_avalon_lcd_16207_write+0x3ac>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  8051bc:	00801404 	movi	r2,80
  8051c0:	e0bff715 	stw	r2,-36(fp)
  8051c4:	00001206 	br	805210 <altera_avalon_lcd_16207_write+0x328>
      if (sp->line[y].data[width-1] != ' ')
  8051c8:	e0bff717 	ldw	r2,-36(fp)
  8051cc:	10bfffc4 	addi	r2,r2,-1
  8051d0:	e13ffc17 	ldw	r4,-16(fp)
  8051d4:	e0fff517 	ldw	r3,-44(fp)
  8051d8:	18c018e4 	muli	r3,r3,99
  8051dc:	20c7883a 	add	r3,r4,r3
  8051e0:	1885883a 	add	r2,r3,r2
  8051e4:	10801004 	addi	r2,r2,64
  8051e8:	10800003 	ldbu	r2,0(r2)
  8051ec:	10803fcc 	andi	r2,r2,255
  8051f0:	1080201c 	xori	r2,r2,128
  8051f4:	10bfe004 	addi	r2,r2,-128
  8051f8:	10800820 	cmpeqi	r2,r2,32
  8051fc:	1000011e 	bne	r2,zero,805204 <altera_avalon_lcd_16207_write+0x31c>
        break;
  805200:	00000506 	br	805218 <altera_avalon_lcd_16207_write+0x330>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  805204:	e0bff717 	ldw	r2,-36(fp)
  805208:	10bfffc4 	addi	r2,r2,-1
  80520c:	e0bff715 	stw	r2,-36(fp)
  805210:	e0bff717 	ldw	r2,-36(fp)
  805214:	00bfec16 	blt	zero,r2,8051c8 <__alt_data_end+0xff8051c8>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  805218:	e0bff717 	ldw	r2,-36(fp)
  80521c:	10800448 	cmpgei	r2,r2,17
  805220:	1000031e 	bne	r2,zero,805230 <altera_avalon_lcd_16207_write+0x348>
      width = ALT_LCD_WIDTH;
  805224:	00800404 	movi	r2,16
  805228:	e0bff715 	stw	r2,-36(fp)
  80522c:	00000306 	br	80523c <altera_avalon_lcd_16207_write+0x354>
    else
      width++;
  805230:	e0bff717 	ldw	r2,-36(fp)
  805234:	10800044 	addi	r2,r2,1
  805238:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  80523c:	e0bff717 	ldw	r2,-36(fp)
  805240:	1009883a 	mov	r4,r2
  805244:	e0fffc17 	ldw	r3,-16(fp)
  805248:	e0bff517 	ldw	r2,-44(fp)
  80524c:	108018e4 	muli	r2,r2,99
  805250:	10802404 	addi	r2,r2,144
  805254:	1885883a 	add	r2,r3,r2
  805258:	11000045 	stb	r4,1(r2)
    if (widthmax < width)
  80525c:	e0fff617 	ldw	r3,-40(fp)
  805260:	e0bff717 	ldw	r2,-36(fp)
  805264:	1880020e 	bge	r3,r2,805270 <altera_avalon_lcd_16207_write+0x388>
      widthmax = width;
  805268:	e0bff717 	ldw	r2,-36(fp)
  80526c:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  805270:	e0fffc17 	ldw	r3,-16(fp)
  805274:	e0bff517 	ldw	r2,-44(fp)
  805278:	108018e4 	muli	r2,r2,99
  80527c:	10802404 	addi	r2,r2,144
  805280:	1885883a 	add	r2,r3,r2
  805284:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805288:	e0bff517 	ldw	r2,-44(fp)
  80528c:	10800044 	addi	r2,r2,1
  805290:	e0bff515 	stw	r2,-44(fp)
  805294:	e0bff517 	ldw	r2,-44(fp)
  805298:	10800090 	cmplti	r2,r2,2
  80529c:	103fc71e 	bne	r2,zero,8051bc <__alt_data_end+0xff8051bc>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  8052a0:	e0bff617 	ldw	r2,-40(fp)
  8052a4:	10800448 	cmpgei	r2,r2,17
  8052a8:	1000031e 	bne	r2,zero,8052b8 <altera_avalon_lcd_16207_write+0x3d0>
    sp->scrollmax = 0;
  8052ac:	e0bffc17 	ldw	r2,-16(fp)
  8052b0:	10000985 	stb	zero,38(r2)
  8052b4:	00002e06 	br	805370 <altera_avalon_lcd_16207_write+0x488>
  else
  {
    widthmax *= 2;
  8052b8:	e0bff617 	ldw	r2,-40(fp)
  8052bc:	1085883a 	add	r2,r2,r2
  8052c0:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  8052c4:	e0bff617 	ldw	r2,-40(fp)
  8052c8:	1007883a 	mov	r3,r2
  8052cc:	e0bffc17 	ldw	r2,-16(fp)
  8052d0:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8052d4:	e03ff515 	stw	zero,-44(fp)
  8052d8:	00002206 	br	805364 <altera_avalon_lcd_16207_write+0x47c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  8052dc:	e0fffc17 	ldw	r3,-16(fp)
  8052e0:	e0bff517 	ldw	r2,-44(fp)
  8052e4:	108018e4 	muli	r2,r2,99
  8052e8:	10802404 	addi	r2,r2,144
  8052ec:	1885883a 	add	r2,r3,r2
  8052f0:	10800043 	ldbu	r2,1(r2)
  8052f4:	10803fcc 	andi	r2,r2,255
  8052f8:	1080201c 	xori	r2,r2,128
  8052fc:	10bfe004 	addi	r2,r2,-128
  805300:	10800450 	cmplti	r2,r2,17
  805304:	1000141e 	bne	r2,zero,805358 <altera_avalon_lcd_16207_write+0x470>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  805308:	e0fffc17 	ldw	r3,-16(fp)
  80530c:	e0bff517 	ldw	r2,-44(fp)
  805310:	108018e4 	muli	r2,r2,99
  805314:	10802404 	addi	r2,r2,144
  805318:	1885883a 	add	r2,r3,r2
  80531c:	10800043 	ldbu	r2,1(r2)
  805320:	10803fcc 	andi	r2,r2,255
  805324:	1080201c 	xori	r2,r2,128
  805328:	10bfe004 	addi	r2,r2,-128
  80532c:	1004923a 	slli	r2,r2,8
  805330:	1009883a 	mov	r4,r2
  805334:	e17ff617 	ldw	r5,-40(fp)
  805338:	0802fd00 	call	802fd0 <__divsi3>
  80533c:	1009883a 	mov	r4,r2
  805340:	e0fffc17 	ldw	r3,-16(fp)
  805344:	e0bff517 	ldw	r2,-44(fp)
  805348:	108018e4 	muli	r2,r2,99
  80534c:	10802404 	addi	r2,r2,144
  805350:	1885883a 	add	r2,r3,r2
  805354:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805358:	e0bff517 	ldw	r2,-44(fp)
  80535c:	10800044 	addi	r2,r2,1
  805360:	e0bff515 	stw	r2,-44(fp)
  805364:	e0bff517 	ldw	r2,-44(fp)
  805368:	10800090 	cmplti	r2,r2,2
  80536c:	103fdb1e 	bne	r2,zero,8052dc <__alt_data_end+0xff8052dc>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  805370:	e0bffc17 	ldw	r2,-16(fp)
  805374:	10800943 	ldbu	r2,37(r2)
  805378:	10803fcc 	andi	r2,r2,255
  80537c:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  805380:	e13ffc17 	ldw	r4,-16(fp)
  805384:	08049980 	call	804998 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  805388:	e0bffc17 	ldw	r2,-16(fp)
  80538c:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  805390:	e0bffc17 	ldw	r2,-16(fp)
  805394:	10800943 	ldbu	r2,37(r2)
  805398:	10c03fcc 	andi	r3,r2,255
  80539c:	e0bffb17 	ldw	r2,-20(fp)
  8053a0:	1880011e 	bne	r3,r2,8053a8 <altera_avalon_lcd_16207_write+0x4c0>
      break;
  8053a4:	00000406 	br	8053b8 <altera_avalon_lcd_16207_write+0x4d0>

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  8053a8:	e0bffc17 	ldw	r2,-16(fp)
  8053ac:	00c00044 	movi	r3,1
  8053b0:	10c009c5 	stb	r3,39(r2)
  }
  8053b4:	003fee06 	br	805370 <__alt_data_end+0xff805370>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  8053b8:	e0bffe17 	ldw	r2,-8(fp)
}
  8053bc:	e037883a 	mov	sp,fp
  8053c0:	dfc00117 	ldw	ra,4(sp)
  8053c4:	df000017 	ldw	fp,0(sp)
  8053c8:	dec00204 	addi	sp,sp,8
  8053cc:	f800283a 	ret

008053d0 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  8053d0:	defffc04 	addi	sp,sp,-16
  8053d4:	dfc00315 	stw	ra,12(sp)
  8053d8:	df000215 	stw	fp,8(sp)
  8053dc:	df000204 	addi	fp,sp,8
  8053e0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  8053e4:	e0bfff17 	ldw	r2,-4(fp)
  8053e8:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  8053ec:	e0bffe17 	ldw	r2,-8(fp)
  8053f0:	10800943 	ldbu	r2,37(r2)
  8053f4:	10803fcc 	andi	r2,r2,255
  8053f8:	10c00044 	addi	r3,r2,1
  8053fc:	e0bffe17 	ldw	r2,-8(fp)
  805400:	10800983 	ldbu	r2,38(r2)
  805404:	10803fcc 	andi	r2,r2,255
  805408:	18800316 	blt	r3,r2,805418 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  80540c:	e0bffe17 	ldw	r2,-8(fp)
  805410:	10000945 	stb	zero,37(r2)
  805414:	00000606 	br	805430 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  805418:	e0bffe17 	ldw	r2,-8(fp)
  80541c:	10800943 	ldbu	r2,37(r2)
  805420:	10800044 	addi	r2,r2,1
  805424:	1007883a 	mov	r3,r2
  805428:	e0bffe17 	ldw	r2,-8(fp)
  80542c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  805430:	e0bffe17 	ldw	r2,-8(fp)
  805434:	10800983 	ldbu	r2,38(r2)
  805438:	10803fcc 	andi	r2,r2,255
  80543c:	10000826 	beq	r2,zero,805460 <alt_lcd_16207_timeout+0x90>
  805440:	e0bffe17 	ldw	r2,-8(fp)
  805444:	108009c3 	ldbu	r2,39(r2)
  805448:	10803fcc 	andi	r2,r2,255
  80544c:	1080201c 	xori	r2,r2,128
  805450:	10bfe004 	addi	r2,r2,-128
  805454:	1000021e 	bne	r2,zero,805460 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  805458:	e13ffe17 	ldw	r4,-8(fp)
  80545c:	08049980 	call	804998 <lcd_repaint_screen>

  return sp->period;
  805460:	e0bffe17 	ldw	r2,-8(fp)
  805464:	10800717 	ldw	r2,28(r2)
}
  805468:	e037883a 	mov	sp,fp
  80546c:	dfc00117 	ldw	ra,4(sp)
  805470:	df000017 	ldw	fp,0(sp)
  805474:	dec00204 	addi	sp,sp,8
  805478:	f800283a 	ret

0080547c <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  80547c:	defffc04 	addi	sp,sp,-16
  805480:	dfc00315 	stw	ra,12(sp)
  805484:	df000215 	stw	fp,8(sp)
  805488:	df000204 	addi	fp,sp,8
  80548c:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  805490:	e0bfff17 	ldw	r2,-4(fp)
  805494:	10800017 	ldw	r2,0(r2)
  805498:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  80549c:	e0bfff17 	ldw	r2,-4(fp)
  8054a0:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  8054a4:	010ea604 	movi	r4,15000
  8054a8:	08068a00 	call	8068a0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8054ac:	e0bffe17 	ldw	r2,-8(fp)
  8054b0:	00c00c04 	movi	r3,48
  8054b4:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  8054b8:	01040104 	movi	r4,4100
  8054bc:	08068a00 	call	8068a0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8054c0:	e0bffe17 	ldw	r2,-8(fp)
  8054c4:	00c00c04 	movi	r3,48
  8054c8:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  8054cc:	0100fa04 	movi	r4,1000
  8054d0:	08068a00 	call	8068a0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8054d4:	e0bffe17 	ldw	r2,-8(fp)
  8054d8:	00c00c04 	movi	r3,48
  8054dc:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  8054e0:	e13fff17 	ldw	r4,-4(fp)
  8054e4:	01400e04 	movi	r5,56
  8054e8:	08047440 	call	804744 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8054ec:	e13fff17 	ldw	r4,-4(fp)
  8054f0:	01400204 	movi	r5,8
  8054f4:	08047440 	call	804744 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8054f8:	e13fff17 	ldw	r4,-4(fp)
  8054fc:	08048cc0 	call	8048cc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  805500:	e13fff17 	ldw	r4,-4(fp)
  805504:	01400184 	movi	r5,6
  805508:	08047440 	call	804744 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  80550c:	e13fff17 	ldw	r4,-4(fp)
  805510:	01400304 	movi	r5,12
  805514:	08047440 	call	804744 <lcd_write_command>

  sp->esccount = -1;
  805518:	e0bfff17 	ldw	r2,-4(fp)
  80551c:	00ffffc4 	movi	r3,-1
  805520:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  805524:	e0bfff17 	ldw	r2,-4(fp)
  805528:	10800a04 	addi	r2,r2,40
  80552c:	1009883a 	mov	r4,r2
  805530:	000b883a 	mov	r5,zero
  805534:	01800204 	movi	r6,8
  805538:	08029ec0 	call	8029ec <memset>

  sp->scrollpos = 0;
  80553c:	e0bfff17 	ldw	r2,-4(fp)
  805540:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  805544:	e0bfff17 	ldw	r2,-4(fp)
  805548:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  80554c:	e0bfff17 	ldw	r2,-4(fp)
  805550:	100009c5 	stb	zero,39(r2)
  805554:	00802074 	movhi	r2,129
  805558:	10ab8e04 	addi	r2,r2,-20936
  80555c:	10800017 	ldw	r2,0(r2)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  805560:	1009883a 	mov	r4,r2
  805564:	01400284 	movi	r5,10
  805568:	08030800 	call	803080 <__udivsi3>
  80556c:	1007883a 	mov	r3,r2
  805570:	e0bfff17 	ldw	r2,-4(fp)
  805574:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  805578:	e0bfff17 	ldw	r2,-4(fp)
  80557c:	10c00104 	addi	r3,r2,4
  805580:	e0bfff17 	ldw	r2,-4(fp)
  805584:	10800717 	ldw	r2,28(r2)
  805588:	1809883a 	mov	r4,r3
  80558c:	100b883a 	mov	r5,r2
  805590:	01802034 	movhi	r6,128
  805594:	3194f404 	addi	r6,r6,21456
  805598:	e1ffff17 	ldw	r7,-4(fp)
  80559c:	0805ff80 	call	805ff8 <alt_alarm_start>
}
  8055a0:	e037883a 	mov	sp,fp
  8055a4:	dfc00117 	ldw	ra,4(sp)
  8055a8:	df000017 	ldw	fp,0(sp)
  8055ac:	dec00204 	addi	sp,sp,8
  8055b0:	f800283a 	ret

008055b4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8055b4:	defffa04 	addi	sp,sp,-24
  8055b8:	dfc00515 	stw	ra,20(sp)
  8055bc:	df000415 	stw	fp,16(sp)
  8055c0:	df000404 	addi	fp,sp,16
  8055c4:	e13ffd15 	stw	r4,-12(fp)
  8055c8:	e17ffe15 	stw	r5,-8(fp)
  8055cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  8055d0:	e0bffd17 	ldw	r2,-12(fp)
  8055d4:	10800017 	ldw	r2,0(r2)
  8055d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  8055dc:	e0bffc17 	ldw	r2,-16(fp)
  8055e0:	10c00a04 	addi	r3,r2,40
  8055e4:	e0bffd17 	ldw	r2,-12(fp)
  8055e8:	10800217 	ldw	r2,8(r2)
  8055ec:	1809883a 	mov	r4,r3
  8055f0:	e17ffe17 	ldw	r5,-8(fp)
  8055f4:	e1bfff17 	ldw	r6,-4(fp)
  8055f8:	100f883a 	mov	r7,r2
  8055fc:	0804ee80 	call	804ee8 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  805600:	e037883a 	mov	sp,fp
  805604:	dfc00117 	ldw	ra,4(sp)
  805608:	df000017 	ldw	fp,0(sp)
  80560c:	dec00204 	addi	sp,sp,8
  805610:	f800283a 	ret

00805614 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  805614:	defff904 	addi	sp,sp,-28
  805618:	dfc00615 	stw	ra,24(sp)
  80561c:	df000515 	stw	fp,20(sp)
  805620:	df000504 	addi	fp,sp,20
  805624:	e13ffe15 	stw	r4,-8(fp)
  805628:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  80562c:	0007883a 	mov	r3,zero
  805630:	e0bffe17 	ldw	r2,-8(fp)
  805634:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  805638:	e0bffe17 	ldw	r2,-8(fp)
  80563c:	10800104 	addi	r2,r2,4
  805640:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805644:	0005303a 	rdctl	r2,status
  805648:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80564c:	e0fffc17 	ldw	r3,-16(fp)
  805650:	00bfff84 	movi	r2,-2
  805654:	1884703a 	and	r2,r3,r2
  805658:	1001703a 	wrctl	status,r2
  
  return context;
  80565c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  805660:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
  805664:	080679c0 	call	80679c <alt_tick>
  805668:	e0bffb17 	ldw	r2,-20(fp)
  80566c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805670:	e0bffd17 	ldw	r2,-12(fp)
  805674:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  805678:	e037883a 	mov	sp,fp
  80567c:	dfc00117 	ldw	ra,4(sp)
  805680:	df000017 	ldw	fp,0(sp)
  805684:	dec00204 	addi	sp,sp,8
  805688:	f800283a 	ret

0080568c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  80568c:	defff904 	addi	sp,sp,-28
  805690:	dfc00615 	stw	ra,24(sp)
  805694:	df000515 	stw	fp,20(sp)
  805698:	df000504 	addi	fp,sp,20
  80569c:	e13ffc15 	stw	r4,-16(fp)
  8056a0:	e17ffd15 	stw	r5,-12(fp)
  8056a4:	e1bffe15 	stw	r6,-8(fp)
  8056a8:	e1ffff15 	stw	r7,-4(fp)
  8056ac:	e0bfff17 	ldw	r2,-4(fp)
  8056b0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  8056b4:	00802074 	movhi	r2,129
  8056b8:	10ab8e04 	addi	r2,r2,-20936
  8056bc:	10800017 	ldw	r2,0(r2)
  8056c0:	1000041e 	bne	r2,zero,8056d4 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
  8056c4:	00802074 	movhi	r2,129
  8056c8:	10ab8e04 	addi	r2,r2,-20936
  8056cc:	e0fffb17 	ldw	r3,-20(fp)
  8056d0:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  8056d4:	e0bffc17 	ldw	r2,-16(fp)
  8056d8:	10800104 	addi	r2,r2,4
  8056dc:	00c001c4 	movi	r3,7
  8056e0:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
  8056e4:	e13ffe17 	ldw	r4,-8(fp)
  8056e8:	e17ffc17 	ldw	r5,-16(fp)
  8056ec:	01802034 	movhi	r6,128
  8056f0:	31958504 	addi	r6,r6,22036
  8056f4:	08032dc0 	call	8032dc <alt_irq_register>
#endif  
}
  8056f8:	e037883a 	mov	sp,fp
  8056fc:	dfc00117 	ldw	ra,4(sp)
  805700:	df000017 	ldw	fp,0(sp)
  805704:	dec00204 	addi	sp,sp,8
  805708:	f800283a 	ret

0080570c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  80570c:	defffa04 	addi	sp,sp,-24
  805710:	dfc00515 	stw	ra,20(sp)
  805714:	df000415 	stw	fp,16(sp)
  805718:	df000404 	addi	fp,sp,16
  80571c:	e13ffd15 	stw	r4,-12(fp)
  805720:	e17ffe15 	stw	r5,-8(fp)
  805724:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  805728:	e0bffd17 	ldw	r2,-12(fp)
  80572c:	10800017 	ldw	r2,0(r2)
  805730:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  805734:	e0bffc17 	ldw	r2,-16(fp)
  805738:	10c00a04 	addi	r3,r2,40
  80573c:	e0bffd17 	ldw	r2,-12(fp)
  805740:	10800217 	ldw	r2,8(r2)
  805744:	1809883a 	mov	r4,r3
  805748:	e17ffe17 	ldw	r5,-8(fp)
  80574c:	e1bfff17 	ldw	r6,-4(fp)
  805750:	100f883a 	mov	r7,r2
  805754:	0805c200 	call	805c20 <altera_avalon_uart_read>
      fd->fd_flags);
}
  805758:	e037883a 	mov	sp,fp
  80575c:	dfc00117 	ldw	ra,4(sp)
  805760:	df000017 	ldw	fp,0(sp)
  805764:	dec00204 	addi	sp,sp,8
  805768:	f800283a 	ret

0080576c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  80576c:	defffa04 	addi	sp,sp,-24
  805770:	dfc00515 	stw	ra,20(sp)
  805774:	df000415 	stw	fp,16(sp)
  805778:	df000404 	addi	fp,sp,16
  80577c:	e13ffd15 	stw	r4,-12(fp)
  805780:	e17ffe15 	stw	r5,-8(fp)
  805784:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  805788:	e0bffd17 	ldw	r2,-12(fp)
  80578c:	10800017 	ldw	r2,0(r2)
  805790:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  805794:	e0bffc17 	ldw	r2,-16(fp)
  805798:	10c00a04 	addi	r3,r2,40
  80579c:	e0bffd17 	ldw	r2,-12(fp)
  8057a0:	10800217 	ldw	r2,8(r2)
  8057a4:	1809883a 	mov	r4,r3
  8057a8:	e17ffe17 	ldw	r5,-8(fp)
  8057ac:	e1bfff17 	ldw	r6,-4(fp)
  8057b0:	100f883a 	mov	r7,r2
  8057b4:	0805e4c0 	call	805e4c <altera_avalon_uart_write>
      fd->fd_flags);
}
  8057b8:	e037883a 	mov	sp,fp
  8057bc:	dfc00117 	ldw	ra,4(sp)
  8057c0:	df000017 	ldw	fp,0(sp)
  8057c4:	dec00204 	addi	sp,sp,8
  8057c8:	f800283a 	ret

008057cc <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  8057cc:	defffc04 	addi	sp,sp,-16
  8057d0:	dfc00315 	stw	ra,12(sp)
  8057d4:	df000215 	stw	fp,8(sp)
  8057d8:	df000204 	addi	fp,sp,8
  8057dc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8057e0:	e0bfff17 	ldw	r2,-4(fp)
  8057e4:	10800017 	ldw	r2,0(r2)
  8057e8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  8057ec:	e0bffe17 	ldw	r2,-8(fp)
  8057f0:	10c00a04 	addi	r3,r2,40
  8057f4:	e0bfff17 	ldw	r2,-4(fp)
  8057f8:	10800217 	ldw	r2,8(r2)
  8057fc:	1809883a 	mov	r4,r3
  805800:	100b883a 	mov	r5,r2
  805804:	0805b7c0 	call	805b7c <altera_avalon_uart_close>
}
  805808:	e037883a 	mov	sp,fp
  80580c:	dfc00117 	ldw	ra,4(sp)
  805810:	df000017 	ldw	fp,0(sp)
  805814:	dec00204 	addi	sp,sp,8
  805818:	f800283a 	ret

0080581c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  80581c:	defff904 	addi	sp,sp,-28
  805820:	dfc00615 	stw	ra,24(sp)
  805824:	df000515 	stw	fp,20(sp)
  805828:	df000504 	addi	fp,sp,20
  80582c:	e13ffd15 	stw	r4,-12(fp)
  805830:	e17ffe15 	stw	r5,-8(fp)
  805834:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  805838:	e0bffd17 	ldw	r2,-12(fp)
  80583c:	10800017 	ldw	r2,0(r2)
  805840:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  805844:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  805848:	1000041e 	bne	r2,zero,80585c <altera_avalon_uart_init+0x40>
  80584c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  805850:	1000021e 	bne	r2,zero,80585c <altera_avalon_uart_init+0x40>
  805854:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  805858:	10000226 	beq	r2,zero,805864 <altera_avalon_uart_init+0x48>
  80585c:	00800044 	movi	r2,1
  805860:	00000106 	br	805868 <altera_avalon_uart_init+0x4c>
  805864:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  805868:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  80586c:	e0bffc17 	ldw	r2,-16(fp)
  805870:	10000d1e 	bne	r2,zero,8058a8 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  805874:	e0bffd17 	ldw	r2,-12(fp)
  805878:	00c32004 	movi	r3,3200
  80587c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  805880:	e0bffb17 	ldw	r2,-20(fp)
  805884:	10800304 	addi	r2,r2,12
  805888:	e0fffd17 	ldw	r3,-12(fp)
  80588c:	18c00117 	ldw	r3,4(r3)
  805890:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
  805894:	e13fff17 	ldw	r4,-4(fp)
  805898:	e17ffd17 	ldw	r5,-12(fp)
  80589c:	01802034 	movhi	r6,128
  8058a0:	31962f04 	addi	r6,r6,22716
  8058a4:	08032dc0 	call	8032dc <alt_irq_register>
#endif  
  }
}
  8058a8:	e037883a 	mov	sp,fp
  8058ac:	dfc00117 	ldw	ra,4(sp)
  8058b0:	df000017 	ldw	fp,0(sp)
  8058b4:	dec00204 	addi	sp,sp,8
  8058b8:	f800283a 	ret

008058bc <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  8058bc:	defff904 	addi	sp,sp,-28
  8058c0:	dfc00615 	stw	ra,24(sp)
  8058c4:	df000515 	stw	fp,20(sp)
  8058c8:	df000504 	addi	fp,sp,20
  8058cc:	e13ffe15 	stw	r4,-8(fp)
  8058d0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  8058d4:	e0bffe17 	ldw	r2,-8(fp)
  8058d8:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
  8058dc:	e0bffb17 	ldw	r2,-20(fp)
  8058e0:	10800017 	ldw	r2,0(r2)
  8058e4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  8058e8:	e0bffc17 	ldw	r2,-16(fp)
  8058ec:	10800204 	addi	r2,r2,8
  8058f0:	10800037 	ldwio	r2,0(r2)
  8058f4:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  8058f8:	e0bffc17 	ldw	r2,-16(fp)
  8058fc:	10800204 	addi	r2,r2,8
  805900:	0007883a 	mov	r3,zero
  805904:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  805908:	e0bffc17 	ldw	r2,-16(fp)
  80590c:	10800204 	addi	r2,r2,8
  805910:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  805914:	e0bffd17 	ldw	r2,-12(fp)
  805918:	1080200c 	andi	r2,r2,128
  80591c:	10000326 	beq	r2,zero,80592c <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
  805920:	e13ffb17 	ldw	r4,-20(fp)
  805924:	e17ffd17 	ldw	r5,-12(fp)
  805928:	08059580 	call	805958 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  80592c:	e0bffd17 	ldw	r2,-12(fp)
  805930:	1081100c 	andi	r2,r2,1088
  805934:	10000326 	beq	r2,zero,805944 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  805938:	e13ffb17 	ldw	r4,-20(fp)
  80593c:	e17ffd17 	ldw	r5,-12(fp)
  805940:	0805a380 	call	805a38 <altera_avalon_uart_txirq>
  }
  

}
  805944:	e037883a 	mov	sp,fp
  805948:	dfc00117 	ldw	ra,4(sp)
  80594c:	df000017 	ldw	fp,0(sp)
  805950:	dec00204 	addi	sp,sp,8
  805954:	f800283a 	ret

00805958 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  805958:	defffc04 	addi	sp,sp,-16
  80595c:	df000315 	stw	fp,12(sp)
  805960:	df000304 	addi	fp,sp,12
  805964:	e13ffe15 	stw	r4,-8(fp)
  805968:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  80596c:	e0bfff17 	ldw	r2,-4(fp)
  805970:	108000cc 	andi	r2,r2,3
  805974:	10000126 	beq	r2,zero,80597c <altera_avalon_uart_rxirq+0x24>
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  805978:	00002b06 	br	805a28 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  80597c:	e0bffe17 	ldw	r2,-8(fp)
  805980:	10800317 	ldw	r2,12(r2)
  805984:	e0bffe17 	ldw	r2,-8(fp)
  805988:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80598c:	e0bffe17 	ldw	r2,-8(fp)
  805990:	10800317 	ldw	r2,12(r2)
  805994:	10800044 	addi	r2,r2,1
  805998:	10800fcc 	andi	r2,r2,63
  80599c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  8059a0:	e0bffe17 	ldw	r2,-8(fp)
  8059a4:	10800317 	ldw	r2,12(r2)
  8059a8:	e0fffe17 	ldw	r3,-8(fp)
  8059ac:	18c00017 	ldw	r3,0(r3)
  8059b0:	18c00037 	ldwio	r3,0(r3)
  8059b4:	1809883a 	mov	r4,r3
  8059b8:	e0fffe17 	ldw	r3,-8(fp)
  8059bc:	1885883a 	add	r2,r3,r2
  8059c0:	10800704 	addi	r2,r2,28
  8059c4:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  8059c8:	e0bffe17 	ldw	r2,-8(fp)
  8059cc:	e0fffd17 	ldw	r3,-12(fp)
  8059d0:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8059d4:	e0bffe17 	ldw	r2,-8(fp)
  8059d8:	10800317 	ldw	r2,12(r2)
  8059dc:	10800044 	addi	r2,r2,1
  8059e0:	10800fcc 	andi	r2,r2,63
  8059e4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  8059e8:	e0bffe17 	ldw	r2,-8(fp)
  8059ec:	10c00217 	ldw	r3,8(r2)
  8059f0:	e0bffd17 	ldw	r2,-12(fp)
  8059f4:	18800c1e 	bne	r3,r2,805a28 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8059f8:	e0bffe17 	ldw	r2,-8(fp)
  8059fc:	10c00117 	ldw	r3,4(r2)
  805a00:	00bfdfc4 	movi	r2,-129
  805a04:	1886703a 	and	r3,r3,r2
  805a08:	e0bffe17 	ldw	r2,-8(fp)
  805a0c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  805a10:	e0bffe17 	ldw	r2,-8(fp)
  805a14:	10800017 	ldw	r2,0(r2)
  805a18:	10800304 	addi	r2,r2,12
  805a1c:	e0fffe17 	ldw	r3,-8(fp)
  805a20:	18c00117 	ldw	r3,4(r3)
  805a24:	10c00035 	stwio	r3,0(r2)
  }   
}
  805a28:	e037883a 	mov	sp,fp
  805a2c:	df000017 	ldw	fp,0(sp)
  805a30:	dec00104 	addi	sp,sp,4
  805a34:	f800283a 	ret

00805a38 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  805a38:	defffb04 	addi	sp,sp,-20
  805a3c:	df000415 	stw	fp,16(sp)
  805a40:	df000404 	addi	fp,sp,16
  805a44:	e13ffc15 	stw	r4,-16(fp)
  805a48:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  805a4c:	e0bffc17 	ldw	r2,-16(fp)
  805a50:	10c00417 	ldw	r3,16(r2)
  805a54:	e0bffc17 	ldw	r2,-16(fp)
  805a58:	10800517 	ldw	r2,20(r2)
  805a5c:	18803226 	beq	r3,r2,805b28 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  805a60:	e0bffc17 	ldw	r2,-16(fp)
  805a64:	10800617 	ldw	r2,24(r2)
  805a68:	1080008c 	andi	r2,r2,2
  805a6c:	10000326 	beq	r2,zero,805a7c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  805a70:	e0bffd17 	ldw	r2,-12(fp)
  805a74:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  805a78:	10001d26 	beq	r2,zero,805af0 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  805a7c:	e0bffc17 	ldw	r2,-16(fp)
  805a80:	10800417 	ldw	r2,16(r2)
  805a84:	e0bffc17 	ldw	r2,-16(fp)
  805a88:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  805a8c:	e0bffc17 	ldw	r2,-16(fp)
  805a90:	10800017 	ldw	r2,0(r2)
  805a94:	10800104 	addi	r2,r2,4
  805a98:	e0fffc17 	ldw	r3,-16(fp)
  805a9c:	18c00417 	ldw	r3,16(r3)
  805aa0:	e13ffc17 	ldw	r4,-16(fp)
  805aa4:	20c7883a 	add	r3,r4,r3
  805aa8:	18c01704 	addi	r3,r3,92
  805aac:	18c00003 	ldbu	r3,0(r3)
  805ab0:	18c03fcc 	andi	r3,r3,255
  805ab4:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  805ab8:	e0bffc17 	ldw	r2,-16(fp)
  805abc:	10800417 	ldw	r2,16(r2)
  805ac0:	10800044 	addi	r2,r2,1
  805ac4:	e0fffc17 	ldw	r3,-16(fp)
  805ac8:	18800415 	stw	r2,16(r3)
  805acc:	10c00fcc 	andi	r3,r2,63
  805ad0:	e0bffc17 	ldw	r2,-16(fp)
  805ad4:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  805ad8:	e0bffc17 	ldw	r2,-16(fp)
  805adc:	10800117 	ldw	r2,4(r2)
  805ae0:	10c01014 	ori	r3,r2,64
  805ae4:	e0bffc17 	ldw	r2,-16(fp)
  805ae8:	10c00115 	stw	r3,4(r2)
  805aec:	00000e06 	br	805b28 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  805af0:	e0bffc17 	ldw	r2,-16(fp)
  805af4:	10800017 	ldw	r2,0(r2)
  805af8:	10800204 	addi	r2,r2,8
  805afc:	10800037 	ldwio	r2,0(r2)
  805b00:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  805b04:	e0bffd17 	ldw	r2,-12(fp)
  805b08:	1082000c 	andi	r2,r2,2048
  805b0c:	1000061e 	bne	r2,zero,805b28 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  805b10:	e0bffc17 	ldw	r2,-16(fp)
  805b14:	10c00117 	ldw	r3,4(r2)
  805b18:	00bfefc4 	movi	r2,-65
  805b1c:	1886703a 	and	r3,r3,r2
  805b20:	e0bffc17 	ldw	r2,-16(fp)
  805b24:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  805b28:	e0bffc17 	ldw	r2,-16(fp)
  805b2c:	10c00417 	ldw	r3,16(r2)
  805b30:	e0bffc17 	ldw	r2,-16(fp)
  805b34:	10800517 	ldw	r2,20(r2)
  805b38:	1880061e 	bne	r3,r2,805b54 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  805b3c:	e0bffc17 	ldw	r2,-16(fp)
  805b40:	10c00117 	ldw	r3,4(r2)
  805b44:	00beefc4 	movi	r2,-1089
  805b48:	1886703a 	and	r3,r3,r2
  805b4c:	e0bffc17 	ldw	r2,-16(fp)
  805b50:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805b54:	e0bffc17 	ldw	r2,-16(fp)
  805b58:	10800017 	ldw	r2,0(r2)
  805b5c:	10800304 	addi	r2,r2,12
  805b60:	e0fffc17 	ldw	r3,-16(fp)
  805b64:	18c00117 	ldw	r3,4(r3)
  805b68:	10c00035 	stwio	r3,0(r2)
}
  805b6c:	e037883a 	mov	sp,fp
  805b70:	df000017 	ldw	fp,0(sp)
  805b74:	dec00104 	addi	sp,sp,4
  805b78:	f800283a 	ret

00805b7c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  805b7c:	defffd04 	addi	sp,sp,-12
  805b80:	df000215 	stw	fp,8(sp)
  805b84:	df000204 	addi	fp,sp,8
  805b88:	e13ffe15 	stw	r4,-8(fp)
  805b8c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  805b90:	00000506 	br	805ba8 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  805b94:	e0bfff17 	ldw	r2,-4(fp)
  805b98:	1090000c 	andi	r2,r2,16384
  805b9c:	10000226 	beq	r2,zero,805ba8 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  805ba0:	00bffd44 	movi	r2,-11
  805ba4:	00000606 	br	805bc0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  805ba8:	e0bffe17 	ldw	r2,-8(fp)
  805bac:	10c00417 	ldw	r3,16(r2)
  805bb0:	e0bffe17 	ldw	r2,-8(fp)
  805bb4:	10800517 	ldw	r2,20(r2)
  805bb8:	18bff61e 	bne	r3,r2,805b94 <__alt_data_end+0xff805b94>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  805bbc:	0005883a 	mov	r2,zero
}
  805bc0:	e037883a 	mov	sp,fp
  805bc4:	df000017 	ldw	fp,0(sp)
  805bc8:	dec00104 	addi	sp,sp,4
  805bcc:	f800283a 	ret

00805bd0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805bd0:	defffe04 	addi	sp,sp,-8
  805bd4:	dfc00115 	stw	ra,4(sp)
  805bd8:	df000015 	stw	fp,0(sp)
  805bdc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805be0:	00802074 	movhi	r2,129
  805be4:	10a44e04 	addi	r2,r2,-28360
  805be8:	10800017 	ldw	r2,0(r2)
  805bec:	10000526 	beq	r2,zero,805c04 <alt_get_errno+0x34>
  805bf0:	00802074 	movhi	r2,129
  805bf4:	10a44e04 	addi	r2,r2,-28360
  805bf8:	10800017 	ldw	r2,0(r2)
  805bfc:	103ee83a 	callr	r2
  805c00:	00000206 	br	805c0c <alt_get_errno+0x3c>
  805c04:	00802074 	movhi	r2,129
  805c08:	10ab8904 	addi	r2,r2,-20956
}
  805c0c:	e037883a 	mov	sp,fp
  805c10:	dfc00117 	ldw	ra,4(sp)
  805c14:	df000017 	ldw	fp,0(sp)
  805c18:	dec00204 	addi	sp,sp,8
  805c1c:	f800283a 	ret

00805c20 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  805c20:	defff204 	addi	sp,sp,-56
  805c24:	dfc00d15 	stw	ra,52(sp)
  805c28:	df000c15 	stw	fp,48(sp)
  805c2c:	df000c04 	addi	fp,sp,48
  805c30:	e13ffc15 	stw	r4,-16(fp)
  805c34:	e17ffd15 	stw	r5,-12(fp)
  805c38:	e1bffe15 	stw	r6,-8(fp)
  805c3c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  805c40:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  805c44:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  805c48:	e0bfff17 	ldw	r2,-4(fp)
  805c4c:	1090000c 	andi	r2,r2,16384
  805c50:	1005003a 	cmpeq	r2,r2,zero
  805c54:	10803fcc 	andi	r2,r2,255
  805c58:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  805c5c:	00001306 	br	805cac <altera_avalon_uart_read+0x8c>
    {
      count++;
  805c60:	e0bff517 	ldw	r2,-44(fp)
  805c64:	10800044 	addi	r2,r2,1
  805c68:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  805c6c:	e0bffd17 	ldw	r2,-12(fp)
  805c70:	10c00044 	addi	r3,r2,1
  805c74:	e0fffd15 	stw	r3,-12(fp)
  805c78:	e0fffc17 	ldw	r3,-16(fp)
  805c7c:	18c00217 	ldw	r3,8(r3)
  805c80:	e13ffc17 	ldw	r4,-16(fp)
  805c84:	20c7883a 	add	r3,r4,r3
  805c88:	18c00704 	addi	r3,r3,28
  805c8c:	18c00003 	ldbu	r3,0(r3)
  805c90:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  805c94:	e0bffc17 	ldw	r2,-16(fp)
  805c98:	10800217 	ldw	r2,8(r2)
  805c9c:	10800044 	addi	r2,r2,1
  805ca0:	10c00fcc 	andi	r3,r2,63
  805ca4:	e0bffc17 	ldw	r2,-16(fp)
  805ca8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  805cac:	e0fff517 	ldw	r3,-44(fp)
  805cb0:	e0bffe17 	ldw	r2,-8(fp)
  805cb4:	1880050e 	bge	r3,r2,805ccc <altera_avalon_uart_read+0xac>
  805cb8:	e0bffc17 	ldw	r2,-16(fp)
  805cbc:	10c00217 	ldw	r3,8(r2)
  805cc0:	e0bffc17 	ldw	r2,-16(fp)
  805cc4:	10800317 	ldw	r2,12(r2)
  805cc8:	18bfe51e 	bne	r3,r2,805c60 <__alt_data_end+0xff805c60>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  805ccc:	e0bff517 	ldw	r2,-44(fp)
  805cd0:	1000251e 	bne	r2,zero,805d68 <altera_avalon_uart_read+0x148>
  805cd4:	e0bffc17 	ldw	r2,-16(fp)
  805cd8:	10c00217 	ldw	r3,8(r2)
  805cdc:	e0bffc17 	ldw	r2,-16(fp)
  805ce0:	10800317 	ldw	r2,12(r2)
  805ce4:	1880201e 	bne	r3,r2,805d68 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  805ce8:	e0bff617 	ldw	r2,-40(fp)
  805cec:	1000071e 	bne	r2,zero,805d0c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  805cf0:	0805bd00 	call	805bd0 <alt_get_errno>
  805cf4:	1007883a 	mov	r3,r2
  805cf8:	008002c4 	movi	r2,11
  805cfc:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  805d00:	00800044 	movi	r2,1
  805d04:	e0bff405 	stb	r2,-48(fp)
        break;
  805d08:	00001b06 	br	805d78 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805d0c:	0005303a 	rdctl	r2,status
  805d10:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805d14:	e0fff817 	ldw	r3,-32(fp)
  805d18:	00bfff84 	movi	r2,-2
  805d1c:	1884703a 	and	r2,r3,r2
  805d20:	1001703a 	wrctl	status,r2
  
  return context;
  805d24:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  805d28:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  805d2c:	e0bffc17 	ldw	r2,-16(fp)
  805d30:	10800117 	ldw	r2,4(r2)
  805d34:	10c02014 	ori	r3,r2,128
  805d38:	e0bffc17 	ldw	r2,-16(fp)
  805d3c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805d40:	e0bffc17 	ldw	r2,-16(fp)
  805d44:	10800017 	ldw	r2,0(r2)
  805d48:	10800304 	addi	r2,r2,12
  805d4c:	e0fffc17 	ldw	r3,-16(fp)
  805d50:	18c00117 	ldw	r3,4(r3)
  805d54:	10c00035 	stwio	r3,0(r2)
  805d58:	e0bff717 	ldw	r2,-36(fp)
  805d5c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805d60:	e0bff917 	ldw	r2,-28(fp)
  805d64:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  805d68:	e0bff517 	ldw	r2,-44(fp)
  805d6c:	1000021e 	bne	r2,zero,805d78 <altera_avalon_uart_read+0x158>
  805d70:	e0bffe17 	ldw	r2,-8(fp)
  805d74:	103fb91e 	bne	r2,zero,805c5c <__alt_data_end+0xff805c5c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805d78:	0005303a 	rdctl	r2,status
  805d7c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805d80:	e0fffa17 	ldw	r3,-24(fp)
  805d84:	00bfff84 	movi	r2,-2
  805d88:	1884703a 	and	r2,r3,r2
  805d8c:	1001703a 	wrctl	status,r2
  
  return context;
  805d90:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  805d94:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  805d98:	e0bffc17 	ldw	r2,-16(fp)
  805d9c:	10800117 	ldw	r2,4(r2)
  805da0:	10c02014 	ori	r3,r2,128
  805da4:	e0bffc17 	ldw	r2,-16(fp)
  805da8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805dac:	e0bffc17 	ldw	r2,-16(fp)
  805db0:	10800017 	ldw	r2,0(r2)
  805db4:	10800304 	addi	r2,r2,12
  805db8:	e0fffc17 	ldw	r3,-16(fp)
  805dbc:	18c00117 	ldw	r3,4(r3)
  805dc0:	10c00035 	stwio	r3,0(r2)
  805dc4:	e0bff717 	ldw	r2,-36(fp)
  805dc8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805dcc:	e0bffb17 	ldw	r2,-20(fp)
  805dd0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  805dd4:	e0bff403 	ldbu	r2,-48(fp)
  805dd8:	10000226 	beq	r2,zero,805de4 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  805ddc:	00bffd44 	movi	r2,-11
  805de0:	00000106 	br	805de8 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  805de4:	e0bff517 	ldw	r2,-44(fp)
  }
}
  805de8:	e037883a 	mov	sp,fp
  805dec:	dfc00117 	ldw	ra,4(sp)
  805df0:	df000017 	ldw	fp,0(sp)
  805df4:	dec00204 	addi	sp,sp,8
  805df8:	f800283a 	ret

00805dfc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805dfc:	defffe04 	addi	sp,sp,-8
  805e00:	dfc00115 	stw	ra,4(sp)
  805e04:	df000015 	stw	fp,0(sp)
  805e08:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805e0c:	00802074 	movhi	r2,129
  805e10:	10a44e04 	addi	r2,r2,-28360
  805e14:	10800017 	ldw	r2,0(r2)
  805e18:	10000526 	beq	r2,zero,805e30 <alt_get_errno+0x34>
  805e1c:	00802074 	movhi	r2,129
  805e20:	10a44e04 	addi	r2,r2,-28360
  805e24:	10800017 	ldw	r2,0(r2)
  805e28:	103ee83a 	callr	r2
  805e2c:	00000206 	br	805e38 <alt_get_errno+0x3c>
  805e30:	00802074 	movhi	r2,129
  805e34:	10ab8904 	addi	r2,r2,-20956
}
  805e38:	e037883a 	mov	sp,fp
  805e3c:	dfc00117 	ldw	ra,4(sp)
  805e40:	df000017 	ldw	fp,0(sp)
  805e44:	dec00204 	addi	sp,sp,8
  805e48:	f800283a 	ret

00805e4c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  805e4c:	defff204 	addi	sp,sp,-56
  805e50:	dfc00d15 	stw	ra,52(sp)
  805e54:	df000c15 	stw	fp,48(sp)
  805e58:	df000c04 	addi	fp,sp,48
  805e5c:	e13ffc15 	stw	r4,-16(fp)
  805e60:	e17ffd15 	stw	r5,-12(fp)
  805e64:	e1bffe15 	stw	r6,-8(fp)
  805e68:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  805e6c:	e0bffe17 	ldw	r2,-8(fp)
  805e70:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  805e74:	e0bfff17 	ldw	r2,-4(fp)
  805e78:	1090000c 	andi	r2,r2,16384
  805e7c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  805e80:	00003c06 	br	805f74 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  805e84:	e0bffc17 	ldw	r2,-16(fp)
  805e88:	10800517 	ldw	r2,20(r2)
  805e8c:	10800044 	addi	r2,r2,1
  805e90:	10800fcc 	andi	r2,r2,63
  805e94:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  805e98:	e0bffc17 	ldw	r2,-16(fp)
  805e9c:	10c00417 	ldw	r3,16(r2)
  805ea0:	e0bff617 	ldw	r2,-40(fp)
  805ea4:	1880221e 	bne	r3,r2,805f30 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  805ea8:	e0bff517 	ldw	r2,-44(fp)
  805eac:	10000526 	beq	r2,zero,805ec4 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  805eb0:	0805dfc0 	call	805dfc <alt_get_errno>
  805eb4:	1007883a 	mov	r3,r2
  805eb8:	008002c4 	movi	r2,11
  805ebc:	18800015 	stw	r2,0(r3)
        break;
  805ec0:	00002e06 	br	805f7c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805ec4:	0005303a 	rdctl	r2,status
  805ec8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805ecc:	e0fff817 	ldw	r3,-32(fp)
  805ed0:	00bfff84 	movi	r2,-2
  805ed4:	1884703a 	and	r2,r3,r2
  805ed8:	1001703a 	wrctl	status,r2
  
  return context;
  805edc:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  805ee0:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  805ee4:	e0bffc17 	ldw	r2,-16(fp)
  805ee8:	10800117 	ldw	r2,4(r2)
  805eec:	10c11014 	ori	r3,r2,1088
  805ef0:	e0bffc17 	ldw	r2,-16(fp)
  805ef4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805ef8:	e0bffc17 	ldw	r2,-16(fp)
  805efc:	10800017 	ldw	r2,0(r2)
  805f00:	10800304 	addi	r2,r2,12
  805f04:	e0fffc17 	ldw	r3,-16(fp)
  805f08:	18c00117 	ldw	r3,4(r3)
  805f0c:	10c00035 	stwio	r3,0(r2)
  805f10:	e0bff717 	ldw	r2,-36(fp)
  805f14:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805f18:	e0bff917 	ldw	r2,-28(fp)
  805f1c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  805f20:	e0bffc17 	ldw	r2,-16(fp)
  805f24:	10c00417 	ldw	r3,16(r2)
  805f28:	e0bff617 	ldw	r2,-40(fp)
  805f2c:	18bffc26 	beq	r3,r2,805f20 <__alt_data_end+0xff805f20>
      }
    }

    count--;
  805f30:	e0bff417 	ldw	r2,-48(fp)
  805f34:	10bfffc4 	addi	r2,r2,-1
  805f38:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  805f3c:	e0bffc17 	ldw	r2,-16(fp)
  805f40:	10c00517 	ldw	r3,20(r2)
  805f44:	e0bffd17 	ldw	r2,-12(fp)
  805f48:	11000044 	addi	r4,r2,1
  805f4c:	e13ffd15 	stw	r4,-12(fp)
  805f50:	10800003 	ldbu	r2,0(r2)
  805f54:	1009883a 	mov	r4,r2
  805f58:	e0bffc17 	ldw	r2,-16(fp)
  805f5c:	10c5883a 	add	r2,r2,r3
  805f60:	10801704 	addi	r2,r2,92
  805f64:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  805f68:	e0bffc17 	ldw	r2,-16(fp)
  805f6c:	e0fff617 	ldw	r3,-40(fp)
  805f70:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  805f74:	e0bff417 	ldw	r2,-48(fp)
  805f78:	103fc21e 	bne	r2,zero,805e84 <__alt_data_end+0xff805e84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805f7c:	0005303a 	rdctl	r2,status
  805f80:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805f84:	e0fffa17 	ldw	r3,-24(fp)
  805f88:	00bfff84 	movi	r2,-2
  805f8c:	1884703a 	and	r2,r3,r2
  805f90:	1001703a 	wrctl	status,r2
  
  return context;
  805f94:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  805f98:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  805f9c:	e0bffc17 	ldw	r2,-16(fp)
  805fa0:	10800117 	ldw	r2,4(r2)
  805fa4:	10c11014 	ori	r3,r2,1088
  805fa8:	e0bffc17 	ldw	r2,-16(fp)
  805fac:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805fb0:	e0bffc17 	ldw	r2,-16(fp)
  805fb4:	10800017 	ldw	r2,0(r2)
  805fb8:	10800304 	addi	r2,r2,12
  805fbc:	e0fffc17 	ldw	r3,-16(fp)
  805fc0:	18c00117 	ldw	r3,4(r3)
  805fc4:	10c00035 	stwio	r3,0(r2)
  805fc8:	e0bff717 	ldw	r2,-36(fp)
  805fcc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805fd0:	e0bffb17 	ldw	r2,-20(fp)
  805fd4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  805fd8:	e0fffe17 	ldw	r3,-8(fp)
  805fdc:	e0bff417 	ldw	r2,-48(fp)
  805fe0:	1885c83a 	sub	r2,r3,r2
}
  805fe4:	e037883a 	mov	sp,fp
  805fe8:	dfc00117 	ldw	ra,4(sp)
  805fec:	df000017 	ldw	fp,0(sp)
  805ff0:	dec00204 	addi	sp,sp,8
  805ff4:	f800283a 	ret

00805ff8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  805ff8:	defff504 	addi	sp,sp,-44
  805ffc:	df000a15 	stw	fp,40(sp)
  806000:	df000a04 	addi	fp,sp,40
  806004:	e13ffc15 	stw	r4,-16(fp)
  806008:	e17ffd15 	stw	r5,-12(fp)
  80600c:	e1bffe15 	stw	r6,-8(fp)
  806010:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  806014:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  806018:	00802074 	movhi	r2,129
  80601c:	10ab8e04 	addi	r2,r2,-20936
  806020:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  806024:	10003f26 	beq	r2,zero,806124 <alt_alarm_start+0x12c>
  {
    if (alarm)
  806028:	e0bffc17 	ldw	r2,-16(fp)
  80602c:	10003b26 	beq	r2,zero,80611c <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
  806030:	e0bffc17 	ldw	r2,-16(fp)
  806034:	e0fffe17 	ldw	r3,-8(fp)
  806038:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  80603c:	e0bffc17 	ldw	r2,-16(fp)
  806040:	e0ffff17 	ldw	r3,-4(fp)
  806044:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806048:	0005303a 	rdctl	r2,status
  80604c:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806050:	e0fff817 	ldw	r3,-32(fp)
  806054:	00bfff84 	movi	r2,-2
  806058:	1884703a 	and	r2,r3,r2
  80605c:	1001703a 	wrctl	status,r2
  
  return context;
  806060:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  806064:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  806068:	00802074 	movhi	r2,129
  80606c:	10ab8f04 	addi	r2,r2,-20932
  806070:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  806074:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  806078:	e0fffd17 	ldw	r3,-12(fp)
  80607c:	e0bff617 	ldw	r2,-40(fp)
  806080:	1885883a 	add	r2,r3,r2
  806084:	10c00044 	addi	r3,r2,1
  806088:	e0bffc17 	ldw	r2,-16(fp)
  80608c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  806090:	e0bffc17 	ldw	r2,-16(fp)
  806094:	10c00217 	ldw	r3,8(r2)
  806098:	e0bff617 	ldw	r2,-40(fp)
  80609c:	1880042e 	bgeu	r3,r2,8060b0 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
  8060a0:	e0bffc17 	ldw	r2,-16(fp)
  8060a4:	00c00044 	movi	r3,1
  8060a8:	10c00405 	stb	r3,16(r2)
  8060ac:	00000206 	br	8060b8 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
  8060b0:	e0bffc17 	ldw	r2,-16(fp)
  8060b4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  8060b8:	e0fffc17 	ldw	r3,-16(fp)
  8060bc:	00802074 	movhi	r2,129
  8060c0:	10a45204 	addi	r2,r2,-28344
  8060c4:	e0bff915 	stw	r2,-28(fp)
  8060c8:	e0fffa15 	stw	r3,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  8060cc:	e0bffa17 	ldw	r2,-24(fp)
  8060d0:	e0fff917 	ldw	r3,-28(fp)
  8060d4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  8060d8:	e0bff917 	ldw	r2,-28(fp)
  8060dc:	10c00017 	ldw	r3,0(r2)
  8060e0:	e0bffa17 	ldw	r2,-24(fp)
  8060e4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  8060e8:	e0bff917 	ldw	r2,-28(fp)
  8060ec:	10800017 	ldw	r2,0(r2)
  8060f0:	e0fffa17 	ldw	r3,-24(fp)
  8060f4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  8060f8:	e0bff917 	ldw	r2,-28(fp)
  8060fc:	e0fffa17 	ldw	r3,-24(fp)
  806100:	10c00015 	stw	r3,0(r2)
  806104:	e0bff717 	ldw	r2,-36(fp)
  806108:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80610c:	e0bffb17 	ldw	r2,-20(fp)
  806110:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  806114:	0005883a 	mov	r2,zero
  806118:	00000306 	br	806128 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
  80611c:	00bffa84 	movi	r2,-22
  806120:	00000106 	br	806128 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
  806124:	00bfde84 	movi	r2,-134
  }
}
  806128:	e037883a 	mov	sp,fp
  80612c:	df000017 	ldw	fp,0(sp)
  806130:	dec00104 	addi	sp,sp,4
  806134:	f800283a 	ret

00806138 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  806138:	defffe04 	addi	sp,sp,-8
  80613c:	df000115 	stw	fp,4(sp)
  806140:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  806144:	e03fff15 	stw	zero,-4(fp)
  806148:	00000506 	br	806160 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  80614c:	e0bfff17 	ldw	r2,-4(fp)
  806150:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  806154:	e0bfff17 	ldw	r2,-4(fp)
  806158:	10800804 	addi	r2,r2,32
  80615c:	e0bfff15 	stw	r2,-4(fp)
  806160:	e0bfff17 	ldw	r2,-4(fp)
  806164:	10820030 	cmpltui	r2,r2,2048
  806168:	103ff81e 	bne	r2,zero,80614c <__alt_data_end+0xff80614c>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  80616c:	e037883a 	mov	sp,fp
  806170:	df000017 	ldw	fp,0(sp)
  806174:	dec00104 	addi	sp,sp,4
  806178:	f800283a 	ret

0080617c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80617c:	defffe04 	addi	sp,sp,-8
  806180:	dfc00115 	stw	ra,4(sp)
  806184:	df000015 	stw	fp,0(sp)
  806188:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80618c:	00802074 	movhi	r2,129
  806190:	10a44e04 	addi	r2,r2,-28360
  806194:	10800017 	ldw	r2,0(r2)
  806198:	10000526 	beq	r2,zero,8061b0 <alt_get_errno+0x34>
  80619c:	00802074 	movhi	r2,129
  8061a0:	10a44e04 	addi	r2,r2,-28360
  8061a4:	10800017 	ldw	r2,0(r2)
  8061a8:	103ee83a 	callr	r2
  8061ac:	00000206 	br	8061b8 <alt_get_errno+0x3c>
  8061b0:	00802074 	movhi	r2,129
  8061b4:	10ab8904 	addi	r2,r2,-20956
}
  8061b8:	e037883a 	mov	sp,fp
  8061bc:	dfc00117 	ldw	ra,4(sp)
  8061c0:	df000017 	ldw	fp,0(sp)
  8061c4:	dec00204 	addi	sp,sp,8
  8061c8:	f800283a 	ret

008061cc <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  8061cc:	defffa04 	addi	sp,sp,-24
  8061d0:	dfc00515 	stw	ra,20(sp)
  8061d4:	df000415 	stw	fp,16(sp)
  8061d8:	df000404 	addi	fp,sp,16
  8061dc:	e13ffe15 	stw	r4,-8(fp)
  8061e0:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  8061e4:	e0bffe17 	ldw	r2,-8(fp)
  8061e8:	10000326 	beq	r2,zero,8061f8 <alt_dev_llist_insert+0x2c>
  8061ec:	e0bffe17 	ldw	r2,-8(fp)
  8061f0:	10800217 	ldw	r2,8(r2)
  8061f4:	1000061e 	bne	r2,zero,806210 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  8061f8:	080617c0 	call	80617c <alt_get_errno>
  8061fc:	1007883a 	mov	r3,r2
  806200:	00800584 	movi	r2,22
  806204:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  806208:	00bffa84 	movi	r2,-22
  80620c:	00001306 	br	80625c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  806210:	e0bffe17 	ldw	r2,-8(fp)
  806214:	e0ffff17 	ldw	r3,-4(fp)
  806218:	e0fffc15 	stw	r3,-16(fp)
  80621c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  806220:	e0bffd17 	ldw	r2,-12(fp)
  806224:	e0fffc17 	ldw	r3,-16(fp)
  806228:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  80622c:	e0bffc17 	ldw	r2,-16(fp)
  806230:	10c00017 	ldw	r3,0(r2)
  806234:	e0bffd17 	ldw	r2,-12(fp)
  806238:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80623c:	e0bffc17 	ldw	r2,-16(fp)
  806240:	10800017 	ldw	r2,0(r2)
  806244:	e0fffd17 	ldw	r3,-12(fp)
  806248:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  80624c:	e0bffc17 	ldw	r2,-16(fp)
  806250:	e0fffd17 	ldw	r3,-12(fp)
  806254:	10c00015 	stw	r3,0(r2)

  return 0;  
  806258:	0005883a 	mov	r2,zero
}
  80625c:	e037883a 	mov	sp,fp
  806260:	dfc00117 	ldw	ra,4(sp)
  806264:	df000017 	ldw	fp,0(sp)
  806268:	dec00204 	addi	sp,sp,8
  80626c:	f800283a 	ret

00806270 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  806270:	defffd04 	addi	sp,sp,-12
  806274:	dfc00215 	stw	ra,8(sp)
  806278:	df000115 	stw	fp,4(sp)
  80627c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  806280:	00802034 	movhi	r2,128
  806284:	109c5a04 	addi	r2,r2,29032
  806288:	e0bfff15 	stw	r2,-4(fp)
  80628c:	00000606 	br	8062a8 <_do_ctors+0x38>
        (*ctor) (); 
  806290:	e0bfff17 	ldw	r2,-4(fp)
  806294:	10800017 	ldw	r2,0(r2)
  806298:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  80629c:	e0bfff17 	ldw	r2,-4(fp)
  8062a0:	10bfff04 	addi	r2,r2,-4
  8062a4:	e0bfff15 	stw	r2,-4(fp)
  8062a8:	e0ffff17 	ldw	r3,-4(fp)
  8062ac:	00802034 	movhi	r2,128
  8062b0:	109c5b04 	addi	r2,r2,29036
  8062b4:	18bff62e 	bgeu	r3,r2,806290 <__alt_data_end+0xff806290>
        (*ctor) (); 
}
  8062b8:	e037883a 	mov	sp,fp
  8062bc:	dfc00117 	ldw	ra,4(sp)
  8062c0:	df000017 	ldw	fp,0(sp)
  8062c4:	dec00204 	addi	sp,sp,8
  8062c8:	f800283a 	ret

008062cc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  8062cc:	defffd04 	addi	sp,sp,-12
  8062d0:	dfc00215 	stw	ra,8(sp)
  8062d4:	df000115 	stw	fp,4(sp)
  8062d8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  8062dc:	00802034 	movhi	r2,128
  8062e0:	109c5a04 	addi	r2,r2,29032
  8062e4:	e0bfff15 	stw	r2,-4(fp)
  8062e8:	00000606 	br	806304 <_do_dtors+0x38>
        (*dtor) (); 
  8062ec:	e0bfff17 	ldw	r2,-4(fp)
  8062f0:	10800017 	ldw	r2,0(r2)
  8062f4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  8062f8:	e0bfff17 	ldw	r2,-4(fp)
  8062fc:	10bfff04 	addi	r2,r2,-4
  806300:	e0bfff15 	stw	r2,-4(fp)
  806304:	e0ffff17 	ldw	r3,-4(fp)
  806308:	00802034 	movhi	r2,128
  80630c:	109c5b04 	addi	r2,r2,29036
  806310:	18bff62e 	bgeu	r3,r2,8062ec <__alt_data_end+0xff8062ec>
        (*dtor) (); 
}
  806314:	e037883a 	mov	sp,fp
  806318:	dfc00117 	ldw	ra,4(sp)
  80631c:	df000017 	ldw	fp,0(sp)
  806320:	dec00204 	addi	sp,sp,8
  806324:	f800283a 	ret

00806328 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  806328:	defffe04 	addi	sp,sp,-8
  80632c:	dfc00115 	stw	ra,4(sp)
  806330:	df000015 	stw	fp,0(sp)
  806334:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  806338:	0009883a 	mov	r4,zero
  80633c:	01440004 	movi	r5,4096
  806340:	0806ca00 	call	806ca0 <alt_icache_flush>
#endif
}
  806344:	e037883a 	mov	sp,fp
  806348:	dfc00117 	ldw	ra,4(sp)
  80634c:	df000017 	ldw	fp,0(sp)
  806350:	dec00204 	addi	sp,sp,8
  806354:	f800283a 	ret

00806358 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  806358:	defff904 	addi	sp,sp,-28
  80635c:	dfc00615 	stw	ra,24(sp)
  806360:	df000515 	stw	fp,20(sp)
  806364:	df000504 	addi	fp,sp,20
  806368:	e13ffc15 	stw	r4,-16(fp)
  80636c:	e17ffd15 	stw	r5,-12(fp)
  806370:	e1bffe15 	stw	r6,-8(fp)
  806374:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  806378:	e13ffd17 	ldw	r4,-12(fp)
  80637c:	e17ffe17 	ldw	r5,-8(fp)
  806380:	e1bfff17 	ldw	r6,-4(fp)
  806384:	08065ac0 	call	8065ac <open>
  806388:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  80638c:	e0bffb17 	ldw	r2,-20(fp)
  806390:	10001c16 	blt	r2,zero,806404 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  806394:	00802034 	movhi	r2,128
  806398:	109f3c04 	addi	r2,r2,31984
  80639c:	e0fffb17 	ldw	r3,-20(fp)
  8063a0:	18c00324 	muli	r3,r3,12
  8063a4:	10c5883a 	add	r2,r2,r3
  8063a8:	10c00017 	ldw	r3,0(r2)
  8063ac:	e0bffc17 	ldw	r2,-16(fp)
  8063b0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  8063b4:	00802034 	movhi	r2,128
  8063b8:	109f3c04 	addi	r2,r2,31984
  8063bc:	e0fffb17 	ldw	r3,-20(fp)
  8063c0:	18c00324 	muli	r3,r3,12
  8063c4:	18c00104 	addi	r3,r3,4
  8063c8:	10c5883a 	add	r2,r2,r3
  8063cc:	10c00017 	ldw	r3,0(r2)
  8063d0:	e0bffc17 	ldw	r2,-16(fp)
  8063d4:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8063d8:	00802034 	movhi	r2,128
  8063dc:	109f3c04 	addi	r2,r2,31984
  8063e0:	e0fffb17 	ldw	r3,-20(fp)
  8063e4:	18c00324 	muli	r3,r3,12
  8063e8:	18c00204 	addi	r3,r3,8
  8063ec:	10c5883a 	add	r2,r2,r3
  8063f0:	10c00017 	ldw	r3,0(r2)
  8063f4:	e0bffc17 	ldw	r2,-16(fp)
  8063f8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  8063fc:	e13ffb17 	ldw	r4,-20(fp)
  806400:	080398c0 	call	80398c <alt_release_fd>
  }
} 
  806404:	e037883a 	mov	sp,fp
  806408:	dfc00117 	ldw	ra,4(sp)
  80640c:	df000017 	ldw	fp,0(sp)
  806410:	dec00204 	addi	sp,sp,8
  806414:	f800283a 	ret

00806418 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  806418:	defffb04 	addi	sp,sp,-20
  80641c:	dfc00415 	stw	ra,16(sp)
  806420:	df000315 	stw	fp,12(sp)
  806424:	df000304 	addi	fp,sp,12
  806428:	e13ffd15 	stw	r4,-12(fp)
  80642c:	e17ffe15 	stw	r5,-8(fp)
  806430:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  806434:	01002034 	movhi	r4,128
  806438:	211f3f04 	addi	r4,r4,31996
  80643c:	e17ffd17 	ldw	r5,-12(fp)
  806440:	01800044 	movi	r6,1
  806444:	01c07fc4 	movi	r7,511
  806448:	08063580 	call	806358 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  80644c:	01002034 	movhi	r4,128
  806450:	211f3c04 	addi	r4,r4,31984
  806454:	e17ffe17 	ldw	r5,-8(fp)
  806458:	000d883a 	mov	r6,zero
  80645c:	01c07fc4 	movi	r7,511
  806460:	08063580 	call	806358 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  806464:	01002034 	movhi	r4,128
  806468:	211f4204 	addi	r4,r4,32008
  80646c:	e17fff17 	ldw	r5,-4(fp)
  806470:	01800044 	movi	r6,1
  806474:	01c07fc4 	movi	r7,511
  806478:	08063580 	call	806358 <alt_open_fd>
}  
  80647c:	e037883a 	mov	sp,fp
  806480:	dfc00117 	ldw	ra,4(sp)
  806484:	df000017 	ldw	fp,0(sp)
  806488:	dec00204 	addi	sp,sp,8
  80648c:	f800283a 	ret

00806490 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806490:	defffe04 	addi	sp,sp,-8
  806494:	dfc00115 	stw	ra,4(sp)
  806498:	df000015 	stw	fp,0(sp)
  80649c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8064a0:	00802074 	movhi	r2,129
  8064a4:	10a44e04 	addi	r2,r2,-28360
  8064a8:	10800017 	ldw	r2,0(r2)
  8064ac:	10000526 	beq	r2,zero,8064c4 <alt_get_errno+0x34>
  8064b0:	00802074 	movhi	r2,129
  8064b4:	10a44e04 	addi	r2,r2,-28360
  8064b8:	10800017 	ldw	r2,0(r2)
  8064bc:	103ee83a 	callr	r2
  8064c0:	00000206 	br	8064cc <alt_get_errno+0x3c>
  8064c4:	00802074 	movhi	r2,129
  8064c8:	10ab8904 	addi	r2,r2,-20956
}
  8064cc:	e037883a 	mov	sp,fp
  8064d0:	dfc00117 	ldw	ra,4(sp)
  8064d4:	df000017 	ldw	fp,0(sp)
  8064d8:	dec00204 	addi	sp,sp,8
  8064dc:	f800283a 	ret

008064e0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  8064e0:	defffd04 	addi	sp,sp,-12
  8064e4:	df000215 	stw	fp,8(sp)
  8064e8:	df000204 	addi	fp,sp,8
  8064ec:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  8064f0:	e0bfff17 	ldw	r2,-4(fp)
  8064f4:	10800217 	ldw	r2,8(r2)
  8064f8:	10d00034 	orhi	r3,r2,16384
  8064fc:	e0bfff17 	ldw	r2,-4(fp)
  806500:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  806504:	e03ffe15 	stw	zero,-8(fp)
  806508:	00001d06 	br	806580 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80650c:	00802034 	movhi	r2,128
  806510:	109f3c04 	addi	r2,r2,31984
  806514:	e0fffe17 	ldw	r3,-8(fp)
  806518:	18c00324 	muli	r3,r3,12
  80651c:	10c5883a 	add	r2,r2,r3
  806520:	10c00017 	ldw	r3,0(r2)
  806524:	e0bfff17 	ldw	r2,-4(fp)
  806528:	10800017 	ldw	r2,0(r2)
  80652c:	1880111e 	bne	r3,r2,806574 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  806530:	00802034 	movhi	r2,128
  806534:	109f3c04 	addi	r2,r2,31984
  806538:	e0fffe17 	ldw	r3,-8(fp)
  80653c:	18c00324 	muli	r3,r3,12
  806540:	18c00204 	addi	r3,r3,8
  806544:	10c5883a 	add	r2,r2,r3
  806548:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80654c:	1000090e 	bge	r2,zero,806574 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  806550:	e0bffe17 	ldw	r2,-8(fp)
  806554:	10c00324 	muli	r3,r2,12
  806558:	00802034 	movhi	r2,128
  80655c:	109f3c04 	addi	r2,r2,31984
  806560:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  806564:	e0bfff17 	ldw	r2,-4(fp)
  806568:	18800226 	beq	r3,r2,806574 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  80656c:	00bffcc4 	movi	r2,-13
  806570:	00000a06 	br	80659c <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  806574:	e0bffe17 	ldw	r2,-8(fp)
  806578:	10800044 	addi	r2,r2,1
  80657c:	e0bffe15 	stw	r2,-8(fp)
  806580:	00802074 	movhi	r2,129
  806584:	10a44d04 	addi	r2,r2,-28364
  806588:	10800017 	ldw	r2,0(r2)
  80658c:	1007883a 	mov	r3,r2
  806590:	e0bffe17 	ldw	r2,-8(fp)
  806594:	18bfdd2e 	bgeu	r3,r2,80650c <__alt_data_end+0xff80650c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  806598:	0005883a 	mov	r2,zero
}
  80659c:	e037883a 	mov	sp,fp
  8065a0:	df000017 	ldw	fp,0(sp)
  8065a4:	dec00104 	addi	sp,sp,4
  8065a8:	f800283a 	ret

008065ac <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  8065ac:	defff604 	addi	sp,sp,-40
  8065b0:	dfc00915 	stw	ra,36(sp)
  8065b4:	df000815 	stw	fp,32(sp)
  8065b8:	df000804 	addi	fp,sp,32
  8065bc:	e13ffd15 	stw	r4,-12(fp)
  8065c0:	e17ffe15 	stw	r5,-8(fp)
  8065c4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  8065c8:	00bfffc4 	movi	r2,-1
  8065cc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  8065d0:	00bffb44 	movi	r2,-19
  8065d4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  8065d8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  8065dc:	e13ffd17 	ldw	r4,-12(fp)
  8065e0:	01402074 	movhi	r5,129
  8065e4:	29644b04 	addi	r5,r5,-28372
  8065e8:	0806a480 	call	806a48 <alt_find_dev>
  8065ec:	e0bff815 	stw	r2,-32(fp)
  8065f0:	e0bff817 	ldw	r2,-32(fp)
  8065f4:	1000051e 	bne	r2,zero,80660c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  8065f8:	e13ffd17 	ldw	r4,-12(fp)
  8065fc:	0806ad80 	call	806ad8 <alt_find_file>
  806600:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  806604:	00800044 	movi	r2,1
  806608:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  80660c:	e0bff817 	ldw	r2,-32(fp)
  806610:	10002926 	beq	r2,zero,8066b8 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
  806614:	e13ff817 	ldw	r4,-32(fp)
  806618:	0806bec0 	call	806bec <alt_get_fd>
  80661c:	e0bff915 	stw	r2,-28(fp)
  806620:	e0bff917 	ldw	r2,-28(fp)
  806624:	1000030e 	bge	r2,zero,806634 <open+0x88>
    {
      status = index;
  806628:	e0bff917 	ldw	r2,-28(fp)
  80662c:	e0bffa15 	stw	r2,-24(fp)
  806630:	00002306 	br	8066c0 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
  806634:	e0bff917 	ldw	r2,-28(fp)
  806638:	10c00324 	muli	r3,r2,12
  80663c:	00802034 	movhi	r2,128
  806640:	109f3c04 	addi	r2,r2,31984
  806644:	1885883a 	add	r2,r3,r2
  806648:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  80664c:	e0fffe17 	ldw	r3,-8(fp)
  806650:	00900034 	movhi	r2,16384
  806654:	10bfffc4 	addi	r2,r2,-1
  806658:	1886703a 	and	r3,r3,r2
  80665c:	e0bffc17 	ldw	r2,-16(fp)
  806660:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  806664:	e0bffb17 	ldw	r2,-20(fp)
  806668:	1000051e 	bne	r2,zero,806680 <open+0xd4>
  80666c:	e13ffc17 	ldw	r4,-16(fp)
  806670:	08064e00 	call	8064e0 <alt_file_locked>
  806674:	e0bffa15 	stw	r2,-24(fp)
  806678:	e0bffa17 	ldw	r2,-24(fp)
  80667c:	10001016 	blt	r2,zero,8066c0 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  806680:	e0bff817 	ldw	r2,-32(fp)
  806684:	10800317 	ldw	r2,12(r2)
  806688:	10000826 	beq	r2,zero,8066ac <open+0x100>
  80668c:	e0bff817 	ldw	r2,-32(fp)
  806690:	10800317 	ldw	r2,12(r2)
  806694:	e13ffc17 	ldw	r4,-16(fp)
  806698:	e17ffd17 	ldw	r5,-12(fp)
  80669c:	e1bffe17 	ldw	r6,-8(fp)
  8066a0:	e1ffff17 	ldw	r7,-4(fp)
  8066a4:	103ee83a 	callr	r2
  8066a8:	00000106 	br	8066b0 <open+0x104>
  8066ac:	0005883a 	mov	r2,zero
  8066b0:	e0bffa15 	stw	r2,-24(fp)
  8066b4:	00000206 	br	8066c0 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
  8066b8:	00bffb44 	movi	r2,-19
  8066bc:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  8066c0:	e0bffa17 	ldw	r2,-24(fp)
  8066c4:	1000090e 	bge	r2,zero,8066ec <open+0x140>
  {
    alt_release_fd (index);  
  8066c8:	e13ff917 	ldw	r4,-28(fp)
  8066cc:	080398c0 	call	80398c <alt_release_fd>
    ALT_ERRNO = -status;
  8066d0:	08064900 	call	806490 <alt_get_errno>
  8066d4:	1007883a 	mov	r3,r2
  8066d8:	e0bffa17 	ldw	r2,-24(fp)
  8066dc:	0085c83a 	sub	r2,zero,r2
  8066e0:	18800015 	stw	r2,0(r3)
    return -1;
  8066e4:	00bfffc4 	movi	r2,-1
  8066e8:	00000106 	br	8066f0 <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
  8066ec:	e0bff917 	ldw	r2,-28(fp)
}
  8066f0:	e037883a 	mov	sp,fp
  8066f4:	dfc00117 	ldw	ra,4(sp)
  8066f8:	df000017 	ldw	fp,0(sp)
  8066fc:	dec00204 	addi	sp,sp,8
  806700:	f800283a 	ret

00806704 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  806704:	defffa04 	addi	sp,sp,-24
  806708:	df000515 	stw	fp,20(sp)
  80670c:	df000504 	addi	fp,sp,20
  806710:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806714:	0005303a 	rdctl	r2,status
  806718:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80671c:	e0fffc17 	ldw	r3,-16(fp)
  806720:	00bfff84 	movi	r2,-2
  806724:	1884703a 	and	r2,r3,r2
  806728:	1001703a 	wrctl	status,r2
  
  return context;
  80672c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  806730:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  806734:	e0bfff17 	ldw	r2,-4(fp)
  806738:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  80673c:	e0bffd17 	ldw	r2,-12(fp)
  806740:	10800017 	ldw	r2,0(r2)
  806744:	e0fffd17 	ldw	r3,-12(fp)
  806748:	18c00117 	ldw	r3,4(r3)
  80674c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  806750:	e0bffd17 	ldw	r2,-12(fp)
  806754:	10800117 	ldw	r2,4(r2)
  806758:	e0fffd17 	ldw	r3,-12(fp)
  80675c:	18c00017 	ldw	r3,0(r3)
  806760:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  806764:	e0bffd17 	ldw	r2,-12(fp)
  806768:	e0fffd17 	ldw	r3,-12(fp)
  80676c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  806770:	e0bffd17 	ldw	r2,-12(fp)
  806774:	e0fffd17 	ldw	r3,-12(fp)
  806778:	10c00015 	stw	r3,0(r2)
  80677c:	e0bffb17 	ldw	r2,-20(fp)
  806780:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806784:	e0bffe17 	ldw	r2,-8(fp)
  806788:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  80678c:	e037883a 	mov	sp,fp
  806790:	df000017 	ldw	fp,0(sp)
  806794:	dec00104 	addi	sp,sp,4
  806798:	f800283a 	ret

0080679c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  80679c:	defffb04 	addi	sp,sp,-20
  8067a0:	dfc00415 	stw	ra,16(sp)
  8067a4:	df000315 	stw	fp,12(sp)
  8067a8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  8067ac:	d0a00d17 	ldw	r2,-32716(gp)
  8067b0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  8067b4:	d0a74a17 	ldw	r2,-25304(gp)
  8067b8:	10800044 	addi	r2,r2,1
  8067bc:	d0a74a15 	stw	r2,-25304(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  8067c0:	00002e06 	br	80687c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  8067c4:	e0bffd17 	ldw	r2,-12(fp)
  8067c8:	10800017 	ldw	r2,0(r2)
  8067cc:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  8067d0:	e0bffd17 	ldw	r2,-12(fp)
  8067d4:	10800403 	ldbu	r2,16(r2)
  8067d8:	10803fcc 	andi	r2,r2,255
  8067dc:	10000426 	beq	r2,zero,8067f0 <alt_tick+0x54>
  8067e0:	d0a74a17 	ldw	r2,-25304(gp)
  8067e4:	1000021e 	bne	r2,zero,8067f0 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  8067e8:	e0bffd17 	ldw	r2,-12(fp)
  8067ec:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  8067f0:	e0bffd17 	ldw	r2,-12(fp)
  8067f4:	10800217 	ldw	r2,8(r2)
  8067f8:	d0e74a17 	ldw	r3,-25304(gp)
  8067fc:	18801d36 	bltu	r3,r2,806874 <alt_tick+0xd8>
  806800:	e0bffd17 	ldw	r2,-12(fp)
  806804:	10800403 	ldbu	r2,16(r2)
  806808:	10803fcc 	andi	r2,r2,255
  80680c:	1000191e 	bne	r2,zero,806874 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  806810:	e0bffd17 	ldw	r2,-12(fp)
  806814:	10800317 	ldw	r2,12(r2)
  806818:	e0fffd17 	ldw	r3,-12(fp)
  80681c:	18c00517 	ldw	r3,20(r3)
  806820:	1809883a 	mov	r4,r3
  806824:	103ee83a 	callr	r2
  806828:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  80682c:	e0bfff17 	ldw	r2,-4(fp)
  806830:	1000031e 	bne	r2,zero,806840 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  806834:	e13ffd17 	ldw	r4,-12(fp)
  806838:	08067040 	call	806704 <alt_alarm_stop>
  80683c:	00000d06 	br	806874 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  806840:	e0bffd17 	ldw	r2,-12(fp)
  806844:	10c00217 	ldw	r3,8(r2)
  806848:	e0bfff17 	ldw	r2,-4(fp)
  80684c:	1887883a 	add	r3,r3,r2
  806850:	e0bffd17 	ldw	r2,-12(fp)
  806854:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  806858:	e0bffd17 	ldw	r2,-12(fp)
  80685c:	10c00217 	ldw	r3,8(r2)
  806860:	d0a74a17 	ldw	r2,-25304(gp)
  806864:	1880032e 	bgeu	r3,r2,806874 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  806868:	e0bffd17 	ldw	r2,-12(fp)
  80686c:	00c00044 	movi	r3,1
  806870:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  806874:	e0bffe17 	ldw	r2,-8(fp)
  806878:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  80687c:	e0fffd17 	ldw	r3,-12(fp)
  806880:	d0a00d04 	addi	r2,gp,-32716
  806884:	18bfcf1e 	bne	r3,r2,8067c4 <__alt_data_end+0xff8067c4>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  806888:	0001883a 	nop
}
  80688c:	e037883a 	mov	sp,fp
  806890:	dfc00117 	ldw	ra,4(sp)
  806894:	df000017 	ldw	fp,0(sp)
  806898:	dec00204 	addi	sp,sp,8
  80689c:	f800283a 	ret

008068a0 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  8068a0:	defffd04 	addi	sp,sp,-12
  8068a4:	dfc00215 	stw	ra,8(sp)
  8068a8:	df000115 	stw	fp,4(sp)
  8068ac:	df000104 	addi	fp,sp,4
  8068b0:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  8068b4:	e13fff17 	ldw	r4,-4(fp)
  8068b8:	08068f00 	call	8068f0 <alt_busy_sleep>
}
  8068bc:	e037883a 	mov	sp,fp
  8068c0:	dfc00117 	ldw	ra,4(sp)
  8068c4:	df000017 	ldw	fp,0(sp)
  8068c8:	dec00204 	addi	sp,sp,8
  8068cc:	f800283a 	ret

008068d0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  8068d0:	deffff04 	addi	sp,sp,-4
  8068d4:	df000015 	stw	fp,0(sp)
  8068d8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  8068dc:	000170fa 	wrctl	ienable,zero
}
  8068e0:	e037883a 	mov	sp,fp
  8068e4:	df000017 	ldw	fp,0(sp)
  8068e8:	dec00104 	addi	sp,sp,4
  8068ec:	f800283a 	ret

008068f0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  8068f0:	defffa04 	addi	sp,sp,-24
  8068f4:	dfc00515 	stw	ra,20(sp)
  8068f8:	df000415 	stw	fp,16(sp)
  8068fc:	df000404 	addi	fp,sp,16
  806900:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  806904:	008000c4 	movi	r2,3
  806908:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  80690c:	e0fffd17 	ldw	r3,-12(fp)
  806910:	008003f4 	movhi	r2,15
  806914:	10909004 	addi	r2,r2,16960
  806918:	1885383a 	mul	r2,r3,r2
  80691c:	0100bef4 	movhi	r4,763
  806920:	213c2004 	addi	r4,r4,-3968
  806924:	100b883a 	mov	r5,r2
  806928:	08030800 	call	803080 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  80692c:	01200034 	movhi	r4,32768
  806930:	213fffc4 	addi	r4,r4,-1
  806934:	100b883a 	mov	r5,r2
  806938:	08030800 	call	803080 <__udivsi3>
  80693c:	e13fff17 	ldw	r4,-4(fp)
  806940:	100b883a 	mov	r5,r2
  806944:	08030800 	call	803080 <__udivsi3>
  806948:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  80694c:	e0bffe17 	ldw	r2,-8(fp)
  806950:	10002a26 	beq	r2,zero,8069fc <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  806954:	e03ffc15 	stw	zero,-16(fp)
  806958:	00001706 	br	8069b8 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  80695c:	00a00034 	movhi	r2,32768
  806960:	10bfffc4 	addi	r2,r2,-1
  806964:	10bfffc4 	addi	r2,r2,-1
  806968:	103ffe1e 	bne	r2,zero,806964 <__alt_data_end+0xff806964>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  80696c:	e0fffd17 	ldw	r3,-12(fp)
  806970:	008003f4 	movhi	r2,15
  806974:	10909004 	addi	r2,r2,16960
  806978:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  80697c:	0100bef4 	movhi	r4,763
  806980:	213c2004 	addi	r4,r4,-3968
  806984:	100b883a 	mov	r5,r2
  806988:	08030800 	call	803080 <__udivsi3>
  80698c:	01200034 	movhi	r4,32768
  806990:	213fffc4 	addi	r4,r4,-1
  806994:	100b883a 	mov	r5,r2
  806998:	08030800 	call	803080 <__udivsi3>
  80699c:	1007883a 	mov	r3,r2
  8069a0:	e0bfff17 	ldw	r2,-4(fp)
  8069a4:	10c5c83a 	sub	r2,r2,r3
  8069a8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  8069ac:	e0bffc17 	ldw	r2,-16(fp)
  8069b0:	10800044 	addi	r2,r2,1
  8069b4:	e0bffc15 	stw	r2,-16(fp)
  8069b8:	e0fffc17 	ldw	r3,-16(fp)
  8069bc:	e0bffe17 	ldw	r2,-8(fp)
  8069c0:	18bfe616 	blt	r3,r2,80695c <__alt_data_end+0xff80695c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  8069c4:	e0fffd17 	ldw	r3,-12(fp)
  8069c8:	008003f4 	movhi	r2,15
  8069cc:	10909004 	addi	r2,r2,16960
  8069d0:	1885383a 	mul	r2,r3,r2
  8069d4:	0100bef4 	movhi	r4,763
  8069d8:	213c2004 	addi	r4,r4,-3968
  8069dc:	100b883a 	mov	r5,r2
  8069e0:	08030800 	call	803080 <__udivsi3>
  8069e4:	1007883a 	mov	r3,r2
  8069e8:	e0bfff17 	ldw	r2,-4(fp)
  8069ec:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8069f0:	10bfffc4 	addi	r2,r2,-1
  8069f4:	103ffe1e 	bne	r2,zero,8069f0 <__alt_data_end+0xff8069f0>
  8069f8:	00000d06 	br	806a30 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  8069fc:	e0fffd17 	ldw	r3,-12(fp)
  806a00:	008003f4 	movhi	r2,15
  806a04:	10909004 	addi	r2,r2,16960
  806a08:	1885383a 	mul	r2,r3,r2
  806a0c:	0100bef4 	movhi	r4,763
  806a10:	213c2004 	addi	r4,r4,-3968
  806a14:	100b883a 	mov	r5,r2
  806a18:	08030800 	call	803080 <__udivsi3>
  806a1c:	1007883a 	mov	r3,r2
  806a20:	e0bfff17 	ldw	r2,-4(fp)
  806a24:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  806a28:	10bfffc4 	addi	r2,r2,-1
  806a2c:	00bffe16 	blt	zero,r2,806a28 <__alt_data_end+0xff806a28>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  806a30:	0005883a 	mov	r2,zero
}
  806a34:	e037883a 	mov	sp,fp
  806a38:	dfc00117 	ldw	ra,4(sp)
  806a3c:	df000017 	ldw	fp,0(sp)
  806a40:	dec00204 	addi	sp,sp,8
  806a44:	f800283a 	ret

00806a48 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  806a48:	defffa04 	addi	sp,sp,-24
  806a4c:	dfc00515 	stw	ra,20(sp)
  806a50:	df000415 	stw	fp,16(sp)
  806a54:	df000404 	addi	fp,sp,16
  806a58:	e13ffe15 	stw	r4,-8(fp)
  806a5c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  806a60:	e0bfff17 	ldw	r2,-4(fp)
  806a64:	10800017 	ldw	r2,0(r2)
  806a68:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  806a6c:	e13ffe17 	ldw	r4,-8(fp)
  806a70:	08004d80 	call	8004d8 <strlen>
  806a74:	10800044 	addi	r2,r2,1
  806a78:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  806a7c:	00000d06 	br	806ab4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  806a80:	e0bffc17 	ldw	r2,-16(fp)
  806a84:	10c00217 	ldw	r3,8(r2)
  806a88:	e0bffd17 	ldw	r2,-12(fp)
  806a8c:	1809883a 	mov	r4,r3
  806a90:	e17ffe17 	ldw	r5,-8(fp)
  806a94:	100d883a 	mov	r6,r2
  806a98:	0806e140 	call	806e14 <memcmp>
  806a9c:	1000021e 	bne	r2,zero,806aa8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  806aa0:	e0bffc17 	ldw	r2,-16(fp)
  806aa4:	00000706 	br	806ac4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  806aa8:	e0bffc17 	ldw	r2,-16(fp)
  806aac:	10800017 	ldw	r2,0(r2)
  806ab0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  806ab4:	e0fffc17 	ldw	r3,-16(fp)
  806ab8:	e0bfff17 	ldw	r2,-4(fp)
  806abc:	18bff01e 	bne	r3,r2,806a80 <__alt_data_end+0xff806a80>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  806ac0:	0005883a 	mov	r2,zero
}
  806ac4:	e037883a 	mov	sp,fp
  806ac8:	dfc00117 	ldw	ra,4(sp)
  806acc:	df000017 	ldw	fp,0(sp)
  806ad0:	dec00204 	addi	sp,sp,8
  806ad4:	f800283a 	ret

00806ad8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  806ad8:	defffb04 	addi	sp,sp,-20
  806adc:	dfc00415 	stw	ra,16(sp)
  806ae0:	df000315 	stw	fp,12(sp)
  806ae4:	df000304 	addi	fp,sp,12
  806ae8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  806aec:	00802074 	movhi	r2,129
  806af0:	10a44904 	addi	r2,r2,-28380
  806af4:	10800017 	ldw	r2,0(r2)
  806af8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  806afc:	00003106 	br	806bc4 <alt_find_file+0xec>
  {
    len = strlen(next->name);
  806b00:	e0bffd17 	ldw	r2,-12(fp)
  806b04:	10800217 	ldw	r2,8(r2)
  806b08:	1009883a 	mov	r4,r2
  806b0c:	08004d80 	call	8004d8 <strlen>
  806b10:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  806b14:	e0bffd17 	ldw	r2,-12(fp)
  806b18:	10c00217 	ldw	r3,8(r2)
  806b1c:	e0bffe17 	ldw	r2,-8(fp)
  806b20:	10bfffc4 	addi	r2,r2,-1
  806b24:	1885883a 	add	r2,r3,r2
  806b28:	10800003 	ldbu	r2,0(r2)
  806b2c:	10803fcc 	andi	r2,r2,255
  806b30:	1080201c 	xori	r2,r2,128
  806b34:	10bfe004 	addi	r2,r2,-128
  806b38:	10800bd8 	cmpnei	r2,r2,47
  806b3c:	1000031e 	bne	r2,zero,806b4c <alt_find_file+0x74>
    {
      len -= 1;
  806b40:	e0bffe17 	ldw	r2,-8(fp)
  806b44:	10bfffc4 	addi	r2,r2,-1
  806b48:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806b4c:	e0bffe17 	ldw	r2,-8(fp)
  806b50:	e0ffff17 	ldw	r3,-4(fp)
  806b54:	1885883a 	add	r2,r3,r2
  806b58:	10800003 	ldbu	r2,0(r2)
  806b5c:	10803fcc 	andi	r2,r2,255
  806b60:	1080201c 	xori	r2,r2,128
  806b64:	10bfe004 	addi	r2,r2,-128
  806b68:	10800be0 	cmpeqi	r2,r2,47
  806b6c:	1000081e 	bne	r2,zero,806b90 <alt_find_file+0xb8>
  806b70:	e0bffe17 	ldw	r2,-8(fp)
  806b74:	e0ffff17 	ldw	r3,-4(fp)
  806b78:	1885883a 	add	r2,r3,r2
  806b7c:	10800003 	ldbu	r2,0(r2)
  806b80:	10803fcc 	andi	r2,r2,255
  806b84:	1080201c 	xori	r2,r2,128
  806b88:	10bfe004 	addi	r2,r2,-128
  806b8c:	10000a1e 	bne	r2,zero,806bb8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
  806b90:	e0bffd17 	ldw	r2,-12(fp)
  806b94:	10c00217 	ldw	r3,8(r2)
  806b98:	e0bffe17 	ldw	r2,-8(fp)
  806b9c:	1809883a 	mov	r4,r3
  806ba0:	e17fff17 	ldw	r5,-4(fp)
  806ba4:	100d883a 	mov	r6,r2
  806ba8:	0806e140 	call	806e14 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806bac:	1000021e 	bne	r2,zero,806bb8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  806bb0:	e0bffd17 	ldw	r2,-12(fp)
  806bb4:	00000806 	br	806bd8 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
  806bb8:	e0bffd17 	ldw	r2,-12(fp)
  806bbc:	10800017 	ldw	r2,0(r2)
  806bc0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  806bc4:	e0fffd17 	ldw	r3,-12(fp)
  806bc8:	00802074 	movhi	r2,129
  806bcc:	10a44904 	addi	r2,r2,-28380
  806bd0:	18bfcb1e 	bne	r3,r2,806b00 <__alt_data_end+0xff806b00>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  806bd4:	0005883a 	mov	r2,zero
}
  806bd8:	e037883a 	mov	sp,fp
  806bdc:	dfc00117 	ldw	ra,4(sp)
  806be0:	df000017 	ldw	fp,0(sp)
  806be4:	dec00204 	addi	sp,sp,8
  806be8:	f800283a 	ret

00806bec <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  806bec:	defffc04 	addi	sp,sp,-16
  806bf0:	df000315 	stw	fp,12(sp)
  806bf4:	df000304 	addi	fp,sp,12
  806bf8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  806bfc:	00bffa04 	movi	r2,-24
  806c00:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806c04:	e03ffd15 	stw	zero,-12(fp)
  806c08:	00001d06 	br	806c80 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
  806c0c:	00802034 	movhi	r2,128
  806c10:	109f3c04 	addi	r2,r2,31984
  806c14:	e0fffd17 	ldw	r3,-12(fp)
  806c18:	18c00324 	muli	r3,r3,12
  806c1c:	10c5883a 	add	r2,r2,r3
  806c20:	10800017 	ldw	r2,0(r2)
  806c24:	1000131e 	bne	r2,zero,806c74 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
  806c28:	00802034 	movhi	r2,128
  806c2c:	109f3c04 	addi	r2,r2,31984
  806c30:	e0fffd17 	ldw	r3,-12(fp)
  806c34:	18c00324 	muli	r3,r3,12
  806c38:	10c5883a 	add	r2,r2,r3
  806c3c:	e0ffff17 	ldw	r3,-4(fp)
  806c40:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  806c44:	00802074 	movhi	r2,129
  806c48:	10a44d04 	addi	r2,r2,-28364
  806c4c:	10c00017 	ldw	r3,0(r2)
  806c50:	e0bffd17 	ldw	r2,-12(fp)
  806c54:	1880040e 	bge	r3,r2,806c68 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
  806c58:	00802074 	movhi	r2,129
  806c5c:	10a44d04 	addi	r2,r2,-28364
  806c60:	e0fffd17 	ldw	r3,-12(fp)
  806c64:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
  806c68:	e0bffd17 	ldw	r2,-12(fp)
  806c6c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  806c70:	00000606 	br	806c8c <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806c74:	e0bffd17 	ldw	r2,-12(fp)
  806c78:	10800044 	addi	r2,r2,1
  806c7c:	e0bffd15 	stw	r2,-12(fp)
  806c80:	e0bffd17 	ldw	r2,-12(fp)
  806c84:	10800810 	cmplti	r2,r2,32
  806c88:	103fe01e 	bne	r2,zero,806c0c <__alt_data_end+0xff806c0c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  806c8c:	e0bffe17 	ldw	r2,-8(fp)
}
  806c90:	e037883a 	mov	sp,fp
  806c94:	df000017 	ldw	fp,0(sp)
  806c98:	dec00104 	addi	sp,sp,4
  806c9c:	f800283a 	ret

00806ca0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  806ca0:	defffb04 	addi	sp,sp,-20
  806ca4:	df000415 	stw	fp,16(sp)
  806ca8:	df000404 	addi	fp,sp,16
  806cac:	e13ffe15 	stw	r4,-8(fp)
  806cb0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  806cb4:	e0bfff17 	ldw	r2,-4(fp)
  806cb8:	10840070 	cmpltui	r2,r2,4097
  806cbc:	1000021e 	bne	r2,zero,806cc8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  806cc0:	00840004 	movi	r2,4096
  806cc4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  806cc8:	e0fffe17 	ldw	r3,-8(fp)
  806ccc:	e0bfff17 	ldw	r2,-4(fp)
  806cd0:	1885883a 	add	r2,r3,r2
  806cd4:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  806cd8:	e0bffe17 	ldw	r2,-8(fp)
  806cdc:	e0bffc15 	stw	r2,-16(fp)
  806ce0:	00000506 	br	806cf8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  806ce4:	e0bffc17 	ldw	r2,-16(fp)
  806ce8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  806cec:	e0bffc17 	ldw	r2,-16(fp)
  806cf0:	10800804 	addi	r2,r2,32
  806cf4:	e0bffc15 	stw	r2,-16(fp)
  806cf8:	e0fffc17 	ldw	r3,-16(fp)
  806cfc:	e0bffd17 	ldw	r2,-12(fp)
  806d00:	18bff836 	bltu	r3,r2,806ce4 <__alt_data_end+0xff806ce4>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  806d04:	e0bffe17 	ldw	r2,-8(fp)
  806d08:	108007cc 	andi	r2,r2,31
  806d0c:	10000226 	beq	r2,zero,806d18 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  806d10:	e0bffc17 	ldw	r2,-16(fp)
  806d14:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  806d18:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  806d1c:	e037883a 	mov	sp,fp
  806d20:	df000017 	ldw	fp,0(sp)
  806d24:	dec00104 	addi	sp,sp,4
  806d28:	f800283a 	ret

00806d2c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  806d2c:	defffe04 	addi	sp,sp,-8
  806d30:	df000115 	stw	fp,4(sp)
  806d34:	df000104 	addi	fp,sp,4
  806d38:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  806d3c:	e0bfff17 	ldw	r2,-4(fp)
  806d40:	10bffe84 	addi	r2,r2,-6
  806d44:	10c00428 	cmpgeui	r3,r2,16
  806d48:	18001a1e 	bne	r3,zero,806db4 <alt_exception_cause_generated_bad_addr+0x88>
  806d4c:	100690ba 	slli	r3,r2,2
  806d50:	00802034 	movhi	r2,128
  806d54:	109b5904 	addi	r2,r2,28004
  806d58:	1885883a 	add	r2,r3,r2
  806d5c:	10800017 	ldw	r2,0(r2)
  806d60:	1000683a 	jmp	r2
  806d64:	00806da4 	muli	r2,zero,438
  806d68:	00806da4 	muli	r2,zero,438
  806d6c:	00806db4 	movhi	r2,438
  806d70:	00806db4 	movhi	r2,438
  806d74:	00806db4 	movhi	r2,438
  806d78:	00806da4 	muli	r2,zero,438
  806d7c:	00806dac 	andhi	r2,zero,438
  806d80:	00806db4 	movhi	r2,438
  806d84:	00806da4 	muli	r2,zero,438
  806d88:	00806da4 	muli	r2,zero,438
  806d8c:	00806db4 	movhi	r2,438
  806d90:	00806da4 	muli	r2,zero,438
  806d94:	00806dac 	andhi	r2,zero,438
  806d98:	00806db4 	movhi	r2,438
  806d9c:	00806db4 	movhi	r2,438
  806da0:	00806da4 	muli	r2,zero,438
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  806da4:	00800044 	movi	r2,1
  806da8:	00000306 	br	806db8 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  806dac:	0005883a 	mov	r2,zero
  806db0:	00000106 	br	806db8 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  806db4:	0005883a 	mov	r2,zero
  }
}
  806db8:	e037883a 	mov	sp,fp
  806dbc:	df000017 	ldw	fp,0(sp)
  806dc0:	dec00104 	addi	sp,sp,4
  806dc4:	f800283a 	ret

00806dc8 <atexit>:
  806dc8:	200b883a 	mov	r5,r4
  806dcc:	000d883a 	mov	r6,zero
  806dd0:	0009883a 	mov	r4,zero
  806dd4:	000f883a 	mov	r7,zero
  806dd8:	0806e901 	jmpi	806e90 <__register_exitproc>

00806ddc <exit>:
  806ddc:	defffe04 	addi	sp,sp,-8
  806de0:	000b883a 	mov	r5,zero
  806de4:	dc000015 	stw	r16,0(sp)
  806de8:	dfc00115 	stw	ra,4(sp)
  806dec:	2021883a 	mov	r16,r4
  806df0:	0806fa40 	call	806fa4 <__call_exitprocs>
  806df4:	00802074 	movhi	r2,129
  806df8:	10a44504 	addi	r2,r2,-28396
  806dfc:	11000017 	ldw	r4,0(r2)
  806e00:	20800f17 	ldw	r2,60(r4)
  806e04:	10000126 	beq	r2,zero,806e0c <exit+0x30>
  806e08:	103ee83a 	callr	r2
  806e0c:	8009883a 	mov	r4,r16
  806e10:	08071380 	call	807138 <_exit>

00806e14 <memcmp>:
  806e14:	01c000c4 	movi	r7,3
  806e18:	3980192e 	bgeu	r7,r6,806e80 <memcmp+0x6c>
  806e1c:	2144b03a 	or	r2,r4,r5
  806e20:	11c4703a 	and	r2,r2,r7
  806e24:	10000f26 	beq	r2,zero,806e64 <memcmp+0x50>
  806e28:	20800003 	ldbu	r2,0(r4)
  806e2c:	28c00003 	ldbu	r3,0(r5)
  806e30:	10c0151e 	bne	r2,r3,806e88 <memcmp+0x74>
  806e34:	31bfff84 	addi	r6,r6,-2
  806e38:	01ffffc4 	movi	r7,-1
  806e3c:	00000406 	br	806e50 <memcmp+0x3c>
  806e40:	20800003 	ldbu	r2,0(r4)
  806e44:	28c00003 	ldbu	r3,0(r5)
  806e48:	31bfffc4 	addi	r6,r6,-1
  806e4c:	10c00e1e 	bne	r2,r3,806e88 <memcmp+0x74>
  806e50:	21000044 	addi	r4,r4,1
  806e54:	29400044 	addi	r5,r5,1
  806e58:	31fff91e 	bne	r6,r7,806e40 <__alt_data_end+0xff806e40>
  806e5c:	0005883a 	mov	r2,zero
  806e60:	f800283a 	ret
  806e64:	20c00017 	ldw	r3,0(r4)
  806e68:	28800017 	ldw	r2,0(r5)
  806e6c:	1880041e 	bne	r3,r2,806e80 <memcmp+0x6c>
  806e70:	31bfff04 	addi	r6,r6,-4
  806e74:	21000104 	addi	r4,r4,4
  806e78:	29400104 	addi	r5,r5,4
  806e7c:	39bff936 	bltu	r7,r6,806e64 <__alt_data_end+0xff806e64>
  806e80:	303fe91e 	bne	r6,zero,806e28 <__alt_data_end+0xff806e28>
  806e84:	003ff506 	br	806e5c <__alt_data_end+0xff806e5c>
  806e88:	10c5c83a 	sub	r2,r2,r3
  806e8c:	f800283a 	ret

00806e90 <__register_exitproc>:
  806e90:	00802074 	movhi	r2,129
  806e94:	defffa04 	addi	sp,sp,-24
  806e98:	10a44504 	addi	r2,r2,-28396
  806e9c:	dc000315 	stw	r16,12(sp)
  806ea0:	14000017 	ldw	r16,0(r2)
  806ea4:	dc400415 	stw	r17,16(sp)
  806ea8:	dfc00515 	stw	ra,20(sp)
  806eac:	80805217 	ldw	r2,328(r16)
  806eb0:	2023883a 	mov	r17,r4
  806eb4:	10003626 	beq	r2,zero,806f90 <__register_exitproc+0x100>
  806eb8:	10c00117 	ldw	r3,4(r2)
  806ebc:	010007c4 	movi	r4,31
  806ec0:	20c00e16 	blt	r4,r3,806efc <__register_exitproc+0x6c>
  806ec4:	1a400044 	addi	r9,r3,1
  806ec8:	8800211e 	bne	r17,zero,806f50 <__register_exitproc+0xc0>
  806ecc:	18c00084 	addi	r3,r3,2
  806ed0:	18c7883a 	add	r3,r3,r3
  806ed4:	18c7883a 	add	r3,r3,r3
  806ed8:	12400115 	stw	r9,4(r2)
  806edc:	10c7883a 	add	r3,r2,r3
  806ee0:	19400015 	stw	r5,0(r3)
  806ee4:	0005883a 	mov	r2,zero
  806ee8:	dfc00517 	ldw	ra,20(sp)
  806eec:	dc400417 	ldw	r17,16(sp)
  806ef0:	dc000317 	ldw	r16,12(sp)
  806ef4:	dec00604 	addi	sp,sp,24
  806ef8:	f800283a 	ret
  806efc:	00800034 	movhi	r2,0
  806f00:	10800004 	addi	r2,r2,0
  806f04:	10002526 	beq	r2,zero,806f9c <__register_exitproc+0x10c>
  806f08:	01006404 	movi	r4,400
  806f0c:	d9400015 	stw	r5,0(sp)
  806f10:	d9800115 	stw	r6,4(sp)
  806f14:	d9c00215 	stw	r7,8(sp)
  806f18:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  806f1c:	d9400017 	ldw	r5,0(sp)
  806f20:	d9800117 	ldw	r6,4(sp)
  806f24:	d9c00217 	ldw	r7,8(sp)
  806f28:	10001c26 	beq	r2,zero,806f9c <__register_exitproc+0x10c>
  806f2c:	80c05217 	ldw	r3,328(r16)
  806f30:	10000115 	stw	zero,4(r2)
  806f34:	02400044 	movi	r9,1
  806f38:	10c00015 	stw	r3,0(r2)
  806f3c:	80805215 	stw	r2,328(r16)
  806f40:	10006215 	stw	zero,392(r2)
  806f44:	10006315 	stw	zero,396(r2)
  806f48:	0007883a 	mov	r3,zero
  806f4c:	883fdf26 	beq	r17,zero,806ecc <__alt_data_end+0xff806ecc>
  806f50:	18d1883a 	add	r8,r3,r3
  806f54:	4211883a 	add	r8,r8,r8
  806f58:	1211883a 	add	r8,r2,r8
  806f5c:	41802215 	stw	r6,136(r8)
  806f60:	01000044 	movi	r4,1
  806f64:	11806217 	ldw	r6,392(r2)
  806f68:	20c8983a 	sll	r4,r4,r3
  806f6c:	310cb03a 	or	r6,r6,r4
  806f70:	11806215 	stw	r6,392(r2)
  806f74:	41c04215 	stw	r7,264(r8)
  806f78:	01800084 	movi	r6,2
  806f7c:	89bfd31e 	bne	r17,r6,806ecc <__alt_data_end+0xff806ecc>
  806f80:	11806317 	ldw	r6,396(r2)
  806f84:	3108b03a 	or	r4,r6,r4
  806f88:	11006315 	stw	r4,396(r2)
  806f8c:	003fcf06 	br	806ecc <__alt_data_end+0xff806ecc>
  806f90:	80805304 	addi	r2,r16,332
  806f94:	80805215 	stw	r2,328(r16)
  806f98:	003fc706 	br	806eb8 <__alt_data_end+0xff806eb8>
  806f9c:	00bfffc4 	movi	r2,-1
  806fa0:	003fd106 	br	806ee8 <__alt_data_end+0xff806ee8>

00806fa4 <__call_exitprocs>:
  806fa4:	00802074 	movhi	r2,129
  806fa8:	10a44504 	addi	r2,r2,-28396
  806fac:	10800017 	ldw	r2,0(r2)
  806fb0:	defff404 	addi	sp,sp,-48
  806fb4:	dd800815 	stw	r22,32(sp)
  806fb8:	d8800015 	stw	r2,0(sp)
  806fbc:	10805204 	addi	r2,r2,328
  806fc0:	dd000615 	stw	r20,24(sp)
  806fc4:	dc800415 	stw	r18,16(sp)
  806fc8:	dfc00b15 	stw	ra,44(sp)
  806fcc:	df000a15 	stw	fp,40(sp)
  806fd0:	ddc00915 	stw	r23,36(sp)
  806fd4:	dd400715 	stw	r21,28(sp)
  806fd8:	dcc00515 	stw	r19,20(sp)
  806fdc:	dc400315 	stw	r17,12(sp)
  806fe0:	dc000215 	stw	r16,8(sp)
  806fe4:	2025883a 	mov	r18,r4
  806fe8:	2829883a 	mov	r20,r5
  806fec:	d8800115 	stw	r2,4(sp)
  806ff0:	05bfffc4 	movi	r22,-1
  806ff4:	d8800017 	ldw	r2,0(sp)
  806ff8:	14c05217 	ldw	r19,328(r2)
  806ffc:	98001d26 	beq	r19,zero,807074 <__call_exitprocs+0xd0>
  807000:	dd400117 	ldw	r21,4(sp)
  807004:	98800117 	ldw	r2,4(r19)
  807008:	173fffc4 	addi	fp,r2,-1
  80700c:	e0000d16 	blt	fp,zero,807044 <__call_exitprocs+0xa0>
  807010:	14000044 	addi	r16,r2,1
  807014:	8421883a 	add	r16,r16,r16
  807018:	8421883a 	add	r16,r16,r16
  80701c:	84402004 	addi	r17,r16,128
  807020:	9c63883a 	add	r17,r19,r17
  807024:	9c21883a 	add	r16,r19,r16
  807028:	a0001e26 	beq	r20,zero,8070a4 <__call_exitprocs+0x100>
  80702c:	80804017 	ldw	r2,256(r16)
  807030:	15001c26 	beq	r2,r20,8070a4 <__call_exitprocs+0x100>
  807034:	e73fffc4 	addi	fp,fp,-1
  807038:	843fff04 	addi	r16,r16,-4
  80703c:	8c7fff04 	addi	r17,r17,-4
  807040:	e5bff91e 	bne	fp,r22,807028 <__alt_data_end+0xff807028>
  807044:	00800034 	movhi	r2,0
  807048:	10800004 	addi	r2,r2,0
  80704c:	10000926 	beq	r2,zero,807074 <__call_exitprocs+0xd0>
  807050:	98800117 	ldw	r2,4(r19)
  807054:	1000311e 	bne	r2,zero,80711c <__call_exitprocs+0x178>
  807058:	98800017 	ldw	r2,0(r19)
  80705c:	10003426 	beq	r2,zero,807130 <__call_exitprocs+0x18c>
  807060:	9809883a 	mov	r4,r19
  807064:	a8800015 	stw	r2,0(r21)
  807068:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  80706c:	acc00017 	ldw	r19,0(r21)
  807070:	983fe41e 	bne	r19,zero,807004 <__alt_data_end+0xff807004>
  807074:	dfc00b17 	ldw	ra,44(sp)
  807078:	df000a17 	ldw	fp,40(sp)
  80707c:	ddc00917 	ldw	r23,36(sp)
  807080:	dd800817 	ldw	r22,32(sp)
  807084:	dd400717 	ldw	r21,28(sp)
  807088:	dd000617 	ldw	r20,24(sp)
  80708c:	dcc00517 	ldw	r19,20(sp)
  807090:	dc800417 	ldw	r18,16(sp)
  807094:	dc400317 	ldw	r17,12(sp)
  807098:	dc000217 	ldw	r16,8(sp)
  80709c:	dec00c04 	addi	sp,sp,48
  8070a0:	f800283a 	ret
  8070a4:	98800117 	ldw	r2,4(r19)
  8070a8:	80c00017 	ldw	r3,0(r16)
  8070ac:	10bfffc4 	addi	r2,r2,-1
  8070b0:	17001526 	beq	r2,fp,807108 <__call_exitprocs+0x164>
  8070b4:	80000015 	stw	zero,0(r16)
  8070b8:	183fde26 	beq	r3,zero,807034 <__alt_data_end+0xff807034>
  8070bc:	00800044 	movi	r2,1
  8070c0:	1708983a 	sll	r4,r2,fp
  8070c4:	98806217 	ldw	r2,392(r19)
  8070c8:	9dc00117 	ldw	r23,4(r19)
  8070cc:	2084703a 	and	r2,r4,r2
  8070d0:	1000061e 	bne	r2,zero,8070ec <__call_exitprocs+0x148>
  8070d4:	183ee83a 	callr	r3
  8070d8:	98800117 	ldw	r2,4(r19)
  8070dc:	15ffc51e 	bne	r2,r23,806ff4 <__alt_data_end+0xff806ff4>
  8070e0:	a8800017 	ldw	r2,0(r21)
  8070e4:	14ffd326 	beq	r2,r19,807034 <__alt_data_end+0xff807034>
  8070e8:	003fc206 	br	806ff4 <__alt_data_end+0xff806ff4>
  8070ec:	98806317 	ldw	r2,396(r19)
  8070f0:	2084703a 	and	r2,r4,r2
  8070f4:	1000061e 	bne	r2,zero,807110 <__call_exitprocs+0x16c>
  8070f8:	89400017 	ldw	r5,0(r17)
  8070fc:	9009883a 	mov	r4,r18
  807100:	183ee83a 	callr	r3
  807104:	003ff406 	br	8070d8 <__alt_data_end+0xff8070d8>
  807108:	9f000115 	stw	fp,4(r19)
  80710c:	003fea06 	br	8070b8 <__alt_data_end+0xff8070b8>
  807110:	89000017 	ldw	r4,0(r17)
  807114:	183ee83a 	callr	r3
  807118:	003fef06 	br	8070d8 <__alt_data_end+0xff8070d8>
  80711c:	98800017 	ldw	r2,0(r19)
  807120:	982b883a 	mov	r21,r19
  807124:	1027883a 	mov	r19,r2
  807128:	983fb61e 	bne	r19,zero,807004 <__alt_data_end+0xff807004>
  80712c:	003fd106 	br	807074 <__alt_data_end+0xff807074>
  807130:	0005883a 	mov	r2,zero
  807134:	003ffa06 	br	807120 <__alt_data_end+0xff807120>

00807138 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  807138:	defffd04 	addi	sp,sp,-12
  80713c:	df000215 	stw	fp,8(sp)
  807140:	df000204 	addi	fp,sp,8
  807144:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  807148:	0001883a 	nop
  80714c:	e0bfff17 	ldw	r2,-4(fp)
  807150:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  807154:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  807158:	10000226 	beq	r2,zero,807164 <_exit+0x2c>
    ALT_SIM_FAIL();
  80715c:	002af070 	cmpltui	zero,zero,43969
  807160:	00000106 	br	807168 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  807164:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  807168:	003fff06 	br	807168 <__alt_data_end+0xff807168>
