# MIPS-Pipeline
This is an implementation of the MIPS pipeline using Verilog.
