// Seed: 2118024738
module module_0 (
    input wand id_0
    , id_2
);
  wire id_3;
  wire id_4;
  assign id_2[1'b0] = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    output logic id_5,
    input wand id_6,
    output tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12
);
  module_0 modCall_1 (id_11);
  assign modCall_1.id_0 = 0;
  wire id_14;
  always @(posedge "", posedge 1'd0) begin : LABEL_0
    begin : LABEL_0
      id_5 <= 1;
    end
    $display(1);
  end
endmodule
