{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1622537325697 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ep2 EP2C8T144C8 " "Selected device EP2C8T144C8 for design \"ep2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622537325709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622537325729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622537325729 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622537325765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Device EP2C5T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622537325950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622537325950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622537325950 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622537325950 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622537325950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622537325950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622537325950 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622537325950 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 18 " "No exact pin location assignment(s) for 8 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[7\] " "Pin Key_in\[7\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[7] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[6\] " "Pin Key_in\[6\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[6] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[5\] " "Pin Key_in\[5\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[5] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[4\] " "Pin Key_in\[4\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[4] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[3\] " "Pin Key_in\[3\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[3] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[2\] " "Pin Key_in\[2\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[2] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[1\] " "Pin Key_in\[1\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[1] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_in\[0\] " "Pin Key_in\[0\] not assigned to an exact location on the device" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key_in[0] } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 3 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622537325978 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1622537325978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ep2.sdc " "Synopsys Design Constraints File file not found: 'ep2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622537326223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622537326223 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622537326227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN 88 (CLK7, LVDSCLK3n, Input)) " "Automatically promoted node clk_50M (placed in PIN 88 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622537326247 ""}  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50M } } } { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 2 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622537326247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1k~reg0  " "Automatically promoted node clk_1k~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622537326247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1k~0 " "Destination node clk_1k~0" {  } { { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 7 -1 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622537326247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1k " "Destination node clk_1k" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_1k } } } { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1k" } } } } { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 7 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622537326247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1622537326247 ""}  } { { "ep2.v" "" { Text "D:/Work-Ele/FPGA/ep2/ep2.v" 19 0 0 } } { "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/app/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1k~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622537326247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622537326295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622537326307 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622537326311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622537326311 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1622537326311 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1622537326311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622537326311 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622537326311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 18 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622537326311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 18 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622537326311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622537326311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622537326311 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622537326311 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q\[3\] " "Node \"Q\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[0\] " "Node \"key_in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[1\] " "Node \"key_in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[2\] " "Node \"key_in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[3\] " "Node \"key_in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[4\] " "Node \"key_in\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[5\] " "Node \"key_in\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[6\] " "Node \"key_in\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in\[7\] " "Node \"key_in\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622537326338 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1622537326338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622537326338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622537326593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622537326669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622537326675 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622537327001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622537327001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622537327053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y10 X10_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } { { "loc" "" { Generic "D:/Work-Ele/FPGA/ep2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19"} 0 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622537327414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622537327414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622537327597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622537327597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622537327597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622537327601 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622537327605 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "smg_en\[0\] 0 " "Pin \"smg_en\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "smg_en\[1\] 0 " "Pin \"smg_en\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "smg_en\[2\] 0 " "Pin \"smg_en\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "smg_en\[3\] 0 " "Pin \"smg_en\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h 0 " "Pin \"h\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_1k 0 " "Pin \"clk_1k\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622537327609 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1622537327609 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622537327658 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622537327676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622537327724 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622537327833 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622537327861 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1622537327861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Work-Ele/FPGA/ep2/output_files/ep2.fit.smsg " "Generated suppressed messages file D:/Work-Ele/FPGA/ep2/output_files/ep2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622537327921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5255 " "Peak virtual memory: 5255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622537328027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 16:48:48 2021 " "Processing ended: Tue Jun 01 16:48:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622537328027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622537328027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622537328027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622537328027 ""}
