

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Mon Nov 21 06:55:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-cgp-example
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   122781|   123677|  1.228 ms|  1.237 ms|  122781|  123677|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_159_1   |   122780|   123676|  8770 ~ 8834|          -|          -|    14|        no|
        | + VITIS_LOOP_166_2  |     8768|     8832|    137 ~ 138|          -|          -|    64|        no|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%id = alloca i32 1"   --->   Operation 8 'alloca' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_16_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_16_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_17_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_17_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_18_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_18_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_19_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_19_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_20_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_20_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_21_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_21_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_22_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_22_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_23_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_23_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 0, i4 %id" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 55 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_166_2" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 56 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%id_1 = load i4 %id"   --->   Operation 57 'load' 'id_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.72ns)   --->   "%icmp_ln159 = icmp_eq  i4 %id_1, i4 14" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 58 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln161 = add i4 %id_1, i4 1" [center-cgp-example/src/correlation.cpp:161]   --->   Operation 60 'add' 'add_ln161' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %VITIS_LOOP_166_2.split, void %for.end63" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 61 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [center-cgp-example/src/correlation.cpp:132]   --->   Operation 62 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.72ns)   --->   "%cmp20 = icmp_ult  i4 %id_1, i4 10"   --->   Operation 63 'icmp' 'cmp20' <Predicate = (!icmp_ln159)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln166 = br void %for.body19" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 64 'br' 'br_ln166' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [center-cgp-example/src/correlation.cpp:192]   --->   Operation 65 'ret' 'ret_ln192' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %VITIS_LOOP_166_2.split, i7 %add_ln166, void %VITIS_LOOP_176_3" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i7 %i" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 67 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.81ns)   --->   "%icmp_ln166 = icmp_eq  i7 %i, i7 64" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 68 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 69 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln166 = add i7 %i, i7 1" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 70 'add' 'add_ln166' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %for.body19.split, void %for.inc61" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 71 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [center-cgp-example/src/correlation.cpp:132]   --->   Operation 72 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %cmp20, void %if.end, void %if.then" [center-cgp-example/src/correlation.cpp:170]   --->   Operation 73 'br' 'br_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i, i32 1, i32 5" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 74 'partselect' 'lshr_ln' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i5 %lshr_ln" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 75 'zext' 'zext_ln171' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 76 'getelementptr' 'reg_file_1_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 77 'getelementptr' 'reg_file_1_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 78 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 79 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 80 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 81 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 82 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 83 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 84 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 85 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 86 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 87 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 88 'getelementptr' 'reg_file_7_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 89 'getelementptr' 'reg_file_7_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 90 'getelementptr' 'reg_file_8_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 91 'getelementptr' 'reg_file_8_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 92 'getelementptr' 'reg_file_9_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 93 'getelementptr' 'reg_file_9_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 94 'getelementptr' 'reg_file_10_0_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln171" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 95 'getelementptr' 'reg_file_10_1_addr' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i7 %i" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 96 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i4 %id_1, void %arrayidx2298.case.1, i4 9, void %arrayidx2298.case.10, i4 1, void %arrayidx2298.case.2, i4 2, void %arrayidx2298.case.3, i4 3, void %arrayidx2298.case.4, i4 4, void %arrayidx2298.case.5, i4 5, void %arrayidx2298.case.6, i4 6, void %arrayidx2298.case.7, i4 7, void %arrayidx2298.case.8, i4 8, void %arrayidx2298.case.9" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 97 'switch' 'switch_ln171' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.44>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0384, void %arrayidx2298.case.1385" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 98 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_9_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 99 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit383" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 100 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_9_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 101 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit383" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 102 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 103 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0380, void %arrayidx2298.case.1381" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 104 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_8_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 105 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit379" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 106 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_8_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 107 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit379" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 108 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 109 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 7)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0376, void %arrayidx2298.case.1377" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 110 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_7_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 111 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit375" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 112 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_7_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 113 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit375" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 114 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 115 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 6)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0372, void %arrayidx2298.case.1373" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 116 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_6_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 117 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit371" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 118 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_6_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 119 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit371" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 120 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 121 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 5)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0368, void %arrayidx2298.case.1369" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 122 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_5_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 123 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit367" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 124 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_5_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 125 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit367" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 126 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 127 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 4)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0364, void %arrayidx2298.case.1365" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 128 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_4_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 129 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit363" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 130 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_4_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 131 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit363" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 132 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 133 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 3)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0360, void %arrayidx2298.case.1361" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 134 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_3_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 135 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit359" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 136 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_3_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 137 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit359" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 138 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 139 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 2)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0356, void %arrayidx2298.case.1357" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 140 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_2_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 141 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit355" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 142 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_2_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 143 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit355" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 144 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 145 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0388, void %arrayidx2298.case.1389" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 146 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_10_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 147 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit387" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 148 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_10_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 149 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit387" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 150 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 151 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 == 9)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln171, void %arrayidx2298.case.0, void %arrayidx2298.case.1353" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 152 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_1_0_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 153 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & !trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit352" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 154 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & !trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 0, i11 %reg_file_1_1_addr" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 155 'store' 'store_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & trunc_ln171)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit352" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 156 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & trunc_ln171)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx2298.exit" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 157 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20 & id_1 != 9 & id_1 != 1 & id_1 != 2 & id_1 != 3 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end" [center-cgp-example/src/correlation.cpp:171]   --->   Operation 158 'br' 'br_ln171' <Predicate = (!icmp_ln166 & cmp20)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.72ns)   --->   "%empty_43 = icmp_eq  i4 %id_1, i4 13"   --->   Operation 159 'icmp' 'empty_43' <Predicate = (!icmp_ln166)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.72ns)   --->   "%empty_44 = icmp_eq  i4 %id_1, i4 2"   --->   Operation 160 'icmp' 'empty_44' <Predicate = (!icmp_ln166)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%empty_45 = or i1 %empty_44, i1 %empty_43"   --->   Operation 161 'or' 'empty_45' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.72ns)   --->   "%empty_46 = icmp_eq  i4 %id_1, i4 1"   --->   Operation 162 'icmp' 'empty_46' <Predicate = (!icmp_ln166)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%empty_47 = or i1 %empty_46, i1 %empty_45"   --->   Operation 163 'or' 'empty_47' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.72ns)   --->   "%empty_48 = icmp_eq  i4 %id_1, i4 0"   --->   Operation 164 'icmp' 'empty_48' <Predicate = (!icmp_ln166)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_49 = or i1 %empty_48, i1 %empty_47"   --->   Operation 165 'or' 'empty_49' <Predicate = (!icmp_ln166)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_49, void %if.then25, void %VITIS_LOOP_176_3"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i, i32 1, i32 5" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 167 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i5 %lshr_ln7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 168 'zext' 'zext_ln174' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 169 'getelementptr' 'reg_file_5_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 170 'getelementptr' 'reg_file_5_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_7 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 171 'getelementptr' 'reg_file_6_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_7 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 172 'getelementptr' 'reg_file_6_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_7 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 173 'getelementptr' 'reg_file_7_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_7 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 174 'getelementptr' 'reg_file_7_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr_7 = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 175 'getelementptr' 'reg_file_8_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr_7 = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 176 'getelementptr' 'reg_file_8_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr_7 = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 177 'getelementptr' 'reg_file_9_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr_7 = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 178 'getelementptr' 'reg_file_9_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr_7 = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 179 'getelementptr' 'reg_file_10_0_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr_7 = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 180 'getelementptr' 'reg_file_10_1_addr_7' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 181 'getelementptr' 'reg_file_11_0_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 182 'getelementptr' 'reg_file_11_1_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 183 'getelementptr' 'reg_file_12_0_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 184 'getelementptr' 'reg_file_12_1_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 185 'getelementptr' 'reg_file_13_0_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 186 'getelementptr' 'reg_file_13_1_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 187 'getelementptr' 'reg_file_14_0_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 188 'getelementptr' 'reg_file_14_1_addr' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i7 %i" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 189 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 190 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 191 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 191 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 192 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 192 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 193 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 193 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 194 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 194 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 195 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 195 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 196 [2/2] (1.23ns)   --->   "%reg_file_8_0_load = load i11 %reg_file_8_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 196 'load' 'reg_file_8_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 197 [2/2] (1.23ns)   --->   "%reg_file_8_1_load = load i11 %reg_file_8_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 197 'load' 'reg_file_8_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 198 [2/2] (1.23ns)   --->   "%reg_file_9_0_load = load i11 %reg_file_9_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 198 'load' 'reg_file_9_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 199 [2/2] (1.23ns)   --->   "%reg_file_9_1_load = load i11 %reg_file_9_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 199 'load' 'reg_file_9_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 200 [2/2] (1.23ns)   --->   "%reg_file_10_0_load = load i11 %reg_file_10_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 200 'load' 'reg_file_10_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 201 [2/2] (1.23ns)   --->   "%reg_file_10_1_load = load i11 %reg_file_10_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 201 'load' 'reg_file_10_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 202 [2/2] (1.23ns)   --->   "%reg_file_11_0_load = load i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 202 'load' 'reg_file_11_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 203 [2/2] (1.23ns)   --->   "%reg_file_11_1_load = load i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 203 'load' 'reg_file_11_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 204 [2/2] (1.23ns)   --->   "%reg_file_12_0_load = load i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 204 'load' 'reg_file_12_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 205 [2/2] (1.23ns)   --->   "%reg_file_12_1_load = load i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 205 'load' 'reg_file_12_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 206 [2/2] (1.23ns)   --->   "%reg_file_13_0_load = load i11 %reg_file_13_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 206 'load' 'reg_file_13_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 207 [2/2] (1.23ns)   --->   "%reg_file_13_1_load = load i11 %reg_file_13_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 207 'load' 'reg_file_13_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 208 [2/2] (1.23ns)   --->   "%reg_file_14_0_load = load i11 %reg_file_14_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 208 'load' 'reg_file_14_0_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 209 [2/2] (1.23ns)   --->   "%reg_file_14_1_load = load i11 %reg_file_14_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 209 'load' 'reg_file_14_1_load' <Predicate = (!icmp_ln166 & !empty_49)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 %add_ln161, i4 %id" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 210 'store' 'store_ln159' <Predicate = (icmp_ln166)> <Delay = 0.42>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_166_2" [center-cgp-example/src/correlation.cpp:159]   --->   Operation 211 'br' 'br_ln159' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 212 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 212 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 213 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 213 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 214 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 214 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 215 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 216 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 216 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 217 [1/1] (0.42ns)   --->   "%tmp_107 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 217 'mux' 'tmp_107' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 218 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 219 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 219 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 220 [1/1] (0.42ns)   --->   "%tmp_108 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 220 'mux' 'tmp_108' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/2] (1.23ns)   --->   "%reg_file_8_0_load = load i11 %reg_file_8_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 221 'load' 'reg_file_8_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 222 [1/2] (1.23ns)   --->   "%reg_file_8_1_load = load i11 %reg_file_8_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 222 'load' 'reg_file_8_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 223 [1/1] (0.42ns)   --->   "%tmp_109 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_8_0_load, i16 %reg_file_8_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 223 'mux' 'tmp_109' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/2] (1.23ns)   --->   "%reg_file_9_0_load = load i11 %reg_file_9_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 224 'load' 'reg_file_9_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 225 [1/2] (1.23ns)   --->   "%reg_file_9_1_load = load i11 %reg_file_9_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 225 'load' 'reg_file_9_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%tmp_110 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_9_0_load, i16 %reg_file_9_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 226 'mux' 'tmp_110' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/2] (1.23ns)   --->   "%reg_file_10_0_load = load i11 %reg_file_10_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 227 'load' 'reg_file_10_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 228 [1/2] (1.23ns)   --->   "%reg_file_10_1_load = load i11 %reg_file_10_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 228 'load' 'reg_file_10_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 229 [1/1] (0.42ns)   --->   "%tmp_111 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_10_0_load, i16 %reg_file_10_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 229 'mux' 'tmp_111' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/2] (1.23ns)   --->   "%reg_file_11_0_load = load i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 230 'load' 'reg_file_11_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 231 [1/2] (1.23ns)   --->   "%reg_file_11_1_load = load i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 231 'load' 'reg_file_11_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 232 [1/1] (0.42ns)   --->   "%tmp_112 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_11_0_load, i16 %reg_file_11_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 232 'mux' 'tmp_112' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/2] (1.23ns)   --->   "%reg_file_12_0_load = load i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 233 'load' 'reg_file_12_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 234 [1/2] (1.23ns)   --->   "%reg_file_12_1_load = load i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 234 'load' 'reg_file_12_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 235 [1/1] (0.42ns)   --->   "%tmp_113 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_12_0_load, i16 %reg_file_12_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 235 'mux' 'tmp_113' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/2] (1.23ns)   --->   "%reg_file_13_0_load = load i11 %reg_file_13_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 236 'load' 'reg_file_13_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 237 [1/2] (1.23ns)   --->   "%reg_file_13_1_load = load i11 %reg_file_13_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 237 'load' 'reg_file_13_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 238 [1/1] (0.42ns)   --->   "%tmp_114 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_13_0_load, i16 %reg_file_13_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 238 'mux' 'tmp_114' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/2] (1.23ns)   --->   "%reg_file_14_0_load = load i11 %reg_file_14_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 239 'load' 'reg_file_14_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 240 [1/2] (1.23ns)   --->   "%reg_file_14_1_load = load i11 %reg_file_14_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 240 'load' 'reg_file_14_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 241 [1/1] (0.42ns)   --->   "%tmp_115 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_14_0_load, i16 %reg_file_14_1_load, i1 %trunc_ln174" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 241 'mux' 'tmp_115' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.66ns)   --->   "%tmp_116 = mux i16 @_ssdm_op_Mux.ap_auto.13half.i4, i16 <undef>, i16 <undef>, i16 <undef>, i16 %tmp_s, i16 %tmp_107, i16 %tmp_108, i16 %tmp_109, i16 %tmp_110, i16 %tmp_111, i16 %tmp_112, i16 %tmp_113, i16 %tmp_114, i16 %tmp_115, i4 %id_1" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 242 'mux' 'tmp_116' <Predicate = true> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [2/2] (4.72ns)   --->   "%div = hmul i16 %tmp_116, i16 0.015625" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 243 'hmul' 'div' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.96>
ST_5 : Operation 244 [1/2] (4.72ns)   --->   "%div = hmul i16 %tmp_116, i16 0.015625" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 244 'hmul' 'div' <Predicate = (!empty_49)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.44ns)   --->   "%switch_ln174 = switch i4 %id_1, void %arrayidx2783.case.5, i4 12, void %arrayidx2783.case.14, i4 11, void %arrayidx2783.case.13, i4 10, void %arrayidx2783.case.12, i4 9, void %arrayidx2783.case.11, i4 4, void %arrayidx2783.case.6, i4 5, void %arrayidx2783.case.7, i4 6, void %arrayidx2783.case.8, i4 7, void %arrayidx2783.case.9, i4 8, void %arrayidx2783.case.10" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 245 'switch' 'switch_ln174' <Predicate = (!empty_49)> <Delay = 0.44>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0329, void %arrayidx2783.case.1330" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 246 'br' 'br_ln174' <Predicate = (id_1 == 8 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_10_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 247 'store' 'store_ln174' <Predicate = (id_1 == 8 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit328" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 248 'br' 'br_ln174' <Predicate = (id_1 == 8 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_10_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 249 'store' 'store_ln174' <Predicate = (id_1 == 8 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit328" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 250 'br' 'br_ln174' <Predicate = (id_1 == 8 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 251 'br' 'br_ln174' <Predicate = (id_1 == 8 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0325, void %arrayidx2783.case.1326" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 252 'br' 'br_ln174' <Predicate = (id_1 == 7 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_9_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 253 'store' 'store_ln174' <Predicate = (id_1 == 7 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit324" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 254 'br' 'br_ln174' <Predicate = (id_1 == 7 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_9_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 255 'store' 'store_ln174' <Predicate = (id_1 == 7 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit324" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 256 'br' 'br_ln174' <Predicate = (id_1 == 7 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 257 'br' 'br_ln174' <Predicate = (id_1 == 7 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0321, void %arrayidx2783.case.1322" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 258 'br' 'br_ln174' <Predicate = (id_1 == 6 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_8_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 259 'store' 'store_ln174' <Predicate = (id_1 == 6 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit320" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 260 'br' 'br_ln174' <Predicate = (id_1 == 6 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_8_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 261 'store' 'store_ln174' <Predicate = (id_1 == 6 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit320" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 262 'br' 'br_ln174' <Predicate = (id_1 == 6 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 263 'br' 'br_ln174' <Predicate = (id_1 == 6 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0317, void %arrayidx2783.case.1318" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 264 'br' 'br_ln174' <Predicate = (id_1 == 5 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_7_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 265 'store' 'store_ln174' <Predicate = (id_1 == 5 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit316" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 266 'br' 'br_ln174' <Predicate = (id_1 == 5 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_7_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 267 'store' 'store_ln174' <Predicate = (id_1 == 5 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit316" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 268 'br' 'br_ln174' <Predicate = (id_1 == 5 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 269 'br' 'br_ln174' <Predicate = (id_1 == 5 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0313, void %arrayidx2783.case.1314" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 270 'br' 'br_ln174' <Predicate = (id_1 == 4 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_6_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 271 'store' 'store_ln174' <Predicate = (id_1 == 4 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit312" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 272 'br' 'br_ln174' <Predicate = (id_1 == 4 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_6_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 273 'store' 'store_ln174' <Predicate = (id_1 == 4 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit312" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 274 'br' 'br_ln174' <Predicate = (id_1 == 4 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 275 'br' 'br_ln174' <Predicate = (id_1 == 4 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0333, void %arrayidx2783.case.1334" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 276 'br' 'br_ln174' <Predicate = (id_1 == 9 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_11_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 277 'store' 'store_ln174' <Predicate = (id_1 == 9 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit332" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 278 'br' 'br_ln174' <Predicate = (id_1 == 9 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_11_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 279 'store' 'store_ln174' <Predicate = (id_1 == 9 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit332" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 280 'br' 'br_ln174' <Predicate = (id_1 == 9 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 281 'br' 'br_ln174' <Predicate = (id_1 == 9 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0337, void %arrayidx2783.case.1338" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 282 'br' 'br_ln174' <Predicate = (id_1 == 10 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_12_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 283 'store' 'store_ln174' <Predicate = (id_1 == 10 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit336" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 284 'br' 'br_ln174' <Predicate = (id_1 == 10 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_12_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 285 'store' 'store_ln174' <Predicate = (id_1 == 10 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit336" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 286 'br' 'br_ln174' <Predicate = (id_1 == 10 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 287 'br' 'br_ln174' <Predicate = (id_1 == 10 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0341, void %arrayidx2783.case.1342" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 288 'br' 'br_ln174' <Predicate = (id_1 == 11 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_13_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 289 'store' 'store_ln174' <Predicate = (id_1 == 11 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit340" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 290 'br' 'br_ln174' <Predicate = (id_1 == 11 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_13_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 291 'store' 'store_ln174' <Predicate = (id_1 == 11 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit340" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 292 'br' 'br_ln174' <Predicate = (id_1 == 11 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 293 'br' 'br_ln174' <Predicate = (id_1 == 11 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0345, void %arrayidx2783.case.1346" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 294 'br' 'br_ln174' <Predicate = (id_1 == 12 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_14_0_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 295 'store' 'store_ln174' <Predicate = (id_1 == 12 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit344" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 296 'br' 'br_ln174' <Predicate = (id_1 == 12 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_14_1_addr" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 297 'store' 'store_ln174' <Predicate = (id_1 == 12 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit344" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 298 'br' 'br_ln174' <Predicate = (id_1 == 12 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 299 'br' 'br_ln174' <Predicate = (id_1 == 12 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %arrayidx2783.case.0309, void %arrayidx2783.case.1310" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 300 'br' 'br_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_5_0_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 301 'store' 'store_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49 & !trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit308" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 302 'br' 'br_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49 & !trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %div, i11 %reg_file_5_1_addr_7" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 303 'store' 'store_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49 & trunc_ln174)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit308" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 304 'br' 'br_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49 & trunc_ln174)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx2783.exit" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 305 'br' 'br_ln174' <Predicate = (id_1 != 9 & id_1 != 4 & id_1 != 5 & id_1 != 6 & id_1 != 7 & id_1 != 8 & id_1 != 10 & id_1 != 11 & id_1 != 12 & !empty_49)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln174 = br void %VITIS_LOOP_176_3" [center-cgp-example/src/correlation.cpp:174]   --->   Operation 306 'br' 'br_ln174' <Predicate = (!empty_49)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 307 [2/2] (1.23ns)   --->   "%call_ln166 = call void @compute_Pipeline_VITIS_LOOP_176_3, i4 %id_1, i16 %reg_file_23_1, i16 %reg_file_23_0, i16 %reg_file_22_1, i16 %reg_file_22_0, i16 %reg_file_21_1, i16 %reg_file_21_0, i16 %reg_file_20_1, i16 %reg_file_20_0, i16 %reg_file_19_1, i16 %reg_file_19_0, i16 %reg_file_18_1, i16 %reg_file_18_0, i16 %reg_file_17_1, i16 %reg_file_17_0, i16 %reg_file_16_1, i16 %reg_file_16_0, i16 %reg_file_15_1, i16 %reg_file_15_0, i16 %reg_file_14_1, i16 %reg_file_14_0, i16 %reg_file_13_1, i16 %reg_file_13_0, i16 %reg_file_12_1, i16 %reg_file_12_0, i16 %reg_file_11_1, i16 %reg_file_11_0, i16 %reg_file_10_1, i16 %reg_file_10_0, i16 %reg_file_9_1, i16 %reg_file_9_0, i16 %reg_file_8_1, i16 %reg_file_8_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln166" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 307 'call' 'call_ln166' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln166 = call void @compute_Pipeline_VITIS_LOOP_176_3, i4 %id_1, i16 %reg_file_23_1, i16 %reg_file_23_0, i16 %reg_file_22_1, i16 %reg_file_22_0, i16 %reg_file_21_1, i16 %reg_file_21_0, i16 %reg_file_20_1, i16 %reg_file_20_0, i16 %reg_file_19_1, i16 %reg_file_19_0, i16 %reg_file_18_1, i16 %reg_file_18_0, i16 %reg_file_17_1, i16 %reg_file_17_0, i16 %reg_file_16_1, i16 %reg_file_16_0, i16 %reg_file_15_1, i16 %reg_file_15_0, i16 %reg_file_14_1, i16 %reg_file_14_0, i16 %reg_file_13_1, i16 %reg_file_13_0, i16 %reg_file_12_1, i16 %reg_file_12_0, i16 %reg_file_11_1, i16 %reg_file_11_0, i16 %reg_file_10_1, i16 %reg_file_10_0, i16 %reg_file_9_1, i16 %reg_file_9_0, i16 %reg_file_8_1, i16 %reg_file_8_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln166" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 308 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.body19" [center-cgp-example/src/correlation.cpp:166]   --->   Operation 309 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('id') [47]  (0 ns)
	'store' operation ('store_ln159', center-cgp-example/src/correlation.cpp:159) of constant 0 on local variable 'id' [94]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('id') on local variable 'id' [97]  (0 ns)
	'add' operation ('add_ln161', center-cgp-example/src/correlation.cpp:161) [100]  (0.797 ns)

 <State 3>: 2.05ns
The critical path consists of the following:
	'phi' operation ('i', center-cgp-example/src/correlation.cpp:166) with incoming values : ('add_ln166', center-cgp-example/src/correlation.cpp:166) [107]  (0 ns)
	'getelementptr' operation ('reg_file_4_1_addr', center-cgp-example/src/correlation.cpp:171) [126]  (0 ns)
	'store' operation ('store_ln171', center-cgp-example/src/correlation.cpp:171) of constant 0 on array 'reg_file_4_1' [197]  (1.24 ns)
	blocking operation 0.817 ns on control path)

 <State 4>: 7.05ns
The critical path consists of the following:
	'load' operation ('reg_file_5_0_load', center-cgp-example/src/correlation.cpp:174) on array 'reg_file_5_0' [276]  (1.24 ns)
	'mux' operation ('tmp_s', center-cgp-example/src/correlation.cpp:174) [278]  (0.427 ns)
	'mux' operation ('tmp_116', center-cgp-example/src/correlation.cpp:174) [306]  (0.664 ns)
	'hmul' operation ('div', center-cgp-example/src/correlation.cpp:174) [307]  (4.72 ns)

 <State 5>: 5.96ns
The critical path consists of the following:
	'hmul' operation ('div', center-cgp-example/src/correlation.cpp:174) [307]  (4.72 ns)
	'store' operation ('store_ln174', center-cgp-example/src/correlation.cpp:174) of variable 'div', center-cgp-example/src/correlation.cpp:174 on array 'reg_file_10_0' [312]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln166', center-cgp-example/src/correlation.cpp:166) to 'compute_Pipeline_VITIS_LOOP_176_3' [412]  (1.24 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
