Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug  8 17:31:40 2024
| Host         : Leor-PC-5530 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DES_timing_summary_routed.rpt -pb DES_timing_summary_routed.pb -rpx DES_timing_summary_routed.rpx -warn_on_violation
| Design       : DES
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (122)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (122)
--------------------------------
 There are 122 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.423        0.000                      0                   64        0.597        0.000                      0                   64       16.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 17.000}     34.000          29.412          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.423        0.000                      0                   64        0.597        0.000                      0                   64       16.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.470ns  (logic 4.843ns (14.470%)  route 28.627ns (85.530%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 38.240 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.154    25.348    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.472 r  inner_register1/data_out[34]_i_2/O
                         net (fo=7, routed)           0.854    26.326    inner_register1/inner_feistel/round_10/sbox_out[0]
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.124    26.450 r  inner_register1/data_out[63]_i_17/O
                         net (fo=4, routed)           1.156    27.605    inner_register1/inner_feistel/round_11/sbox_in[18]
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    27.729 r  inner_register1/data_out[63]_i_4/O
                         net (fo=7, routed)           0.531    28.261    inner_register1/inner_feistel/round_11/sbox_out[15]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.385 r  inner_register1/data_out[36]_i_19/O
                         net (fo=4, routed)           0.983    29.368    inner_register1/inner_feistel/round_12/sbox_in[37]
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    29.492 r  inner_register1/data_out[14]_i_4/O
                         net (fo=3, routed)           0.706    30.198    inner_register1/inner_feistel/round_12/sbox_out[25]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.124    30.322 r  inner_register1/data_out[51]_i_23/O
                         net (fo=4, routed)           1.309    31.630    inner_register1/inner_feistel/round_13/sbox_in[45]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    31.754 r  inner_register1/data_out[51]_i_5/O
                         net (fo=3, routed)           0.760    32.514    inner_register1/inner_feistel/round_13/sbox_out[29]
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    32.638 r  inner_register1/data_out[32]_i_26/O
                         net (fo=4, routed)           0.829    33.467    inner_register1/inner_feistel/round_14/sbox_in[14]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    33.591 r  inner_register1/data_out[20]_i_5/O
                         net (fo=2, routed)           0.633    34.225    inner_register1/inner_feistel/round_14/sbox_out[9]
    SLICE_X47Y43         LUT5 (Prop_lut5_I4_O)        0.124    34.349 r  inner_register1/data_out[61]_i_32/O
                         net (fo=4, routed)           1.022    35.371    inner_register1/inner_feistel/round_15/sbox_in[32]
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    35.495 r  inner_register1/data_out[61]_i_6/O
                         net (fo=3, routed)           0.565    36.060    inner_register1/inner_feistel/round_15/sbox_out[22]
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.184 r  inner_register1/data_out[62]_i_30/O
                         net (fo=4, routed)           1.188    37.371    inner_register1/inner_feistel/round_16/sbox_in[23]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    37.495 r  inner_register1/data_out[44]_i_6/O
                         net (fo=1, routed)           0.433    37.928    inner_register1/inner_feistel/round_16/sbox_out[14]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    38.052 r  inner_register1/data_out[44]_i_1/O
                         net (fo=1, routed)           0.000    38.052    inner_register3/D[44]
    SLICE_X49Y47         FDRE                                         r  inner_register3/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.452    38.240    inner_register3/CLK
    SLICE_X49Y47         FDRE                                         r  inner_register3/data_out_reg[44]/C
                         clock pessimism              0.242    38.482    
                         clock uncertainty           -0.035    38.446    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029    38.475    inner_register3/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                         -38.052    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.317ns  (logic 4.843ns (14.536%)  route 28.474ns (85.464%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 38.239 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           0.800    27.335    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.459 r  inner_register1/data_out[11]_i_4/O
                         net (fo=4, routed)           0.950    28.409    inner_register1/inner_feistel/round_11/sbox_out[24]
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.533 r  inner_register1/data_out[62]_i_22/O
                         net (fo=4, routed)           0.815    29.348    inner_register1/inner_feistel/round_12/sbox_in[21]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.472 r  inner_register1/data_out[22]_i_4/O
                         net (fo=3, routed)           0.696    30.168    inner_register1/inner_feistel/round_12/sbox_out[12]
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.124    30.292 r  inner_register1/data_out[51]_i_25/O
                         net (fo=4, routed)           1.051    31.343    inner_register1/inner_feistel/round_13/sbox_in[44]
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.467 r  inner_register1/data_out[5]_i_5/O
                         net (fo=5, routed)           0.717    32.184    inner_register1/inner_feistel/round_13/sbox_out[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.308 r  inner_register1/data_out[60]_i_28/O
                         net (fo=4, routed)           1.215    33.522    inner_register1/inner_feistel/round_14/sbox_in[34]
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.124    33.646 r  inner_register1/data_out[40]_i_5/O
                         net (fo=2, routed)           0.652    34.298    inner_register1/inner_feistel/round_14/sbox_out[21]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124    34.422 r  inner_register1/data_out[53]_i_31/O
                         net (fo=4, routed)           1.247    35.669    inner_register1/inner_feistel/round_15/sbox_in[3]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    35.793 r  inner_register1/data_out[17]_i_6/O
                         net (fo=2, routed)           0.172    35.965    inner_register1/inner_feistel/round_15/sbox_out[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    36.089 r  inner_register1/data_out[56]_i_32/O
                         net (fo=4, routed)           1.146    37.235    inner_register1/inner_feistel/round_16/sbox_in[8]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    37.359 r  inner_register1/data_out[56]_i_6/O
                         net (fo=1, routed)           0.416    37.775    inner_register1/inner_feistel/round_16/sbox_out[7]
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.899 r  inner_register1/data_out[56]_i_1/O
                         net (fo=1, routed)           0.000    37.899    inner_register3/D[56]
    SLICE_X50Y41         FDRE                                         r  inner_register3/data_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451    38.239    inner_register3/CLK
    SLICE_X50Y41         FDRE                                         r  inner_register3/data_out_reg[56]/C
                         clock pessimism              0.242    38.481    
                         clock uncertainty           -0.035    38.445    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    38.522    inner_register3/data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -37.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.308ns  (logic 4.843ns (14.540%)  route 28.465ns (85.460%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 38.239 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           0.800    27.335    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.459 r  inner_register1/data_out[11]_i_4/O
                         net (fo=4, routed)           0.950    28.409    inner_register1/inner_feistel/round_11/sbox_out[24]
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.533 r  inner_register1/data_out[62]_i_22/O
                         net (fo=4, routed)           0.815    29.348    inner_register1/inner_feistel/round_12/sbox_in[21]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.472 r  inner_register1/data_out[22]_i_4/O
                         net (fo=3, routed)           0.696    30.168    inner_register1/inner_feistel/round_12/sbox_out[12]
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.124    30.292 r  inner_register1/data_out[51]_i_25/O
                         net (fo=4, routed)           1.051    31.343    inner_register1/inner_feistel/round_13/sbox_in[44]
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.467 r  inner_register1/data_out[5]_i_5/O
                         net (fo=5, routed)           0.717    32.184    inner_register1/inner_feistel/round_13/sbox_out[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.308 r  inner_register1/data_out[60]_i_28/O
                         net (fo=4, routed)           1.215    33.522    inner_register1/inner_feistel/round_14/sbox_in[34]
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.124    33.646 r  inner_register1/data_out[40]_i_5/O
                         net (fo=2, routed)           0.652    34.298    inner_register1/inner_feistel/round_14/sbox_out[21]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124    34.422 r  inner_register1/data_out[53]_i_31/O
                         net (fo=4, routed)           1.247    35.669    inner_register1/inner_feistel/round_15/sbox_in[3]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    35.793 r  inner_register1/data_out[17]_i_6/O
                         net (fo=2, routed)           0.172    35.965    inner_register1/inner_feistel/round_15/sbox_out[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    36.089 r  inner_register1/data_out[56]_i_32/O
                         net (fo=4, routed)           1.101    37.191    inner_register1/inner_feistel/round_16/sbox_in[8]
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    37.315 r  inner_register1/data_out[28]_i_6/O
                         net (fo=1, routed)           0.452    37.767    inner_register1/inner_feistel/round_16/sbox_out[6]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.124    37.891 r  inner_register1/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000    37.891    inner_register3/D[28]
    SLICE_X50Y42         FDRE                                         r  inner_register3/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451    38.239    inner_register3/CLK
    SLICE_X50Y42         FDRE                                         r  inner_register3/data_out_reg[28]/C
                         clock pessimism              0.242    38.481    
                         clock uncertainty           -0.035    38.445    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)        0.077    38.522    inner_register3/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -37.891    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.310ns  (logic 4.843ns (14.539%)  route 28.467ns (85.461%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 38.240 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           1.055    27.589    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.713 r  inner_register1/data_out[25]_i_4/O
                         net (fo=7, routed)           0.958    28.671    inner_register1/inner_feistel/round_11/sbox_out[26]
    SLICE_X52Y46         LUT4 (Prop_lut4_I3_O)        0.124    28.795 r  inner_register1/data_out[52]_i_21/O
                         net (fo=4, routed)           0.810    29.605    inner_register1/inner_feistel/round_12/sbox_in[5]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.729 r  inner_register1/data_out[34]_i_4/O
                         net (fo=5, routed)           0.669    30.398    inner_register1/inner_feistel/round_12/sbox_out[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I3_O)        0.124    30.522 r  inner_register1/data_out[33]_i_24/O
                         net (fo=4, routed)           0.838    31.360    inner_register1/inner_feistel/round_13/sbox_in[16]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.124    31.484 r  inner_register1/data_out[31]_i_5/O
                         net (fo=5, routed)           0.796    32.281    inner_register1/inner_feistel/round_13/sbox_out[11]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124    32.405 r  inner_register1/data_out[36]_i_23/O
                         net (fo=4, routed)           0.985    33.389    inner_register1/inner_feistel/round_14/sbox_in[41]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    33.513 r  inner_register1/data_out[24]_i_5/O
                         net (fo=3, routed)           0.639    34.152    inner_register1/inner_feistel/round_14/sbox_out[26]
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.124    34.276 r  inner_register1/data_out[53]_i_33/O
                         net (fo=4, routed)           1.203    35.480    inner_register1/inner_feistel/round_15/sbox_in[5]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.604 r  inner_register1/data_out[35]_i_6/O
                         net (fo=3, routed)           0.536    36.140    inner_register1/inner_feistel/round_15/sbox_out[0]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.264 r  inner_register1/data_out[32]_i_30/O
                         net (fo=4, routed)           0.839    37.103    inner_register1/inner_feistel/round_16/sbox_in[16]
    SLICE_X50Y44         LUT6 (Prop_lut6_I1_O)        0.124    37.227 r  inner_register1/data_out[32]_i_6/O
                         net (fo=1, routed)           0.541    37.768    inner_register1/inner_feistel/round_16/sbox_out[10]
    SLICE_X50Y44         LUT5 (Prop_lut5_I4_O)        0.124    37.892 r  inner_register1/data_out[32]_i_1/O
                         net (fo=1, routed)           0.000    37.892    inner_register3/D[32]
    SLICE_X50Y44         FDRE                                         r  inner_register3/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.452    38.240    inner_register3/CLK
    SLICE_X50Y44         FDRE                                         r  inner_register3/data_out_reg[32]/C
                         clock pessimism              0.242    38.482    
                         clock uncertainty           -0.035    38.446    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.081    38.527    inner_register3/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                         -37.892    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.264ns  (logic 4.843ns (14.559%)  route 28.421ns (85.441%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 38.239 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.154    25.348    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.472 r  inner_register1/data_out[34]_i_2/O
                         net (fo=7, routed)           0.854    26.326    inner_register1/inner_feistel/round_10/sbox_out[0]
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.124    26.450 r  inner_register1/data_out[63]_i_17/O
                         net (fo=4, routed)           1.156    27.605    inner_register1/inner_feistel/round_11/sbox_in[18]
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    27.729 r  inner_register1/data_out[63]_i_4/O
                         net (fo=7, routed)           0.536    28.266    inner_register1/inner_feistel/round_11/sbox_out[15]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.390 r  inner_register1/data_out[60]_i_18/O
                         net (fo=4, routed)           1.168    29.558    inner_register1/inner_feistel/round_12/sbox_in[35]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124    29.682 r  inner_register1/data_out[40]_i_4/O
                         net (fo=3, routed)           0.642    30.324    inner_register1/inner_feistel/round_12/sbox_out[21]
    SLICE_X44Y45         LUT4 (Prop_lut4_I3_O)        0.124    30.448 r  inner_register1/data_out[53]_i_25/O
                         net (fo=4, routed)           1.035    31.483    inner_register1/inner_feistel/round_13/sbox_in[3]
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.607 r  inner_register1/data_out[35]_i_5/O
                         net (fo=5, routed)           0.852    32.459    inner_register1/inner_feistel/round_13/sbox_out[0]
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.124    32.583 r  inner_register1/data_out[62]_i_23/O
                         net (fo=4, routed)           1.048    33.631    inner_register1/inner_feistel/round_14/sbox_in[18]
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.755 r  inner_register1/data_out[62]_i_5/O
                         net (fo=3, routed)           0.459    34.214    inner_register1/inner_feistel/round_14/sbox_out[15]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.124    34.338 r  inner_register1/data_out[61]_i_30/O
                         net (fo=4, routed)           1.029    35.367    inner_register1/inner_feistel/round_15/sbox_in[35]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    35.491 r  inner_register1/data_out[59]_i_6/O
                         net (fo=3, routed)           0.701    36.192    inner_register1/inner_feistel/round_15/sbox_out[23]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    36.316 r  inner_register1/data_out[56]_i_30/O
                         net (fo=4, routed)           0.789    37.105    inner_register1/inner_feistel/round_16/sbox_in[11]
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.229 r  inner_register1/data_out[54]_i_6/O
                         net (fo=1, routed)           0.493    37.722    inner_register1/inner_feistel/round_16/sbox_out[4]
    SLICE_X52Y42         LUT5 (Prop_lut5_I4_O)        0.124    37.846 r  inner_register1/data_out[54]_i_1/O
                         net (fo=1, routed)           0.000    37.846    inner_register3/D[54]
    SLICE_X52Y42         FDRE                                         r  inner_register3/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451    38.239    inner_register3/CLK
    SLICE_X52Y42         FDRE                                         r  inner_register3/data_out_reg[54]/C
                         clock pessimism              0.242    38.481    
                         clock uncertainty           -0.035    38.445    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.081    38.526    inner_register3/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -37.846    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.165ns  (logic 4.843ns (14.603%)  route 28.322ns (85.397%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 38.237 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           1.055    27.589    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.713 r  inner_register1/data_out[25]_i_4/O
                         net (fo=7, routed)           0.958    28.671    inner_register1/inner_feistel/round_11/sbox_out[26]
    SLICE_X52Y46         LUT4 (Prop_lut4_I3_O)        0.124    28.795 r  inner_register1/data_out[52]_i_21/O
                         net (fo=4, routed)           0.810    29.605    inner_register1/inner_feistel/round_12/sbox_in[5]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.729 r  inner_register1/data_out[34]_i_4/O
                         net (fo=5, routed)           0.669    30.398    inner_register1/inner_feistel/round_12/sbox_out[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I3_O)        0.124    30.522 r  inner_register1/data_out[33]_i_24/O
                         net (fo=4, routed)           0.838    31.360    inner_register1/inner_feistel/round_13/sbox_in[16]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.124    31.484 r  inner_register1/data_out[31]_i_5/O
                         net (fo=5, routed)           0.796    32.281    inner_register1/inner_feistel/round_13/sbox_out[11]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124    32.405 r  inner_register1/data_out[36]_i_23/O
                         net (fo=4, routed)           0.985    33.389    inner_register1/inner_feistel/round_14/sbox_in[41]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    33.513 r  inner_register1/data_out[24]_i_5/O
                         net (fo=3, routed)           0.639    34.152    inner_register1/inner_feistel/round_14/sbox_out[26]
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.124    34.276 r  inner_register1/data_out[53]_i_33/O
                         net (fo=4, routed)           1.203    35.480    inner_register1/inner_feistel/round_15/sbox_in[5]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.604 r  inner_register1/data_out[35]_i_6/O
                         net (fo=3, routed)           0.315    35.918    inner_register1/inner_feistel/round_15/sbox_out[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.042 r  inner_register1/data_out[62]_i_29/O
                         net (fo=4, routed)           1.054    37.096    inner_register1/inner_feistel/round_16/sbox_in[18]
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.124    37.220 r  inner_register1/data_out[62]_i_6/O
                         net (fo=1, routed)           0.403    37.623    inner_register1/inner_feistel/round_16/sbox_out[15]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.124    37.747 r  inner_register1/data_out[62]_i_1/O
                         net (fo=1, routed)           0.000    37.747    inner_register3/D[62]
    SLICE_X47Y47         FDRE                                         r  inner_register3/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    38.237    inner_register3/CLK
    SLICE_X47Y47         FDRE                                         r  inner_register3/data_out_reg[62]/C
                         clock pessimism              0.242    38.479    
                         clock uncertainty           -0.035    38.443    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)        0.029    38.472    inner_register3/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -37.747    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.148ns  (logic 4.843ns (14.610%)  route 28.305ns (85.390%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 38.235 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.154    25.348    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.472 r  inner_register1/data_out[34]_i_2/O
                         net (fo=7, routed)           0.854    26.326    inner_register1/inner_feistel/round_10/sbox_out[0]
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.124    26.450 r  inner_register1/data_out[63]_i_17/O
                         net (fo=4, routed)           1.156    27.605    inner_register1/inner_feistel/round_11/sbox_in[18]
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    27.729 r  inner_register1/data_out[63]_i_4/O
                         net (fo=7, routed)           0.536    28.266    inner_register1/inner_feistel/round_11/sbox_out[15]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.390 r  inner_register1/data_out[60]_i_18/O
                         net (fo=4, routed)           1.168    29.558    inner_register1/inner_feistel/round_12/sbox_in[35]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124    29.682 r  inner_register1/data_out[40]_i_4/O
                         net (fo=3, routed)           0.642    30.324    inner_register1/inner_feistel/round_12/sbox_out[21]
    SLICE_X44Y45         LUT4 (Prop_lut4_I3_O)        0.124    30.448 r  inner_register1/data_out[53]_i_25/O
                         net (fo=4, routed)           1.035    31.483    inner_register1/inner_feistel/round_13/sbox_in[3]
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.607 r  inner_register1/data_out[35]_i_5/O
                         net (fo=5, routed)           0.710    32.318    inner_register1/inner_feistel/round_13/sbox_out[0]
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124    32.442 r  inner_register1/data_out[32]_i_24/O
                         net (fo=4, routed)           0.968    33.409    inner_register1/inner_feistel/round_14/sbox_in[16]
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    33.533 r  inner_register1/data_out[30]_i_5/O
                         net (fo=3, routed)           0.532    34.065    inner_register1/inner_feistel/round_14/sbox_out[11]
    SLICE_X47Y43         LUT5 (Prop_lut5_I4_O)        0.124    34.189 r  inner_register1/data_out[51]_i_34/O
                         net (fo=4, routed)           0.981    35.170    inner_register1/inner_feistel/round_15/sbox_in[43]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  inner_register1/data_out[3]_i_6/O
                         net (fo=3, routed)           0.622    35.916    inner_register1/inner_feistel/round_15/sbox_out[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124    36.040 r  inner_register1/data_out[26]_i_34/O
                         net (fo=4, routed)           0.953    36.992    inner_register1/inner_feistel/round_16/sbox_in[24]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    37.116 r  inner_register1/data_out[8]_i_6/O
                         net (fo=1, routed)           0.490    37.606    inner_register1/inner_feistel/round_16/sbox_out[19]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    37.730 r  inner_register1/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    37.730    inner_register3/D[8]
    SLICE_X40Y46         FDRE                                         r  inner_register3/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447    38.235    inner_register3/CLK
    SLICE_X40Y46         FDRE                                         r  inner_register3/data_out_reg[8]/C
                         clock pessimism              0.242    38.477    
                         clock uncertainty           -0.035    38.441    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    38.472    inner_register3/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -37.730    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.162ns  (logic 4.843ns (14.604%)  route 28.319ns (85.396%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 38.233 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           1.055    27.589    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.713 r  inner_register1/data_out[25]_i_4/O
                         net (fo=7, routed)           0.767    28.480    inner_register1/inner_feistel/round_11/sbox_out[26]
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124    28.604 r  inner_register1/data_out[56]_i_22/O
                         net (fo=4, routed)           0.824    29.428    inner_register1/inner_feistel/round_12/sbox_in[7]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    29.552 r  inner_register1/data_out[28]_i_4/O
                         net (fo=5, routed)           0.485    30.038    inner_register1/inner_feistel/round_12/sbox_out[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.124    30.162 r  inner_register1/data_out[27]_i_27/O
                         net (fo=4, routed)           1.262    31.424    inner_register1/inner_feistel/round_13/sbox_in[29]
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.124    31.548 r  inner_register1/data_out[13]_i_5/O
                         net (fo=3, routed)           0.513    32.061    inner_register1/inner_feistel/round_13/sbox_out[17]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    32.185 r  inner_register1/data_out[60]_i_27/O
                         net (fo=4, routed)           1.139    33.323    inner_register1/inner_feistel/round_14/sbox_in[33]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.124    33.447 r  inner_register1/data_out[58]_i_5/O
                         net (fo=3, routed)           0.690    34.137    inner_register1/inner_feistel/round_14/sbox_out[23]
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.124    34.261 r  inner_register1/data_out[33]_i_29/O
                         net (fo=4, routed)           1.068    35.329    inner_register1/inner_feistel/round_15/sbox_in[13]
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.124    35.453 r  inner_register1/data_out[21]_i_6/O
                         net (fo=2, routed)           0.532    35.985    inner_register1/inner_feistel/round_15/sbox_out[9]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    36.109 r  inner_register1/data_out[60]_i_32/O
                         net (fo=4, routed)           0.936    37.044    inner_register1/inner_feistel/round_16/sbox_in[32]
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124    37.168 r  inner_register1/data_out[60]_i_6/O
                         net (fo=1, routed)           0.452    37.620    inner_register1/inner_feistel/round_16/sbox_out[22]
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    37.744 r  inner_register1/data_out[60]_i_1/O
                         net (fo=1, routed)           0.000    37.744    inner_register3/D[60]
    SLICE_X38Y44         FDRE                                         r  inner_register3/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.445    38.233    inner_register3/CLK
    SLICE_X38Y44         FDRE                                         r  inner_register3/data_out_reg[60]/C
                         clock pessimism              0.242    38.475    
                         clock uncertainty           -0.035    38.439    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.077    38.516    inner_register3/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -37.744    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.158ns  (logic 4.843ns (14.606%)  route 28.315ns (85.394%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 38.240 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.154    25.348    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.472 r  inner_register1/data_out[34]_i_2/O
                         net (fo=7, routed)           0.854    26.326    inner_register1/inner_feistel/round_10/sbox_out[0]
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.124    26.450 r  inner_register1/data_out[63]_i_17/O
                         net (fo=4, routed)           1.156    27.605    inner_register1/inner_feistel/round_11/sbox_in[18]
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    27.729 r  inner_register1/data_out[63]_i_4/O
                         net (fo=7, routed)           0.536    28.266    inner_register1/inner_feistel/round_11/sbox_out[15]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.390 r  inner_register1/data_out[60]_i_18/O
                         net (fo=4, routed)           1.168    29.558    inner_register1/inner_feistel/round_12/sbox_in[35]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124    29.682 r  inner_register1/data_out[40]_i_4/O
                         net (fo=3, routed)           0.642    30.324    inner_register1/inner_feistel/round_12/sbox_out[21]
    SLICE_X44Y45         LUT4 (Prop_lut4_I3_O)        0.124    30.448 r  inner_register1/data_out[53]_i_25/O
                         net (fo=4, routed)           1.035    31.483    inner_register1/inner_feistel/round_13/sbox_in[3]
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.607 r  inner_register1/data_out[35]_i_5/O
                         net (fo=5, routed)           0.852    32.459    inner_register1/inner_feistel/round_13/sbox_out[0]
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.124    32.583 r  inner_register1/data_out[62]_i_23/O
                         net (fo=4, routed)           1.048    33.631    inner_register1/inner_feistel/round_14/sbox_in[18]
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.755 r  inner_register1/data_out[62]_i_5/O
                         net (fo=3, routed)           0.459    34.214    inner_register1/inner_feistel/round_14/sbox_out[15]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.124    34.338 r  inner_register1/data_out[61]_i_30/O
                         net (fo=4, routed)           1.029    35.367    inner_register1/inner_feistel/round_15/sbox_in[35]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    35.491 r  inner_register1/data_out[59]_i_6/O
                         net (fo=3, routed)           0.561    36.052    inner_register1/inner_feistel/round_15/sbox_out[23]
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    36.176 r  inner_register1/data_out[32]_i_29/O
                         net (fo=4, routed)           0.865    37.041    inner_register1/inner_feistel/round_16/sbox_in[13]
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.165 r  inner_register1/data_out[20]_i_6/O
                         net (fo=1, routed)           0.452    37.617    inner_register1/inner_feistel/round_16/sbox_out[9]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.124    37.741 r  inner_register1/data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    37.741    inner_register3/D[20]
    SLICE_X50Y43         FDRE                                         r  inner_register3/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.452    38.240    inner_register3/CLK
    SLICE_X50Y43         FDRE                                         r  inner_register3/data_out_reg[20]/C
                         clock pessimism              0.242    38.482    
                         clock uncertainty           -0.035    38.446    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    38.523    inner_register3/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                         -37.741    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 inner_register2/plaintext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            34.000ns  (sys_clk_pin rise@34.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.150ns  (logic 4.843ns (14.609%)  route 28.307ns (85.391%))
  Logic Levels:           33  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 38.236 - 34.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.553     4.582    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.100 r  inner_register2/plaintext_reg[7]/Q
                         net (fo=11, routed)          1.431     6.532    inner_register1/Q[7]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.154     6.686 r  inner_register1/data_out[53]_i_40/O
                         net (fo=4, routed)           0.748     7.434    inner_register1/inner_feistel/round_1/sbox_in[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.327     7.761 r  inner_register1/data_out[35]_i_7/O
                         net (fo=9, routed)           0.630     8.391    inner_register1/inner_feistel/round_1/sbox_out[0]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.515 r  inner_register1/data_out[62]_i_35/O
                         net (fo=4, routed)           1.192     9.707    inner_register1/inner_feistel/round_2/sbox_in[18]
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.831 r  inner_register1/data_out[62]_i_13/O
                         net (fo=9, routed)           0.754    10.585    inner_register1/inner_feistel/round_2/sbox_out[15]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.709 r  inner_register1/data_out[61]_i_42/O
                         net (fo=4, routed)           0.975    11.684    inner_register1/inner_feistel/round_3/sbox_in[35]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  inner_register1/data_out[41]_i_8/O
                         net (fo=4, routed)           0.591    12.399    inner_register1/inner_feistel/round_3/sbox_out[21]
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.124    12.523 r  inner_register1/data_out[52]_i_43/O
                         net (fo=4, routed)           0.885    13.408    inner_register1/inner_feistel/round_4/sbox_in[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  inner_register1/data_out[52]_i_14/O
                         net (fo=4, routed)           0.966    14.498    inner_register1/inner_feistel/round_4/sbox_out[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  inner_register1/data_out[27]_i_48/O
                         net (fo=4, routed)           0.839    15.460    inner_register1/inner_feistel/round_5/sbox_in[26]
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.584 r  inner_register1/data_out[27]_i_15/O
                         net (fo=5, routed)           0.763    16.347    inner_register1/inner_feistel/round_5/sbox_out[18]
    SLICE_X50Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.471 r  inner_register1/data_out[32]_i_52/O
                         net (fo=4, routed)           0.975    17.446    inner_register1/inner_feistel/round_6/sbox_in[17]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.570 r  inner_register1/data_out[30]_i_9/O
                         net (fo=5, routed)           1.067    18.637    inner_register1/inner_feistel/round_6/sbox_out[11]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  inner_register1/data_out[37]_i_53/O
                         net (fo=4, routed)           0.864    19.625    inner_register1/inner_feistel/round_7/sbox_in[41]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.749 r  inner_register1/data_out[25]_i_10/O
                         net (fo=3, routed)           0.692    20.442    inner_register1/inner_feistel/round_7/sbox_out[26]
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.566 r  inner_register1/data_out[56]_i_58/O
                         net (fo=4, routed)           0.923    21.489    inner_register1/inner_feistel/round_8/sbox_in[7]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.613 r  inner_register1/data_out[28]_i_10/O
                         net (fo=3, routed)           0.700    22.313    inner_register1/inner_feistel/round_8/sbox_out[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.437 r  inner_register1/data_out[27]_i_11/O
                         net (fo=4, routed)           1.033    23.471    inner_register1/inner_feistel/round_9/sbox_in[29]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.595 r  inner_register1/data_out[7]_i_2/O
                         net (fo=9, routed)           0.475    24.069    inner_register1/inner_feistel/round_9/sbox_out[16]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.193 r  inner_register1/data_out[52]_i_12/O
                         net (fo=4, routed)           1.233    25.426    inner_register1/inner_feistel/round_10/sbox_in[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.550 r  inner_register1/data_out[38]_i_2/O
                         net (fo=7, routed)           0.860    26.410    inner_register1/inner_feistel/round_10/sbox_out[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    26.534 r  inner_register1/data_out[37]_i_22/O
                         net (fo=4, routed)           1.055    27.589    inner_register1/inner_feistel/round_11/sbox_in[40]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.713 r  inner_register1/data_out[25]_i_4/O
                         net (fo=7, routed)           0.767    28.480    inner_register1/inner_feistel/round_11/sbox_out[26]
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124    28.604 r  inner_register1/data_out[56]_i_22/O
                         net (fo=4, routed)           0.824    29.428    inner_register1/inner_feistel/round_12/sbox_in[7]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    29.552 r  inner_register1/data_out[28]_i_4/O
                         net (fo=5, routed)           0.485    30.038    inner_register1/inner_feistel/round_12/sbox_out[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.124    30.162 r  inner_register1/data_out[27]_i_27/O
                         net (fo=4, routed)           1.262    31.424    inner_register1/inner_feistel/round_13/sbox_in[29]
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.124    31.548 r  inner_register1/data_out[13]_i_5/O
                         net (fo=3, routed)           0.513    32.061    inner_register1/inner_feistel/round_13/sbox_out[17]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    32.185 r  inner_register1/data_out[60]_i_27/O
                         net (fo=4, routed)           1.139    33.323    inner_register1/inner_feistel/round_14/sbox_in[33]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.124    33.447 r  inner_register1/data_out[58]_i_5/O
                         net (fo=3, routed)           0.690    34.137    inner_register1/inner_feistel/round_14/sbox_out[23]
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.124    34.261 r  inner_register1/data_out[33]_i_29/O
                         net (fo=4, routed)           1.113    35.375    inner_register1/inner_feistel/round_15/sbox_in[13]
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    35.499 r  inner_register1/data_out[33]_i_6/O
                         net (fo=3, routed)           0.502    36.001    inner_register1/inner_feistel/round_15/sbox_out[10]
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    36.125 r  inner_register1/data_out[52]_i_32/O
                         net (fo=4, routed)           0.792    36.917    inner_register1/inner_feistel/round_16/sbox_in[4]
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.124    37.041 r  inner_register1/data_out[38]_i_6/O
                         net (fo=1, routed)           0.567    37.608    inner_register1/inner_feistel/round_16/sbox_out[3]
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.124    37.732 r  inner_register1/data_out[38]_i_1/O
                         net (fo=1, routed)           0.000    37.732    inner_register3/D[38]
    SLICE_X46Y44         FDRE                                         r  inner_register3/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     34.000    34.000 r  
    N15                                               0.000    34.000 r  clk (IN)
                         net (fo=0)                   0.000    34.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    34.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448    38.236    inner_register3/CLK
    SLICE_X46Y44         FDRE                                         r  inner_register3/data_out_reg[38]/C
                         clock pessimism              0.242    38.478    
                         clock uncertainty           -0.035    38.442    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)        0.081    38.523    inner_register3/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                         -37.732    
  -------------------------------------------------------------------
                         slack                                  0.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.094%)  route 0.728ns (75.906%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.412    inner_register2/CLK
    SLICE_X39Y52         FDRE                                         r  inner_register2/plaintext_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  inner_register2/plaintext_reg[62]/Q
                         net (fo=9, routed)           0.254     1.808    inner_register1/Q[62]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  inner_register1/data_out[63]_i_3/O
                         net (fo=9, routed)           0.474     2.326    inner_register1/inner_feistel/r_plntxt[6][24]
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.371 r  inner_register1/data_out[63]_i_1/O
                         net (fo=1, routed)           0.000     2.371    inner_register3/D[63]
    SLICE_X40Y45         FDRE                                         r  inner_register3/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X40Y45         FDRE                                         r  inner_register3/data_out_reg[63]/C
                         clock pessimism             -0.246     1.683    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.091     1.774    inner_register3/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.276ns (25.525%)  route 0.805ns (74.475%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X41Y58         FDRE                                         r  inner_register1/key_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[28]/Q
                         net (fo=13, routed)          0.578     2.130    inner_register1/key_w[28]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  inner_register1/data_out[36]_i_34/O
                         net (fo=4, routed)           0.171     2.346    inner_register1/inner_feistel/round_16/sbox_in[40]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.391 r  inner_register1/data_out[36]_i_6/O
                         net (fo=1, routed)           0.056     2.447    inner_register1/inner_feistel/round_16/sbox_out[27]
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.492 r  inner_register1/data_out[36]_i_1/O
                         net (fo=1, routed)           0.000     2.492    inner_register3/D[36]
    SLICE_X42Y45         FDRE                                         r  inner_register3/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X42Y45         FDRE                                         r  inner_register3/data_out_reg[36]/C
                         clock pessimism             -0.246     1.683    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120     1.803    inner_register3/data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.101%)  route 0.864ns (78.899%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.413    inner_register2/CLK
    SLICE_X49Y57         FDRE                                         r  inner_register2/plaintext_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  inner_register2/plaintext_reg[18]/Q
                         net (fo=5, routed)           0.408     1.963    inner_register1/Q[18]
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.008 r  inner_register1/data_out[19]_i_3/O
                         net (fo=5, routed)           0.455     2.463    inner_register1/inner_feistel/r_plntxt[6][13]
    SLICE_X50Y47         LUT5 (Prop_lut5_I1_O)        0.045     2.508 r  inner_register1/data_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.508    inner_register3/D[19]
    SLICE_X50Y47         FDRE                                         r  inner_register3/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.838     1.935    inner_register3/CLK
    SLICE_X50Y47         FDRE                                         r  inner_register3/data_out_reg[19]/C
                         clock pessimism             -0.246     1.688    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.120     1.808    inner_register3/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.276ns (25.086%)  route 0.824ns (74.914%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X41Y58         FDRE                                         r  inner_register1/key_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[28]/Q
                         net (fo=13, routed)          0.578     2.130    inner_register1/key_w[28]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  inner_register1/data_out[36]_i_34/O
                         net (fo=4, routed)           0.150     2.325    inner_register1/inner_feistel/round_16/sbox_in[40]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.370 r  inner_register1/data_out[10]_i_6/O
                         net (fo=1, routed)           0.096     2.466    inner_register1/inner_feistel/round_16/sbox_out[24]
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.511 r  inner_register1/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.511    inner_register3/D[10]
    SLICE_X43Y44         FDRE                                         r  inner_register3/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X43Y44         FDRE                                         r  inner_register3/data_out_reg[10]/C
                         clock pessimism             -0.246     1.683    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.092     1.775    inner_register3/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.299ns (26.122%)  route 0.846ns (73.878%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X38Y59         FDRE                                         r  inner_register1/key_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.574 r  inner_register1/key_r_reg[61]/Q
                         net (fo=12, routed)          0.616     2.191    inner_register1/key_w[61]
    SLICE_X42Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.236 r  inner_register1/data_out[50]_i_31/O
                         net (fo=4, routed)           0.090     2.325    inner_register1/inner_feistel/round_16/sbox_in[44]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.370 r  inner_register1/data_out[4]_i_6/O
                         net (fo=1, routed)           0.140     2.510    inner_register1/inner_feistel/round_16/sbox_out[31]
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.045     2.555 r  inner_register1/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.555    inner_register3/D[4]
    SLICE_X42Y42         FDRE                                         r  inner_register3/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.929    inner_register3/CLK
    SLICE_X42Y42         FDRE                                         r  inner_register3/data_out_reg[4]/C
                         clock pessimism             -0.246     1.682    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120     1.802    inner_register3/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.676%)  route 0.843ns (75.324%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X41Y58         FDRE                                         r  inner_register1/key_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[28]/Q
                         net (fo=13, routed)          0.578     2.130    inner_register1/key_w[28]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  inner_register1/data_out[36]_i_34/O
                         net (fo=4, routed)           0.213     2.388    inner_register1/inner_feistel/round_16/sbox_in[40]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.433 r  inner_register1/data_out[14]_i_6/O
                         net (fo=1, routed)           0.051     2.484    inner_register1/inner_feistel/round_16/sbox_out[25]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.529 r  inner_register1/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.529    inner_register3/D[14]
    SLICE_X41Y45         FDRE                                         r  inner_register3/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X41Y45         FDRE                                         r  inner_register3/data_out_reg[14]/C
                         clock pessimism             -0.246     1.683    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     1.774    inner_register3/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.299ns (25.890%)  route 0.856ns (74.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register2/CLK
    SLICE_X50Y52         FDRE                                         r  inner_register2/plaintext_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  inner_register2/plaintext_reg[51]/Q
                         net (fo=6, routed)           0.383     1.962    inner_register1/Q[51]
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.007 r  inner_register1/data_out[33]_i_10/O
                         net (fo=4, routed)           0.147     2.155    inner_register1/inner_feistel/round_9/sbox_in[14]
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.200 r  inner_register1/data_out[21]_i_2/O
                         net (fo=5, routed)           0.326     2.525    inner_register1/inner_feistel/round_9/sbox_out[9]
    SLICE_X50Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.570 r  inner_register1/data_out[21]_i_1/O
                         net (fo=1, routed)           0.000     2.570    inner_register3/D[21]
    SLICE_X50Y45         FDRE                                         r  inner_register3/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.837     1.934    inner_register3/CLK
    SLICE_X50Y45         FDRE                                         r  inner_register3/data_out_reg[21]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.120     1.807    inner_register3/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 inner_register1/key_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.276ns (24.439%)  route 0.853ns (75.561%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register1/CLK
    SLICE_X41Y58         FDRE                                         r  inner_register1/key_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register1/key_r_reg[28]/Q
                         net (fo=13, routed)          0.578     2.130    inner_register1/key_w[28]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  inner_register1/data_out[36]_i_34/O
                         net (fo=4, routed)           0.224     2.399    inner_register1/inner_feistel/round_16/sbox_in[40]
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.444 r  inner_register1/data_out[24]_i_6/O
                         net (fo=1, routed)           0.051     2.495    inner_register1/inner_feistel/round_16/sbox_out[26]
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.540 r  inner_register1/data_out[24]_i_1/O
                         net (fo=1, routed)           0.000     2.540    inner_register3/D[24]
    SLICE_X43Y45         FDRE                                         r  inner_register3/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.930    inner_register3/CLK
    SLICE_X43Y45         FDRE                                         r  inner_register3/data_out_reg[24]/C
                         clock pessimism             -0.246     1.683    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.091     1.774    inner_register3/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.254ns (21.817%)  route 0.910ns (78.183%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.412    inner_register2/CLK
    SLICE_X46Y54         FDRE                                         r  inner_register2/plaintext_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  inner_register2/plaintext_reg[56]/Q
                         net (fo=9, routed)           0.423     2.000    inner_register1/Q[56]
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.045     2.045 r  inner_register1/data_out[57]_i_3/O
                         net (fo=9, routed)           0.487     2.532    inner_register1/inner_feistel/r_plntxt[6][0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.577 r  inner_register1/data_out[57]_i_1/O
                         net (fo=1, routed)           0.000     2.577    inner_register3/D[57]
    SLICE_X50Y45         FDRE                                         r  inner_register3/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.837     1.934    inner_register3/CLK
    SLICE_X50Y45         FDRE                                         r  inner_register3/data_out_reg[57]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.121     1.808    inner_register3/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 inner_register2/plaintext_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            inner_register3/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.231ns (19.808%)  route 0.935ns (80.192%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.410    inner_register2/CLK
    SLICE_X37Y57         FDRE                                         r  inner_register2/plaintext_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  inner_register2/plaintext_reg[12]/Q
                         net (fo=5, routed)           0.437     1.989    inner_register1/Q[12]
    SLICE_X37Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.034 r  inner_register1/data_out[13]_i_3/O
                         net (fo=5, routed)           0.498     2.532    inner_register1/inner_feistel/r_plntxt[6][22]
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.577 r  inner_register1/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.577    inner_register3/D[13]
    SLICE_X39Y44         FDRE                                         r  inner_register3/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.929    inner_register3/CLK
    SLICE_X39Y44         FDRE                                         r  inner_register3/data_out_reg[13]/C
                         clock pessimism             -0.246     1.682    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.091     1.773    inner_register3/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.803    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 17.000 }
Period(ns):         34.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         34.000      31.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X47Y62   inner_register1/key_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X51Y56   inner_register1/key_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X50Y54   inner_register1/key_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X46Y56   inner_register1/key_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X47Y56   inner_register1/key_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X41Y60   inner_register1/key_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X52Y58   inner_register1/key_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X52Y57   inner_register1/key_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X48Y59   inner_register1/key_r_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y62   inner_register1/key_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y62   inner_register1/key_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X51Y56   inner_register1/key_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X51Y56   inner_register1/key_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X50Y54   inner_register1/key_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X50Y54   inner_register1/key_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X46Y56   inner_register1/key_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X46Y56   inner_register1/key_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y56   inner_register1/key_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y56   inner_register1/key_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y62   inner_register1/key_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y62   inner_register1/key_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X51Y56   inner_register1/key_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X51Y56   inner_register1/key_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X50Y54   inner_register1/key_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X50Y54   inner_register1/key_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X46Y56   inner_register1/key_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X46Y56   inner_register1/key_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y56   inner_register1/key_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X47Y56   inner_register1/key_r_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inner_register3/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.063ns (44.135%)  route 3.877ns (55.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     4.596    inner_register3/CLK
    SLICE_X41Y45         FDRE                                         r  inner_register3/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.052 r  inner_register3/data_out_reg[14]/Q
                         net (fo=1, routed)           3.877     8.929    data_out_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         2.607    11.536 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.536    data_out[14]
    U8                                                                r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 3.071ns (44.350%)  route 3.853ns (55.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564     4.594    inner_register3/CLK
    SLICE_X39Y42         FDRE                                         r  inner_register3/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.050 r  inner_register3/data_out_reg[15]/Q
                         net (fo=1, routed)           3.853     8.903    data_out_OBUF[15]
    T8                   OBUF (Prop_obuf_I_O)         2.615    11.518 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.518    data_out[15]
    T8                                                                r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 3.140ns (45.550%)  route 3.753ns (54.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.571     4.601    inner_register3/CLK
    SLICE_X52Y43         FDRE                                         r  inner_register3/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.518     5.119 r  inner_register3/data_out_reg[9]/Q
                         net (fo=1, routed)           3.753     8.872    data_out_OBUF[9]
    R17                  OBUF (Prop_obuf_I_O)         2.622    11.494 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.494    data_out[9]
    R17                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 3.147ns (46.224%)  route 3.661ns (53.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.572     4.602    inner_register3/CLK
    SLICE_X50Y47         FDRE                                         r  inner_register3/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.120 r  inner_register3/data_out_reg[19]/Q
                         net (fo=1, routed)           3.661     8.781    data_out_OBUF[19]
    U6                   OBUF (Prop_obuf_I_O)         2.629    11.410 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.410    data_out[19]
    U6                                                                r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.799ns  (logic 3.153ns (46.371%)  route 3.646ns (53.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     4.598    inner_register3/CLK
    SLICE_X46Y47         FDRE                                         r  inner_register3/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     5.116 r  inner_register3/data_out_reg[22]/Q
                         net (fo=1, routed)           3.646     8.762    data_out_OBUF[22]
    U9                   OBUF (Prop_obuf_I_O)         2.635    11.396 r  data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.396    data_out[22]
    U9                                                                r  data_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 3.095ns (45.568%)  route 3.697ns (54.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.569     4.599    inner_register3/CLK
    SLICE_X48Y42         FDRE                                         r  inner_register3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.456     5.055 r  inner_register3/data_out_reg[1]/Q
                         net (fo=1, routed)           3.697     8.752    data_out_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.639    11.391 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.391    data_out[1]
    V16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 3.144ns (46.666%)  route 3.594ns (53.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.571     4.601    inner_register3/CLK
    SLICE_X50Y46         FDRE                                         r  inner_register3/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     5.119 r  inner_register3/data_out_reg[17]/Q
                         net (fo=1, routed)           3.594     8.712    data_out_OBUF[17]
    T6                   OBUF (Prop_obuf_I_O)         2.626    11.339 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.339    data_out[17]
    T6                                                                r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 3.093ns (46.229%)  route 3.598ns (53.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     4.596    inner_register3/CLK
    SLICE_X43Y45         FDRE                                         r  inner_register3/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.052 r  inner_register3/data_out_reg[24]/Q
                         net (fo=1, routed)           3.598     8.649    data_out_OBUF[24]
    V7                   OBUF (Prop_obuf_I_O)         2.637    11.286 r  data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.286    data_out[24]
    V7                                                                r  data_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.145ns (47.093%)  route 3.533ns (52.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.571     4.601    inner_register3/CLK
    SLICE_X50Y44         FDRE                                         r  inner_register3/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     5.119 r  inner_register3/data_out_reg[18]/Q
                         net (fo=1, routed)           3.533     8.652    data_out_OBUF[18]
    R7                   OBUF (Prop_obuf_I_O)         2.627    11.279 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.279    data_out[18]
    R7                                                                r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 3.075ns (46.173%)  route 3.585ns (53.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.570     4.600    inner_register3/CLK
    SLICE_X49Y45         FDRE                                         r  inner_register3/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     5.056 r  inner_register3/data_out_reg[16]/Q
                         net (fo=1, routed)           3.585     8.641    data_out_OBUF[16]
    R8                   OBUF (Prop_obuf_I_O)         2.619    11.260 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.260    data_out[16]
    R8                                                                r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inner_register3/data_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.287ns (69.374%)  route 0.568ns (30.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register3/CLK
    SLICE_X52Y42         FDRE                                         r  inner_register3/data_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  inner_register3/data_out_reg[54]/Q
                         net (fo=1, routed)           0.568     2.148    data_out_OBUF[54]
    K5                   OBUF (Prop_obuf_I_O)         1.123     3.271 r  data_out_OBUF[54]_inst/O
                         net (fo=0)                   0.000     3.271    data_out[54]
    K5                                                                r  data_out[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.307ns (69.704%)  route 0.568ns (30.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.567     1.417    inner_register3/CLK
    SLICE_X52Y49         FDRE                                         r  inner_register3/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  inner_register3/data_out_reg[61]/Q
                         net (fo=1, routed)           0.568     2.150    data_out_OBUF[61]
    M1                   OBUF (Prop_obuf_I_O)         1.143     3.293 r  data_out_OBUF[61]_inst/O
                         net (fo=0)                   0.000     3.293    data_out[61]
    M1                                                                r  data_out[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.290ns (67.920%)  route 0.609ns (32.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register3/CLK
    SLICE_X50Y41         FDRE                                         r  inner_register3/data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  inner_register3/data_out_reg[56]/Q
                         net (fo=1, routed)           0.609     2.189    data_out_OBUF[56]
    M3                   OBUF (Prop_obuf_I_O)         1.126     3.315 r  data_out_OBUF[56]_inst/O
                         net (fo=0)                   0.000     3.315    data_out[56]
    M3                                                                r  data_out[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.269ns (66.824%)  route 0.630ns (33.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register3/CLK
    SLICE_X51Y42         FDRE                                         r  inner_register3/data_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  inner_register3/data_out_reg[59]/Q
                         net (fo=1, routed)           0.630     2.187    data_out_OBUF[59]
    L3                   OBUF (Prop_obuf_I_O)         1.128     3.315 r  data_out_OBUF[59]_inst/O
                         net (fo=0)                   0.000     3.315    data_out[59]
    L3                                                                r  data_out[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.304ns (68.440%)  route 0.601ns (31.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.416    inner_register3/CLK
    SLICE_X50Y45         FDRE                                         r  inner_register3/data_out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  inner_register3/data_out_reg[57]/Q
                         net (fo=1, routed)           0.601     2.182    data_out_OBUF[57]
    N1                   OBUF (Prop_obuf_I_O)         1.140     3.321 r  data_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000     3.321    data_out[57]
    N1                                                                r  data_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.266ns (65.454%)  route 0.668ns (34.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.416    inner_register3/CLK
    SLICE_X49Y45         FDRE                                         r  inner_register3/data_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  inner_register3/data_out_reg[51]/Q
                         net (fo=1, routed)           0.668     2.226    data_out_OBUF[51]
    L5                   OBUF (Prop_obuf_I_O)         1.125     3.351 r  data_out_OBUF[51]_inst/O
                         net (fo=0)                   0.000     3.351    data_out[51]
    L5                                                                r  data_out[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.284ns (64.808%)  route 0.697ns (35.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register3/CLK
    SLICE_X47Y47         FDRE                                         r  inner_register3/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  inner_register3/data_out_reg[62]/Q
                         net (fo=1, routed)           0.697     2.254    data_out_OBUF[62]
    L1                   OBUF (Prop_obuf_I_O)         1.143     3.397 r  data_out_OBUF[62]_inst/O
                         net (fo=0)                   0.000     3.397    data_out[62]
    L1                                                                r  data_out[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.265ns (63.409%)  route 0.730ns (36.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.416    inner_register3/CLK
    SLICE_X49Y45         FDRE                                         r  inner_register3/data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  inner_register3/data_out_reg[52]/Q
                         net (fo=1, routed)           0.730     2.288    data_out_OBUF[52]
    L6                   OBUF (Prop_obuf_I_O)         1.124     3.412 r  data_out_OBUF[52]_inst/O
                         net (fo=0)                   0.000     3.412    data_out[52]
    L6                                                                r  data_out[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.244ns (61.151%)  route 0.790ns (38.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.413    inner_register3/CLK
    SLICE_X40Y45         FDRE                                         r  inner_register3/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  inner_register3/data_out_reg[63]/Q
                         net (fo=1, routed)           0.790     2.345    data_out_OBUF[63]
    K6                   OBUF (Prop_obuf_I_O)         1.103     3.448 r  data_out_OBUF[63]_inst/O
                         net (fo=0)                   0.000     3.448    data_out[63]
    K6                                                                r  data_out[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inner_register3/data_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            data_out[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.267ns (61.652%)  route 0.788ns (38.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.415    inner_register3/CLK
    SLICE_X44Y47         FDRE                                         r  inner_register3/data_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  inner_register3/data_out_reg[55]/Q
                         net (fo=1, routed)           0.788     2.345    data_out_OBUF[55]
    M2                   OBUF (Prop_obuf_I_O)         1.126     3.471 r  data_out_OBUF[55]_inst/O
                         net (fo=0)                   0.000     3.471    data_out[55]
    M2                                                                r  data_out[55] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register2/plaintext_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.581ns  (logic 0.968ns (12.764%)  route 6.613ns (87.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.613     7.581    inner_register2/E[0]
    SLICE_X41Y53         FDRE                                         r  inner_register2/plaintext_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437     4.224    inner_register2/CLK
    SLICE_X41Y53         FDRE                                         r  inner_register2/plaintext_reg[60]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register1/key_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 0.968ns (13.037%)  route 6.454ns (86.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.454     7.422    inner_register1/E[0]
    SLICE_X52Y57         FDRE                                         r  inner_register1/key_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441     4.228    inner_register1/CLK
    SLICE_X52Y57         FDRE                                         r  inner_register1/key_r_reg[18]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register2/plaintext_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 0.968ns (13.057%)  route 6.443ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.443     7.411    inner_register2/E[0]
    SLICE_X50Y53         FDRE                                         r  inner_register2/plaintext_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442     4.229    inner_register2/CLK
    SLICE_X50Y53         FDRE                                         r  inner_register2/plaintext_reg[58]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inner_register1/key_r_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 0.967ns (13.238%)  route 6.335ns (86.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  reset_IBUF_inst/O
                         net (fo=184, routed)         6.335     7.302    inner_register1/SR[0]
    SLICE_X53Y62         FDRE                                         r  inner_register1/key_r_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.438     4.225    inner_register1/CLK
    SLICE_X53Y62         FDRE                                         r  inner_register1/key_r_reg[43]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register1/key_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 0.968ns (13.350%)  route 6.280ns (86.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.280     7.248    inner_register1/E[0]
    SLICE_X42Y58         FDRE                                         r  inner_register1/key_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.436     4.223    inner_register1/CLK
    SLICE_X42Y58         FDRE                                         r  inner_register1/key_r_reg[3]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register2/plaintext_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 0.968ns (13.350%)  route 6.280ns (86.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.280     7.248    inner_register2/E[0]
    SLICE_X42Y58         FDRE                                         r  inner_register2/plaintext_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.436     4.223    inner_register2/CLK
    SLICE_X42Y58         FDRE                                         r  inner_register2/plaintext_reg[10]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register1/key_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 0.968ns (13.570%)  route 6.163ns (86.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.163     7.131    inner_register1/E[0]
    SLICE_X50Y54         FDRE                                         r  inner_register1/key_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442     4.229    inner_register1/CLK
    SLICE_X50Y54         FDRE                                         r  inner_register1/key_r_reg[12]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register2/plaintext_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.114ns  (logic 0.968ns (13.602%)  route 6.146ns (86.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.146     7.114    inner_register2/E[0]
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.436     4.223    inner_register2/CLK
    SLICE_X42Y57         FDRE                                         r  inner_register2/plaintext_reg[7]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register2/plaintext_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 0.968ns (13.611%)  route 6.142ns (86.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.142     7.109    inner_register2/E[0]
    SLICE_X48Y61         FDRE                                         r  inner_register2/plaintext_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.438     4.225    inner_register2/CLK
    SLICE_X48Y61         FDRE                                         r  inner_register2/plaintext_reg[17]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inner_register1/key_r_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 0.968ns (13.660%)  route 6.116ns (86.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  load_IBUF_inst/O
                         net (fo=120, routed)         6.116     7.084    inner_register1/E[0]
    SLICE_X53Y60         FDRE                                         r  inner_register1/key_r_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440     4.227    inner_register1/CLK
    SLICE_X53Y60         FDRE                                         r  inner_register1/key_r_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_in[9]
                            (input port)
  Destination:            inner_register1/key_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.185ns (24.815%)  route 0.559ns (75.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  key_in[9] (IN)
                         net (fo=0)                   0.000     0.000    key_in[9]
    H5                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  key_in_IBUF[9]_inst/O
                         net (fo=1, routed)           0.559     0.744    inner_register1/key_r_reg[63]_0[7]
    SLICE_X53Y51         FDRE                                         r  inner_register1/key_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.835     1.933    inner_register1/CLK
    SLICE_X53Y51         FDRE                                         r  inner_register1/key_r_reg[9]/C

Slack:                    inf
  Source:                 key_in[17]
                            (input port)
  Destination:            inner_register1/key_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.188ns (24.090%)  route 0.591ns (75.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  key_in[17] (IN)
                         net (fo=0)                   0.000     0.000    key_in[17]
    J4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  key_in_IBUF[17]_inst/O
                         net (fo=1, routed)           0.591     0.778    inner_register1/key_r_reg[63]_0[14]
    SLICE_X52Y58         FDRE                                         r  inner_register1/key_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.931    inner_register1/CLK
    SLICE_X52Y58         FDRE                                         r  inner_register1/key_r_reg[17]/C

Slack:                    inf
  Source:                 key_in[18]
                            (input port)
  Destination:            inner_register1/key_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.200ns (25.532%)  route 0.584ns (74.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  key_in[18] (IN)
                         net (fo=0)                   0.000     0.000    key_in[18]
    G3                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  key_in_IBUF[18]_inst/O
                         net (fo=1, routed)           0.584     0.784    inner_register1/key_r_reg[63]_0[15]
    SLICE_X52Y57         FDRE                                         r  inner_register1/key_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.931    inner_register1/CLK
    SLICE_X52Y57         FDRE                                         r  inner_register1/key_r_reg[18]/C

Slack:                    inf
  Source:                 key_in[12]
                            (input port)
  Destination:            inner_register1/key_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.183ns (23.361%)  route 0.601ns (76.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  key_in[12] (IN)
                         net (fo=0)                   0.000     0.000    key_in[12]
    K2                   IBUF (Prop_ibuf_I_O)         0.183     0.183 r  key_in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.601     0.784    inner_register1/key_r_reg[63]_0[10]
    SLICE_X50Y54         FDRE                                         r  inner_register1/key_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.932    inner_register1/CLK
    SLICE_X50Y54         FDRE                                         r  inner_register1/key_r_reg[12]/C

Slack:                    inf
  Source:                 key_in[11]
                            (input port)
  Destination:            inner_register1/key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.185ns (21.988%)  route 0.656ns (78.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  key_in[11] (IN)
                         net (fo=0)                   0.000     0.000    key_in[11]
    K1                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  key_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.656     0.841    inner_register1/key_r_reg[63]_0[9]
    SLICE_X51Y56         FDRE                                         r  inner_register1/key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.834     1.932    inner_register1/CLK
    SLICE_X51Y56         FDRE                                         r  inner_register1/key_r_reg[11]/C

Slack:                    inf
  Source:                 key_in[19]
                            (input port)
  Destination:            inner_register1/key_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.205ns (23.973%)  route 0.650ns (76.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  key_in[19] (IN)
                         net (fo=0)                   0.000     0.000    key_in[19]
    G4                   IBUF (Prop_ibuf_I_O)         0.205     0.205 r  key_in_IBUF[19]_inst/O
                         net (fo=1, routed)           0.650     0.855    inner_register1/key_r_reg[63]_0[16]
    SLICE_X48Y59         FDRE                                         r  inner_register1/key_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.930    inner_register1/CLK
    SLICE_X48Y59         FDRE                                         r  inner_register1/key_r_reg[19]/C

Slack:                    inf
  Source:                 key_in[26]
                            (input port)
  Destination:            inner_register1/key_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.202ns (23.622%)  route 0.653ns (76.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  key_in[26] (IN)
                         net (fo=0)                   0.000     0.000    key_in[26]
    H1                   IBUF (Prop_ibuf_I_O)         0.202     0.202 r  key_in_IBUF[26]_inst/O
                         net (fo=1, routed)           0.653     0.855    inner_register1/key_r_reg[63]_0[22]
    SLICE_X50Y59         FDRE                                         r  inner_register1/key_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.931    inner_register1/CLK
    SLICE_X50Y59         FDRE                                         r  inner_register1/key_r_reg[26]/C

Slack:                    inf
  Source:                 key_in[13]
                            (input port)
  Destination:            inner_register1/key_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.177ns (19.830%)  route 0.717ns (80.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  key_in[13] (IN)
                         net (fo=0)                   0.000     0.000    key_in[13]
    J2                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  key_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.717     0.894    inner_register1/key_r_reg[63]_0[11]
    SLICE_X46Y56         FDRE                                         r  inner_register1/key_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.929    inner_register1/CLK
    SLICE_X46Y56         FDRE                                         r  inner_register1/key_r_reg[13]/C

Slack:                    inf
  Source:                 key_in[14]
                            (input port)
  Destination:            inner_register1/key_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.179ns (19.991%)  route 0.718ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  key_in[14] (IN)
                         net (fo=0)                   0.000     0.000    key_in[14]
    J3                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  key_in_IBUF[14]_inst/O
                         net (fo=1, routed)           0.718     0.897    inner_register1/key_r_reg[63]_0[12]
    SLICE_X47Y56         FDRE                                         r  inner_register1/key_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.929    inner_register1/CLK
    SLICE_X47Y56         FDRE                                         r  inner_register1/key_r_reg[14]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            inner_register2/plaintext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.205ns (22.403%)  route 0.712ns (77.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.712     0.917    inner_register2/D[4]
    SLICE_X38Y55         FDRE                                         r  inner_register2/plaintext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.829     1.927    inner_register2/CLK
    SLICE_X38Y55         FDRE                                         r  inner_register2/plaintext_reg[4]/C





