# Clock-Divider
Clock Divider implemented using Verilog. This project generates lower frequency clock signals from a high-frequency input clock signal, enabling synchronized operations in digital systems.
