# Hierarchical-Sketch

This is the repository for source codes of Hierarchical Sketch.

## Introduction

## About this repo

### CPU

We implement and evaluate all algorithms on a server equipped with two Intel Xeon E5-2643 v4 @3.40GHz CPU and 256GB RAM.

### FPGA

We also implement our algorithm on a NetFPGA-1G-CML development platform featuring a Xilinx Kintex-7 XC7K325T FPGA.
