5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd assign2.4.vcd -o assign2.4.cdd -v assign2.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" assign2.4.v 1 25 1
2 1 5 160016 2 1 100c 0 0 1 1 b
2 2 5 120012 2 1 100c 0 0 1 1 a
2 3 5 120016 3 2 134c 1 2 1 18 0 1 1 0 1 1
2 4 5 d000e 0 1 1410 0 0 1 1 w0
2 5 5 d0016 4 36 e 3 4
2 6 6 170017 2 1 100c 0 0 1 1 b
2 7 6 120012 2 1 100c 0 0 1 1 a
2 8 6 120017 3 f 134c 6 7 32 18 0 ffffffff ffffffff 3 0 0
2 9 6 d000e 0 1 1410 0 0 32 1 w1
2 10 6 d0017 4 36 e 8 9
2 11 7 130013 2 1 100c 0 0 1 1 a
2 12 7 120012 2 1b 100c 11 0 1 18 0 1 1 1 0 0
2 13 7 d000e 0 1 1410 0 0 1 1 w2
2 14 7 d0013 3 36 e 12 13
2 15 8 1d001e 2 1 100c 0 0 1 1 w2
2 16 8 180019 3 1 100c 0 0 32 1 w1
2 17 8 170017 3 1e 100c 16 0 1 18 0 1 1 1 0 0
2 18 8 120013 3 1 100c 0 0 1 1 w0
2 19 8 120019 3 8 12cc 17 18 1 18 0 1 1 1 1 0
2 20 8 12001e 3 8 11c4 15 19 2 18 0 3 3 3 0 0
2 21 8 d000e 0 1 1410 0 0 2 1 w3
2 22 8 d001e 2 36 6 20 21
1 a 3 70008 1 0 0 0 1 17 0 1 1 0 0
1 b 3 7000b 1 0 0 0 1 17 0 1 1 0 0
1 w0 5 6000d 1 0 0 0 1 17 1 1 1 1 0
1 w1 6 6000d 1 0 31 0 32 17 ffffffff ffffffff 3 1 0
1 w2 7 6000d 1 0 0 0 1 17 1 1 0 1 0
1 w3 8 6000d 1 0 1 0 2 17 3 3 0 0 0
4 5 f 5 5
4 10 f 10 10
4 14 f 14 14
4 22 f 22 22
3 1 main.$u0 "main.$u0" assign2.4.v 0 23 1
