
ChassisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd78  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  0800bf78  0800bf78  0001bf78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2d4  0800c2d4  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2d4  0800c2d4  0001c2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2dc  0800c2dc  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2dc  0800c2dc  0001c2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2e0  0800c2e0  0001c2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800c2e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c5c  200000a4  0800c388  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d00  0800c388  00024d00  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b21d  00000000  00000000  000200d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053eb  00000000  00000000  0004b2ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001aa0  00000000  00000000  000506e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001818  00000000  00000000  00052180  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d5f4  00000000  00000000  00053998  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b15a  00000000  00000000  00080f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001089bb  00000000  00000000  0009c0e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a4aa1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fb4  00000000  00000000  001a4b1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000a4 	.word	0x200000a4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bf60 	.word	0x0800bf60

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000a8 	.word	0x200000a8
 800023c:	0800bf60 	.word	0x0800bf60

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <Parse_AMS_HeartbeatResponse>:

	return p;
}

void Parse_AMS_HeartbeatResponse(uint8_t *data, bool *initialised, bool* HVAn, bool* HVBn, bool* precharge, bool* HVAp, bool* HVBp, uint16_t* averageVoltage, uint16_t* runtime)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
 80005fc:	603b      	str	r3, [r7, #0]
	*HVAn = (bool)(data[0] & 0x1);
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	2b00      	cmp	r3, #0
 8000608:	bf14      	ite	ne
 800060a:	2301      	movne	r3, #1
 800060c:	2300      	moveq	r3, #0
 800060e:	b2da      	uxtb	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	701a      	strb	r2, [r3, #0]
	*HVBn = (bool)(data[0] & 0x2);
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0302 	and.w	r3, r3, #2
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf14      	ite	ne
 8000620:	2301      	movne	r3, #1
 8000622:	2300      	moveq	r3, #0
 8000624:	b2da      	uxtb	r2, r3
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	*precharge = (bool)(data[0] & 0x4);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	2b00      	cmp	r3, #0
 8000634:	bf14      	ite	ne
 8000636:	2301      	movne	r3, #1
 8000638:	2300      	moveq	r3, #0
 800063a:	b2da      	uxtb	r2, r3
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	701a      	strb	r2, [r3, #0]

	*HVAp = (bool)(data[0] & 0x10);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	f003 0310 	and.w	r3, r3, #16
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2da      	uxtb	r2, r3
 8000652:	69fb      	ldr	r3, [r7, #28]
 8000654:	701a      	strb	r2, [r3, #0]
	*HVBp = (bool)(data[0] & 0x20);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	f003 0320 	and.w	r3, r3, #32
 800065e:	2b00      	cmp	r3, #0
 8000660:	bf14      	ite	ne
 8000662:	2301      	movne	r3, #1
 8000664:	2300      	moveq	r3, #0
 8000666:	b2da      	uxtb	r2, r3
 8000668:	6a3b      	ldr	r3, [r7, #32]
 800066a:	701a      	strb	r2, [r3, #0]

	*initialised = (bool)(data[0] & 0x80);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b25b      	sxtb	r3, r3
 8000672:	b2db      	uxtb	r3, r3
 8000674:	09db      	lsrs	r3, r3, #7
 8000676:	b2da      	uxtb	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	701a      	strb	r2, [r3, #0]

	*averageVoltage = (uint16_t)((data[1] & 0x3F) << 6 | (data[0]));
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3301      	adds	r3, #1
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	019b      	lsls	r3, r3, #6
 8000684:	b21b      	sxth	r3, r3
 8000686:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800068a:	b21a      	sxth	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b21b      	sxth	r3, r3
 8000692:	4313      	orrs	r3, r2
 8000694:	b21b      	sxth	r3, r3
 8000696:	b29a      	uxth	r2, r3
 8000698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069a:	801a      	strh	r2, [r3, #0]
	*runtime = (uint16_t)(data[3] << 8 | data[2]);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3303      	adds	r3, #3
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	021b      	lsls	r3, r3, #8
 80006a4:	b21a      	sxth	r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	3302      	adds	r3, #2
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b21b      	sxth	r3, r3
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006b6:	801a      	strh	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <Compose_CC_ReadyToDrive>:
#ifdef QUTMS_CAN_CC

#include "CC_CAN_Messages.h"

CC_ReadyToDrive_t Compose_CC_ReadyToDrive(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af02      	add	r7, sp, #8
	CC_ReadyToDrive_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x0, 0x0, 0x0);
 80006ca:	2300      	movs	r3, #0
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2300      	movs	r3, #0
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	2300      	movs	r3, #0
 80006d4:	2200      	movs	r2, #0
 80006d6:	2116      	movs	r1, #22
 80006d8:	2002      	movs	r0, #2
 80006da:	f000 fad9 	bl	8000c90 <Compose_CANId>
 80006de:	4603      	mov	r3, r0
 80006e0:	607b      	str	r3, [r7, #4]
	return p;
 80006e2:	687b      	ldr	r3, [r7, #4]
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Compose_CC_FatalShutdown>:

CC_FatalShutdown_t Compose_CC_FatalShutdown(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af02      	add	r7, sp, #8
	CC_FatalShutdown_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x0, 0x1, 0x0);
 80006f2:	2300      	movs	r3, #0
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2301      	movs	r3, #1
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2300      	movs	r3, #0
 80006fc:	2200      	movs	r2, #0
 80006fe:	2116      	movs	r1, #22
 8000700:	2002      	movs	r0, #2
 8000702:	f000 fac5 	bl	8000c90 <Compose_CANId>
 8000706:	4603      	mov	r3, r0
 8000708:	607b      	str	r3, [r7, #4]
	return p;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Parse_CC_RequestRPM>:
	p.data[7] = 0x00; // Data
	return p;
}

void Parse_CC_RequestRPM(uint8_t* data, int16_t* motorRPM)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
	*motorRPM = data[5] << 8 | data[4];
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3305      	adds	r3, #5
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	021b      	lsls	r3, r3, #8
 8000726:	b21a      	sxth	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3304      	adds	r3, #4
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	b21b      	sxth	r3, r3
 8000730:	4313      	orrs	r3, r2
 8000732:	b21a      	sxth	r2, r3
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	801a      	strh	r2, [r3, #0]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr

08000744 <Compose_CC_ShutdownInverter>:
{
	return;
}

CC_ShutdownInverter_t Compose_CC_ShutdownInverter(uint16_t nodeId)
{
 8000744:	b490      	push	{r4, r7}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	460b      	mov	r3, r1
 800074e:	807b      	strh	r3, [r7, #2]
	CC_ShutdownInverter_t p;
	uint16_t index = 0x200C;
 8000750:	f242 030c 	movw	r3, #8204	; 0x200c
 8000754:	82fb      	strh	r3, [r7, #22]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 8000756:	887b      	ldrh	r3, [r7, #2]
 8000758:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800075c:	60bb      	str	r3, [r7, #8]
	p.data[0] = 0b00101100; // Client Command Specifier + Number of Bytes + xx
 800075e:	232c      	movs	r3, #44	; 0x2c
 8000760:	733b      	strb	r3, [r7, #12]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 8000762:	8afb      	ldrh	r3, [r7, #22]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	737b      	strb	r3, [r7, #13]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 8000768:	8afb      	ldrh	r3, [r7, #22]
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	b29b      	uxth	r3, r3
 800076e:	b2db      	uxtb	r3, r3
 8000770:	73bb      	strb	r3, [r7, #14]
	p.data[3] = 0x00; // Subindex
 8000772:	2300      	movs	r3, #0
 8000774:	73fb      	strb	r3, [r7, #15]
	p.data[4] = 0x00; // Data
 8000776:	2300      	movs	r3, #0
 8000778:	743b      	strb	r3, [r7, #16]
	p.data[5] = 0x00; // Data
 800077a:	2300      	movs	r3, #0
 800077c:	747b      	strb	r3, [r7, #17]
	p.data[6] = 0x00; // Data
 800077e:	2300      	movs	r3, #0
 8000780:	74bb      	strb	r3, [r7, #18]
	p.data[7] = 0x00; // Data
 8000782:	2300      	movs	r3, #0
 8000784:	74fb      	strb	r3, [r7, #19]
	return p;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	461c      	mov	r4, r3
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000792:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bc90      	pop	{r4, r7}
 800079e:	4770      	bx	lr

080007a0 <Compose_CC_SetVariable>:
void Parse_CC_ShutdownInverter(uint8_t* data){
	return;
}

CC_SetVariable_t Compose_CC_SetVariable(uint16_t nodeId, uint8_t userVariable, int32_t userCommand)
{
 80007a0:	b490      	push	{r4, r7}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	460b      	mov	r3, r1
 80007ac:	817b      	strh	r3, [r7, #10]
 80007ae:	4613      	mov	r3, r2
 80007b0:	727b      	strb	r3, [r7, #9]
	CC_SetVariable_t p;
	uint16_t index = 0x2005;
 80007b2:	f242 0305 	movw	r3, #8197	; 0x2005
 80007b6:	83fb      	strh	r3, [r7, #30]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 80007b8:	897b      	ldrh	r3, [r7, #10]
 80007ba:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80007be:	613b      	str	r3, [r7, #16]
	p.data[0] = 0b00100000; // Client Command Specifier + Number of Bytes + xx
 80007c0:	2320      	movs	r3, #32
 80007c2:	753b      	strb	r3, [r7, #20]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 80007c4:	8bfb      	ldrh	r3, [r7, #30]
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	757b      	strb	r3, [r7, #21]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 80007ca:	8bfb      	ldrh	r3, [r7, #30]
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	75bb      	strb	r3, [r7, #22]
	p.data[3] = userVariable; // Subindex
 80007d4:	7a7b      	ldrb	r3, [r7, #9]
 80007d6:	75fb      	strb	r3, [r7, #23]
	p.data[4] = (uint8_t)userCommand & 0xFF; // Data
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	763b      	strb	r3, [r7, #24]
	p.data[5] = (uint8_t)(userCommand >> 8) & 0xFF; // Data
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	121b      	asrs	r3, r3, #8
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	767b      	strb	r3, [r7, #25]
	p.data[6] = (uint8_t)(userCommand >> 16) & 0xFF; // Data
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	141b      	asrs	r3, r3, #16
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	76bb      	strb	r3, [r7, #26]
	p.data[7] = (uint8_t)(userCommand >> 24) & 0xFF; // Data
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	161b      	asrs	r3, r3, #24
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	76fb      	strb	r3, [r7, #27]
	return p;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	461c      	mov	r4, r3
 80007fa:	f107 0310 	add.w	r3, r7, #16
 80007fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000802:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000806:	68f8      	ldr	r0, [r7, #12]
 8000808:	3720      	adds	r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	bc90      	pop	{r4, r7}
 800080e:	4770      	bx	lr

08000810 <Compose_CC_SetBool>:
{
	return;
}

CC_SetBool_t Compose_CC_SetBool(uint16_t nodeId, uint8_t boolNum, uint32_t userBool)
{
 8000810:	b490      	push	{r4, r7}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	460b      	mov	r3, r1
 800081c:	817b      	strh	r3, [r7, #10]
 800081e:	4613      	mov	r3, r2
 8000820:	727b      	strb	r3, [r7, #9]
	CC_SetBool_t p;
	uint16_t index = 0x2015;
 8000822:	f242 0315 	movw	r3, #8213	; 0x2015
 8000826:	83fb      	strh	r3, [r7, #30]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 8000828:	897b      	ldrh	r3, [r7, #10]
 800082a:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800082e:	613b      	str	r3, [r7, #16]
	p.data[0] = 0b00100000; // Client Command Specifier + Number of Bytes + xx
 8000830:	2320      	movs	r3, #32
 8000832:	753b      	strb	r3, [r7, #20]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 8000834:	8bfb      	ldrh	r3, [r7, #30]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	757b      	strb	r3, [r7, #21]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 800083a:	8bfb      	ldrh	r3, [r7, #30]
 800083c:	0a1b      	lsrs	r3, r3, #8
 800083e:	b29b      	uxth	r3, r3
 8000840:	b2db      	uxtb	r3, r3
 8000842:	75bb      	strb	r3, [r7, #22]
	p.data[3] = boolNum; // Subindex
 8000844:	7a7b      	ldrb	r3, [r7, #9]
 8000846:	75fb      	strb	r3, [r7, #23]
	p.data[4] = (uint8_t)userBool & 0xFF; // Data
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	b2db      	uxtb	r3, r3
 800084c:	763b      	strb	r3, [r7, #24]
	p.data[5] = (uint8_t)(userBool >> 8) & 0xFF; // Data
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	0a1b      	lsrs	r3, r3, #8
 8000852:	b2db      	uxtb	r3, r3
 8000854:	767b      	strb	r3, [r7, #25]
	p.data[6] = (uint8_t)(userBool >> 16) & 0xFF; // Data
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	0c1b      	lsrs	r3, r3, #16
 800085a:	b2db      	uxtb	r3, r3
 800085c:	76bb      	strb	r3, [r7, #26]
	p.data[7] = (uint8_t)(userBool >> 24) & 0xFF; // Data
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	0e1b      	lsrs	r3, r3, #24
 8000862:	b2db      	uxtb	r3, r3
 8000864:	76fb      	strb	r3, [r7, #27]
	return p;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	461c      	mov	r4, r3
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000872:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	3720      	adds	r7, #32
 800087a:	46bd      	mov	sp, r7
 800087c:	bc90      	pop	{r4, r7}
 800087e:	4770      	bx	lr

08000880 <Send_CC_FatalShutdown>:

bool Send_CC_FatalShutdown(char* errorCause, bool echo,
		uint32_t* CAN1_Mailbox, uint32_t* CAN2_Mailbox, uint32_t* CAN3_Mailbox,
		CAN_HandleTypeDef* CanHandle, CAN_HandleTypeDef* CanHandle2, CAN_HandleTypeDef* CanHandle3,
		UART_HandleTypeDef* huartHandle, uint32_t leftNode, uint32_t rightNode)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b09e      	sub	sp, #120	; 0x78
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	607a      	str	r2, [r7, #4]
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	460b      	mov	r3, r1
 800088e:	72fb      	strb	r3, [r7, #11]
	if(echo)
 8000890:	7afb      	ldrb	r3, [r7, #11]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00b      	beq.n	80008ae <Send_CC_FatalShutdown+0x2e>
	{
		HAL_UART_Transmit(huartHandle, (uint8_t *)errorCause, (size_t)strlen(errorCause), HAL_MAX_DELAY);
 8000896:	68f8      	ldr	r0, [r7, #12]
 8000898:	f7ff fcd2 	bl	8000240 <strlen>
 800089c:	4603      	mov	r3, r0
 800089e:	b29a      	uxth	r2, r3
 80008a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008a4:	68f9      	ldr	r1, [r7, #12]
 80008a6:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80008aa:	f006 fd77 	bl	800739c <HAL_UART_Transmit>
	}

	CC_ShutdownInverter_t shutdownLeftInverter = Compose_CC_ShutdownInverter(leftNode);
 80008ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80008b8:	4611      	mov	r1, r2
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ff42 	bl	8000744 <Compose_CC_ShutdownInverter>
	CAN_TxHeaderTypeDef shutdownLeftHeader =
 80008c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	615a      	str	r2, [r3, #20]
	{
			.StdId = shutdownLeftInverter.id,
 80008d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
	CAN_TxHeaderTypeDef shutdownLeftHeader =
 80008d4:	657b      	str	r3, [r7, #84]	; 0x54
 80008d6:	2308      	movs	r3, #8
 80008d8:	667b      	str	r3, [r7, #100]	; 0x64
			.IDE = CAN_ID_STD,
			.RTR = CAN_RTR_DATA,
			.DLC = 8,
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(CanHandle, &shutdownLeftHeader, shutdownLeftInverter.data, CAN1_Mailbox);
 80008da:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80008de:	1d1a      	adds	r2, r3, #4
 80008e0:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80008ea:	f004 f995 	bl	8004c18 <HAL_CAN_AddTxMessage>

	CC_ShutdownInverter_t shutdownRightInverter = Compose_CC_ShutdownInverter(rightNode);
 80008ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008f8:	4611      	mov	r1, r2
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ff22 	bl	8000744 <Compose_CC_ShutdownInverter>
	CAN_TxHeaderTypeDef shutdownRightHeader =
 8000900:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
 8000910:	615a      	str	r2, [r3, #20]
	{
			.StdId = shutdownRightInverter.id,
 8000912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	CAN_TxHeaderTypeDef shutdownRightHeader =
 8000914:	633b      	str	r3, [r7, #48]	; 0x30
 8000916:	2308      	movs	r3, #8
 8000918:	643b      	str	r3, [r7, #64]	; 0x40
			.IDE = CAN_ID_STD,
			.RTR = CAN_RTR_DATA,
			.DLC = 8,
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(CanHandle, &shutdownRightHeader, shutdownRightInverter.data, CAN1_Mailbox);
 800091a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800091e:	1d1a      	adds	r2, r3, #4
 8000920:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800092a:	f004 f975 	bl	8004c18 <HAL_CAN_AddTxMessage>

	CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 800092e:	f7ff fedd 	bl	80006ec <Compose_CC_FatalShutdown>
 8000932:	4603      	mov	r3, r0
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
 8000944:	611a      	str	r2, [r3, #16]
 8000946:	615a      	str	r2, [r3, #20]
	{
			.ExtId = fatalShutdown.id,
 8000948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 800094a:	61bb      	str	r3, [r7, #24]
 800094c:	2304      	movs	r3, #4
 800094e:	61fb      	str	r3, [r7, #28]
 8000950:	2301      	movs	r3, #1
 8000952:	627b      	str	r3, [r7, #36]	; 0x24
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 8000954:	230f      	movs	r3, #15
 8000956:	743b      	strb	r3, [r7, #16]
	HAL_CAN_AddTxMessage(CanHandle, &header, data, CAN1_Mailbox);
 8000958:	f107 0210 	add.w	r2, r7, #16
 800095c:	f107 0114 	add.w	r1, r7, #20
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8000966:	f004 f957 	bl	8004c18 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle2, &header, data, CAN2_Mailbox);
 800096a:	f107 0210 	add.w	r2, r7, #16
 800096e:	f107 0114 	add.w	r1, r7, #20
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000978:	f004 f94e 	bl	8004c18 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle3, &header, data, CAN3_Mailbox);
 800097c:	f107 0210 	add.w	r2, r7, #16
 8000980:	f107 0114 	add.w	r1, r7, #20
 8000984:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000988:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800098c:	f004 f944 	bl	8004c18 <HAL_CAN_AddTxMessage>
	return true;
 8000990:	2301      	movs	r3, #1
}
 8000992:	4618      	mov	r0, r3
 8000994:	3778      	adds	r7, #120	; 0x78
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <fsm_new>:
#ifdef QUTMS_FSM

#include <FSM.h>

fsm_t *fsm_new(state_t *beginState)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b084      	sub	sp, #16
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
	// malloc, 0 memory then set state
	fsm_t *fsm = malloc(sizeof(fsm_t));
 80009a2:	2010      	movs	r0, #16
 80009a4:	f00a fec4 	bl	800b730 <malloc>
 80009a8:	4603      	mov	r3, r0
 80009aa:	60fb      	str	r3, [r7, #12]
	memset(fsm, 0, sizeof(fsm_t));
 80009ac:	2210      	movs	r2, #16
 80009ae:	2100      	movs	r1, #0
 80009b0:	68f8      	ldr	r0, [r7, #12]
 80009b2:	f00a fed0 	bl	800b756 <memset>
	fsm->currentState = beginState;
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 80009bc:	2200      	movs	r2, #0
 80009be:	2103      	movs	r1, #3
 80009c0:	2003      	movs	r0, #3
 80009c2:	f007 facf 	bl	8007f64 <osSemaphoreNew>
 80009c6:	4602      	mov	r2, r0
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2103      	movs	r1, #3
 80009d0:	2003      	movs	r0, #3
 80009d2:	f007 fac7 	bl	8007f64 <osSemaphoreNew>
 80009d6:	4602      	mov	r2, r0
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	2120      	movs	r1, #32
 80009e2:	4618      	mov	r0, r3
 80009e4:	f007 fb5c 	bl	80080a0 <osSemaphoreAcquire>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d109      	bne.n	8000a02 <fsm_new+0x68>
	{
		fsm->currentState->enter(fsm);
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f007 fbb5 	bl	800816c <osSemaphoreRelease>
	}

	return fsm;
 8000a02:	68fb      	ldr	r3, [r7, #12]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <fsm_iterate>:

void fsm_iterate(fsm_t *fsm)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	if(osSemaphoreAcquire(fsm->updating, 32U) == osOK) {
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	2120      	movs	r1, #32
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f007 fb40 	bl	80080a0 <osSemaphoreAcquire>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d10a      	bne.n	8000a3c <fsm_iterate+0x30>
		fsm->currentState->iter(fsm);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	4798      	blx	r3
		osSemaphoreRelease(fsm->updating);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f007 fb99 	bl	800816c <osSemaphoreRelease>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
	}
}
 8000a3a:	e004      	b.n	8000a46 <fsm_iterate+0x3a>
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
 8000a3c:	2225      	movs	r2, #37	; 0x25
 8000a3e:	4904      	ldr	r1, [pc, #16]	; (8000a50 <fsm_iterate+0x44>)
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f000 f8ab 	bl	8000b9c <fsm_log>
}
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	0800bf78 	.word	0x0800bf78

08000a54 <fsm_changeState>:

void fsm_changeState(fsm_t *fsm, state_t *newState, char* changeReason)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b09c      	sub	sp, #112	; 0x70
 8000a58:	af02      	add	r7, sp, #8
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
	if(fsm->currentState == newState)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	68ba      	ldr	r2, [r7, #8]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d036      	beq.n	8000ad8 <fsm_changeState+0x84>
	{
		return;
	}
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	2120      	movs	r1, #32
 8000a70:	4618      	mov	r0, r3
 8000a72:	f007 fb15 	bl	80080a0 <osSemaphoreAcquire>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d127      	bne.n	8000acc <fsm_changeState+0x78>
	{
		char x[80];
		int len = sprintf(x, "Changing FSM State: %s->%s (%s)\r\n", fsm->currentState->stateName, newState->stateName, changeReason);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	68da      	ldr	r2, [r3, #12]
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	68d9      	ldr	r1, [r3, #12]
 8000a86:	f107 0014 	add.w	r0, r7, #20
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	9300      	str	r3, [sp, #0]
 8000a8e:	460b      	mov	r3, r1
 8000a90:	4913      	ldr	r1, [pc, #76]	; (8000ae0 <fsm_changeState+0x8c>)
 8000a92:	f00a ff21 	bl	800b8d8 <siprintf>
 8000a96:	6678      	str	r0, [r7, #100]	; 0x64
		fsm_log(fsm, x, len);
 8000a98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	68f8      	ldr	r0, [r7, #12]
 8000aa2:	f000 f87b 	bl	8000b9c <fsm_log>
		fsm->currentState->exit(fsm);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	68f8      	ldr	r0, [r7, #12]
 8000aae:	4798      	blx	r3

		fsm->currentState = newState;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	601a      	str	r2, [r3, #0]
		fsm->currentState->enter(fsm);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	68f8      	ldr	r0, [r7, #12]
 8000abe:	4798      	blx	r3

		osSemaphoreRelease(fsm->sem);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	689b      	ldr	r3, [r3, #8]
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f007 fb51 	bl	800816c <osSemaphoreRelease>
 8000aca:	e006      	b.n	8000ada <fsm_changeState+0x86>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm sem semaphore", strlen("Unable to gain fsm sem semaphore"));
 8000acc:	2220      	movs	r2, #32
 8000ace:	4905      	ldr	r1, [pc, #20]	; (8000ae4 <fsm_changeState+0x90>)
 8000ad0:	68f8      	ldr	r0, [r7, #12]
 8000ad2:	f000 f863 	bl	8000b9c <fsm_log>
 8000ad6:	e000      	b.n	8000ada <fsm_changeState+0x86>
		return;
 8000ad8:	bf00      	nop
	}
}
 8000ada:	3768      	adds	r7, #104	; 0x68
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	0800bfa0 	.word	0x0800bfa0
 8000ae4:	0800bfc4 	.word	0x0800bfc4

08000ae8 <fsm_reset>:
	}
	return NULL;
}

void fsm_reset(fsm_t *fsm, state_t *resetState)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b098      	sub	sp, #96	; 0x60
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
	char x[80];
	int len = sprintf(x, "Resetting FSM to: %s\r\n", resetState->stateName);
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	68da      	ldr	r2, [r3, #12]
 8000af6:	f107 0308 	add.w	r3, r7, #8
 8000afa:	4920      	ldr	r1, [pc, #128]	; (8000b7c <fsm_reset+0x94>)
 8000afc:	4618      	mov	r0, r3
 8000afe:	f00a feeb 	bl	800b8d8 <siprintf>
 8000b02:	65f8      	str	r0, [r7, #92]	; 0x5c
	fsm_log(fsm, x, len);
 8000b04:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 f845 	bl	8000b9c <fsm_log>
	fsm_log_function f = fsm->log;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(fsm, 0, sizeof(fsm_t));
 8000b18:	2210      	movs	r2, #16
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f00a fe1a 	bl	800b756 <memset>
	fsm->log = f;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000b26:	605a      	str	r2, [r3, #4]
	fsm->currentState = resetState;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	683a      	ldr	r2, [r7, #0]
 8000b2c:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2103      	movs	r1, #3
 8000b32:	2003      	movs	r0, #3
 8000b34:	f007 fa16 	bl	8007f64 <osSemaphoreNew>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2103      	movs	r1, #3
 8000b42:	2003      	movs	r0, #3
 8000b44:	f007 fa0e 	bl	8007f64 <osSemaphoreNew>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	2120      	movs	r1, #32
 8000b54:	4618      	mov	r0, r3
 8000b56:	f007 faa3 	bl	80080a0 <osSemaphoreAcquire>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d109      	bne.n	8000b74 <fsm_reset+0x8c>
	{
		fsm->currentState->enter(fsm);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f007 fafc 	bl	800816c <osSemaphoreRelease>
	}
}
 8000b74:	bf00      	nop
 8000b76:	3760      	adds	r7, #96	; 0x60
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	0800bfe8 	.word	0x0800bfe8

08000b80 <fsm_setLogFunction>:
	free(fsm);
	fsm = NULL;
}

void fsm_setLogFunction(fsm_t *fsm, fsm_log_function func)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
	// To be defined by programmer
	fsm->log = func;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	683a      	ldr	r2, [r7, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
}
 8000b90:	bf00      	nop
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <fsm_log>:

void fsm_log(fsm_t *fsm, char* msg, size_t length)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
	fsm->log(msg, length);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	6879      	ldr	r1, [r7, #4]
 8000bae:	68b8      	ldr	r0, [r7, #8]
 8000bb0:	4798      	blx	r3
}
 8000bb2:	bf00      	nop
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <Compose_PDM_InitiateStartup>:

#ifdef QUTMS_CAN_PDM

#include "PDM_CAN_Messages.h"

PDM_InitiateStartup_t Compose_PDM_InitiateStartup(void) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b084      	sub	sp, #16
 8000bbe:	af02      	add	r7, sp, #8
	PDM_InitiateStartup_t p;
	p.id = Compose_CANId(CAN_PRIORITY_NORMAL, CAN_SRC_ID_PDM, 0x0,
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	2302      	movs	r3, #2
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2114      	movs	r1, #20
 8000bce:	2002      	movs	r0, #2
 8000bd0:	f000 f85e 	bl	8000c90 <Compose_CANId>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	607b      	str	r3, [r7, #4]
	CAN_TYPE_RECEIVE, 0x00, 0x0);
	return p;
 8000bd8:	687b      	ldr	r3, [r7, #4]
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <Parse_PDM_StartupOk>:
	}

	return packet;
}

void Parse_PDM_StartupOk(uint8_t data[4], uint32_t *powerChannels) {
 8000be2:	b480      	push	{r7}
 8000be4:	b085      	sub	sp, #20
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
 8000bea:	6039      	str	r1, [r7, #0]
	*powerChannels = 0;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	e010      	b.n	8000c1a <Parse_PDM_StartupOk+0x38>
		*powerChannels |= data[i] << (i * 8);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	440a      	add	r2, r1
 8000c02:	7812      	ldrb	r2, [r2, #0]
 8000c04:	4611      	mov	r1, r2
 8000c06:	68fa      	ldr	r2, [r7, #12]
 8000c08:	00d2      	lsls	r2, r2, #3
 8000c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c0e:	431a      	orrs	r2, r3
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3301      	adds	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	ddeb      	ble.n	8000bf8 <Parse_PDM_StartupOk+0x16>
	}
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <Compose_PDM_SetChannelStates>:
	for (int i = 0; i < 4; i++) {
		*powerChannels |= data[i] << (i * 8);
	}
}

PDM_SetChannelStates_t Compose_PDM_SetChannelStates(uint32_t powerChannels) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b088      	sub	sp, #32
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
	PDM_SetChannelStates_t packet;
	packet.id = Compose_CANId(CAN_PRIORITY_NORMAL, CAN_SRC_ID_PDM, 0x0,
 8000c36:	2300      	movs	r3, #0
 8000c38:	9301      	str	r3, [sp, #4]
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	2302      	movs	r3, #2
 8000c40:	2200      	movs	r2, #0
 8000c42:	2114      	movs	r1, #20
 8000c44:	2002      	movs	r0, #2
 8000c46:	f000 f823 	bl	8000c90 <Compose_CANId>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	60fb      	str	r3, [r7, #12]
	CAN_TYPE_RECEIVE, 0x02, 0x0);

	for (int i = 0; i < 4; i++) {
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	e00e      	b.n	8000c72 <Compose_PDM_SetChannelStates+0x46>
		packet.data[i] = (powerChannels >> (i * 8)) & 0xFF;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c5e:	b2d9      	uxtb	r1, r3
 8000c60:	f107 0210 	add.w	r2, r7, #16
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	4413      	add	r3, r2
 8000c68:	460a      	mov	r2, r1
 8000c6a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	2b03      	cmp	r3, #3
 8000c76:	dded      	ble.n	8000c54 <Compose_PDM_SetChannelStates+0x28>
	}

	return packet;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c84:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <Compose_CANId>:

/* USER CODE BEGIN 0 */

/* CANId */
uint32_t Compose_CANId(uint8_t priority, uint16_t sourceId, uint8_t autonomous, uint8_t type, uint16_t extra, uint8_t BMSId)
{
 8000c90:	b490      	push	{r4, r7}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4604      	mov	r4, r0
 8000c98:	4608      	mov	r0, r1
 8000c9a:	4611      	mov	r1, r2
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4623      	mov	r3, r4
 8000ca0:	71fb      	strb	r3, [r7, #7]
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	80bb      	strh	r3, [r7, #4]
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	71bb      	strb	r3, [r7, #6]
 8000caa:	4613      	mov	r3, r2
 8000cac:	70fb      	strb	r3, [r7, #3]
	uint32_t id = (priority & 0x3) << 27
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	06db      	lsls	r3, r3, #27
 8000cb2:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
				| (sourceId & 0x1FF) << 18
 8000cb6:	88bb      	ldrh	r3, [r7, #4]
 8000cb8:	0499      	lsls	r1, r3, #18
 8000cba:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <Compose_CANId+0x68>)
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	431a      	orrs	r2, r3
				| (autonomous & 0x1) << 17
 8000cc0:	79bb      	ldrb	r3, [r7, #6]
 8000cc2:	045b      	lsls	r3, r3, #17
 8000cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc8:	431a      	orrs	r2, r3
				| (type & 0x7) << 14
 8000cca:	78fb      	ldrb	r3, [r7, #3]
 8000ccc:	039b      	lsls	r3, r3, #14
 8000cce:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8000cd2:	431a      	orrs	r2, r3
				| (extra & 0x3FF) << 4
 8000cd4:	8b3b      	ldrh	r3, [r7, #24]
 8000cd6:	0119      	lsls	r1, r3, #4
 8000cd8:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8000cdc:	400b      	ands	r3, r1
 8000cde:	431a      	orrs	r2, r3
				| (BMSId & 0xF);
 8000ce0:	7f3b      	ldrb	r3, [r7, #28]
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	4313      	orrs	r3, r2
	uint32_t id = (priority & 0x3) << 27
 8000ce8:	60fb      	str	r3, [r7, #12]
	return id;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc90      	pop	{r4, r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	07fc0000 	.word	0x07fc0000

08000cfc <Parse_SHDN_HeartbeatResponse>:
	p.data = segmentState;
	return p;
}

void Parse_SHDN_HeartbeatResponse(SHDN_HeartbeatResponse_t packet, uint8_t* segmentState)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	e883 0003 	stmia.w	r3, {r0, r1}
 8000d0a:	607a      	str	r2, [r7, #4]
	*segmentState = packet.data;
 8000d0c:	7b3a      	ldrb	r2, [r7, #12]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	701a      	strb	r2, [r3, #0]
}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <Parse_SHDN_IMD_HeartbeatResponse>:
	p.data = pwmState;
	return p;
}

void Parse_SHDN_IMD_HeartbeatResponse(SHDN_IMD_HeartbeatResponse_t packet, uint8_t* pwmState)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	b085      	sub	sp, #20
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	f107 0308 	add.w	r3, r7, #8
 8000d28:	e883 0003 	stmia.w	r3, {r0, r1}
 8000d2c:	607a      	str	r2, [r7, #4]
	*pwmState = packet.data;
 8000d2e:	7b3a      	ldrb	r2, [r7, #12]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	701a      	strb	r2, [r3, #0]
}
 8000d34:	bf00      	nop
 8000d36:	3714      	adds	r7, #20
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <map>:
#ifdef QUTMS_UTIL

#include "Util.h"

uint32_t map(int x, int in_min, int in_max, int out_min, int out_max)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (float)(in_max - in_min) + out_min;
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	69b9      	ldr	r1, [r7, #24]
 8000d56:	683a      	ldr	r2, [r7, #0]
 8000d58:	1a8a      	subs	r2, r1, r2
 8000d5a:	fb02 f303 	mul.w	r3, r2, r3
 8000d5e:	ee07 3a90 	vmov	s15, r3
 8000d62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	ee07 3a90 	vmov	s15, r3
 8000d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	ee07 3a90 	vmov	s15, r3
 8000d7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d8a:	ee17 3a90 	vmov	r3, s15
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
	...

08000d9c <state_start_enter>:
}

state_t startState = {&state_start_enter, &state_start_iterate, &state_start_exit, "Start_s"};

void state_start_enter(fsm_t *fsm)
{
 8000d9c:	b590      	push	{r4, r7, lr}
 8000d9e:	b08b      	sub	sp, #44	; 0x2c
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	if(CC_GlobalState == NULL)
 8000da4:	4b5c      	ldr	r3, [pc, #368]	; (8000f18 <state_start_enter+0x17c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f040 808c 	bne.w	8000ec6 <state_start_enter+0x12a>
	{
		/* Assign memory and nullify Global State */
		CC_GlobalState = malloc(sizeof(CC_GlobalState_t));
 8000dae:	f240 505c 	movw	r0, #1372	; 0x55c
 8000db2:	f00a fcbd 	bl	800b730 <malloc>
 8000db6:	4603      	mov	r3, r0
 8000db8:	461a      	mov	r2, r3
 8000dba:	4b57      	ldr	r3, [pc, #348]	; (8000f18 <state_start_enter+0x17c>)
 8000dbc:	601a      	str	r2, [r3, #0]
		memset(CC_GlobalState, 0, sizeof(CC_GlobalState_t));
 8000dbe:	4b56      	ldr	r3, [pc, #344]	; (8000f18 <state_start_enter+0x17c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f240 525c 	movw	r2, #1372	; 0x55c
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f00a fcc4 	bl	800b756 <memset>

		/* As CC_GlobalState is accessible across threads
		 * we need to use a semaphore to access and lock it
		 */
		CC_GlobalState->sem = osSemaphoreNew(3U, 3U, NULL);
 8000dce:	4b52      	ldr	r3, [pc, #328]	; (8000f18 <state_start_enter+0x17c>)
 8000dd0:	681c      	ldr	r4, [r3, #0]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2103      	movs	r1, #3
 8000dd6:	2003      	movs	r0, #3
 8000dd8:	f007 f8c4 	bl	8007f64 <osSemaphoreNew>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	f8c4 354c 	str.w	r3, [r4, #1356]	; 0x54c

		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000de2:	4b4d      	ldr	r3, [pc, #308]	; (8000f18 <state_start_enter+0x17c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8000dea:	2120      	movs	r1, #32
 8000dec:	4618      	mov	r0, r3
 8000dee:	f007 f957 	bl	80080a0 <osSemaphoreAcquire>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d152      	bne.n	8000e9e <state_start_enter+0x102>
		{
			/* Bind and configure initial global states */

			/* Skip RTD Sequencing Requiring Brake Pressure */
			CC_GlobalState->RTD_Debug = true;
 8000df8:	4b47      	ldr	r3, [pc, #284]	; (8000f18 <state_start_enter+0x17c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	761a      	strb	r2, [r3, #24]

			/* Ignore ADC Errors */
			CC_GlobalState->ADC_Debug = false;
 8000e00:	4b45      	ldr	r3, [pc, #276]	; (8000f18 <state_start_enter+0x17c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2200      	movs	r2, #0
 8000e06:	765a      	strb	r2, [r3, #25]

			/* Boards w/ Heartbeats */
			CC_GlobalState->PDM_Debug = true;
 8000e08:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <state_start_enter+0x17c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	769a      	strb	r2, [r3, #26]
			CC_GlobalState->AMS_Debug = true;
 8000e10:	4b41      	ldr	r3, [pc, #260]	; (8000f18 <state_start_enter+0x17c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2201      	movs	r2, #1
 8000e16:	76da      	strb	r2, [r3, #27]
			CC_GlobalState->SHDN_1_Debug = true;
 8000e18:	4b3f      	ldr	r3, [pc, #252]	; (8000f18 <state_start_enter+0x17c>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	779a      	strb	r2, [r3, #30]
			CC_GlobalState->SHDN_2_Debug = true;
 8000e20:	4b3d      	ldr	r3, [pc, #244]	; (8000f18 <state_start_enter+0x17c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2201      	movs	r2, #1
 8000e26:	77da      	strb	r2, [r3, #31]
			CC_GlobalState->SHDN_3_Debug = true;
 8000e28:	4b3b      	ldr	r3, [pc, #236]	; (8000f18 <state_start_enter+0x17c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f883 2020 	strb.w	r2, [r3, #32]
			CC_GlobalState->SHDN_IMD_Debug = true;
 8000e32:	4b39      	ldr	r3, [pc, #228]	; (8000f18 <state_start_enter+0x17c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2201      	movs	r2, #1
 8000e38:	775a      	strb	r2, [r3, #29]

			/* Inverters */
			CC_GlobalState->Inverter_Debug = true;
 8000e3a:	4b37      	ldr	r3, [pc, #220]	; (8000f18 <state_start_enter+0x17c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2201      	movs	r2, #1
 8000e40:	771a      	strb	r2, [r3, #28]

			/* Bound state for system operations */
			CC_GlobalState->tractiveActive = false;
 8000e42:	4b35      	ldr	r3, [pc, #212]	; (8000f18 <state_start_enter+0x17c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2200      	movs	r2, #0
 8000e48:	f883 2534 	strb.w	r2, [r3, #1332]	; 0x534
			CC_GlobalState->pdmTrackState = LV_STARTUP | CC_MASK;
 8000e4c:	4b32      	ldr	r3, [pc, #200]	; (8000f18 <state_start_enter+0x17c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a32      	ldr	r2, [pc, #200]	; (8000f1c <state_start_enter+0x180>)
 8000e52:	649a      	str	r2, [r3, #72]	; 0x48

			/* Allocate CAN Queues */
			CC_GlobalState->CAN1Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000e54:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <state_start_enter+0x17c>)
 8000e56:	681c      	ldr	r4, [r3, #0]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2128      	movs	r1, #40	; 0x28
 8000e5c:	200a      	movs	r0, #10
 8000e5e:	f007 f9dd 	bl	800821c <osMessageQueueNew>
 8000e62:	4603      	mov	r3, r0
 8000e64:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
			CC_GlobalState->CAN2Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <state_start_enter+0x17c>)
 8000e6a:	681c      	ldr	r4, [r3, #0]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2128      	movs	r1, #40	; 0x28
 8000e70:	200a      	movs	r0, #10
 8000e72:	f007 f9d3 	bl	800821c <osMessageQueueNew>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f8c4 353c 	str.w	r3, [r4, #1340]	; 0x53c
			CC_GlobalState->CAN3Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000e7c:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <state_start_enter+0x17c>)
 8000e7e:	681c      	ldr	r4, [r3, #0]
 8000e80:	2200      	movs	r2, #0
 8000e82:	2128      	movs	r1, #40	; 0x28
 8000e84:	200a      	movs	r0, #10
 8000e86:	f007 f9c9 	bl	800821c <osMessageQueueNew>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
			osSemaphoreRelease(CC_GlobalState->sem);
 8000e90:	4b21      	ldr	r3, [pc, #132]	; (8000f18 <state_start_enter+0x17c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f007 f967 	bl	800816c <osSemaphoreRelease>
		}

		/* Ensure CANQueue exists */
		if(CC_GlobalState->CAN1Queue == NULL || CC_GlobalState->CAN2Queue == NULL || CC_GlobalState->CAN3Queue == NULL)
 8000e9e:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <state_start_enter+0x17c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f8d3 3538 	ldr.w	r3, [r3, #1336]	; 0x538
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d00b      	beq.n	8000ec2 <state_start_enter+0x126>
 8000eaa:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <state_start_enter+0x17c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f8d3 353c 	ldr.w	r3, [r3, #1340]	; 0x53c
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d005      	beq.n	8000ec2 <state_start_enter+0x126>
 8000eb6:	4b18      	ldr	r3, [pc, #96]	; (8000f18 <state_start_enter+0x17c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f8d3 3540 	ldr.w	r3, [r3, #1344]	; 0x540
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <state_start_enter+0x12a>
		{
			Error_Handler();
 8000ec2:	f002 fd9f 	bl	8003a04 <Error_Handler>
		}
	}

	/* Set initial pin states */
	HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ecc:	4814      	ldr	r0, [pc, #80]	; (8000f20 <state_start_enter+0x184>)
 8000ece:	f004 fed3 	bl	8005c78 <HAL_GPIO_WritePin>

	/* Initiate Startup on PDM */
	PDM_InitiateStartup_t initiateStartup = Compose_PDM_InitiateStartup();
 8000ed2:	f7ff fe72 	bl	8000bba <Compose_PDM_InitiateStartup>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]
 8000eea:	615a      	str	r2, [r3, #20]
	{
			.ExtId = initiateStartup.id,
 8000eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000eee:	613b      	str	r3, [r7, #16]
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 8000ef8:	230f      	movs	r3, #15
 8000efa:	723b      	strb	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&CAN_2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <state_start_enter+0x17c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	3308      	adds	r3, #8
 8000f02:	f107 0208 	add.w	r2, r7, #8
 8000f06:	f107 010c 	add.w	r1, r7, #12
 8000f0a:	4806      	ldr	r0, [pc, #24]	; (8000f24 <state_start_enter+0x188>)
 8000f0c:	f003 fe84 	bl	8004c18 <HAL_CAN_AddTxMessage>
	return;
 8000f10:	bf00      	nop

	/* Debug Tracing */
	//CC_LogInfo("Enter Start\r\n", strlen("Enter Start\r\n"));
	return;
}
 8000f12:	372c      	adds	r7, #44	; 0x2c
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	200049e0 	.word	0x200049e0
 8000f1c:	999d9f4c 	.word	0x999d9f4c
 8000f20:	40021000 	.word	0x40021000
 8000f24:	20004ba4 	.word	0x20004ba4

08000f28 <state_start_iterate>:

void state_start_iterate(fsm_t *fsm)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b099      	sub	sp, #100	; 0x64
 8000f2c:	af02      	add	r7, sp, #8
 8000f2e:	6078      	str	r0, [r7, #4]
	/* Skip boot if PDM Debugging Enabled */
	bool boot = CC_GlobalState->PDM_Debug;
 8000f30:	4b55      	ldr	r3, [pc, #340]	; (8001088 <state_start_iterate+0x160>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	7e9b      	ldrb	r3, [r3, #26]
 8000f36:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint32_t getPowerChannels = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	653b      	str	r3, [r7, #80]	; 0x50

	/* Monitor CAN Queue */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8000f3e:	e028      	b.n	8000f92 <state_start_iterate+0x6a>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 8000f40:	4b51      	ldr	r3, [pc, #324]	; (8001088 <state_start_iterate+0x160>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f8d3 053c 	ldr.w	r0, [r3, #1340]	; 0x53c
 8000f48:	f107 0108 	add.w	r1, r7, #8
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f007 fa5e 	bl	8008410 <osMessageQueueGet>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d11b      	bne.n	8000f92 <state_start_iterate+0x6a>
		{
			/* If Startup Ok */
			if(msg.header.ExtId == Compose_CANId(CAN_PRIORITY_NORMAL, CAN_SRC_ID_PDM, 0x0,
 8000f5a:	68fc      	ldr	r4, [r7, #12]
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	2300      	movs	r3, #0
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2303      	movs	r3, #3
 8000f66:	2200      	movs	r2, #0
 8000f68:	2114      	movs	r1, #20
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	f7ff fe90 	bl	8000c90 <Compose_CANId>
 8000f70:	4603      	mov	r3, r0
 8000f72:	429c      	cmp	r4, r3
 8000f74:	d10d      	bne.n	8000f92 <state_start_iterate+0x6a>
					CAN_TYPE_TRANSMIT, 0x00, 0x0))
			{
				/* Get Power Channel Values at Boot */
				getPowerChannels = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	653b      	str	r3, [r7, #80]	; 0x50
				Parse_PDM_StartupOk(msg.data, &getPowerChannels);
 8000f7a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	331c      	adds	r3, #28
 8000f84:	4611      	mov	r1, r2
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fe2b 	bl	8000be2 <Parse_PDM_StartupOk>

				/* Initialise Boot */
				boot = true;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8000f92:	4b3d      	ldr	r3, [pc, #244]	; (8001088 <state_start_iterate+0x160>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f8d3 353c 	ldr.w	r3, [r3, #1340]	; 0x53c
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f007 faaa 	bl	80084f4 <osMessageQueueGetCount>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1cc      	bne.n	8000f40 <state_start_iterate+0x18>
			}
		}
	}

	if(boot)
 8000fa6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d068      	beq.n	8001080 <state_start_iterate+0x158>
	{
		/* Set Power Channel Values to Enable on Start */
		PDM_SetChannelStates_t pdmStartup = Compose_PDM_SetChannelStates(CC_GlobalState->pdmTrackState & (~HV_STARTUP));
 8000fae:	4b36      	ldr	r3, [pc, #216]	; (8001088 <state_start_iterate+0x160>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000fb4:	4b35      	ldr	r3, [pc, #212]	; (800108c <state_start_iterate+0x164>)
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	f7ff fe34 	bl	8000c2c <Compose_PDM_SetChannelStates>
		CAN_TxHeaderTypeDef header =
 8000fc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
 8000fd4:	615a      	str	r2, [r3, #20]
		{
				.ExtId = pdmStartup.id,
 8000fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
		CAN_TxHeaderTypeDef header =
 8000fd8:	637b      	str	r3, [r7, #52]	; 0x34
 8000fda:	2304      	movs	r3, #4
 8000fdc:	63bb      	str	r3, [r7, #56]	; 0x38
 8000fde:	2304      	movs	r3, #4
 8000fe0:	643b      	str	r3, [r7, #64]	; 0x40
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(pdmStartup.data),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan2, &header, pdmStartup.data, &CC_GlobalState->CAN2_TxMailbox);
 8000fe2:	4b29      	ldr	r3, [pc, #164]	; (8001088 <state_start_iterate+0x160>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f103 0008 	add.w	r0, r3, #8
 8000fea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fee:	1d1a      	adds	r2, r3, #4
 8000ff0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	4826      	ldr	r0, [pc, #152]	; (8001090 <state_start_iterate+0x168>)
 8000ff8:	f003 fe0e 	bl	8004c18 <HAL_CAN_AddTxMessage>

		/* Set Heartbeat Timers */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <state_start_iterate+0x160>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001004:	2120      	movs	r1, #32
 8001006:	4618      	mov	r0, r3
 8001008:	f007 f84a 	bl	80080a0 <osSemaphoreAcquire>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d130      	bne.n	8001074 <state_start_iterate+0x14c>
		{
			CC_GlobalState->startupTicks = HAL_GetTick();
 8001012:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <state_start_iterate+0x160>)
 8001014:	681c      	ldr	r4, [r3, #0]
 8001016:	f002 fee3 	bl	8003de0 <HAL_GetTick>
 800101a:	4603      	mov	r3, r0
 800101c:	6263      	str	r3, [r4, #36]	; 0x24
			CC_GlobalState->amsTicks = HAL_GetTick();
 800101e:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <state_start_iterate+0x160>)
 8001020:	681c      	ldr	r4, [r3, #0]
 8001022:	f002 fedd 	bl	8003de0 <HAL_GetTick>
 8001026:	4603      	mov	r3, r0
 8001028:	6323      	str	r3, [r4, #48]	; 0x30
			CC_GlobalState->shutdownOneTicks = HAL_GetTick();
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <state_start_iterate+0x160>)
 800102c:	681c      	ldr	r4, [r3, #0]
 800102e:	f002 fed7 	bl	8003de0 <HAL_GetTick>
 8001032:	4603      	mov	r3, r0
 8001034:	63a3      	str	r3, [r4, #56]	; 0x38
			CC_GlobalState->shutdownTwoTicks = HAL_GetTick();
 8001036:	4b14      	ldr	r3, [pc, #80]	; (8001088 <state_start_iterate+0x160>)
 8001038:	681c      	ldr	r4, [r3, #0]
 800103a:	f002 fed1 	bl	8003de0 <HAL_GetTick>
 800103e:	4603      	mov	r3, r0
 8001040:	63e3      	str	r3, [r4, #60]	; 0x3c
			CC_GlobalState->shutdownThreeTicks = HAL_GetTick();
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <state_start_iterate+0x160>)
 8001044:	681c      	ldr	r4, [r3, #0]
 8001046:	f002 fecb 	bl	8003de0 <HAL_GetTick>
 800104a:	4603      	mov	r3, r0
 800104c:	6423      	str	r3, [r4, #64]	; 0x40
			CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <state_start_iterate+0x160>)
 8001050:	681c      	ldr	r4, [r3, #0]
 8001052:	f002 fec5 	bl	8003de0 <HAL_GetTick>
 8001056:	4603      	mov	r3, r0
 8001058:	6463      	str	r3, [r4, #68]	; 0x44
			CC_GlobalState->inverterTicks = HAL_GetTick();
 800105a:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <state_start_iterate+0x160>)
 800105c:	681c      	ldr	r4, [r3, #0]
 800105e:	f002 febf 	bl	8003de0 <HAL_GetTick>
 8001062:	4603      	mov	r3, r0
 8001064:	6363      	str	r3, [r4, #52]	; 0x34
			osSemaphoreRelease(CC_GlobalState->sem);
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <state_start_iterate+0x160>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 800106e:	4618      	mov	r0, r3
 8001070:	f007 f87c 	bl	800816c <osSemaphoreRelease>
		}

		/* Engage Idle State (Waiting for RTD) */
		fsm_changeState(fsm, &idleState, "PDM Boot Sequence Initiated");
 8001074:	4a07      	ldr	r2, [pc, #28]	; (8001094 <state_start_iterate+0x16c>)
 8001076:	4908      	ldr	r1, [pc, #32]	; (8001098 <state_start_iterate+0x170>)
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fceb 	bl	8000a54 <fsm_changeState>
	}
	return;
 800107e:	bf00      	nop
 8001080:	bf00      	nop
}
 8001082:	375c      	adds	r7, #92	; 0x5c
 8001084:	46bd      	mov	sp, r7
 8001086:	bd90      	pop	{r4, r7, pc}
 8001088:	200049e0 	.word	0x200049e0
 800108c:	f99fffcd 	.word	0xf99fffcd
 8001090:	20004ba4 	.word	0x20004ba4
 8001094:	0800c02c 	.word	0x0800c02c
 8001098:	20000010 	.word	0x20000010

0800109c <state_start_exit>:

void state_start_exit(fsm_t *fsm)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	/* All CAN Wake or
	 * Confirmation to Idle
	 * Messages go here over CAN */
	//CC_LogInfo("Exit Start\r\n", strlen("Exit Start\r\n"));
	return;
 80010a4:	bf00      	nop
}
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <state_idle_enter>:

state_t idleState = {&state_idle_enter, &state_idle_iterate, &state_idle_exit, "Idle_s"};

void state_idle_enter(fsm_t *fsm)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	/* Calculate Brake Threshold for RTD */
	uint32_t brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 80010b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010bc:	60fb      	str	r3, [r7, #12]
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80010be:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <state_idle_enter+0x80>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80010c6:	2120      	movs	r1, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f006 ffe9 	bl	80080a0 <osSemaphoreAcquire>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d121      	bne.n	8001118 <state_idle_enter+0x68>
	{
		/* Assign Threshold to 20% of Brake Pressure */
		CC_GlobalState->brakePressureThreshold = BRAKE_PRESSURE_MIN + (0.2 * brake_threshold_range);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80010de:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001120 <state_idle_enter+0x70>
 80010e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010e6:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001128 <state_idle_enter+0x78>
 80010ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <state_idle_enter+0x80>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80010f6:	ee17 2a90 	vmov	r2, s15
 80010fa:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438

		/* Init Chassis Controller On */
		CC_GlobalState->ccInit = true;
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <state_idle_enter+0x80>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2201      	movs	r2, #1
 8001104:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		osSemaphoreRelease(CC_GlobalState->sem);
 8001108:	4b09      	ldr	r3, [pc, #36]	; (8001130 <state_idle_enter+0x80>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001110:	4618      	mov	r0, r3
 8001112:	f007 f82b 	bl	800816c <osSemaphoreRelease>
	}
	return;
 8001116:	bf00      	nop
 8001118:	bf00      	nop
}
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	9999999a 	.word	0x9999999a
 8001124:	3fc99999 	.word	0x3fc99999
 8001128:	00000000 	.word	0x00000000
 800112c:	40790000 	.word	0x40790000
 8001130:	200049e0 	.word	0x200049e0
 8001134:	00000000 	.word	0x00000000

08001138 <state_idle_iterate>:

void state_idle_iterate(fsm_t *fsm)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b09b      	sub	sp, #108	; 0x6c
 800113c:	af08      	add	r7, sp, #32
 800113e:	6078      	str	r0, [r7, #4]
	/* Check for Heartbeat Expiry */
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001140:	4ba3      	ldr	r3, [pc, #652]	; (80013d0 <state_idle_iterate+0x298>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001148:	2120      	movs	r1, #32
 800114a:	4618      	mov	r0, r3
 800114c:	f006 ffa8 	bl	80080a0 <osSemaphoreAcquire>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	f040 816d 	bne.w	8001432 <state_idle_iterate+0x2fa>
	{
		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 8001158:	f002 fe42 	bl	8003de0 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	4b9c      	ldr	r3, [pc, #624]	; (80013d0 <state_idle_iterate+0x298>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	; 0x64
 8001168:	d929      	bls.n	80011be <state_idle_iterate+0x86>
 800116a:	4b99      	ldr	r3, [pc, #612]	; (80013d0 <state_idle_iterate+0x298>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	7edb      	ldrb	r3, [r3, #27]
 8001170:	f083 0301 	eor.w	r3, r3, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	d021      	beq.n	80011be <state_idle_iterate+0x86>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800117a:	4b95      	ldr	r3, [pc, #596]	; (80013d0 <state_idle_iterate+0x298>)
 800117c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 800117e:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001180:	4b93      	ldr	r3, [pc, #588]	; (80013d0 <state_idle_iterate+0x298>)
 8001182:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001184:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001188:	4b91      	ldr	r3, [pc, #580]	; (80013d0 <state_idle_iterate+0x298>)
 800118a:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 800118c:	3310      	adds	r3, #16
 800118e:	4a90      	ldr	r2, [pc, #576]	; (80013d0 <state_idle_iterate+0x298>)
 8001190:	6814      	ldr	r4, [r2, #0]
 8001192:	2265      	movs	r2, #101	; 0x65
 8001194:	9206      	str	r2, [sp, #24]
 8001196:	2264      	movs	r2, #100	; 0x64
 8001198:	9205      	str	r2, [sp, #20]
 800119a:	4a8e      	ldr	r2, [pc, #568]	; (80013d4 <state_idle_iterate+0x29c>)
 800119c:	9204      	str	r2, [sp, #16]
 800119e:	4a8e      	ldr	r2, [pc, #568]	; (80013d8 <state_idle_iterate+0x2a0>)
 80011a0:	9203      	str	r2, [sp, #12]
 80011a2:	4a8e      	ldr	r2, [pc, #568]	; (80013dc <state_idle_iterate+0x2a4>)
 80011a4:	9202      	str	r2, [sp, #8]
 80011a6:	4a8e      	ldr	r2, [pc, #568]	; (80013e0 <state_idle_iterate+0x2a8>)
 80011a8:	9201      	str	r2, [sp, #4]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	460b      	mov	r3, r1
 80011ae:	4602      	mov	r2, r0
 80011b0:	2101      	movs	r1, #1
 80011b2:	488c      	ldr	r0, [pc, #560]	; (80013e4 <state_idle_iterate+0x2ac>)
 80011b4:	f7ff fb64 	bl	8000880 <Send_CC_FatalShutdown>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown 1 Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownOneTicks) > 100 && !CC_GlobalState->SHDN_1_Debug)
 80011be:	f002 fe0f 	bl	8003de0 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	4b82      	ldr	r3, [pc, #520]	; (80013d0 <state_idle_iterate+0x298>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b64      	cmp	r3, #100	; 0x64
 80011ce:	d929      	bls.n	8001224 <state_idle_iterate+0xec>
 80011d0:	4b7f      	ldr	r3, [pc, #508]	; (80013d0 <state_idle_iterate+0x298>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	7f9b      	ldrb	r3, [r3, #30]
 80011d6:	f083 0301 	eor.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d021      	beq.n	8001224 <state_idle_iterate+0xec>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80011e0:	4b7b      	ldr	r3, [pc, #492]	; (80013d0 <state_idle_iterate+0x298>)
 80011e2:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 80011e4:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80011e6:	4b7a      	ldr	r3, [pc, #488]	; (80013d0 <state_idle_iterate+0x298>)
 80011e8:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 80011ea:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 80011ee:	4b78      	ldr	r3, [pc, #480]	; (80013d0 <state_idle_iterate+0x298>)
 80011f0:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 80011f2:	3310      	adds	r3, #16
 80011f4:	4a76      	ldr	r2, [pc, #472]	; (80013d0 <state_idle_iterate+0x298>)
 80011f6:	6814      	ldr	r4, [r2, #0]
 80011f8:	2265      	movs	r2, #101	; 0x65
 80011fa:	9206      	str	r2, [sp, #24]
 80011fc:	2264      	movs	r2, #100	; 0x64
 80011fe:	9205      	str	r2, [sp, #20]
 8001200:	4a74      	ldr	r2, [pc, #464]	; (80013d4 <state_idle_iterate+0x29c>)
 8001202:	9204      	str	r2, [sp, #16]
 8001204:	4a74      	ldr	r2, [pc, #464]	; (80013d8 <state_idle_iterate+0x2a0>)
 8001206:	9203      	str	r2, [sp, #12]
 8001208:	4a74      	ldr	r2, [pc, #464]	; (80013dc <state_idle_iterate+0x2a4>)
 800120a:	9202      	str	r2, [sp, #8]
 800120c:	4a74      	ldr	r2, [pc, #464]	; (80013e0 <state_idle_iterate+0x2a8>)
 800120e:	9201      	str	r2, [sp, #4]
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	460b      	mov	r3, r1
 8001214:	4602      	mov	r2, r0
 8001216:	2101      	movs	r1, #1
 8001218:	4873      	ldr	r0, [pc, #460]	; (80013e8 <state_idle_iterate+0x2b0>)
 800121a:	f7ff fb31 	bl	8000880 <Send_CC_FatalShutdown>
 800121e:	4603      	mov	r3, r0
 8001220:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown 2 Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownTwoTicks) > 100 && !CC_GlobalState->SHDN_2_Debug)
 8001224:	f002 fddc 	bl	8003de0 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	4b69      	ldr	r3, [pc, #420]	; (80013d0 <state_idle_iterate+0x298>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b64      	cmp	r3, #100	; 0x64
 8001234:	d929      	bls.n	800128a <state_idle_iterate+0x152>
 8001236:	4b66      	ldr	r3, [pc, #408]	; (80013d0 <state_idle_iterate+0x298>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	7fdb      	ldrb	r3, [r3, #31]
 800123c:	f083 0301 	eor.w	r3, r3, #1
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	d021      	beq.n	800128a <state_idle_iterate+0x152>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN2\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001246:	4b62      	ldr	r3, [pc, #392]	; (80013d0 <state_idle_iterate+0x298>)
 8001248:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN2\r\n", true,
 800124a:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800124c:	4b60      	ldr	r3, [pc, #384]	; (80013d0 <state_idle_iterate+0x298>)
 800124e:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN2\r\n", true,
 8001250:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001254:	4b5e      	ldr	r3, [pc, #376]	; (80013d0 <state_idle_iterate+0x298>)
 8001256:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN2\r\n", true,
 8001258:	3310      	adds	r3, #16
 800125a:	4a5d      	ldr	r2, [pc, #372]	; (80013d0 <state_idle_iterate+0x298>)
 800125c:	6814      	ldr	r4, [r2, #0]
 800125e:	2265      	movs	r2, #101	; 0x65
 8001260:	9206      	str	r2, [sp, #24]
 8001262:	2264      	movs	r2, #100	; 0x64
 8001264:	9205      	str	r2, [sp, #20]
 8001266:	4a5b      	ldr	r2, [pc, #364]	; (80013d4 <state_idle_iterate+0x29c>)
 8001268:	9204      	str	r2, [sp, #16]
 800126a:	4a5b      	ldr	r2, [pc, #364]	; (80013d8 <state_idle_iterate+0x2a0>)
 800126c:	9203      	str	r2, [sp, #12]
 800126e:	4a5b      	ldr	r2, [pc, #364]	; (80013dc <state_idle_iterate+0x2a4>)
 8001270:	9202      	str	r2, [sp, #8]
 8001272:	4a5b      	ldr	r2, [pc, #364]	; (80013e0 <state_idle_iterate+0x2a8>)
 8001274:	9201      	str	r2, [sp, #4]
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	460b      	mov	r3, r1
 800127a:	4602      	mov	r2, r0
 800127c:	2101      	movs	r1, #1
 800127e:	485b      	ldr	r0, [pc, #364]	; (80013ec <state_idle_iterate+0x2b4>)
 8001280:	f7ff fafe 	bl	8000880 <Send_CC_FatalShutdown>
 8001284:	4603      	mov	r3, r0
 8001286:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown 3 Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownThreeTicks) > 100 && !CC_GlobalState->SHDN_3_Debug)
 800128a:	f002 fda9 	bl	8003de0 <HAL_GetTick>
 800128e:	4602      	mov	r2, r0
 8001290:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <state_idle_iterate+0x298>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b64      	cmp	r3, #100	; 0x64
 800129a:	d92a      	bls.n	80012f2 <state_idle_iterate+0x1ba>
 800129c:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <state_idle_iterate+0x298>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012a4:	f083 0301 	eor.w	r3, r3, #1
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d021      	beq.n	80012f2 <state_idle_iterate+0x1ba>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN3\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80012ae:	4b48      	ldr	r3, [pc, #288]	; (80013d0 <state_idle_iterate+0x298>)
 80012b0:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN3\r\n", true,
 80012b2:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80012b4:	4b46      	ldr	r3, [pc, #280]	; (80013d0 <state_idle_iterate+0x298>)
 80012b6:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN3\r\n", true,
 80012b8:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 80012bc:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <state_idle_iterate+0x298>)
 80012be:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN3\r\n", true,
 80012c0:	3310      	adds	r3, #16
 80012c2:	4a43      	ldr	r2, [pc, #268]	; (80013d0 <state_idle_iterate+0x298>)
 80012c4:	6814      	ldr	r4, [r2, #0]
 80012c6:	2265      	movs	r2, #101	; 0x65
 80012c8:	9206      	str	r2, [sp, #24]
 80012ca:	2264      	movs	r2, #100	; 0x64
 80012cc:	9205      	str	r2, [sp, #20]
 80012ce:	4a41      	ldr	r2, [pc, #260]	; (80013d4 <state_idle_iterate+0x29c>)
 80012d0:	9204      	str	r2, [sp, #16]
 80012d2:	4a41      	ldr	r2, [pc, #260]	; (80013d8 <state_idle_iterate+0x2a0>)
 80012d4:	9203      	str	r2, [sp, #12]
 80012d6:	4a41      	ldr	r2, [pc, #260]	; (80013dc <state_idle_iterate+0x2a4>)
 80012d8:	9202      	str	r2, [sp, #8]
 80012da:	4a41      	ldr	r2, [pc, #260]	; (80013e0 <state_idle_iterate+0x2a8>)
 80012dc:	9201      	str	r2, [sp, #4]
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	460b      	mov	r3, r1
 80012e2:	4602      	mov	r2, r0
 80012e4:	2101      	movs	r1, #1
 80012e6:	4842      	ldr	r0, [pc, #264]	; (80013f0 <state_idle_iterate+0x2b8>)
 80012e8:	f7ff faca 	bl	8000880 <Send_CC_FatalShutdown>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 80012f2:	f002 fd75 	bl	8003de0 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	4b35      	ldr	r3, [pc, #212]	; (80013d0 <state_idle_iterate+0x298>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b64      	cmp	r3, #100	; 0x64
 8001302:	d929      	bls.n	8001358 <state_idle_iterate+0x220>
 8001304:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <state_idle_iterate+0x298>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	7f5b      	ldrb	r3, [r3, #29]
 800130a:	f083 0301 	eor.w	r3, r3, #1
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d021      	beq.n	8001358 <state_idle_iterate+0x220>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001314:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <state_idle_iterate+0x298>)
 8001316:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001318:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <state_idle_iterate+0x298>)
 800131c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 800131e:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001322:	4b2b      	ldr	r3, [pc, #172]	; (80013d0 <state_idle_iterate+0x298>)
 8001324:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001326:	3310      	adds	r3, #16
 8001328:	4a29      	ldr	r2, [pc, #164]	; (80013d0 <state_idle_iterate+0x298>)
 800132a:	6814      	ldr	r4, [r2, #0]
 800132c:	2265      	movs	r2, #101	; 0x65
 800132e:	9206      	str	r2, [sp, #24]
 8001330:	2264      	movs	r2, #100	; 0x64
 8001332:	9205      	str	r2, [sp, #20]
 8001334:	4a27      	ldr	r2, [pc, #156]	; (80013d4 <state_idle_iterate+0x29c>)
 8001336:	9204      	str	r2, [sp, #16]
 8001338:	4a27      	ldr	r2, [pc, #156]	; (80013d8 <state_idle_iterate+0x2a0>)
 800133a:	9203      	str	r2, [sp, #12]
 800133c:	4a27      	ldr	r2, [pc, #156]	; (80013dc <state_idle_iterate+0x2a4>)
 800133e:	9202      	str	r2, [sp, #8]
 8001340:	4a27      	ldr	r2, [pc, #156]	; (80013e0 <state_idle_iterate+0x2a8>)
 8001342:	9201      	str	r2, [sp, #4]
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	460b      	mov	r3, r1
 8001348:	4602      	mov	r2, r0
 800134a:	2101      	movs	r1, #1
 800134c:	4829      	ldr	r0, [pc, #164]	; (80013f4 <state_idle_iterate+0x2bc>)
 800134e:	f7ff fa97 	bl	8000880 <Send_CC_FatalShutdown>
 8001352:	4603      	mov	r3, r0
 8001354:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 8001358:	f002 fd42 	bl	8003de0 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <state_idle_iterate+0x298>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b64      	cmp	r3, #100	; 0x64
 8001368:	d929      	bls.n	80013be <state_idle_iterate+0x286>
 800136a:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <state_idle_iterate+0x298>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	7f1b      	ldrb	r3, [r3, #28]
 8001370:	f083 0301 	eor.w	r3, r3, #1
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d021      	beq.n	80013be <state_idle_iterate+0x286>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800137a:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <state_idle_iterate+0x298>)
 800137c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 800137e:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <state_idle_iterate+0x298>)
 8001382:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001384:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <state_idle_iterate+0x298>)
 800138a:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 800138c:	3310      	adds	r3, #16
 800138e:	4a10      	ldr	r2, [pc, #64]	; (80013d0 <state_idle_iterate+0x298>)
 8001390:	6814      	ldr	r4, [r2, #0]
 8001392:	2265      	movs	r2, #101	; 0x65
 8001394:	9206      	str	r2, [sp, #24]
 8001396:	2264      	movs	r2, #100	; 0x64
 8001398:	9205      	str	r2, [sp, #20]
 800139a:	4a0e      	ldr	r2, [pc, #56]	; (80013d4 <state_idle_iterate+0x29c>)
 800139c:	9204      	str	r2, [sp, #16]
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <state_idle_iterate+0x2a0>)
 80013a0:	9203      	str	r2, [sp, #12]
 80013a2:	4a0e      	ldr	r2, [pc, #56]	; (80013dc <state_idle_iterate+0x2a4>)
 80013a4:	9202      	str	r2, [sp, #8]
 80013a6:	4a0e      	ldr	r2, [pc, #56]	; (80013e0 <state_idle_iterate+0x2a8>)
 80013a8:	9201      	str	r2, [sp, #4]
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	460b      	mov	r3, r1
 80013ae:	4602      	mov	r2, r0
 80013b0:	2101      	movs	r1, #1
 80013b2:	4811      	ldr	r0, [pc, #68]	; (80013f8 <state_idle_iterate+0x2c0>)
 80013b4:	f7ff fa64 	bl	8000880 <Send_CC_FatalShutdown>
 80013b8:	4603      	mov	r3, r0
 80013ba:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80013be:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <state_idle_iterate+0x298>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80013c6:	4618      	mov	r0, r3
 80013c8:	f006 fed0 	bl	800816c <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets on CAN1 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 80013cc:	e031      	b.n	8001432 <state_idle_iterate+0x2fa>
 80013ce:	bf00      	nop
 80013d0:	200049e0 	.word	0x200049e0
 80013d4:	20004c38 	.word	0x20004c38
 80013d8:	20004b7c 	.word	0x20004b7c
 80013dc:	20004ba4 	.word	0x20004ba4
 80013e0:	20004bcc 	.word	0x20004bcc
 80013e4:	0800c048 	.word	0x0800c048
 80013e8:	0800c060 	.word	0x0800c060
 80013ec:	0800c078 	.word	0x0800c078
 80013f0:	0800c090 	.word	0x0800c090
 80013f4:	0800c0a8 	.word	0x0800c0a8
 80013f8:	0800c0c4 	.word	0x0800c0c4
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN1Queue, &msg, 0U, 0U) == osOK)
 80013fc:	4b9a      	ldr	r3, [pc, #616]	; (8001668 <state_idle_iterate+0x530>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f8d3 0538 	ldr.w	r0, [r3, #1336]	; 0x538
 8001404:	f107 0108 	add.w	r1, r7, #8
 8001408:	2300      	movs	r3, #0
 800140a:	2200      	movs	r2, #0
 800140c:	f007 f800 	bl	8008410 <osMessageQueueGet>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10d      	bne.n	8001432 <state_idle_iterate+0x2fa>
		{
			if(msg.header.IDE == CAN_ID_STD) {
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d10a      	bne.n	8001432 <state_idle_iterate+0x2fa>
				/* Inverter Heartbeat */
				if(msg.header.StdId == 0x700+INVERTER_LEFT_NODE_ID)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	f240 7264 	movw	r2, #1892	; 0x764
 8001422:	4293      	cmp	r3, r2
 8001424:	d105      	bne.n	8001432 <state_idle_iterate+0x2fa>
				{
					CC_GlobalState->inverterTicks = HAL_GetTick();
 8001426:	4b90      	ldr	r3, [pc, #576]	; (8001668 <state_idle_iterate+0x530>)
 8001428:	681c      	ldr	r4, [r3, #0]
 800142a:	f002 fcd9 	bl	8003de0 <HAL_GetTick>
 800142e:	4603      	mov	r3, r0
 8001430:	6363      	str	r3, [r4, #52]	; 0x34
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 8001432:	4b8d      	ldr	r3, [pc, #564]	; (8001668 <state_idle_iterate+0x530>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f8d3 3538 	ldr.w	r3, [r3, #1336]	; 0x538
 800143a:	4618      	mov	r0, r3
 800143c:	f007 f85a 	bl	80084f4 <osMessageQueueGetCount>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1da      	bne.n	80013fc <state_idle_iterate+0x2c4>
			}
		}
	}

	/* Check for Queued CAN Packets on CAN2 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8001446:	e141      	b.n	80016cc <state_idle_iterate+0x594>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 8001448:	4b87      	ldr	r3, [pc, #540]	; (8001668 <state_idle_iterate+0x530>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f8d3 053c 	ldr.w	r0, [r3, #1340]	; 0x53c
 8001450:	f107 0108 	add.w	r1, r7, #8
 8001454:	2300      	movs	r3, #0
 8001456:	2200      	movs	r2, #0
 8001458:	f006 ffda 	bl	8008410 <osMessageQueueGet>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	f040 8134 	bne.w	80016cc <state_idle_iterate+0x594>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.IDE == CAN_ID_EXT) {
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	2b04      	cmp	r3, #4
 8001468:	f040 8130 	bne.w	80016cc <state_idle_iterate+0x594>
				if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 800146c:	68fc      	ldr	r4, [r7, #12]
 800146e:	2300      	movs	r3, #0
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	2301      	movs	r3, #1
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2301      	movs	r3, #1
 8001478:	2200      	movs	r2, #0
 800147a:	2110      	movs	r1, #16
 800147c:	2001      	movs	r0, #1
 800147e:	f7ff fc07 	bl	8000c90 <Compose_CANId>
 8001482:	4603      	mov	r3, r0
 8001484:	429c      	cmp	r4, r3
 8001486:	d13e      	bne.n	8001506 <state_idle_iterate+0x3ce>
				{
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001488:	4b77      	ldr	r3, [pc, #476]	; (8001668 <state_idle_iterate+0x530>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001490:	2120      	movs	r1, #32
 8001492:	4618      	mov	r0, r3
 8001494:	f006 fe04 	bl	80080a0 <osSemaphoreAcquire>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	f040 8116 	bne.w	80016cc <state_idle_iterate+0x594>
					{
						bool initialised = false; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
 80014a0:	2300      	movs	r3, #0
 80014a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
						Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 80014a6:	f107 043d 	add.w	r4, r7, #61	; 0x3d
 80014aa:	f107 023e 	add.w	r2, r7, #62	; 0x3e
 80014ae:	f107 013f 	add.w	r1, r7, #63	; 0x3f
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	f103 001c 	add.w	r0, r3, #28
 80014ba:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80014be:	9304      	str	r3, [sp, #16]
 80014c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014c4:	9303      	str	r3, [sp, #12]
 80014c6:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	4623      	mov	r3, r4
 80014da:	f7ff f889 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
						CC_GlobalState->amsTicks = HAL_GetTick();
 80014de:	4b62      	ldr	r3, [pc, #392]	; (8001668 <state_idle_iterate+0x530>)
 80014e0:	681c      	ldr	r4, [r3, #0]
 80014e2:	f002 fc7d 	bl	8003de0 <HAL_GetTick>
 80014e6:	4603      	mov	r3, r0
 80014e8:	6323      	str	r3, [r4, #48]	; 0x30
						CC_GlobalState->amsInit = initialised;
 80014ea:	4b5f      	ldr	r3, [pc, #380]	; (8001668 <state_idle_iterate+0x530>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80014f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
						osSemaphoreRelease(CC_GlobalState->sem);
 80014f6:	4b5c      	ldr	r3, [pc, #368]	; (8001668 <state_idle_iterate+0x530>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80014fe:	4618      	mov	r0, r3
 8001500:	f006 fe34 	bl	800816c <osSemaphoreRelease>
 8001504:	e0e2      	b.n	80016cc <state_idle_iterate+0x594>
					}
				}
				/* Shutdown 1 Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 8001506:	68fc      	ldr	r4, [r7, #12]
 8001508:	2300      	movs	r3, #0
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	2301      	movs	r3, #1
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2301      	movs	r3, #1
 8001512:	2200      	movs	r2, #0
 8001514:	2106      	movs	r1, #6
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fbba 	bl	8000c90 <Compose_CANId>
 800151c:	4603      	mov	r3, r0
 800151e:	429c      	cmp	r4, r3
 8001520:	d122      	bne.n	8001568 <state_idle_iterate+0x430>
				{
					//CC_LogInfo("SHDN1\r\n", strlen("SHDN1\r\n"));
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001522:	4b51      	ldr	r3, [pc, #324]	; (8001668 <state_idle_iterate+0x530>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 800152a:	2120      	movs	r1, #32
 800152c:	4618      	mov	r0, r3
 800152e:	f006 fdb7 	bl	80080a0 <osSemaphoreAcquire>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	f040 80c9 	bne.w	80016cc <state_idle_iterate+0x594>
					{
						uint8_t segmentState;
						Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	331c      	adds	r3, #28
 8001540:	f107 0235 	add.w	r2, r7, #53	; 0x35
 8001544:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001548:	f7ff fbd8 	bl	8000cfc <Parse_SHDN_HeartbeatResponse>
						CC_GlobalState->shutdownOneTicks = HAL_GetTick();
 800154c:	4b46      	ldr	r3, [pc, #280]	; (8001668 <state_idle_iterate+0x530>)
 800154e:	681c      	ldr	r4, [r3, #0]
 8001550:	f002 fc46 	bl	8003de0 <HAL_GetTick>
 8001554:	4603      	mov	r3, r0
 8001556:	63a3      	str	r3, [r4, #56]	; 0x38
						osSemaphoreRelease(CC_GlobalState->sem);
 8001558:	4b43      	ldr	r3, [pc, #268]	; (8001668 <state_idle_iterate+0x530>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001560:	4618      	mov	r0, r3
 8001562:	f006 fe03 	bl	800816c <osSemaphoreRelease>
 8001566:	e0b1      	b.n	80016cc <state_idle_iterate+0x594>
					}
				}
				/* Shutdown 2 Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x02, 0x0))
 8001568:	68fc      	ldr	r4, [r7, #12]
 800156a:	2300      	movs	r3, #0
 800156c:	9301      	str	r3, [sp, #4]
 800156e:	2302      	movs	r3, #2
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	2301      	movs	r3, #1
 8001574:	2200      	movs	r2, #0
 8001576:	2106      	movs	r1, #6
 8001578:	2001      	movs	r0, #1
 800157a:	f7ff fb89 	bl	8000c90 <Compose_CANId>
 800157e:	4603      	mov	r3, r0
 8001580:	429c      	cmp	r4, r3
 8001582:	d122      	bne.n	80015ca <state_idle_iterate+0x492>
				{
					//CC_LogInfo("SHDN2\r\n", strlen("SHDN2\r\n"));
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001584:	4b38      	ldr	r3, [pc, #224]	; (8001668 <state_idle_iterate+0x530>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 800158c:	2120      	movs	r1, #32
 800158e:	4618      	mov	r0, r3
 8001590:	f006 fd86 	bl	80080a0 <osSemaphoreAcquire>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	f040 8098 	bne.w	80016cc <state_idle_iterate+0x594>
					{
						uint8_t segmentState;
						Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	331c      	adds	r3, #28
 80015a2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80015a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015aa:	f7ff fba7 	bl	8000cfc <Parse_SHDN_HeartbeatResponse>
						CC_GlobalState->shutdownTwoTicks = HAL_GetTick();
 80015ae:	4b2e      	ldr	r3, [pc, #184]	; (8001668 <state_idle_iterate+0x530>)
 80015b0:	681c      	ldr	r4, [r3, #0]
 80015b2:	f002 fc15 	bl	8003de0 <HAL_GetTick>
 80015b6:	4603      	mov	r3, r0
 80015b8:	63e3      	str	r3, [r4, #60]	; 0x3c
						osSemaphoreRelease(CC_GlobalState->sem);
 80015ba:	4b2b      	ldr	r3, [pc, #172]	; (8001668 <state_idle_iterate+0x530>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80015c2:	4618      	mov	r0, r3
 80015c4:	f006 fdd2 	bl	800816c <osSemaphoreRelease>
 80015c8:	e080      	b.n	80016cc <state_idle_iterate+0x594>
					}
				}
				/* Shutdown 2 Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x03, 0x0))
 80015ca:	68fc      	ldr	r4, [r7, #12]
 80015cc:	2300      	movs	r3, #0
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	2303      	movs	r3, #3
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2301      	movs	r3, #1
 80015d6:	2200      	movs	r2, #0
 80015d8:	2106      	movs	r1, #6
 80015da:	2001      	movs	r0, #1
 80015dc:	f7ff fb58 	bl	8000c90 <Compose_CANId>
 80015e0:	4603      	mov	r3, r0
 80015e2:	429c      	cmp	r4, r3
 80015e4:	d121      	bne.n	800162a <state_idle_iterate+0x4f2>
				{
					//CC_LogInfo("SHDN3\r\n", strlen("SHDN3\r\n"));
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80015e6:	4b20      	ldr	r3, [pc, #128]	; (8001668 <state_idle_iterate+0x530>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80015ee:	2120      	movs	r1, #32
 80015f0:	4618      	mov	r0, r3
 80015f2:	f006 fd55 	bl	80080a0 <osSemaphoreAcquire>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d167      	bne.n	80016cc <state_idle_iterate+0x594>
					{
						uint8_t segmentState;
						Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 80015fc:	f107 0308 	add.w	r3, r7, #8
 8001600:	331c      	adds	r3, #28
 8001602:	f107 0233 	add.w	r2, r7, #51	; 0x33
 8001606:	e893 0003 	ldmia.w	r3, {r0, r1}
 800160a:	f7ff fb77 	bl	8000cfc <Parse_SHDN_HeartbeatResponse>
						CC_GlobalState->shutdownThreeTicks = HAL_GetTick();
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <state_idle_iterate+0x530>)
 8001610:	681c      	ldr	r4, [r3, #0]
 8001612:	f002 fbe5 	bl	8003de0 <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	6423      	str	r3, [r4, #64]	; 0x40
						osSemaphoreRelease(CC_GlobalState->sem);
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <state_idle_iterate+0x530>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001622:	4618      	mov	r0, r3
 8001624:	f006 fda2 	bl	800816c <osSemaphoreRelease>
 8001628:	e050      	b.n	80016cc <state_idle_iterate+0x594>
					}
				}
				/* Shutdown IMD Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 800162a:	68fc      	ldr	r4, [r7, #12]
 800162c:	2300      	movs	r3, #0
 800162e:	9301      	str	r3, [sp, #4]
 8001630:	2301      	movs	r3, #1
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2301      	movs	r3, #1
 8001636:	2200      	movs	r2, #0
 8001638:	2110      	movs	r1, #16
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff fb28 	bl	8000c90 <Compose_CANId>
 8001640:	4603      	mov	r3, r0
 8001642:	429c      	cmp	r4, r3
 8001644:	d112      	bne.n	800166c <state_idle_iterate+0x534>
				{
					uint8_t pwmState;
					Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	331c      	adds	r3, #28
 800164c:	f107 0232 	add.w	r2, r7, #50	; 0x32
 8001650:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001654:	f7ff fb63 	bl	8000d1e <Parse_SHDN_IMD_HeartbeatResponse>
					CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8001658:	4b03      	ldr	r3, [pc, #12]	; (8001668 <state_idle_iterate+0x530>)
 800165a:	681c      	ldr	r4, [r3, #0]
 800165c:	f002 fbc0 	bl	8003de0 <HAL_GetTick>
 8001660:	4603      	mov	r3, r0
 8001662:	6463      	str	r3, [r4, #68]	; 0x44
 8001664:	e032      	b.n	80016cc <state_idle_iterate+0x594>
 8001666:	bf00      	nop
 8001668:	200049e0 	.word	0x200049e0
				}
				/* Shutdown Triggered Fault */
				else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 800166c:	68fc      	ldr	r4, [r7, #12]
 800166e:	2300      	movs	r3, #0
 8001670:	9301      	str	r3, [sp, #4]
 8001672:	2300      	movs	r3, #0
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	2300      	movs	r3, #0
 8001678:	2200      	movs	r2, #0
 800167a:	2106      	movs	r1, #6
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff fb07 	bl	8000c90 <Compose_CANId>
 8001682:	4603      	mov	r3, r0
 8001684:	429c      	cmp	r4, r3
 8001686:	d121      	bne.n	80016cc <state_idle_iterate+0x594>
				{
					// TODO DEAL WITH INVERTERS HERE WITH SOFT INVERTER SHUTDOWN
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
							&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001688:	4b57      	ldr	r3, [pc, #348]	; (80017e8 <state_idle_iterate+0x6b0>)
 800168a:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800168c:	4618      	mov	r0, r3
							&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800168e:	4b56      	ldr	r3, [pc, #344]	; (80017e8 <state_idle_iterate+0x6b0>)
 8001690:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001692:	f103 0108 	add.w	r1, r3, #8
							&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001696:	4b54      	ldr	r3, [pc, #336]	; (80017e8 <state_idle_iterate+0x6b0>)
 8001698:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800169a:	3310      	adds	r3, #16
 800169c:	4a52      	ldr	r2, [pc, #328]	; (80017e8 <state_idle_iterate+0x6b0>)
 800169e:	6814      	ldr	r4, [r2, #0]
 80016a0:	2265      	movs	r2, #101	; 0x65
 80016a2:	9206      	str	r2, [sp, #24]
 80016a4:	2264      	movs	r2, #100	; 0x64
 80016a6:	9205      	str	r2, [sp, #20]
 80016a8:	4a50      	ldr	r2, [pc, #320]	; (80017ec <state_idle_iterate+0x6b4>)
 80016aa:	9204      	str	r2, [sp, #16]
 80016ac:	4a50      	ldr	r2, [pc, #320]	; (80017f0 <state_idle_iterate+0x6b8>)
 80016ae:	9203      	str	r2, [sp, #12]
 80016b0:	4a50      	ldr	r2, [pc, #320]	; (80017f4 <state_idle_iterate+0x6bc>)
 80016b2:	9202      	str	r2, [sp, #8]
 80016b4:	4a50      	ldr	r2, [pc, #320]	; (80017f8 <state_idle_iterate+0x6c0>)
 80016b6:	9201      	str	r2, [sp, #4]
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	460b      	mov	r3, r1
 80016bc:	4602      	mov	r2, r0
 80016be:	2101      	movs	r1, #1
 80016c0:	484e      	ldr	r0, [pc, #312]	; (80017fc <state_idle_iterate+0x6c4>)
 80016c2:	f7ff f8dd 	bl	8000880 <Send_CC_FatalShutdown>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 80016cc:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <state_idle_iterate+0x6b0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f8d3 353c 	ldr.w	r3, [r3, #1340]	; 0x53c
 80016d4:	4618      	mov	r0, r3
 80016d6:	f006 ff0d 	bl	80084f4 <osMessageQueueGetCount>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f47f aeb3 	bne.w	8001448 <state_idle_iterate+0x310>
		}
	}

	/* If Brake Pressure > 20% */
	uint16_t raw;
	if(CC_GlobalState->RTD_Debug)
 80016e2:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <state_idle_iterate+0x6b0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	7e1b      	ldrb	r3, [r3, #24]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d016      	beq.n	800171a <state_idle_iterate+0x5e2>
	{
		int brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 80016ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f0:	643b      	str	r3, [r7, #64]	; 0x40
		raw = BRAKE_PRESSURE_MIN + (0.3 * brake_threshold_range);
 80016f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016f4:	ee07 3a90 	vmov	s15, r3
 80016f8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80016fc:	ed9f 6b36 	vldr	d6, [pc, #216]	; 80017d8 <state_idle_iterate+0x6a0>
 8001700:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001704:	ed9f 6b36 	vldr	d6, [pc, #216]	; 80017e0 <state_idle_iterate+0x6a8>
 8001708:	ee37 7b06 	vadd.f64	d7, d7, d6
 800170c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001710:	ee17 3a90 	vmov	r3, s15
 8001714:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001718:	e008      	b.n	800172c <state_idle_iterate+0x5f4>
	}
	else
	{
		HAL_ADC_Start(&hadc3);
 800171a:	4839      	ldr	r0, [pc, #228]	; (8001800 <state_idle_iterate+0x6c8>)
 800171c:	f002 fbb0 	bl	8003e80 <HAL_ADC_Start>
		raw = HAL_ADC_GetValue(&hadc3);
 8001720:	4837      	ldr	r0, [pc, #220]	; (8001800 <state_idle_iterate+0x6c8>)
 8001722:	f002 fd5b 	bl	80041dc <HAL_ADC_GetValue>
 8001726:	4603      	mov	r3, r0
 8001728:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	}
	if(raw > CC_GlobalState->brakePressureThreshold
 800172c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001730:	4b2d      	ldr	r3, [pc, #180]	; (80017e8 <state_idle_iterate+0x6b0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
 8001738:	429a      	cmp	r2, r3
 800173a:	d942      	bls.n	80017c2 <state_idle_iterate+0x68a>
			&& (CC_GlobalState->amsInit || CC_GlobalState->AMS_Debug)
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <state_idle_iterate+0x6b0>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001744:	2b00      	cmp	r3, #0
 8001746:	d104      	bne.n	8001752 <state_idle_iterate+0x61a>
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <state_idle_iterate+0x6b0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	7edb      	ldrb	r3, [r3, #27]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d037      	beq.n	80017c2 <state_idle_iterate+0x68a>
			&& CC_GlobalState->ccInit)
 8001752:	4b25      	ldr	r3, [pc, #148]	; (80017e8 <state_idle_iterate+0x6b0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800175a:	2b00      	cmp	r3, #0
 800175c:	d031      	beq.n	80017c2 <state_idle_iterate+0x68a>
	{
		/* Illuminate RTD Button */
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_SET);
 800175e:	2201      	movs	r2, #1
 8001760:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001764:	4827      	ldr	r0, [pc, #156]	; (8001804 <state_idle_iterate+0x6cc>)
 8001766:	f004 fa87 	bl	8005c78 <HAL_GPIO_WritePin>
		/* If RTD Button Engaged */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800176a:	4b1f      	ldr	r3, [pc, #124]	; (80017e8 <state_idle_iterate+0x6b0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001772:	2120      	movs	r1, #32
 8001774:	4618      	mov	r0, r3
 8001776:	f006 fc93 	bl	80080a0 <osSemaphoreAcquire>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d126      	bne.n	80017ce <state_idle_iterate+0x696>
		{
			if(HAL_GPIO_ReadPin(RTD_INPUT_GPIO_Port, RTD_INPUT_Pin) && (HAL_GetTick() - CC_GlobalState->finalRtdTicks) >= 5000)
 8001780:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001784:	481f      	ldr	r0, [pc, #124]	; (8001804 <state_idle_iterate+0x6cc>)
 8001786:	f004 fa5f 	bl	8005c48 <HAL_GPIO_ReadPin>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d010      	beq.n	80017b2 <state_idle_iterate+0x67a>
 8001790:	f002 fb26 	bl	8003de0 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <state_idle_iterate+0x6b0>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f8d3 3558 	ldr.w	r3, [r3, #1368]	; 0x558
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	f241 3287 	movw	r2, #4999	; 0x1387
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d904      	bls.n	80017b2 <state_idle_iterate+0x67a>
			{
				/* Enter Driving State */
				fsm_changeState(fsm, &drivingState, "RTD Engaged");
 80017a8:	4a17      	ldr	r2, [pc, #92]	; (8001808 <state_idle_iterate+0x6d0>)
 80017aa:	4918      	ldr	r1, [pc, #96]	; (800180c <state_idle_iterate+0x6d4>)
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff f951 	bl	8000a54 <fsm_changeState>
			}
			osSemaphoreRelease(CC_GlobalState->sem);
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <state_idle_iterate+0x6b0>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80017ba:	4618      	mov	r0, r3
 80017bc:	f006 fcd6 	bl	800816c <osSemaphoreRelease>
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80017c0:	e005      	b.n	80017ce <state_idle_iterate+0x696>
		}
	}
	else
	{
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017c8:	480e      	ldr	r0, [pc, #56]	; (8001804 <state_idle_iterate+0x6cc>)
 80017ca:	f004 fa55 	bl	8005c78 <HAL_GPIO_WritePin>
	}
}
 80017ce:	bf00      	nop
 80017d0:	374c      	adds	r7, #76	; 0x4c
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd90      	pop	{r4, r7, pc}
 80017d6:	bf00      	nop
 80017d8:	33333333 	.word	0x33333333
 80017dc:	3fd33333 	.word	0x3fd33333
 80017e0:	00000000 	.word	0x00000000
 80017e4:	40790000 	.word	0x40790000
 80017e8:	200049e0 	.word	0x200049e0
 80017ec:	20004c38 	.word	0x20004c38
 80017f0:	20004b7c 	.word	0x20004b7c
 80017f4:	20004ba4 	.word	0x20004ba4
 80017f8:	20004bcc 	.word	0x20004bcc
 80017fc:	0800c0e0 	.word	0x0800c0e0
 8001800:	20004a74 	.word	0x20004a74
 8001804:	40021000 	.word	0x40021000
 8001808:	0800c100 	.word	0x0800c100
 800180c:	20000020 	.word	0x20000020

08001810 <state_idle_exit>:

void state_idle_exit(fsm_t *fsm)
{
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b093      	sub	sp, #76	; 0x4c
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	/* Broadcast RTD on all CAN lines */
	CC_ReadyToDrive_t readyToDrive = Compose_CC_ReadyToDrive();
 8001818:	f7fe ff54 	bl	80006c4 <Compose_CC_ReadyToDrive>
 800181c:	4603      	mov	r3, r0
 800181e:	647b      	str	r3, [r7, #68]	; 0x44
	CAN_TxHeaderTypeDef header =
 8001820:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
 8001830:	615a      	str	r2, [r3, #20]
	{
			.ExtId = readyToDrive.id,
 8001832:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	CAN_TxHeaderTypeDef header =
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
 8001836:	2304      	movs	r3, #4
 8001838:	637b      	str	r3, [r7, #52]	; 0x34
 800183a:	2301      	movs	r3, #1
 800183c:	63fb      	str	r3, [r7, #60]	; 0x3c
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 800183e:	230f      	movs	r3, #15
 8001840:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 8001844:	4b32      	ldr	r3, [pc, #200]	; (8001910 <state_idle_exit+0x100>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800184c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001850:	4830      	ldr	r0, [pc, #192]	; (8001914 <state_idle_exit+0x104>)
 8001852:	f003 f9e1 	bl	8004c18 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 8001856:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <state_idle_exit+0x100>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3308      	adds	r3, #8
 800185c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001860:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001864:	482c      	ldr	r0, [pc, #176]	; (8001918 <state_idle_exit+0x108>)
 8001866:	f003 f9d7 	bl	8004c18 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 800186a:	4b29      	ldr	r3, [pc, #164]	; (8001910 <state_idle_exit+0x100>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	3310      	adds	r3, #16
 8001870:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001874:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001878:	4828      	ldr	r0, [pc, #160]	; (800191c <state_idle_exit+0x10c>)
 800187a:	f003 f9cd 	bl	8004c18 <HAL_CAN_AddTxMessage>

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800187e:	4b24      	ldr	r3, [pc, #144]	; (8001910 <state_idle_exit+0x100>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001886:	2120      	movs	r1, #32
 8001888:	4618      	mov	r0, r3
 800188a:	f006 fc09 	bl	80080a0 <osSemaphoreAcquire>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10c      	bne.n	80018ae <state_idle_exit+0x9e>
	{
		CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 8001894:	4b1e      	ldr	r3, [pc, #120]	; (8001910 <state_idle_exit+0x100>)
 8001896:	681c      	ldr	r4, [r3, #0]
 8001898:	f002 faa2 	bl	8003de0 <HAL_GetTick>
 800189c:	4603      	mov	r3, r0
 800189e:	62a3      	str	r3, [r4, #40]	; 0x28
		osSemaphoreRelease(CC_GlobalState->sem);
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <state_idle_exit+0x100>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80018a8:	4618      	mov	r0, r3
 80018aa:	f006 fc5f 	bl	800816c <osSemaphoreRelease>
	}

	/* RTD Siren & HV Startup */
	CC_GlobalState->pdmTrackState = CC_GlobalState->pdmTrackState | RTD_SIREN_MASK | HV_STARTUP;
 80018ae:	4b18      	ldr	r3, [pc, #96]	; (8001910 <state_idle_exit+0x100>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80018b4:	4b16      	ldr	r3, [pc, #88]	; (8001910 <state_idle_exit+0x100>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b19      	ldr	r3, [pc, #100]	; (8001920 <state_idle_exit+0x110>)
 80018ba:	430b      	orrs	r3, r1
 80018bc:	6493      	str	r3, [r2, #72]	; 0x48
	PDM_SetChannelStates_t rtdSiren = Compose_PDM_SetChannelStates(CC_GlobalState->pdmTrackState);
 80018be:	4b14      	ldr	r3, [pc, #80]	; (8001910 <state_idle_exit+0x100>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018c4:	f107 0320 	add.w	r3, r7, #32
 80018c8:	4611      	mov	r1, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff f9ae 	bl	8000c2c <Compose_PDM_SetChannelStates>
	CAN_TxHeaderTypeDef sirenHeader =
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
 80018e0:	615a      	str	r2, [r3, #20]
	{
			.ExtId = rtdSiren.id,
 80018e2:	6a3b      	ldr	r3, [r7, #32]
	CAN_TxHeaderTypeDef sirenHeader =
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	2304      	movs	r3, #4
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	2304      	movs	r3, #4
 80018ec:	61bb      	str	r3, [r7, #24]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = sizeof(rtdSiren.data),
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(&hcan2, &sirenHeader, rtdSiren.data, &CC_GlobalState->CAN2_TxMailbox);
 80018ee:	4b08      	ldr	r3, [pc, #32]	; (8001910 <state_idle_exit+0x100>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f103 0008 	add.w	r0, r3, #8
 80018f6:	f107 0320 	add.w	r3, r7, #32
 80018fa:	1d1a      	adds	r2, r3, #4
 80018fc:	f107 0108 	add.w	r1, r7, #8
 8001900:	4603      	mov	r3, r0
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <state_idle_exit+0x108>)
 8001904:	f003 f988 	bl	8004c18 <HAL_CAN_AddTxMessage>

	return;
 8001908:	bf00      	nop
}
 800190a:	374c      	adds	r7, #76	; 0x4c
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}
 8001910:	200049e0 	.word	0x200049e0
 8001914:	20004bcc 	.word	0x20004bcc
 8001918:	20004ba4 	.word	0x20004ba4
 800191c:	20004b7c 	.word	0x20004b7c
 8001920:	06602032 	.word	0x06602032

08001924 <state_driving_enter>:

state_t drivingState = {&state_driving_enter, &state_driving_iterate, &state_driving_exit, "Driving_s"};

void state_driving_enter(fsm_t *fsm)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b094      	sub	sp, #80	; 0x50
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	/* If AMS Contactors Closed & BMS' Healthy */

	/* Enable all channels on PDM */
	// TODO Fix Bitwise Flip on enter IDLE State under current PDM Startup Sequence

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800192c:	4b70      	ldr	r3, [pc, #448]	; (8001af0 <state_driving_enter+0x1cc>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001934:	2120      	movs	r1, #32
 8001936:	4618      	mov	r0, r3
 8001938:	f006 fbb2 	bl	80080a0 <osSemaphoreAcquire>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d17e      	bne.n	8001a40 <state_driving_enter+0x11c>
	{
		CC_GlobalState->tractiveActive = true;
 8001942:	4b6b      	ldr	r3, [pc, #428]	; (8001af0 <state_driving_enter+0x1cc>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2534 	strb.w	r2, [r3, #1332]	; 0x534
		CC_GlobalState->faultDetected = false;
 800194c:	4b68      	ldr	r3, [pc, #416]	; (8001af0 <state_driving_enter+0x1cc>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2535 	strb.w	r2, [r3, #1333]	; 0x535
		CC_GlobalState->rtdLightActive = true;
 8001956:	4b66      	ldr	r3, [pc, #408]	; (8001af0 <state_driving_enter+0x1cc>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536

		memset(CC_GlobalState->rollingBrakeValues, 0, 10*sizeof(uint32_t));
 8001960:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <state_driving_enter+0x1cc>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f203 433c 	addw	r3, r3, #1084	; 0x43c
 8001968:	2228      	movs	r2, #40	; 0x28
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f009 fef2 	bl	800b756 <memset>
		memset(CC_GlobalState->secondaryRollingBrakeValues, 0, 10*sizeof(uint32_t));
 8001972:	4b5f      	ldr	r3, [pc, #380]	; (8001af0 <state_driving_enter+0x1cc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f203 4364 	addw	r3, r3, #1124	; 0x464
 800197a:	2228      	movs	r2, #40	; 0x28
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f009 fee9 	bl	800b756 <memset>
		memset(CC_GlobalState->rollingAccelValues, 0, 10*sizeof(uint32_t));
 8001984:	4b5a      	ldr	r3, [pc, #360]	; (8001af0 <state_driving_enter+0x1cc>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f203 43b4 	addw	r3, r3, #1204	; 0x4b4
 800198c:	2228      	movs	r2, #40	; 0x28
 800198e:	2100      	movs	r1, #0
 8001990:	4618      	mov	r0, r3
 8001992:	f009 fee0 	bl	800b756 <memset>
		memset(CC_GlobalState->secondaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 8001996:	4b56      	ldr	r3, [pc, #344]	; (8001af0 <state_driving_enter+0x1cc>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f203 43dc 	addw	r3, r3, #1244	; 0x4dc
 800199e:	2228      	movs	r2, #40	; 0x28
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f009 fed7 	bl	800b756 <memset>
		memset(CC_GlobalState->tertiaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 80019a8:	4b51      	ldr	r3, [pc, #324]	; (8001af0 <state_driving_enter+0x1cc>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f203 5304 	addw	r3, r3, #1284	; 0x504
 80019b0:	2228      	movs	r2, #40	; 0x28
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f009 fece 	bl	800b756 <memset>

		CC_GlobalState->brakeMin[0] = BRAKE_PEDAL_ONE_MIN;
 80019ba:	4b4d      	ldr	r3, [pc, #308]	; (8001af0 <state_driving_enter+0x1cc>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f640 1274 	movw	r2, #2420	; 0x974
 80019c2:	f8c3 248c 	str.w	r2, [r3, #1164]	; 0x48c
		CC_GlobalState->brakeMin[1] = BRAKE_PEDAL_TWO_MIN;
 80019c6:	4b4a      	ldr	r3, [pc, #296]	; (8001af0 <state_driving_enter+0x1cc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f44f 6211 	mov.w	r2, #2320	; 0x910
 80019ce:	f8c3 2490 	str.w	r2, [r3, #1168]	; 0x490
		CC_GlobalState->brakeMax[0] = BRAKE_PEDAL_ONE_MAX;
 80019d2:	4b47      	ldr	r3, [pc, #284]	; (8001af0 <state_driving_enter+0x1cc>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80019da:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
		CC_GlobalState->brakeMax[1] = BRAKE_PEDAL_TWO_MAX;
 80019de:	4b44      	ldr	r3, [pc, #272]	; (8001af0 <state_driving_enter+0x1cc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f640 421c 	movw	r2, #3100	; 0xc1c
 80019e6:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498

		CC_GlobalState->accelMin[0] = ACCEL_PEDAL_ONE_MIN;
 80019ea:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <state_driving_enter+0x1cc>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f640 225a 	movw	r2, #2650	; 0xa5a
 80019f2:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
		CC_GlobalState->accelMax[0] = ACCEL_PEDAL_ONE_MAX;
 80019f6:	4b3e      	ldr	r3, [pc, #248]	; (8001af0 <state_driving_enter+0x1cc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f640 424e 	movw	r2, #3150	; 0xc4e
 80019fe:	f8c3 24a8 	str.w	r2, [r3, #1192]	; 0x4a8
		CC_GlobalState->accelMin[1] = ACCEL_PEDAL_TWO_MIN;
 8001a02:	4b3b      	ldr	r3, [pc, #236]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8001a0a:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0
		CC_GlobalState->accelMax[1] = ACCEL_PEDAL_TWO_MAX;
 8001a0e:	4b38      	ldr	r3, [pc, #224]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001a16:	f8c3 24ac 	str.w	r2, [r3, #1196]	; 0x4ac
		CC_GlobalState->accelMin[2] = ACCEL_PEDAL_THREE_MIN;
 8001a1a:	4b35      	ldr	r3, [pc, #212]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8001a22:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
		CC_GlobalState->accelMax[2] = ACCEL_PEDAL_THREE_MAX;
 8001a26:	4b32      	ldr	r3, [pc, #200]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001a2e:	f8c3 24b0 	str.w	r2, [r3, #1200]	; 0x4b0

		osSemaphoreRelease(CC_GlobalState->sem);
 8001a32:	4b2f      	ldr	r3, [pc, #188]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f006 fb96 	bl	800816c <osSemaphoreRelease>
	}
	/* Start Polling ADC */
	HAL_ADC_Start_DMA(&hadc2, CC_GlobalState->brakeAdcValues, 100);
 8001a40:	4b2b      	ldr	r3, [pc, #172]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	3350      	adds	r3, #80	; 0x50
 8001a46:	2264      	movs	r2, #100	; 0x64
 8001a48:	4619      	mov	r1, r3
 8001a4a:	482a      	ldr	r0, [pc, #168]	; (8001af4 <state_driving_enter+0x1d0>)
 8001a4c:	f002 fad8 	bl	8004000 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc1, CC_GlobalState->accelAdcValues, 150);
 8001a50:	4b27      	ldr	r3, [pc, #156]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001a58:	2296      	movs	r2, #150	; 0x96
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4826      	ldr	r0, [pc, #152]	; (8001af8 <state_driving_enter+0x1d4>)
 8001a5e:	f002 facf 	bl	8004000 <HAL_ADC_Start_DMA>

	/* Run MicroBasic Script on Inverter */
	CC_SetBool_t runLeftScript = Compose_CC_SetBool(INVERTER_LEFT_NODE_ID, 0x01, 0xFFFFFFFF);
 8001a62:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	2164      	movs	r1, #100	; 0x64
 8001a6e:	f7fe fecf 	bl	8000810 <Compose_CC_SetBool>
	CAN_TxHeaderTypeDef runLeftHeader =
 8001a72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
 8001a80:	611a      	str	r2, [r3, #16]
 8001a82:	615a      	str	r2, [r3, #20]
	{
			.StdId = runLeftScript.id,
 8001a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	CAN_TxHeaderTypeDef runLeftHeader =
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a88:	2308      	movs	r3, #8
 8001a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
			.IDE = CAN_ID_STD,
			.RTR = CAN_RTR_DATA,
			.DLC = sizeof(runLeftScript.data),
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(&CAN_1, &runLeftHeader, runLeftScript.data, &CC_GlobalState->CAN1_TxMailbox);
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <state_driving_enter+0x1cc>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a96:	1d1a      	adds	r2, r3, #4
 8001a98:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4817      	ldr	r0, [pc, #92]	; (8001afc <state_driving_enter+0x1d8>)
 8001aa0:	f003 f8ba 	bl	8004c18 <HAL_CAN_AddTxMessage>

	CC_SetBool_t runRightScript = Compose_CC_SetBool(INVERTER_RIGHT_NODE_ID, 0x01, 0xFFFFFFFF);
 8001aa4:	f107 0020 	add.w	r0, r7, #32
 8001aa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aac:	2201      	movs	r2, #1
 8001aae:	2165      	movs	r1, #101	; 0x65
 8001ab0:	f7fe feae 	bl	8000810 <Compose_CC_SetBool>
	CAN_TxHeaderTypeDef runRightHeader =
 8001ab4:	f107 0308 	add.w	r3, r7, #8
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
 8001ac4:	615a      	str	r2, [r3, #20]
	{
			.StdId = runRightScript.id,
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
	CAN_TxHeaderTypeDef runRightHeader =
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	2308      	movs	r3, #8
 8001acc:	61bb      	str	r3, [r7, #24]
			.IDE = CAN_ID_STD,
			.RTR = CAN_RTR_DATA,
			.DLC = sizeof(runRightScript.data),
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(&CAN_1, &runRightHeader, runRightScript.data, &CC_GlobalState->CAN1_TxMailbox);
 8001ace:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <state_driving_enter+0x1cc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	1d1a      	adds	r2, r3, #4
 8001ada:	f107 0108 	add.w	r1, r7, #8
 8001ade:	4603      	mov	r3, r0
 8001ae0:	4806      	ldr	r0, [pc, #24]	; (8001afc <state_driving_enter+0x1d8>)
 8001ae2:	f003 f899 	bl	8004c18 <HAL_CAN_AddTxMessage>
	return;
 8001ae6:	bf00      	nop
}
 8001ae8:	3750      	adds	r7, #80	; 0x50
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200049e0 	.word	0x200049e0
 8001af4:	200049e4 	.word	0x200049e4
 8001af8:	20004a2c 	.word	0x20004a2c
 8001afc:	20004bcc 	.word	0x20004bcc

08001b00 <state_driving_iterate>:


void state_driving_iterate(fsm_t *fsm)
{
 8001b00:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001b04:	f5ad 7d32 	sub.w	sp, sp, #712	; 0x2c8
 8001b08:	af08      	add	r7, sp, #32
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	6018      	str	r0, [r3, #0]

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001b0e:	4ba1      	ldr	r3, [pc, #644]	; (8001d94 <state_driving_iterate+0x294>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001b16:	2120      	movs	r1, #32
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f006 fac1 	bl	80080a0 <osSemaphoreAcquire>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f040 81c4 	bne.w	8001eae <state_driving_iterate+0x3ae>
	{
		/* Flash RTD */
		if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) > 1000)
 8001b26:	f002 f95b 	bl	8003de0 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	4b99      	ldr	r3, [pc, #612]	; (8001d94 <state_driving_iterate+0x294>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b38:	d957      	bls.n	8001bea <state_driving_iterate+0xea>
		{
			HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, !CC_GlobalState->rtdLightActive);
 8001b3a:	4b96      	ldr	r3, [pc, #600]	; (8001d94 <state_driving_iterate+0x294>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f893 3536 	ldrb.w	r3, [r3, #1334]	; 0x536
 8001b42:	f083 0301 	eor.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	461a      	mov	r2, r3
 8001b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b4e:	4892      	ldr	r0, [pc, #584]	; (8001d98 <state_driving_iterate+0x298>)
 8001b50:	f004 f892 	bl	8005c78 <HAL_GPIO_WritePin>
			CC_GlobalState->rtdLightActive = !CC_GlobalState->rtdLightActive;
 8001b54:	4b8f      	ldr	r3, [pc, #572]	; (8001d94 <state_driving_iterate+0x294>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f893 3536 	ldrb.w	r3, [r3, #1334]	; 0x536
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bf14      	ite	ne
 8001b60:	2301      	movne	r3, #1
 8001b62:	2300      	moveq	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	f083 0301 	eor.w	r3, r3, #1
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b89      	ldr	r3, [pc, #548]	; (8001d94 <state_driving_iterate+0x294>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f002 0201 	and.w	r2, r2, #1
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
			CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 8001b7c:	4b85      	ldr	r3, [pc, #532]	; (8001d94 <state_driving_iterate+0x294>)
 8001b7e:	681c      	ldr	r4, [r3, #0]
 8001b80:	f002 f92e 	bl	8003de0 <HAL_GetTick>
 8001b84:	4603      	mov	r3, r0
 8001b86:	62a3      	str	r3, [r4, #40]	; 0x28

			CC_GlobalState->pdmTrackState = CC_GlobalState->pdmTrackState & (~RTD_SIREN_MASK);
 8001b88:	4b82      	ldr	r3, [pc, #520]	; (8001d94 <state_driving_iterate+0x294>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b8e:	4b81      	ldr	r3, [pc, #516]	; (8001d94 <state_driving_iterate+0x294>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b96:	649a      	str	r2, [r3, #72]	; 0x48
			PDM_SetChannelStates_t rtdSiren = Compose_PDM_SetChannelStates(CC_GlobalState->pdmTrackState);
 8001b98:	4b7e      	ldr	r3, [pc, #504]	; (8001d94 <state_driving_iterate+0x294>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b9e:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff f841 	bl	8000c2c <Compose_PDM_SetChannelStates>
			CAN_TxHeaderTypeDef sirenHeader =
 8001baa:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]
 8001bba:	615a      	str	r2, [r3, #20]
			{
					.ExtId = rtdSiren.id,
 8001bbc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
			CAN_TxHeaderTypeDef sirenHeader =
 8001bc0:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001bca:	2304      	movs	r3, #4
 8001bcc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
					.IDE = CAN_ID_EXT,
					.RTR = CAN_RTR_DATA,
					.DLC = sizeof(rtdSiren.data),
					.TransmitGlobalTime = DISABLE,
			};
			HAL_CAN_AddTxMessage(&hcan2, &sirenHeader, rtdSiren.data, &CC_GlobalState->CAN2_TxMailbox);
 8001bd0:	4b70      	ldr	r3, [pc, #448]	; (8001d94 <state_driving_iterate+0x294>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f103 0008 	add.w	r0, r3, #8
 8001bd8:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001bdc:	1d1a      	adds	r2, r3, #4
 8001bde:	f507 71ea 	add.w	r1, r7, #468	; 0x1d4
 8001be2:	4603      	mov	r3, r0
 8001be4:	486d      	ldr	r0, [pc, #436]	; (8001d9c <state_driving_iterate+0x29c>)
 8001be6:	f003 f817 	bl	8004c18 <HAL_CAN_AddTxMessage>
		}
		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 8001bea:	f002 f8f9 	bl	8003de0 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	4b68      	ldr	r3, [pc, #416]	; (8001d94 <state_driving_iterate+0x294>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b64      	cmp	r3, #100	; 0x64
 8001bfa:	d929      	bls.n	8001c50 <state_driving_iterate+0x150>
 8001bfc:	4b65      	ldr	r3, [pc, #404]	; (8001d94 <state_driving_iterate+0x294>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	7edb      	ldrb	r3, [r3, #27]
 8001c02:	f083 0301 	eor.w	r3, r3, #1
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d021      	beq.n	8001c50 <state_driving_iterate+0x150>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001c0c:	4b61      	ldr	r3, [pc, #388]	; (8001d94 <state_driving_iterate+0x294>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001c10:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001c12:	4b60      	ldr	r3, [pc, #384]	; (8001d94 <state_driving_iterate+0x294>)
 8001c14:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001c16:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001c1a:	4b5e      	ldr	r3, [pc, #376]	; (8001d94 <state_driving_iterate+0x294>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001c1e:	3310      	adds	r3, #16
 8001c20:	4a5c      	ldr	r2, [pc, #368]	; (8001d94 <state_driving_iterate+0x294>)
 8001c22:	6814      	ldr	r4, [r2, #0]
 8001c24:	2265      	movs	r2, #101	; 0x65
 8001c26:	9206      	str	r2, [sp, #24]
 8001c28:	2264      	movs	r2, #100	; 0x64
 8001c2a:	9205      	str	r2, [sp, #20]
 8001c2c:	4a5c      	ldr	r2, [pc, #368]	; (8001da0 <state_driving_iterate+0x2a0>)
 8001c2e:	9204      	str	r2, [sp, #16]
 8001c30:	4a5c      	ldr	r2, [pc, #368]	; (8001da4 <state_driving_iterate+0x2a4>)
 8001c32:	9203      	str	r2, [sp, #12]
 8001c34:	4a59      	ldr	r2, [pc, #356]	; (8001d9c <state_driving_iterate+0x29c>)
 8001c36:	9202      	str	r2, [sp, #8]
 8001c38:	4a5b      	ldr	r2, [pc, #364]	; (8001da8 <state_driving_iterate+0x2a8>)
 8001c3a:	9201      	str	r2, [sp, #4]
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4602      	mov	r2, r0
 8001c42:	2101      	movs	r1, #1
 8001c44:	4859      	ldr	r0, [pc, #356]	; (8001dac <state_driving_iterate+0x2ac>)
 8001c46:	f7fe fe1b 	bl	8000880 <Send_CC_FatalShutdown>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownOneTicks) > 100 && !CC_GlobalState->SHDN_1_Debug)
 8001c50:	f002 f8c6 	bl	8003de0 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	4b4f      	ldr	r3, [pc, #316]	; (8001d94 <state_driving_iterate+0x294>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	; 0x64
 8001c60:	d929      	bls.n	8001cb6 <state_driving_iterate+0x1b6>
 8001c62:	4b4c      	ldr	r3, [pc, #304]	; (8001d94 <state_driving_iterate+0x294>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	7f9b      	ldrb	r3, [r3, #30]
 8001c68:	f083 0301 	eor.w	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d021      	beq.n	8001cb6 <state_driving_iterate+0x1b6>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001c72:	4b48      	ldr	r3, [pc, #288]	; (8001d94 <state_driving_iterate+0x294>)
 8001c74:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 8001c76:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001c78:	4b46      	ldr	r3, [pc, #280]	; (8001d94 <state_driving_iterate+0x294>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 8001c7c:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001c80:	4b44      	ldr	r3, [pc, #272]	; (8001d94 <state_driving_iterate+0x294>)
 8001c82:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN1\r\n", true,
 8001c84:	3310      	adds	r3, #16
 8001c86:	4a43      	ldr	r2, [pc, #268]	; (8001d94 <state_driving_iterate+0x294>)
 8001c88:	6814      	ldr	r4, [r2, #0]
 8001c8a:	2265      	movs	r2, #101	; 0x65
 8001c8c:	9206      	str	r2, [sp, #24]
 8001c8e:	2264      	movs	r2, #100	; 0x64
 8001c90:	9205      	str	r2, [sp, #20]
 8001c92:	4a43      	ldr	r2, [pc, #268]	; (8001da0 <state_driving_iterate+0x2a0>)
 8001c94:	9204      	str	r2, [sp, #16]
 8001c96:	4a43      	ldr	r2, [pc, #268]	; (8001da4 <state_driving_iterate+0x2a4>)
 8001c98:	9203      	str	r2, [sp, #12]
 8001c9a:	4a40      	ldr	r2, [pc, #256]	; (8001d9c <state_driving_iterate+0x29c>)
 8001c9c:	9202      	str	r2, [sp, #8]
 8001c9e:	4a42      	ldr	r2, [pc, #264]	; (8001da8 <state_driving_iterate+0x2a8>)
 8001ca0:	9201      	str	r2, [sp, #4]
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	2101      	movs	r1, #1
 8001caa:	4841      	ldr	r0, [pc, #260]	; (8001db0 <state_driving_iterate+0x2b0>)
 8001cac:	f7fe fde8 	bl	8000880 <Send_CC_FatalShutdown>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 8001cb6:	f002 f893 	bl	8003de0 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b35      	ldr	r3, [pc, #212]	; (8001d94 <state_driving_iterate+0x294>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b64      	cmp	r3, #100	; 0x64
 8001cc6:	d929      	bls.n	8001d1c <state_driving_iterate+0x21c>
 8001cc8:	4b32      	ldr	r3, [pc, #200]	; (8001d94 <state_driving_iterate+0x294>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	7f5b      	ldrb	r3, [r3, #29]
 8001cce:	f083 0301 	eor.w	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d021      	beq.n	8001d1c <state_driving_iterate+0x21c>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001cd8:	4b2e      	ldr	r3, [pc, #184]	; (8001d94 <state_driving_iterate+0x294>)
 8001cda:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001cdc:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001cde:	4b2d      	ldr	r3, [pc, #180]	; (8001d94 <state_driving_iterate+0x294>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001ce2:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001ce6:	4b2b      	ldr	r3, [pc, #172]	; (8001d94 <state_driving_iterate+0x294>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001cea:	3310      	adds	r3, #16
 8001cec:	4a29      	ldr	r2, [pc, #164]	; (8001d94 <state_driving_iterate+0x294>)
 8001cee:	6814      	ldr	r4, [r2, #0]
 8001cf0:	2265      	movs	r2, #101	; 0x65
 8001cf2:	9206      	str	r2, [sp, #24]
 8001cf4:	2264      	movs	r2, #100	; 0x64
 8001cf6:	9205      	str	r2, [sp, #20]
 8001cf8:	4a29      	ldr	r2, [pc, #164]	; (8001da0 <state_driving_iterate+0x2a0>)
 8001cfa:	9204      	str	r2, [sp, #16]
 8001cfc:	4a29      	ldr	r2, [pc, #164]	; (8001da4 <state_driving_iterate+0x2a4>)
 8001cfe:	9203      	str	r2, [sp, #12]
 8001d00:	4a26      	ldr	r2, [pc, #152]	; (8001d9c <state_driving_iterate+0x29c>)
 8001d02:	9202      	str	r2, [sp, #8]
 8001d04:	4a28      	ldr	r2, [pc, #160]	; (8001da8 <state_driving_iterate+0x2a8>)
 8001d06:	9201      	str	r2, [sp, #4]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	2101      	movs	r1, #1
 8001d10:	4828      	ldr	r0, [pc, #160]	; (8001db4 <state_driving_iterate+0x2b4>)
 8001d12:	f7fe fdb5 	bl	8000880 <Send_CC_FatalShutdown>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 8001d1c:	f002 f860 	bl	8003de0 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <state_driving_iterate+0x294>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	; 0x64
 8001d2c:	d929      	bls.n	8001d82 <state_driving_iterate+0x282>
 8001d2e:	4b19      	ldr	r3, [pc, #100]	; (8001d94 <state_driving_iterate+0x294>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	7f1b      	ldrb	r3, [r3, #28]
 8001d34:	f083 0301 	eor.w	r3, r3, #1
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d021      	beq.n	8001d82 <state_driving_iterate+0x282>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <state_driving_iterate+0x294>)
 8001d40:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001d42:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001d44:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <state_driving_iterate+0x294>)
 8001d46:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001d48:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <state_driving_iterate+0x294>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001d50:	3310      	adds	r3, #16
 8001d52:	4a10      	ldr	r2, [pc, #64]	; (8001d94 <state_driving_iterate+0x294>)
 8001d54:	6814      	ldr	r4, [r2, #0]
 8001d56:	2265      	movs	r2, #101	; 0x65
 8001d58:	9206      	str	r2, [sp, #24]
 8001d5a:	2264      	movs	r2, #100	; 0x64
 8001d5c:	9205      	str	r2, [sp, #20]
 8001d5e:	4a10      	ldr	r2, [pc, #64]	; (8001da0 <state_driving_iterate+0x2a0>)
 8001d60:	9204      	str	r2, [sp, #16]
 8001d62:	4a10      	ldr	r2, [pc, #64]	; (8001da4 <state_driving_iterate+0x2a4>)
 8001d64:	9203      	str	r2, [sp, #12]
 8001d66:	4a0d      	ldr	r2, [pc, #52]	; (8001d9c <state_driving_iterate+0x29c>)
 8001d68:	9202      	str	r2, [sp, #8]
 8001d6a:	4a0f      	ldr	r2, [pc, #60]	; (8001da8 <state_driving_iterate+0x2a8>)
 8001d6c:	9201      	str	r2, [sp, #4]
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	460b      	mov	r3, r1
 8001d72:	4602      	mov	r2, r0
 8001d74:	2101      	movs	r1, #1
 8001d76:	4810      	ldr	r0, [pc, #64]	; (8001db8 <state_driving_iterate+0x2b8>)
 8001d78:	f7fe fd82 	bl	8000880 <Send_CC_FatalShutdown>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
					INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 8001d82:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <state_driving_iterate+0x294>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f006 f9ee 	bl	800816c <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets on CAN1 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 8001d90:	e08d      	b.n	8001eae <state_driving_iterate+0x3ae>
 8001d92:	bf00      	nop
 8001d94:	200049e0 	.word	0x200049e0
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	20004ba4 	.word	0x20004ba4
 8001da0:	20004c38 	.word	0x20004c38
 8001da4:	20004b7c 	.word	0x20004b7c
 8001da8:	20004bcc 	.word	0x20004bcc
 8001dac:	0800c048 	.word	0x0800c048
 8001db0:	0800c060 	.word	0x0800c060
 8001db4:	0800c0a8 	.word	0x0800c0a8
 8001db8:	0800c0c4 	.word	0x0800c0c4
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN1Queue, &msg, 0U, 0U) == osOK)
 8001dbc:	4ba2      	ldr	r3, [pc, #648]	; (8002048 <state_driving_iterate+0x548>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f8d3 0538 	ldr.w	r0, [r3, #1336]	; 0x538
 8001dc4:	f107 010c 	add.w	r1, r7, #12
 8001dc8:	2300      	movs	r3, #0
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f006 fb20 	bl	8008410 <osMessageQueueGet>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d16b      	bne.n	8001eae <state_driving_iterate+0x3ae>
		{
			if(msg.header.IDE == CAN_ID_STD) {
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d166      	bne.n	8001eae <state_driving_iterate+0x3ae>
				/* Inverter Heartbeat */
				if(msg.header.StdId == 0x700+INVERTER_LEFT_NODE_ID)
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f240 7264 	movw	r2, #1892	; 0x764
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d106      	bne.n	8001dfc <state_driving_iterate+0x2fc>
				{
					CC_GlobalState->inverterTicks = HAL_GetTick();
 8001dee:	4b96      	ldr	r3, [pc, #600]	; (8002048 <state_driving_iterate+0x548>)
 8001df0:	681c      	ldr	r4, [r3, #0]
 8001df2:	f001 fff5 	bl	8003de0 <HAL_GetTick>
 8001df6:	4603      	mov	r3, r0
 8001df8:	6363      	str	r3, [r4, #52]	; 0x34
 8001dfa:	e058      	b.n	8001eae <state_driving_iterate+0x3ae>
				}
				/* Inverter Response Packet */
				else if(msg.header.StdId == 0x580+INVERTER_LEFT_NODE_ID)
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d151      	bne.n	8001eae <state_driving_iterate+0x3ae>
				{
					char x[80];
					int len;
					/* Motor RPM Response Packet */
					if((msg.data[2] << 8 | msg.data[1]) == 0x210A)
 8001e0a:	f107 030c 	add.w	r3, r7, #12
 8001e0e:	7f9b      	ldrb	r3, [r3, #30]
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	f107 020c 	add.w	r2, r7, #12
 8001e16:	7f52      	ldrb	r2, [r2, #29]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	f242 120a 	movw	r2, #8458	; 0x210a
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d128      	bne.n	8001e74 <state_driving_iterate+0x374>
					{
						/* Parse Motor RPM */
						int16_t motorRPM = 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2
						Parse_CC_RequestRPM(msg.data, &motorRPM);
 8001e28:	f507 72e9 	add.w	r2, r7, #466	; 0x1d2
 8001e2c:	f107 030c 	add.w	r3, r7, #12
 8001e30:	331c      	adds	r3, #28
 8001e32:	4611      	mov	r1, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fc6d 	bl	8000714 <Parse_CC_RequestRPM>

						/* Echo Motor RPM */
						len = sprintf(x, "[%li] Got RPM from CAN1: %i\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, motorRPM);
 8001e3a:	f001 ffd1 	bl	8003de0 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	4b81      	ldr	r3, [pc, #516]	; (8002048 <state_driving_iterate+0x548>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	4a80      	ldr	r2, [pc, #512]	; (800204c <state_driving_iterate+0x54c>)
 8001e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4e:	099a      	lsrs	r2, r3, #6
 8001e50:	f9b7 31d2 	ldrsh.w	r3, [r7, #466]	; 0x1d2
 8001e54:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001e58:	497d      	ldr	r1, [pc, #500]	; (8002050 <state_driving_iterate+0x550>)
 8001e5a:	f009 fd3d 	bl	800b8d8 <siprintf>
 8001e5e:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
						CC_LogInfo(x, len);
 8001e62:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
 8001e66:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f001 fd2f 	bl	80038d0 <CC_LogInfo>
 8001e72:	e01c      	b.n	8001eae <state_driving_iterate+0x3ae>
					}
					else
					{
						/* Echo CAN Packet if index not recognised */
						len = sprintf(x, "[%li] Got CAN msg from CAN1: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.StdId);
 8001e74:	f001 ffb4 	bl	8003de0 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	4b73      	ldr	r3, [pc, #460]	; (8002048 <state_driving_iterate+0x548>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	4a72      	ldr	r2, [pc, #456]	; (800204c <state_driving_iterate+0x54c>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	099a      	lsrs	r2, r3, #6
 8001e8a:	f107 030c 	add.w	r3, r7, #12
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001e94:	496f      	ldr	r1, [pc, #444]	; (8002054 <state_driving_iterate+0x554>)
 8001e96:	f009 fd1f 	bl	800b8d8 <siprintf>
 8001e9a:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
						CC_LogInfo(x, len);
 8001e9e:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
 8001ea2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f001 fd11 	bl	80038d0 <CC_LogInfo>
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 8001eae:	4b66      	ldr	r3, [pc, #408]	; (8002048 <state_driving_iterate+0x548>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f8d3 3538 	ldr.w	r3, [r3, #1336]	; 0x538
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f006 fb1c 	bl	80084f4 <osMessageQueueGetCount>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f47f af7c 	bne.w	8001dbc <state_driving_iterate+0x2bc>
			}
		}
	}

	/* Check for Queued CAN Packets on CAN2 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8001ec4:	e14c      	b.n	8002160 <state_driving_iterate+0x660>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 8001ec6:	4b60      	ldr	r3, [pc, #384]	; (8002048 <state_driving_iterate+0x548>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f8d3 053c 	ldr.w	r0, [r3, #1340]	; 0x53c
 8001ece:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f006 fa9b 	bl	8008410 <osMessageQueueGet>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 813f 	bne.w	8002160 <state_driving_iterate+0x660>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8001ee2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ee6:	685c      	ldr	r4, [r3, #4]
 8001ee8:	2300      	movs	r3, #0
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	2301      	movs	r3, #1
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	f7fe feca 	bl	8000c90 <Compose_CANId>
 8001efc:	4603      	mov	r3, r0
 8001efe:	429c      	cmp	r4, r3
 8001f00:	d13b      	bne.n	8001f7a <state_driving_iterate+0x47a>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001f02:	4b51      	ldr	r3, [pc, #324]	; (8002048 <state_driving_iterate+0x548>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001f0a:	2120      	movs	r1, #32
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f006 f8c7 	bl	80080a0 <osSemaphoreAcquire>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	f040 8123 	bne.w	8002160 <state_driving_iterate+0x660>
				{
					bool initialised; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
					Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 8001f1a:	f207 14cf 	addw	r4, r7, #463	; 0x1cf
 8001f1e:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8001f22:	f207 11d1 	addw	r1, r7, #465	; 0x1d1
 8001f26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f2a:	f103 001c 	add.w	r0, r3, #28
 8001f2e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8001f32:	9304      	str	r3, [sp, #16]
 8001f34:	f507 73e5 	add.w	r3, r7, #458	; 0x1ca
 8001f38:	9303      	str	r3, [sp, #12]
 8001f3a:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001f3e:	9302      	str	r3, [sp, #8]
 8001f40:	f207 13cd 	addw	r3, r7, #461	; 0x1cd
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	f507 73e7 	add.w	r3, r7, #462	; 0x1ce
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	4623      	mov	r3, r4
 8001f4e:	f7fe fb4f 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
					CC_GlobalState->amsTicks = HAL_GetTick();
 8001f52:	4b3d      	ldr	r3, [pc, #244]	; (8002048 <state_driving_iterate+0x548>)
 8001f54:	681c      	ldr	r4, [r3, #0]
 8001f56:	f001 ff43 	bl	8003de0 <HAL_GetTick>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	6323      	str	r3, [r4, #48]	; 0x30
					CC_GlobalState->amsInit = initialised;
 8001f5e:	4b3a      	ldr	r3, [pc, #232]	; (8002048 <state_driving_iterate+0x548>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f897 21d1 	ldrb.w	r2, [r7, #465]	; 0x1d1
 8001f66:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
					osSemaphoreRelease(CC_GlobalState->sem);
 8001f6a:	4b37      	ldr	r3, [pc, #220]	; (8002048 <state_driving_iterate+0x548>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001f72:	4618      	mov	r0, r3
 8001f74:	f006 f8fa 	bl	800816c <osSemaphoreRelease>
 8001f78:	e0f2      	b.n	8002160 <state_driving_iterate+0x660>
				}
			}
			/* Shutdown 1 Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 8001f7a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f7e:	685c      	ldr	r4, [r3, #4]
 8001f80:	2300      	movs	r3, #0
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	2301      	movs	r3, #1
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	2301      	movs	r3, #1
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2106      	movs	r1, #6
 8001f8e:	2001      	movs	r0, #1
 8001f90:	f7fe fe7e 	bl	8000c90 <Compose_CANId>
 8001f94:	4603      	mov	r3, r0
 8001f96:	429c      	cmp	r4, r3
 8001f98:	d122      	bne.n	8001fe0 <state_driving_iterate+0x4e0>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <state_driving_iterate+0x548>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001fa2:	2120      	movs	r1, #32
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f006 f87b 	bl	80080a0 <osSemaphoreAcquire>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f040 80d7 	bne.w	8002160 <state_driving_iterate+0x660>
				{
					uint8_t segmentState;
					Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 8001fb2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fb6:	331c      	adds	r3, #28
 8001fb8:	f207 12c7 	addw	r2, r7, #455	; 0x1c7
 8001fbc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fc0:	f7fe fe9c 	bl	8000cfc <Parse_SHDN_HeartbeatResponse>
					CC_GlobalState->shutdownOneTicks = HAL_GetTick();
 8001fc4:	4b20      	ldr	r3, [pc, #128]	; (8002048 <state_driving_iterate+0x548>)
 8001fc6:	681c      	ldr	r4, [r3, #0]
 8001fc8:	f001 ff0a 	bl	8003de0 <HAL_GetTick>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	63a3      	str	r3, [r4, #56]	; 0x38
					osSemaphoreRelease(CC_GlobalState->sem);
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <state_driving_iterate+0x548>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f006 f8c7 	bl	800816c <osSemaphoreRelease>
 8001fde:	e0bf      	b.n	8002160 <state_driving_iterate+0x660>
				}
			}
			/* Shutdown IMD Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8001fe0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fe4:	685c      	ldr	r4, [r3, #4]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	9301      	str	r3, [sp, #4]
 8001fea:	2301      	movs	r3, #1
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	2301      	movs	r3, #1
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2110      	movs	r1, #16
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	f7fe fe4b 	bl	8000c90 <Compose_CANId>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	429c      	cmp	r4, r3
 8001ffe:	d12b      	bne.n	8002058 <state_driving_iterate+0x558>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8002000:	4b11      	ldr	r3, [pc, #68]	; (8002048 <state_driving_iterate+0x548>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8002008:	2120      	movs	r1, #32
 800200a:	4618      	mov	r0, r3
 800200c:	f006 f848 	bl	80080a0 <osSemaphoreAcquire>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 80a4 	bne.w	8002160 <state_driving_iterate+0x660>
				{
					uint8_t pwmState;
					Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 8002018:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800201c:	331c      	adds	r3, #28
 800201e:	f507 72e3 	add.w	r2, r7, #454	; 0x1c6
 8002022:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002026:	f7fe fe7a 	bl	8000d1e <Parse_SHDN_IMD_HeartbeatResponse>
					CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <state_driving_iterate+0x548>)
 800202c:	681c      	ldr	r4, [r3, #0]
 800202e:	f001 fed7 	bl	8003de0 <HAL_GetTick>
 8002032:	4603      	mov	r3, r0
 8002034:	6463      	str	r3, [r4, #68]	; 0x44
					osSemaphoreRelease(CC_GlobalState->sem);
 8002036:	4b04      	ldr	r3, [pc, #16]	; (8002048 <state_driving_iterate+0x548>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 800203e:	4618      	mov	r0, r3
 8002040:	f006 f894 	bl	800816c <osSemaphoreRelease>
 8002044:	e08c      	b.n	8002160 <state_driving_iterate+0x660>
 8002046:	bf00      	nop
 8002048:	200049e0 	.word	0x200049e0
 800204c:	10624dd3 	.word	0x10624dd3
 8002050:	0800c10c 	.word	0x0800c10c
 8002054:	0800c12c 	.word	0x0800c12c
				}
			}
			/* Shutdown Triggered Fault */
			else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 8002058:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800205c:	685c      	ldr	r4, [r3, #4]
 800205e:	2300      	movs	r3, #0
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	2300      	movs	r3, #0
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2300      	movs	r3, #0
 8002068:	2200      	movs	r2, #0
 800206a:	2106      	movs	r1, #6
 800206c:	2000      	movs	r0, #0
 800206e:	f7fe fe0f 	bl	8000c90 <Compose_CANId>
 8002072:	4603      	mov	r3, r0
 8002074:	429c      	cmp	r4, r3
 8002076:	d173      	bne.n	8002160 <state_driving_iterate+0x660>
			{
				/* Reset Script to Default State */
				CC_SetVariable_t zeroCommand = Compose_CC_SetVariable(INVERTER_LEFT_NODE_ID,
 8002078:	f507 70dc 	add.w	r0, r7, #440	; 0x1b8
 800207c:	2300      	movs	r3, #0
 800207e:	2201      	movs	r2, #1
 8002080:	2164      	movs	r1, #100	; 0x64
 8002082:	f7fe fb8d 	bl	80007a0 <Compose_CC_SetVariable>
						0x01,
						0x00);
				CAN_TxHeaderTypeDef zeroHeader =
 8002086:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800208a:	461a      	mov	r2, r3
 800208c:	2300      	movs	r3, #0
 800208e:	6013      	str	r3, [r2, #0]
 8002090:	6053      	str	r3, [r2, #4]
 8002092:	6093      	str	r3, [r2, #8]
 8002094:	60d3      	str	r3, [r2, #12]
 8002096:	6113      	str	r3, [r2, #16]
 8002098:	6153      	str	r3, [r2, #20]
				{
						.StdId = zeroCommand.id,
 800209a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
				CAN_TxHeaderTypeDef zeroHeader =
 800209e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020a8:	2208      	movs	r2, #8
 80020aa:	611a      	str	r2, [r3, #16]
						.IDE = CAN_ID_STD,
						.RTR = CAN_RTR_DATA,
						.DLC = 8,
						.TransmitGlobalTime = DISABLE,
				};
				HAL_CAN_AddTxMessage(&CAN_1, &zeroHeader, zeroCommand.data, &CC_GlobalState->CAN1_TxMailbox);
 80020ac:	4baa      	ldr	r3, [pc, #680]	; (8002358 <state_driving_iterate+0x858>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80020b6:	1d1a      	adds	r2, r3, #4
 80020b8:	f507 71d0 	add.w	r1, r7, #416	; 0x1a0
 80020bc:	4603      	mov	r3, r0
 80020be:	48a7      	ldr	r0, [pc, #668]	; (800235c <state_driving_iterate+0x85c>)
 80020c0:	f002 fdaa 	bl	8004c18 <HAL_CAN_AddTxMessage>

				CC_ShutdownInverter_t shutdownInverter = Compose_CC_ShutdownInverter(INVERTER_LEFT_NODE_ID);
 80020c4:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80020c8:	2164      	movs	r1, #100	; 0x64
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7fe fb3a 	bl	8000744 <Compose_CC_ShutdownInverter>
				CAN_TxHeaderTypeDef header =
 80020d0:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 80020d4:	461a      	mov	r2, r3
 80020d6:	2300      	movs	r3, #0
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	6053      	str	r3, [r2, #4]
 80020dc:	6093      	str	r3, [r2, #8]
 80020de:	60d3      	str	r3, [r2, #12]
 80020e0:	6113      	str	r3, [r2, #16]
 80020e2:	6153      	str	r3, [r2, #20]
				{
						.StdId = shutdownInverter.id,
 80020e4:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80020e8:	681a      	ldr	r2, [r3, #0]
				CAN_TxHeaderTypeDef header =
 80020ea:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 80020f4:	2208      	movs	r2, #8
 80020f6:	611a      	str	r2, [r3, #16]
						.IDE = CAN_ID_STD,
						.RTR = CAN_RTR_DATA,
						.DLC = 8,
						.TransmitGlobalTime = DISABLE,
				};
				HAL_CAN_AddTxMessage(&CAN_1, &header, shutdownInverter.data, &CC_GlobalState->CAN1_TxMailbox);
 80020f8:	4b97      	ldr	r3, [pc, #604]	; (8002358 <state_driving_iterate+0x858>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8002102:	1d1a      	adds	r2, r3, #4
 8002104:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 8002108:	4603      	mov	r3, r0
 800210a:	4894      	ldr	r0, [pc, #592]	; (800235c <state_driving_iterate+0x85c>)
 800210c:	f002 fd84 	bl	8004c18 <HAL_CAN_AddTxMessage>

				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8002110:	4b91      	ldr	r3, [pc, #580]	; (8002358 <state_driving_iterate+0x858>)
 8002112:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8002114:	4618      	mov	r0, r3
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8002116:	4b90      	ldr	r3, [pc, #576]	; (8002358 <state_driving_iterate+0x858>)
 8002118:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800211a:	f103 0108 	add.w	r1, r3, #8
						&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3,
 800211e:	4b8e      	ldr	r3, [pc, #568]	; (8002358 <state_driving_iterate+0x858>)
 8002120:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8002122:	3310      	adds	r3, #16
 8002124:	4a8c      	ldr	r2, [pc, #560]	; (8002358 <state_driving_iterate+0x858>)
 8002126:	6814      	ldr	r4, [r2, #0]
 8002128:	2265      	movs	r2, #101	; 0x65
 800212a:	9206      	str	r2, [sp, #24]
 800212c:	2264      	movs	r2, #100	; 0x64
 800212e:	9205      	str	r2, [sp, #20]
 8002130:	4a8b      	ldr	r2, [pc, #556]	; (8002360 <state_driving_iterate+0x860>)
 8002132:	9204      	str	r2, [sp, #16]
 8002134:	4a8b      	ldr	r2, [pc, #556]	; (8002364 <state_driving_iterate+0x864>)
 8002136:	9203      	str	r2, [sp, #12]
 8002138:	4a8b      	ldr	r2, [pc, #556]	; (8002368 <state_driving_iterate+0x868>)
 800213a:	9202      	str	r2, [sp, #8]
 800213c:	4a87      	ldr	r2, [pc, #540]	; (800235c <state_driving_iterate+0x85c>)
 800213e:	9201      	str	r2, [sp, #4]
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	460b      	mov	r3, r1
 8002144:	4602      	mov	r2, r0
 8002146:	2101      	movs	r1, #1
 8002148:	4888      	ldr	r0, [pc, #544]	; (800236c <state_driving_iterate+0x86c>)
 800214a:	f7fe fb99 	bl	8000880 <Send_CC_FatalShutdown>
 800214e:	4603      	mov	r3, r0
 8002150:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
						INVERTER_LEFT_NODE_ID, INVERTER_RIGHT_NODE_ID);
				fsm_changeState(fsm, &idleState, "Resetting to Idle to Clean");
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	4a86      	ldr	r2, [pc, #536]	; (8002370 <state_driving_iterate+0x870>)
 8002158:	4986      	ldr	r1, [pc, #536]	; (8002374 <state_driving_iterate+0x874>)
 800215a:	6818      	ldr	r0, [r3, #0]
 800215c:	f7fe fc7a 	bl	8000a54 <fsm_changeState>
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8002160:	4b7d      	ldr	r3, [pc, #500]	; (8002358 <state_driving_iterate+0x858>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8d3 353c 	ldr.w	r3, [r3, #1340]	; 0x53c
 8002168:	4618      	mov	r0, r3
 800216a:	f006 f9c3 	bl	80084f4 <osMessageQueueGetCount>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	f47f aea8 	bne.w	8001ec6 <state_driving_iterate+0x3c6>
	uint32_t brake_travel[2];
	uint32_t accel_travel[3];
	char x[80]; uint32_t len;

	/* Echo ADC Failure for Debugging */
	if(CC_GlobalState->faultDetected)
 8002176:	4b78      	ldr	r3, [pc, #480]	; (8002358 <state_driving_iterate+0x858>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f893 3535 	ldrb.w	r3, [r3, #1333]	; 0x535
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <state_driving_iterate+0x68a>
	{
		CC_LogInfo("ADC Fault Detected\r\n", strlen("ADC Fault Detected\r\n"));
 8002182:	2114      	movs	r1, #20
 8002184:	487c      	ldr	r0, [pc, #496]	; (8002378 <state_driving_iterate+0x878>)
 8002186:	f001 fba3 	bl	80038d0 <CC_LogInfo>
	}
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800218a:	4b73      	ldr	r3, [pc, #460]	; (8002358 <state_driving_iterate+0x858>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8002192:	2120      	movs	r1, #32
 8002194:	4618      	mov	r0, r3
 8002196:	f005 ff83 	bl	80080a0 <osSemaphoreAcquire>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	f040 80b8 	bne.w	8002312 <state_driving_iterate+0x812>
	{
		/* Brake Travel Record & Sum 10 Values */
		for (int i=0; i < 10; i++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 80021a8:	e0a7      	b.n	80022fa <state_driving_iterate+0x7fa>
		{
			if (i == 9)
 80021aa:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80021ae:	2b09      	cmp	r3, #9
 80021b0:	d13f      	bne.n	8002232 <state_driving_iterate+0x732>
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[0];
 80021b2:	4b69      	ldr	r3, [pc, #420]	; (8002358 <state_driving_iterate+0x858>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a68      	ldr	r2, [pc, #416]	; (8002358 <state_driving_iterate+0x858>)
 80021b8:	6811      	ldr	r1, [r2, #0]
 80021ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021bc:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80021c0:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	440b      	add	r3, r1
 80021c8:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[1];
 80021ca:	4b63      	ldr	r3, [pc, #396]	; (8002358 <state_driving_iterate+0x858>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a62      	ldr	r2, [pc, #392]	; (8002358 <state_driving_iterate+0x858>)
 80021d0:	6811      	ldr	r1, [r2, #0]
 80021d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021d4:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80021d8:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	440b      	add	r3, r1
 80021e0:	605a      	str	r2, [r3, #4]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->accelAdcValues[0];
 80021e2:	4b5d      	ldr	r3, [pc, #372]	; (8002358 <state_driving_iterate+0x858>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a5c      	ldr	r2, [pc, #368]	; (8002358 <state_driving_iterate+0x858>)
 80021e8:	6811      	ldr	r1, [r2, #0]
 80021ea:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80021ee:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80021f2:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[1];
 80021fc:	4b56      	ldr	r3, [pc, #344]	; (8002358 <state_driving_iterate+0x858>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a55      	ldr	r2, [pc, #340]	; (8002358 <state_driving_iterate+0x858>)
 8002202:	6811      	ldr	r1, [r2, #0]
 8002204:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 8002208:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800220c:	f503 739b 	add.w	r3, r3, #310	; 0x136
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	440b      	add	r3, r1
 8002214:	605a      	str	r2, [r3, #4]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[2];
 8002216:	4b50      	ldr	r3, [pc, #320]	; (8002358 <state_driving_iterate+0x858>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a4f      	ldr	r2, [pc, #316]	; (8002358 <state_driving_iterate+0x858>)
 800221c:	6811      	ldr	r1, [r2, #0]
 800221e:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8002222:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8002226:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	e05e      	b.n	80022f0 <state_driving_iterate+0x7f0>
			}
			else
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->rollingBrakeValues[i+1];
 8002232:	4b49      	ldr	r3, [pc, #292]	; (8002358 <state_driving_iterate+0x858>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800223a:	3301      	adds	r3, #1
 800223c:	4946      	ldr	r1, [pc, #280]	; (8002358 <state_driving_iterate+0x858>)
 800223e:	6809      	ldr	r1, [r1, #0]
 8002240:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800224e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->secondaryRollingBrakeValues[i+1];
 8002258:	4b3f      	ldr	r3, [pc, #252]	; (8002358 <state_driving_iterate+0x858>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8002260:	3301      	adds	r3, #1
 8002262:	493d      	ldr	r1, [pc, #244]	; (8002358 <state_driving_iterate+0x858>)
 8002264:	6809      	ldr	r1, [r1, #0]
 8002266:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8002274:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	605a      	str	r2, [r3, #4]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->rollingAccelValues[i+1];
 800227e:	4b36      	ldr	r3, [pc, #216]	; (8002358 <state_driving_iterate+0x858>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8002286:	3301      	adds	r3, #1
 8002288:	4933      	ldr	r1, [pc, #204]	; (8002358 <state_driving_iterate+0x858>)
 800228a:	6809      	ldr	r1, [r1, #0]
 800228c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800229a:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->secondaryRollingAccelValues[i+1];
 80022a4:	4b2c      	ldr	r3, [pc, #176]	; (8002358 <state_driving_iterate+0x858>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022ac:	3301      	adds	r3, #1
 80022ae:	492a      	ldr	r1, [pc, #168]	; (8002358 <state_driving_iterate+0x858>)
 80022b0:	6809      	ldr	r1, [r1, #0]
 80022b2:	f503 739b 	add.w	r3, r3, #310	; 0x136
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022c0:	f503 739b 	add.w	r3, r3, #310	; 0x136
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	605a      	str	r2, [r3, #4]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->tertiaryRollingAccelValues[i+1];
 80022ca:	4b23      	ldr	r3, [pc, #140]	; (8002358 <state_driving_iterate+0x858>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022d2:	3301      	adds	r3, #1
 80022d4:	4920      	ldr	r1, [pc, #128]	; (8002358 <state_driving_iterate+0x858>)
 80022d6:	6809      	ldr	r1, [r1, #0]
 80022d8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022e6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	440b      	add	r3, r1
 80022ee:	605a      	str	r2, [r3, #4]
		for (int i=0; i < 10; i++)
 80022f0:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022f4:	3301      	adds	r3, #1
 80022f6:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 80022fa:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80022fe:	2b09      	cmp	r3, #9
 8002300:	f77f af53 	ble.w	80021aa <state_driving_iterate+0x6aa>
			}
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 8002304:	4b14      	ldr	r3, [pc, #80]	; (8002358 <state_driving_iterate+0x858>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 800230c:	4618      	mov	r0, r3
 800230e:	f005 ff2d 	bl	800816c <osSemaphoreRelease>
	}

	uint32_t brake_one_sum = 0; uint32_t brake_one_avg = 0;uint32_t brake_two_sum = 0;uint32_t brake_two_avg = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 800231e:	2300      	movs	r3, #0
 8002320:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 8002324:	2300      	movs	r3, #0
 8002326:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
	uint32_t accel_one_sum = 0; uint32_t accel_one_avg = 0; uint32_t accel_two_avg = 0; uint32_t accel_three_sum = 0; uint32_t accel_three_avg = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 8002330:	2300      	movs	r3, #0
 8002332:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8002336:	2300      	movs	r3, #0
 8002338:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
 800233c:	2300      	movs	r3, #0
 800233e:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 8002342:	2300      	movs	r3, #0
 8002344:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
	uint32_t accel_two_sum = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290

	for (int i=0; i < 10; i++)
 800234e:	2300      	movs	r3, #0
 8002350:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 8002354:	e05d      	b.n	8002412 <state_driving_iterate+0x912>
 8002356:	bf00      	nop
 8002358:	200049e0 	.word	0x200049e0
 800235c:	20004bcc 	.word	0x20004bcc
 8002360:	20004c38 	.word	0x20004c38
 8002364:	20004b7c 	.word	0x20004b7c
 8002368:	20004ba4 	.word	0x20004ba4
 800236c:	0800c0e0 	.word	0x0800c0e0
 8002370:	0800c154 	.word	0x0800c154
 8002374:	20000010 	.word	0x20000010
 8002378:	0800c170 	.word	0x0800c170
	{
		brake_one_sum += CC_GlobalState->rollingBrakeValues[i];
 800237c:	4bcd      	ldr	r3, [pc, #820]	; (80026b4 <state_driving_iterate+0xbb4>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8002384:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 8002392:	4413      	add	r3, r2
 8002394:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
		brake_two_sum += CC_GlobalState->secondaryRollingBrakeValues[i];
 8002398:	4bc6      	ldr	r3, [pc, #792]	; (80026b4 <state_driving_iterate+0xbb4>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80023a0:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80023ae:	4413      	add	r3, r2
 80023b0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
		accel_one_sum += CC_GlobalState->rollingAccelValues[i];
 80023b4:	4bbf      	ldr	r3, [pc, #764]	; (80026b4 <state_driving_iterate+0xbb4>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80023bc:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f8d7 2298 	ldr.w	r2, [r7, #664]	; 0x298
 80023ca:	4413      	add	r3, r2
 80023cc:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
		accel_two_sum += CC_GlobalState->secondaryRollingAccelValues[i];
 80023d0:	4bb8      	ldr	r3, [pc, #736]	; (80026b4 <state_driving_iterate+0xbb4>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80023d8:	f503 739b 	add.w	r3, r3, #310	; 0x136
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f8d7 2290 	ldr.w	r2, [r7, #656]	; 0x290
 80023e6:	4413      	add	r3, r2
 80023e8:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
		accel_three_sum += CC_GlobalState->tertiaryRollingAccelValues[i];
 80023ec:	4bb1      	ldr	r3, [pc, #708]	; (80026b4 <state_driving_iterate+0xbb4>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80023f4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	4413      	add	r3, r2
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f8d7 2294 	ldr.w	r2, [r7, #660]	; 0x294
 8002402:	4413      	add	r3, r2
 8002404:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
	for (int i=0; i < 10; i++)
 8002408:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800240c:	3301      	adds	r3, #1
 800240e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 8002412:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8002416:	2b09      	cmp	r3, #9
 8002418:	ddb0      	ble.n	800237c <state_driving_iterate+0x87c>
	}

	/* Average 10 Latest Brake Travel Values */
	brake_one_avg = brake_one_sum / 10;
 800241a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 800241e:	4aa6      	ldr	r2, [pc, #664]	; (80026b8 <state_driving_iterate+0xbb8>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	08db      	lsrs	r3, r3, #3
 8002426:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
	brake_two_avg = brake_two_sum / 10;
 800242a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800242e:	4aa2      	ldr	r2, [pc, #648]	; (80026b8 <state_driving_iterate+0xbb8>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	08db      	lsrs	r3, r3, #3
 8002436:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270

	accel_one_avg = accel_one_sum / 10;
 800243a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800243e:	4a9e      	ldr	r2, [pc, #632]	; (80026b8 <state_driving_iterate+0xbb8>)
 8002440:	fba2 2303 	umull	r2, r3, r2, r3
 8002444:	08db      	lsrs	r3, r3, #3
 8002446:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
	accel_two_avg = accel_two_sum / 10;
 800244a:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800244e:	4a9a      	ldr	r2, [pc, #616]	; (80026b8 <state_driving_iterate+0xbb8>)
 8002450:	fba2 2303 	umull	r2, r3, r2, r3
 8002454:	08db      	lsrs	r3, r3, #3
 8002456:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
	accel_three_avg = accel_three_sum / 10;
 800245a:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800245e:	4a96      	ldr	r2, [pc, #600]	; (80026b8 <state_driving_iterate+0xbb8>)
 8002460:	fba2 2303 	umull	r2, r3, r2, r3
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800246a:	4b92      	ldr	r3, [pc, #584]	; (80026b4 <state_driving_iterate+0xbb4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8002472:	2120      	movs	r1, #32
 8002474:	4618      	mov	r0, r3
 8002476:	f005 fe13 	bl	80080a0 <osSemaphoreAcquire>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	f040 8220 	bne.w	80028c2 <state_driving_iterate+0xdc2>
	{
		/* Map Travel to Pedal Pos */
		brake_travel[0] = map(brake_one_avg, CC_GlobalState->brakeMin[0], CC_GlobalState->brakeMax[0], 0, MAX_DUTY_CYCLE);
 8002482:	f8d7 0274 	ldr.w	r0, [r7, #628]	; 0x274
 8002486:	4b8b      	ldr	r3, [pc, #556]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f8d3 348c 	ldr.w	r3, [r3, #1164]	; 0x48c
 800248e:	4619      	mov	r1, r3
 8002490:	4b88      	ldr	r3, [pc, #544]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8002498:	461a      	mov	r2, r3
 800249a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	2300      	movs	r3, #0
 80024a2:	f7fe fc4d 	bl	8000d40 <map>
 80024a6:	4603      	mov	r3, r0
 80024a8:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
		brake_travel[1] = map(brake_two_avg, CC_GlobalState->brakeMin[1], CC_GlobalState->brakeMax[1], 0, MAX_DUTY_CYCLE);
 80024ac:	f8d7 0270 	ldr.w	r0, [r7, #624]	; 0x270
 80024b0:	4b80      	ldr	r3, [pc, #512]	; (80026b4 <state_driving_iterate+0xbb4>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f8d3 3490 	ldr.w	r3, [r3, #1168]	; 0x490
 80024b8:	4619      	mov	r1, r3
 80024ba:	4b7e      	ldr	r3, [pc, #504]	; (80026b4 <state_driving_iterate+0xbb4>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 80024c2:	461a      	mov	r2, r3
 80024c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	f7fe fc38 	bl	8000d40 <map>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

		accel_travel[0] = map(accel_one_avg, CC_GlobalState->accelMin[0], CC_GlobalState->accelMax[0], 0, MAX_DUTY_CYCLE);
 80024d6:	f8d7 026c 	ldr.w	r0, [r7, #620]	; 0x26c
 80024da:	4b76      	ldr	r3, [pc, #472]	; (80026b4 <state_driving_iterate+0xbb4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
 80024e2:	4619      	mov	r1, r3
 80024e4:	4b73      	ldr	r3, [pc, #460]	; (80026b4 <state_driving_iterate+0xbb4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	; 0x4a8
 80024ec:	461a      	mov	r2, r3
 80024ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	2300      	movs	r3, #0
 80024f6:	f7fe fc23 	bl	8000d40 <map>
 80024fa:	4603      	mov	r3, r0
 80024fc:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
		accel_travel[1] = map(accel_two_avg, CC_GlobalState->accelMin[1], CC_GlobalState->accelMax[1], 0, MAX_DUTY_CYCLE);
 8002500:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
 8002504:	4b6b      	ldr	r3, [pc, #428]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800250c:	4619      	mov	r1, r3
 800250e:	4b69      	ldr	r3, [pc, #420]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	; 0x4ac
 8002516:	461a      	mov	r2, r3
 8002518:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	2300      	movs	r3, #0
 8002520:	f7fe fc0e 	bl	8000d40 <map>
 8002524:	4603      	mov	r3, r0
 8002526:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
		accel_travel[2] = map(accel_three_avg, CC_GlobalState->accelMin[2], CC_GlobalState->accelMax[2], 0, MAX_DUTY_CYCLE);
 800252a:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
 800252e:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8002536:	4619      	mov	r1, r3
 8002538:	4b5e      	ldr	r3, [pc, #376]	; (80026b4 <state_driving_iterate+0xbb4>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	; 0x4b0
 8002540:	461a      	mov	r2, r3
 8002542:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	2300      	movs	r3, #0
 800254a:	f7fe fbf9 	bl	8000d40 <map>
 800254e:	4603      	mov	r3, r0
 8002550:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c

		/* Recover for noise */
		if(!CC_GlobalState->ADC_Debug && CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 8002554:	4b57      	ldr	r3, [pc, #348]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	7e5b      	ldrb	r3, [r3, #25]
 800255a:	f083 0301 	eor.w	r3, r3, #1
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 8167 	beq.w	8002834 <state_driving_iterate+0xd34>
 8002566:	4b53      	ldr	r3, [pc, #332]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 8160 	beq.w	8002834 <state_driving_iterate+0xd34>
 8002574:	4b4f      	ldr	r3, [pc, #316]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 800257c:	2b00      	cmp	r3, #0
 800257e:	f000 8159 	beq.w	8002834 <state_driving_iterate+0xd34>
		{
			uint8_t brakeSensors = *(&brake_travel + 1) - brake_travel;
 8002582:	2302      	movs	r3, #2
 8002584:	f887 3263 	strb.w	r3, [r7, #611]	; 0x263
			uint8_t accelSensors = *(&accel_travel + 1) - accel_travel;
 8002588:	2303      	movs	r3, #3
 800258a:	f887 3262 	strb.w	r3, [r7, #610]	; 0x262
			bool currentFault = false;
 800258e:	2300      	movs	r3, #0
 8002590:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
			for (int i = 0; i < brakeSensors; i++)
 8002594:	2300      	movs	r3, #0
 8002596:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 800259a:	e07b      	b.n	8002694 <state_driving_iterate+0xb94>
			{
				for (int y = 0; y < brakeSensors; y++)
 800259c:	2300      	movs	r3, #0
 800259e:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 80025a2:	e043      	b.n	800262c <state_driving_iterate+0xb2c>
				{
					if(brake_travel[i] >= (int64_t)brake_travel[y]+POT_DESYNC || brake_travel[i] <= (int64_t)brake_travel[i]-POT_DESYNC)
 80025a4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 80025ae:	4413      	add	r3, r2
 80025b0:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80025b4:	4619      	mov	r1, r3
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	f507 702a 	add.w	r0, r7, #680	; 0x2a8
 80025c4:	4403      	add	r3, r0
 80025c6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80025ca:	469b      	mov	fp, r3
 80025cc:	f04f 0c00 	mov.w	ip, #0
 80025d0:	f11b 03fa 	adds.w	r3, fp, #250	; 0xfa
 80025d4:	f14c 0400 	adc.w	r4, ip, #0
 80025d8:	4299      	cmp	r1, r3
 80025da:	eb72 0304 	sbcs.w	r3, r2, r4
 80025de:	da1d      	bge.n	800261c <state_driving_iterate+0xb1c>
 80025e0:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 80025ea:	4413      	add	r3, r2
 80025ec:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80025f0:	4619      	mov	r1, r3
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	f507 702a 	add.w	r0, r7, #680	; 0x2a8
 8002600:	4403      	add	r3, r0
 8002602:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002606:	469b      	mov	fp, r3
 8002608:	f04f 0c00 	mov.w	ip, #0
 800260c:	f1bb 03fa 	subs.w	r3, fp, #250	; 0xfa
 8002610:	f14c 34ff 	adc.w	r4, ip, #4294967295	; 0xffffffff
 8002614:	428b      	cmp	r3, r1
 8002616:	eb74 0302 	sbcs.w	r3, r4, r2
 800261a:	db02      	blt.n	8002622 <state_driving_iterate+0xb22>
					{
						currentFault = true;
 800261c:	2301      	movs	r3, #1
 800261e:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
				for (int y = 0; y < brakeSensors; y++)
 8002622:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8002626:	3301      	adds	r3, #1
 8002628:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 800262c:	f897 3263 	ldrb.w	r3, [r7, #611]	; 0x263
 8002630:	f8d7 2280 	ldr.w	r2, [r7, #640]	; 0x280
 8002634:	429a      	cmp	r2, r3
 8002636:	dbb5      	blt.n	80025a4 <state_driving_iterate+0xaa4>
					}
				}
				if (CC_GlobalState->brakeAdcValues[i] <= CC_GlobalState->brakeMin[i] - POT_DESYNC
 8002638:	4b1e      	ldr	r3, [pc, #120]	; (80026b4 <state_driving_iterate+0xbb4>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 8002640:	3214      	adds	r2, #20
 8002642:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002646:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002648:	6819      	ldr	r1, [r3, #0]
 800264a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800264e:	f503 7391 	add.w	r3, r3, #290	; 0x122
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	3bfa      	subs	r3, #250	; 0xfa
 800265a:	429a      	cmp	r2, r3
 800265c:	d912      	bls.n	8002684 <state_driving_iterate+0xb84>
						|| CC_GlobalState->brakeAdcValues[i] >= CC_GlobalState->brakeMax[i] + POT_DESYNC)
 800265e:	4b15      	ldr	r3, [pc, #84]	; (80026b4 <state_driving_iterate+0xbb4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 8002666:	3214      	adds	r2, #20
 8002668:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <state_driving_iterate+0xbb4>)
 800266e:	6819      	ldr	r1, [r3, #0]
 8002670:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8002674:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	440b      	add	r3, r1
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	33fa      	adds	r3, #250	; 0xfa
 8002680:	429a      	cmp	r2, r3
 8002682:	d302      	bcc.n	800268a <state_driving_iterate+0xb8a>
				{
					currentFault = true;
 8002684:	2301      	movs	r3, #1
 8002686:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
			for (int i = 0; i < brakeSensors; i++)
 800268a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800268e:	3301      	adds	r3, #1
 8002690:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8002694:	f897 3263 	ldrb.w	r3, [r7, #611]	; 0x263
 8002698:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 800269c:	429a      	cmp	r2, r3
 800269e:	f6ff af7d 	blt.w	800259c <state_driving_iterate+0xa9c>
				}
			}
			for (int i = 0; i < accelSensors; i++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 80026a8:	e087      	b.n	80027ba <state_driving_iterate+0xcba>
			{
				for (int y = 0; y < accelSensors; y++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
 80026b0:	e04c      	b.n	800274c <state_driving_iterate+0xc4c>
 80026b2:	bf00      	nop
 80026b4:	200049e0 	.word	0x200049e0
 80026b8:	cccccccd 	.word	0xcccccccd
				{
					if(accel_travel[i] >= (int64_t)accel_travel[y]+POT_DESYNC || accel_travel[i] <= (int64_t)accel_travel[i]-POT_DESYNC)
 80026bc:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 80026c6:	4413      	add	r3, r2
 80026c8:	f853 3c64 	ldr.w	r3, [r3, #-100]
 80026cc:	4619      	mov	r1, r3
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	f507 702a 	add.w	r0, r7, #680	; 0x2a8
 80026dc:	4403      	add	r3, r0
 80026de:	f853 3c64 	ldr.w	r3, [r3, #-100]
 80026e2:	469b      	mov	fp, r3
 80026e4:	f04f 0c00 	mov.w	ip, #0
 80026e8:	f11b 03fa 	adds.w	r3, fp, #250	; 0xfa
 80026ec:	f14c 0400 	adc.w	r4, ip, #0
 80026f0:	4299      	cmp	r1, r3
 80026f2:	eb72 0304 	sbcs.w	r3, r2, r4
 80026f6:	da1d      	bge.n	8002734 <state_driving_iterate+0xc34>
 80026f8:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 8002702:	4413      	add	r3, r2
 8002704:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8002708:	4619      	mov	r1, r3
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	f507 702a 	add.w	r0, r7, #680	; 0x2a8
 8002718:	4403      	add	r3, r0
 800271a:	f853 3c64 	ldr.w	r3, [r3, #-100]
 800271e:	469b      	mov	fp, r3
 8002720:	f04f 0c00 	mov.w	ip, #0
 8002724:	f1bb 03fa 	subs.w	r3, fp, #250	; 0xfa
 8002728:	f14c 34ff 	adc.w	r4, ip, #4294967295	; 0xffffffff
 800272c:	428b      	cmp	r3, r1
 800272e:	eb74 0302 	sbcs.w	r3, r4, r2
 8002732:	db06      	blt.n	8002742 <state_driving_iterate+0xc42>
					{
						currentFault = true;
 8002734:	2301      	movs	r3, #1
 8002736:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
						CC_LogInfo("ADC Desync\r\n", strlen("ADC Desync\r\n"));
 800273a:	210c      	movs	r1, #12
 800273c:	482f      	ldr	r0, [pc, #188]	; (80027fc <state_driving_iterate+0xcfc>)
 800273e:	f001 f8c7 	bl	80038d0 <CC_LogInfo>
				for (int y = 0; y < accelSensors; y++)
 8002742:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8002746:	3301      	adds	r3, #1
 8002748:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
 800274c:	f897 3262 	ldrb.w	r3, [r7, #610]	; 0x262
 8002750:	f8d7 2278 	ldr.w	r2, [r7, #632]	; 0x278
 8002754:	429a      	cmp	r2, r3
 8002756:	dbb1      	blt.n	80026bc <state_driving_iterate+0xbbc>
					}
				}
				if (CC_GlobalState->accelAdcValues[i] <= CC_GlobalState->accelMin[i] - POT_DESYNC
 8002758:	4b29      	ldr	r3, [pc, #164]	; (8002800 <state_driving_iterate+0xd00>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f8d7 227c 	ldr.w	r2, [r7, #636]	; 0x27c
 8002760:	3278      	adds	r2, #120	; 0x78
 8002762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002766:	4b26      	ldr	r3, [pc, #152]	; (8002800 <state_driving_iterate+0xd00>)
 8002768:	6819      	ldr	r1, [r3, #0]
 800276a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800276e:	f503 7393 	add.w	r3, r3, #294	; 0x126
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	3bfa      	subs	r3, #250	; 0xfa
 800277a:	429a      	cmp	r2, r3
 800277c:	d911      	bls.n	80027a2 <state_driving_iterate+0xca2>
						|| CC_GlobalState->accelAdcValues[i] >= CC_GlobalState->accelMax[i] + POT_DESYNC)
 800277e:	4b20      	ldr	r3, [pc, #128]	; (8002800 <state_driving_iterate+0xd00>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f8d7 227c 	ldr.w	r2, [r7, #636]	; 0x27c
 8002786:	3278      	adds	r2, #120	; 0x78
 8002788:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800278c:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <state_driving_iterate+0xd00>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8d7 127c 	ldr.w	r1, [r7, #636]	; 0x27c
 8002794:	f501 7195 	add.w	r1, r1, #298	; 0x12a
 8002798:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800279c:	33fa      	adds	r3, #250	; 0xfa
 800279e:	429a      	cmp	r2, r3
 80027a0:	d306      	bcc.n	80027b0 <state_driving_iterate+0xcb0>
				{
					currentFault = true;
 80027a2:	2301      	movs	r3, #1
 80027a4:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
					CC_LogInfo("ADC Range Error\r\n", strlen("ADC Range Error\r\n"));
 80027a8:	2111      	movs	r1, #17
 80027aa:	4816      	ldr	r0, [pc, #88]	; (8002804 <state_driving_iterate+0xd04>)
 80027ac:	f001 f890 	bl	80038d0 <CC_LogInfo>
			for (int i = 0; i < accelSensors; i++)
 80027b0:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80027b4:	3301      	adds	r3, #1
 80027b6:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 80027ba:	f897 3262 	ldrb.w	r3, [r7, #610]	; 0x262
 80027be:	f8d7 227c 	ldr.w	r2, [r7, #636]	; 0x27c
 80027c2:	429a      	cmp	r2, r3
 80027c4:	f6ff af71 	blt.w	80026aa <state_driving_iterate+0xbaa>
				}
			}
			if(currentFault)
 80027c8:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d01b      	beq.n	8002808 <state_driving_iterate+0xd08>
			{
				if(!CC_GlobalState->faultDetected)
 80027d0:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <state_driving_iterate+0xd00>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f893 3535 	ldrb.w	r3, [r3, #1333]	; 0x535
 80027d8:	f083 0301 	eor.w	r3, r3, #1
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <state_driving_iterate+0xcee>
				{
					CC_GlobalState->implausibleTicks = HAL_GetTick();
 80027e2:	4b07      	ldr	r3, [pc, #28]	; (8002800 <state_driving_iterate+0xd00>)
 80027e4:	681c      	ldr	r4, [r3, #0]
 80027e6:	f001 fafb 	bl	8003de0 <HAL_GetTick>
 80027ea:	4603      	mov	r3, r0
 80027ec:	62e3      	str	r3, [r4, #44]	; 0x2c
				}
				CC_GlobalState->faultDetected = true;
 80027ee:	4b04      	ldr	r3, [pc, #16]	; (8002800 <state_driving_iterate+0xd00>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2535 	strb.w	r2, [r3, #1333]	; 0x535
 80027f8:	e01c      	b.n	8002834 <state_driving_iterate+0xd34>
 80027fa:	bf00      	nop
 80027fc:	0800c188 	.word	0x0800c188
 8002800:	200049e0 	.word	0x200049e0
 8002804:	0800c198 	.word	0x0800c198
			}
			else if(!currentFault && CC_GlobalState->faultDetected)
 8002808:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 800280c:	f083 0301 	eor.w	r3, r3, #1
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00e      	beq.n	8002834 <state_driving_iterate+0xd34>
 8002816:	4bbd      	ldr	r3, [pc, #756]	; (8002b0c <state_driving_iterate+0x100c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f893 3535 	ldrb.w	r3, [r3, #1333]	; 0x535
 800281e:	2b00      	cmp	r3, #0
 8002820:	d008      	beq.n	8002834 <state_driving_iterate+0xd34>
			{
				CC_GlobalState->faultDetected = false;
 8002822:	4bba      	ldr	r3, [pc, #744]	; (8002b0c <state_driving_iterate+0x100c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2535 	strb.w	r2, [r3, #1333]	; 0x535
				CC_GlobalState->implausibleTicks = 0;
 800282c:	4bb7      	ldr	r3, [pc, #732]	; (8002b0c <state_driving_iterate+0x100c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2200      	movs	r2, #0
 8002832:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}

		/* Average 2 Brake Travel Positions */
		if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 8002834:	4bb5      	ldr	r3, [pc, #724]	; (8002b0c <state_driving_iterate+0x100c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d039      	beq.n	80028b4 <state_driving_iterate+0xdb4>
 8002840:	4bb2      	ldr	r3, [pc, #712]	; (8002b0c <state_driving_iterate+0x100c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 8002848:	2b00      	cmp	r3, #0
 800284a:	d033      	beq.n	80028b4 <state_driving_iterate+0xdb4>
		{
			CC_GlobalState->brakeTravel = MAX_DUTY_CYCLE-((brake_travel[0]+brake_travel[1])/2);
 800284c:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 8002850:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8002854:	4413      	add	r3, r2
 8002856:	085a      	lsrs	r2, r3, #1
 8002858:	4bac      	ldr	r3, [pc, #688]	; (8002b0c <state_driving_iterate+0x100c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f5c2 727a 	rsb	r2, r2, #1000	; 0x3e8
 8002860:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
			CC_GlobalState->accelTravel = MAX_DUTY_CYCLE-((accel_travel[0]+accel_travel[1]+accel_travel[2])/3);
 8002864:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8002868:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800286c:	441a      	add	r2, r3
 800286e:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8002872:	4413      	add	r3, r2
 8002874:	4aa6      	ldr	r2, [pc, #664]	; (8002b10 <state_driving_iterate+0x1010>)
 8002876:	fba2 2303 	umull	r2, r3, r2, r3
 800287a:	085a      	lsrs	r2, r3, #1
 800287c:	4ba3      	ldr	r3, [pc, #652]	; (8002b0c <state_driving_iterate+0x100c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f5c2 727a 	rsb	r2, r2, #1000	; 0x3e8
 8002884:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c

			if((int32_t)CC_GlobalState->accelTravel < 0)
 8002888:	4ba0      	ldr	r3, [pc, #640]	; (8002b0c <state_driving_iterate+0x100c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
 8002890:	2b00      	cmp	r3, #0
 8002892:	da04      	bge.n	800289e <state_driving_iterate+0xd9e>
			{
				CC_GlobalState->accelTravel = 0;
 8002894:	4b9d      	ldr	r3, [pc, #628]	; (8002b0c <state_driving_iterate+0x100c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2200      	movs	r2, #0
 800289a:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
			}
			if((int32_t)CC_GlobalState->brakeTravel < 0)
 800289e:	4b9b      	ldr	r3, [pc, #620]	; (8002b0c <state_driving_iterate+0x100c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f8d3 3530 	ldr.w	r3, [r3, #1328]	; 0x530
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	da04      	bge.n	80028b4 <state_driving_iterate+0xdb4>
			{
				CC_GlobalState->brakeTravel = 0;
 80028aa:	4b98      	ldr	r3, [pc, #608]	; (8002b0c <state_driving_iterate+0x100c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
			}
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80028b4:	4b95      	ldr	r3, [pc, #596]	; (8002b0c <state_driving_iterate+0x100c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 80028bc:	4618      	mov	r0, r3
 80028be:	f005 fc55 	bl	800816c <osSemaphoreRelease>
	}

	/* Echo Pedal Positions */
	if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 80028c2:	4b92      	ldr	r3, [pc, #584]	; (8002b0c <state_driving_iterate+0x100c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 80028ca:	2b00      	cmp	r3, #0

	/*
	 * If Throttle and Brake Implausibility State Clock < 100ms
	 * Suspend Tractive System Operations
	 */
	if(CC_GlobalState->faultDetected
 80028cc:	4b8f      	ldr	r3, [pc, #572]	; (8002b0c <state_driving_iterate+0x100c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f893 3535 	ldrb.w	r3, [r3, #1333]	; 0x535
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01f      	beq.n	8002918 <state_driving_iterate+0xe18>
			&& !CC_GlobalState->ADC_Debug
 80028d8:	4b8c      	ldr	r3, [pc, #560]	; (8002b0c <state_driving_iterate+0x100c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	7e5b      	ldrb	r3, [r3, #25]
 80028de:	f083 0301 	eor.w	r3, r3, #1
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d017      	beq.n	8002918 <state_driving_iterate+0xe18>
			&& CC_GlobalState->tractiveActive
 80028e8:	4b88      	ldr	r3, [pc, #544]	; (8002b0c <state_driving_iterate+0x100c>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f893 3534 	ldrb.w	r3, [r3, #1332]	; 0x534
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d011      	beq.n	8002918 <state_driving_iterate+0xe18>
			&& (HAL_GetTick() - CC_GlobalState->implausibleTicks) >= 100)
 80028f4:	f001 fa74 	bl	8003de0 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	4b84      	ldr	r3, [pc, #528]	; (8002b0c <state_driving_iterate+0x100c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b63      	cmp	r3, #99	; 0x63
 8002904:	d908      	bls.n	8002918 <state_driving_iterate+0xe18>
	{
		CC_GlobalState->tractiveActive = false;
 8002906:	4b81      	ldr	r3, [pc, #516]	; (8002b0c <state_driving_iterate+0x100c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2534 	strb.w	r2, [r3, #1332]	; 0x534
		CC_LogInfo("Disabling Tractive Operations\r\n", strlen("Disabling Tractive Operations\r\n"));
 8002910:	211f      	movs	r1, #31
 8002912:	4880      	ldr	r0, [pc, #512]	; (8002b14 <state_driving_iterate+0x1014>)
 8002914:	f000 ffdc 	bl	80038d0 <CC_LogInfo>
	/*
	 * Motor Control Commands
	 */

	/* Enable Script to Execute on Inverters */
	if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) % 60 == 0
 8002918:	f001 fa62 	bl	8003de0 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	4b7b      	ldr	r3, [pc, #492]	; (8002b0c <state_driving_iterate+0x100c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002924:	1ad1      	subs	r1, r2, r3
 8002926:	4b7c      	ldr	r3, [pc, #496]	; (8002b18 <state_driving_iterate+0x1018>)
 8002928:	fba3 2301 	umull	r2, r3, r3, r1
 800292c:	095a      	lsrs	r2, r3, #5
 800292e:	4613      	mov	r3, r2
 8002930:	011b      	lsls	r3, r3, #4
 8002932:	1a9b      	subs	r3, r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	1aca      	subs	r2, r1, r3
 8002938:	2a00      	cmp	r2, #0
 800293a:	d15b      	bne.n	80029f4 <state_driving_iterate+0xef4>
			&& CC_GlobalState->rollingAccelValues[0] > 0
 800293c:	4b73      	ldr	r3, [pc, #460]	; (8002b0c <state_driving_iterate+0x100c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d055      	beq.n	80029f4 <state_driving_iterate+0xef4>
			&& CC_GlobalState->rollingBrakeValues[0])
 8002948:	4b70      	ldr	r3, [pc, #448]	; (8002b0c <state_driving_iterate+0x100c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d04f      	beq.n	80029f4 <state_driving_iterate+0xef4>
	{
		/* Run MicroBasic Script on Inverter */
		CC_SetBool_t runLeftScript = Compose_CC_SetBool(INVERTER_LEFT_NODE_ID, 0x01, 0xFFFFFFFF);
 8002954:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8002958:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800295c:	2201      	movs	r2, #1
 800295e:	2164      	movs	r1, #100	; 0x64
 8002960:	f7fd ff56 	bl	8000810 <Compose_CC_SetBool>
		CAN_TxHeaderTypeDef runLeftHeader =
 8002964:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002968:	461a      	mov	r2, r3
 800296a:	2300      	movs	r3, #0
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	6053      	str	r3, [r2, #4]
 8002970:	6093      	str	r3, [r2, #8]
 8002972:	60d3      	str	r3, [r2, #12]
 8002974:	6113      	str	r3, [r2, #16]
 8002976:	6153      	str	r3, [r2, #20]
		{
				.StdId = runLeftScript.id,
 8002978:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800297c:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef runLeftHeader =
 800297e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002988:	2208      	movs	r2, #8
 800298a:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &runLeftHeader, runLeftScript.data, &CC_GlobalState->CAN1_TxMailbox);
 800298c:	4b5f      	ldr	r3, [pc, #380]	; (8002b0c <state_driving_iterate+0x100c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8002996:	1d1a      	adds	r2, r3, #4
 8002998:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 800299c:	4603      	mov	r3, r0
 800299e:	485f      	ldr	r0, [pc, #380]	; (8002b1c <state_driving_iterate+0x101c>)
 80029a0:	f002 f93a 	bl	8004c18 <HAL_CAN_AddTxMessage>

		CC_SetBool_t runRightScript = Compose_CC_SetBool(INVERTER_RIGHT_NODE_ID, 0x01, 0xFFFFFFFF);
 80029a4:	f507 70a6 	add.w	r0, r7, #332	; 0x14c
 80029a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029ac:	2201      	movs	r2, #1
 80029ae:	2165      	movs	r1, #101	; 0x65
 80029b0:	f7fd ff2e 	bl	8000810 <Compose_CC_SetBool>
		CAN_TxHeaderTypeDef runRightHeader =
 80029b4:	f507 739a 	add.w	r3, r7, #308	; 0x134
 80029b8:	461a      	mov	r2, r3
 80029ba:	2300      	movs	r3, #0
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	6053      	str	r3, [r2, #4]
 80029c0:	6093      	str	r3, [r2, #8]
 80029c2:	60d3      	str	r3, [r2, #12]
 80029c4:	6113      	str	r3, [r2, #16]
 80029c6:	6153      	str	r3, [r2, #20]
		{
				.StdId = runRightScript.id,
 80029c8:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80029cc:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef runRightHeader =
 80029ce:	f507 739a 	add.w	r3, r7, #308	; 0x134
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	f507 739a 	add.w	r3, r7, #308	; 0x134
 80029d8:	2208      	movs	r2, #8
 80029da:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &runRightHeader, runRightScript.data, &CC_GlobalState->CAN1_TxMailbox);
 80029dc:	4b4b      	ldr	r3, [pc, #300]	; (8002b0c <state_driving_iterate+0x100c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80029e6:	1d1a      	adds	r2, r3, #4
 80029e8:	f507 719a 	add.w	r1, r7, #308	; 0x134
 80029ec:	4603      	mov	r3, r0
 80029ee:	484b      	ldr	r0, [pc, #300]	; (8002b1c <state_driving_iterate+0x101c>)
 80029f0:	f002 f912 	bl	8004c18 <HAL_CAN_AddTxMessage>
	}

	/* Send Accel Command */
	if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) % 85 == 0
 80029f4:	f001 f9f4 	bl	8003de0 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	4b44      	ldr	r3, [pc, #272]	; (8002b0c <state_driving_iterate+0x100c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a00:	1ad1      	subs	r1, r2, r3
 8002a02:	4b47      	ldr	r3, [pc, #284]	; (8002b20 <state_driving_iterate+0x1020>)
 8002a04:	fba3 2301 	umull	r2, r3, r3, r1
 8002a08:	099a      	lsrs	r2, r3, #6
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	011a      	lsls	r2, r3, #4
 8002a12:	4413      	add	r3, r2
 8002a14:	1aca      	subs	r2, r1, r3
 8002a16:	2a00      	cmp	r2, #0
 8002a18:	f040 8086 	bne.w	8002b28 <state_driving_iterate+0x1028>
			&& CC_GlobalState->rollingAccelValues[0] > 0
 8002a1c:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <state_driving_iterate+0x100c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d07f      	beq.n	8002b28 <state_driving_iterate+0x1028>
			&& CC_GlobalState->rollingBrakeValues[0])
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <state_driving_iterate+0x100c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d079      	beq.n	8002b28 <state_driving_iterate+0x1028>
	{
		/* Generate Desired Motor Command Value */
		len = sprintf(x, "Motor Command: %li %li\r\n", CC_GlobalState->accelTravel, CC_GlobalState->brakeTravel);
 8002a34:	4b35      	ldr	r3, [pc, #212]	; (8002b0c <state_driving_iterate+0x100c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f8d3 252c 	ldr.w	r2, [r3, #1324]	; 0x52c
 8002a3c:	4b33      	ldr	r3, [pc, #204]	; (8002b0c <state_driving_iterate+0x100c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f8d3 3530 	ldr.w	r3, [r3, #1328]	; 0x530
 8002a44:	f507 70fa 	add.w	r0, r7, #500	; 0x1f4
 8002a48:	4936      	ldr	r1, [pc, #216]	; (8002b24 <state_driving_iterate+0x1024>)
 8002a4a:	f008 ff45 	bl	800b8d8 <siprintf>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
		CC_LogInfo(x, len);
 8002a54:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8002a58:	f8d7 125c 	ldr.w	r1, [r7, #604]	; 0x25c
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f000 ff37 	bl	80038d0 <CC_LogInfo>

		/* Send Left Accel Command */
		CC_SetVariable_t accelLeftCommand = Compose_CC_SetVariable(INVERTER_LEFT_NODE_ID,
				0x01,
				CC_GlobalState->accelTravel);
 8002a62:	4b2a      	ldr	r3, [pc, #168]	; (8002b0c <state_driving_iterate+0x100c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
		CC_SetVariable_t accelLeftCommand = Compose_CC_SetVariable(INVERTER_LEFT_NODE_ID,
 8002a6a:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8002a6e:	2201      	movs	r2, #1
 8002a70:	2164      	movs	r1, #100	; 0x64
 8002a72:	f7fd fe95 	bl	80007a0 <Compose_CC_SetVariable>
		CAN_TxHeaderTypeDef accelLeftHeader =
 8002a76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	6053      	str	r3, [r2, #4]
 8002a82:	6093      	str	r3, [r2, #8]
 8002a84:	60d3      	str	r3, [r2, #12]
 8002a86:	6113      	str	r3, [r2, #16]
 8002a88:	6153      	str	r3, [r2, #20]
		{
				.StdId = accelLeftCommand.id,
 8002a8a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002a8e:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef accelLeftHeader =
 8002a90:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a9a:	2208      	movs	r2, #8
 8002a9c:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &accelLeftHeader, accelLeftCommand.data, &CC_GlobalState->CAN1_TxMailbox);
 8002a9e:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <state_driving_iterate+0x100c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002aa8:	1d1a      	adds	r2, r3, #4
 8002aaa:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002aae:	4603      	mov	r3, r0
 8002ab0:	481a      	ldr	r0, [pc, #104]	; (8002b1c <state_driving_iterate+0x101c>)
 8002ab2:	f002 f8b1 	bl	8004c18 <HAL_CAN_AddTxMessage>

		/* Send Right Accel Command */
		CC_SetVariable_t accelRightCommand = Compose_CC_SetVariable(INVERTER_RIGHT_NODE_ID,
				0x01,
				CC_GlobalState->accelTravel);
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <state_driving_iterate+0x100c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
		CC_SetVariable_t accelRightCommand = Compose_CC_SetVariable(INVERTER_RIGHT_NODE_ID,
 8002abe:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	2165      	movs	r1, #101	; 0x65
 8002ac6:	f7fd fe6b 	bl	80007a0 <Compose_CC_SetVariable>
		CAN_TxHeaderTypeDef accelRightHeader =
 8002aca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	6053      	str	r3, [r2, #4]
 8002ad6:	6093      	str	r3, [r2, #8]
 8002ad8:	60d3      	str	r3, [r2, #12]
 8002ada:	6113      	str	r3, [r2, #16]
 8002adc:	6153      	str	r3, [r2, #20]
		{
				.StdId = accelRightCommand.id,
 8002ade:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002ae2:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef accelRightHeader =
 8002ae4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002aee:	2208      	movs	r2, #8
 8002af0:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &accelRightHeader, accelRightCommand.data, &CC_GlobalState->CAN1_TxMailbox);
 8002af2:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <state_driving_iterate+0x100c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002afc:	1d1a      	adds	r2, r3, #4
 8002afe:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8002b02:	4603      	mov	r3, r0
 8002b04:	4805      	ldr	r0, [pc, #20]	; (8002b1c <state_driving_iterate+0x101c>)
 8002b06:	f002 f887 	bl	8004c18 <HAL_CAN_AddTxMessage>
 8002b0a:	e00d      	b.n	8002b28 <state_driving_iterate+0x1028>
 8002b0c:	200049e0 	.word	0x200049e0
 8002b10:	aaaaaaab 	.word	0xaaaaaaab
 8002b14:	0800c1ac 	.word	0x0800c1ac
 8002b18:	88888889 	.word	0x88888889
 8002b1c:	20004bcc 	.word	0x20004bcc
 8002b20:	c0c0c0c1 	.word	0xc0c0c0c1
 8002b24:	0800c1cc 	.word	0x0800c1cc
	}

	/* Send Brake Travel Command */
	if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) % 47 == 0
 8002b28:	f001 f95a 	bl	8003de0 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	4b77      	ldr	r3, [pc, #476]	; (8002d0c <state_driving_iterate+0x120c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b34:	1ad1      	subs	r1, r2, r3
 8002b36:	4b76      	ldr	r3, [pc, #472]	; (8002d10 <state_driving_iterate+0x1210>)
 8002b38:	fba3 2301 	umull	r2, r3, r3, r1
 8002b3c:	095a      	lsrs	r2, r3, #5
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	1a9b      	subs	r3, r3, r2
 8002b48:	1aca      	subs	r2, r1, r3
 8002b4a:	2a00      	cmp	r2, #0
 8002b4c:	d15f      	bne.n	8002c0e <state_driving_iterate+0x110e>
			&& CC_GlobalState->rollingAccelValues[0] > 0
 8002b4e:	4b6f      	ldr	r3, [pc, #444]	; (8002d0c <state_driving_iterate+0x120c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d059      	beq.n	8002c0e <state_driving_iterate+0x110e>
			&& CC_GlobalState->rollingBrakeValues[0])
 8002b5a:	4b6c      	ldr	r3, [pc, #432]	; (8002d0c <state_driving_iterate+0x120c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d053      	beq.n	8002c0e <state_driving_iterate+0x110e>
	{
		/* Send Left Brake Command */
		CC_SetVariable_t brakeLeftCommand = Compose_CC_SetVariable(INVERTER_LEFT_NODE_ID,
				0x02,
				CC_GlobalState->brakeTravel);
 8002b66:	4b69      	ldr	r3, [pc, #420]	; (8002d0c <state_driving_iterate+0x120c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f8d3 3530 	ldr.w	r3, [r3, #1328]	; 0x530
		CC_SetVariable_t brakeLeftCommand = Compose_CC_SetVariable(INVERTER_LEFT_NODE_ID,
 8002b6e:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8002b72:	2202      	movs	r2, #2
 8002b74:	2164      	movs	r1, #100	; 0x64
 8002b76:	f7fd fe13 	bl	80007a0 <Compose_CC_SetVariable>
		CAN_TxHeaderTypeDef brakeLeftHeader =
 8002b7a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b7e:	461a      	mov	r2, r3
 8002b80:	2300      	movs	r3, #0
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	6053      	str	r3, [r2, #4]
 8002b86:	6093      	str	r3, [r2, #8]
 8002b88:	60d3      	str	r3, [r2, #12]
 8002b8a:	6113      	str	r3, [r2, #16]
 8002b8c:	6153      	str	r3, [r2, #20]
		{
				.StdId = brakeLeftCommand.id,
 8002b8e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002b92:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef brakeLeftHeader =
 8002b94:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b9e:	2208      	movs	r2, #8
 8002ba0:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &brakeLeftHeader, brakeLeftCommand.data, &CC_GlobalState->CAN1_TxMailbox);
 8002ba2:	4b5a      	ldr	r3, [pc, #360]	; (8002d0c <state_driving_iterate+0x120c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002bac:	1d1a      	adds	r2, r3, #4
 8002bae:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4857      	ldr	r0, [pc, #348]	; (8002d14 <state_driving_iterate+0x1214>)
 8002bb6:	f002 f82f 	bl	8004c18 <HAL_CAN_AddTxMessage>

		/* Send Right Brake Command */
		CC_SetVariable_t brakeRightCommand = Compose_CC_SetVariable(INVERTER_RIGHT_NODE_ID,
				0x02,
				CC_GlobalState->brakeTravel);
 8002bba:	4b54      	ldr	r3, [pc, #336]	; (8002d0c <state_driving_iterate+0x120c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f8d3 3530 	ldr.w	r3, [r3, #1328]	; 0x530
		CC_SetVariable_t brakeRightCommand = Compose_CC_SetVariable(INVERTER_RIGHT_NODE_ID,
 8002bc2:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	2165      	movs	r1, #101	; 0x65
 8002bca:	f7fd fde9 	bl	80007a0 <Compose_CC_SetVariable>
		CAN_TxHeaderTypeDef brakeRightHeader =
 8002bce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	6053      	str	r3, [r2, #4]
 8002bda:	6093      	str	r3, [r2, #8]
 8002bdc:	60d3      	str	r3, [r2, #12]
 8002bde:	6113      	str	r3, [r2, #16]
 8002be0:	6153      	str	r3, [r2, #20]
		{
				.StdId = brakeRightCommand.id,
 8002be2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002be6:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef brakeRightHeader =
 8002be8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002bf2:	2208      	movs	r2, #8
 8002bf4:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &brakeRightHeader, brakeRightCommand.data, &CC_GlobalState->CAN1_TxMailbox);
 8002bf6:	4b45      	ldr	r3, [pc, #276]	; (8002d0c <state_driving_iterate+0x120c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c00:	1d1a      	adds	r2, r3, #4
 8002c02:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8002c06:	4603      	mov	r3, r0
 8002c08:	4842      	ldr	r0, [pc, #264]	; (8002d14 <state_driving_iterate+0x1214>)
 8002c0a:	f002 f805 	bl	8004c18 <HAL_CAN_AddTxMessage>
	/*
	 * If 500ms has exceeded since SoC Request
	 * Request State of Charge
	 */

	if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) % 27 == 0
 8002c0e:	f001 f8e7 	bl	8003de0 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	4b3d      	ldr	r3, [pc, #244]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	1ad1      	subs	r1, r2, r3
 8002c1c:	4b3e      	ldr	r3, [pc, #248]	; (8002d18 <state_driving_iterate+0x1218>)
 8002c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8002c22:	1aca      	subs	r2, r1, r3
 8002c24:	0852      	lsrs	r2, r2, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	091a      	lsrs	r2, r3, #4
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	00da      	lsls	r2, r3, #3
 8002c32:	4413      	add	r3, r2
 8002c34:	1aca      	subs	r2, r1, r3
 8002c36:	2a00      	cmp	r2, #0
 8002c38:	d162      	bne.n	8002d00 <state_driving_iterate+0x1200>
			&& CC_GlobalState->rollingAccelValues[0] > 0
 8002c3a:	4b34      	ldr	r3, [pc, #208]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d05c      	beq.n	8002d00 <state_driving_iterate+0x1200>
			&& CC_GlobalState->rollingBrakeValues[0])
 8002c46:	4b31      	ldr	r3, [pc, #196]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f8d3 343c 	ldr.w	r3, [r3, #1084]	; 0x43c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d056      	beq.n	8002d00 <state_driving_iterate+0x1200>
	{
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8002c52:	4b2e      	ldr	r3, [pc, #184]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8002c5a:	2120      	movs	r1, #32
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f005 fa1f 	bl	80080a0 <osSemaphoreAcquire>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d11d      	bne.n	8002ca4 <state_driving_iterate+0x11a4>
		{
			if(CC_GlobalState->brakeTravel > 10)
 8002c68:	4b28      	ldr	r3, [pc, #160]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f8d3 3530 	ldr.w	r3, [r3, #1328]	; 0x530
 8002c70:	2b0a      	cmp	r3, #10
 8002c72:	d908      	bls.n	8002c86 <state_driving_iterate+0x1186>
			{
				CC_GlobalState->pdmTrackState = CC_GlobalState->pdmTrackState | BRAKE_LIGHT_MASK;
 8002c74:	4b25      	ldr	r3, [pc, #148]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c7a:	4b24      	ldr	r3, [pc, #144]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 0201 	orr.w	r2, r2, #1
 8002c82:	649a      	str	r2, [r3, #72]	; 0x48
 8002c84:	e007      	b.n	8002c96 <state_driving_iterate+0x1196>

			}
			else
			{
				CC_GlobalState->pdmTrackState = CC_GlobalState->pdmTrackState & (~BRAKE_LIGHT_MASK);
 8002c86:	4b21      	ldr	r3, [pc, #132]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c8c:	4b1f      	ldr	r3, [pc, #124]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0201 	bic.w	r2, r2, #1
 8002c94:	649a      	str	r2, [r3, #72]	; 0x48
			}
			osSemaphoreRelease(CC_GlobalState->sem);
 8002c96:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <state_driving_iterate+0x120c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	; 0x54c
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f005 fa64 	bl	800816c <osSemaphoreRelease>
		}
		PDM_SetChannelStates_t brakeLightState = Compose_PDM_SetChannelStates(CC_GlobalState->pdmTrackState);
 8002ca4:	4b19      	ldr	r3, [pc, #100]	; (8002d0c <state_driving_iterate+0x120c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002caa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002cae:	4611      	mov	r1, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fd ffbb 	bl	8000c2c <Compose_PDM_SetChannelStates>
		CAN_TxHeaderTypeDef brakeHeader =
 8002cb6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	6053      	str	r3, [r2, #4]
 8002cc2:	6093      	str	r3, [r2, #8]
 8002cc4:	60d3      	str	r3, [r2, #12]
 8002cc6:	6113      	str	r3, [r2, #16]
 8002cc8:	6153      	str	r3, [r2, #20]
		{
				.ExtId = brakeLightState.id,
 8002cca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002cce:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef brakeHeader =
 8002cd0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002cda:	2204      	movs	r2, #4
 8002cdc:	609a      	str	r2, [r3, #8]
 8002cde:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002ce2:	2204      	movs	r2, #4
 8002ce4:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(brakeLightState.data),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan2, &brakeHeader, brakeLightState.data, &CC_GlobalState->CAN2_TxMailbox);
 8002ce6:	4b09      	ldr	r3, [pc, #36]	; (8002d0c <state_driving_iterate+0x120c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f103 0008 	add.w	r0, r3, #8
 8002cee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002cf2:	1d1a      	adds	r2, r3, #4
 8002cf4:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	4808      	ldr	r0, [pc, #32]	; (8002d1c <state_driving_iterate+0x121c>)
 8002cfc:	f001 ff8c 	bl	8004c18 <HAL_CAN_AddTxMessage>
	}
}
 8002d00:	bf00      	nop
 8002d02:	f507 772a 	add.w	r7, r7, #680	; 0x2a8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002d0c:	200049e0 	.word	0x200049e0
 8002d10:	ae4c415d 	.word	0xae4c415d
 8002d14:	20004bcc 	.word	0x20004bcc
 8002d18:	2f684bdb 	.word	0x2f684bdb
 8002d1c:	20004ba4 	.word	0x20004ba4

08002d20 <state_driving_exit>:

void state_driving_exit(fsm_t *fsm)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	/* Broadcast Soft Shutdown */
	return;
 8002d28:	bf00      	nop
}
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d3a:	463b      	mov	r3, r7
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002d46:	4b2f      	ldr	r3, [pc, #188]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d48:	4a2f      	ldr	r2, [pc, #188]	; (8002e08 <MX_ADC1_Init+0xd4>)
 8002d4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002d4c:	4b2d      	ldr	r3, [pc, #180]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d52:	4b2c      	ldr	r3, [pc, #176]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002d58:	4b2a      	ldr	r3, [pc, #168]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002d5e:	4b29      	ldr	r3, [pc, #164]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d64:	4b27      	ldr	r3, [pc, #156]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d6c:	4b25      	ldr	r3, [pc, #148]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d72:	4b24      	ldr	r3, [pc, #144]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d74:	4a25      	ldr	r2, [pc, #148]	; (8002e0c <MX_ADC1_Init+0xd8>)
 8002d76:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d78:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002d7e:	4b21      	ldr	r3, [pc, #132]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d80:	2203      	movs	r2, #3
 8002d82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d84:	4b1f      	ldr	r3, [pc, #124]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d92:	481c      	ldr	r0, [pc, #112]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002d94:	f001 f830 	bl	8003df8 <HAL_ADC_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002d9e:	f000 fe31 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002da2:	2304      	movs	r3, #4
 8002da4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002da6:	2301      	movs	r3, #1
 8002da8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002daa:	2307      	movs	r3, #7
 8002dac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dae:	463b      	mov	r3, r7
 8002db0:	4619      	mov	r1, r3
 8002db2:	4814      	ldr	r0, [pc, #80]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002db4:	f001 fa3e 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002dbe:	f000 fe21 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002dc2:	2306      	movs	r3, #6
 8002dc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dca:	463b      	mov	r3, r7
 8002dcc:	4619      	mov	r1, r3
 8002dce:	480d      	ldr	r0, [pc, #52]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002dd0:	f001 fa30 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002dda:	f000 fe13 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8002dde:	230e      	movs	r3, #14
 8002de0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002de2:	2303      	movs	r3, #3
 8002de4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002de6:	463b      	mov	r3, r7
 8002de8:	4619      	mov	r1, r3
 8002dea:	4806      	ldr	r0, [pc, #24]	; (8002e04 <MX_ADC1_Init+0xd0>)
 8002dec:	f001 fa22 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8002df6:	f000 fe05 	bl	8003a04 <Error_Handler>
  }

}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20004a2c 	.word	0x20004a2c
 8002e08:	40012000 	.word	0x40012000
 8002e0c:	0f000001 	.word	0x0f000001

08002e10 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e16:	463b      	mov	r3, r7
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002e22:	4b28      	ldr	r3, [pc, #160]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e24:	4a28      	ldr	r2, [pc, #160]	; (8002ec8 <MX_ADC2_Init+0xb8>)
 8002e26:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002e28:	4b26      	ldr	r3, [pc, #152]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002e2e:	4b25      	ldr	r3, [pc, #148]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e34:	4b23      	ldr	r3, [pc, #140]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002e3a:	4b22      	ldr	r3, [pc, #136]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002e40:	4b20      	ldr	r3, [pc, #128]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e48:	4b1e      	ldr	r3, [pc, #120]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e50:	4a1e      	ldr	r2, [pc, #120]	; (8002ecc <MX_ADC2_Init+0xbc>)
 8002e52:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e54:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 8002e5a:	4b1a      	ldr	r3, [pc, #104]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002e60:	4b18      	ldr	r3, [pc, #96]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e68:	4b16      	ldr	r3, [pc, #88]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002e6e:	4815      	ldr	r0, [pc, #84]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e70:	f000 ffc2 	bl	8003df8 <HAL_ADC_Init>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8002e7a:	f000 fdc3 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002e86:	2307      	movs	r3, #7
 8002e88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002e8a:	463b      	mov	r3, r7
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	480d      	ldr	r0, [pc, #52]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002e90:	f001 f9d0 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8002e9a:	f000 fdb3 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002e9e:	2305      	movs	r3, #5
 8002ea0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ea6:	463b      	mov	r3, r7
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4806      	ldr	r0, [pc, #24]	; (8002ec4 <MX_ADC2_Init+0xb4>)
 8002eac:	f001 f9c2 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8002eb6:	f000 fda5 	bl	8003a04 <Error_Handler>
  }

}
 8002eba:	bf00      	nop
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200049e4 	.word	0x200049e4
 8002ec8:	40012100 	.word	0x40012100
 8002ecc:	0f000001 	.word	0x0f000001

08002ed0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ed6:	463b      	mov	r3, r7
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002ee4:	4a21      	ldr	r2, [pc, #132]	; (8002f6c <MX_ADC3_Init+0x9c>)
 8002ee6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002ee8:	4b1f      	ldr	r3, [pc, #124]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002eee:	4b1e      	ldr	r3, [pc, #120]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8002efa:	4b1b      	ldr	r3, [pc, #108]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002f00:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f08:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f0e:	4b16      	ldr	r3, [pc, #88]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f10:	4a17      	ldr	r2, [pc, #92]	; (8002f70 <MX_ADC3_Init+0xa0>)
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002f1a:	4b13      	ldr	r3, [pc, #76]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002f28:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002f2e:	480e      	ldr	r0, [pc, #56]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f30:	f000 ff62 	bl	8003df8 <HAL_ADC_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8002f3a:	f000 fd63 	bl	8003a04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f42:	2301      	movs	r3, #1
 8002f44:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f46:	2300      	movs	r3, #0
 8002f48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4806      	ldr	r0, [pc, #24]	; (8002f68 <MX_ADC3_Init+0x98>)
 8002f50:	f001 f970 	bl	8004234 <HAL_ADC_ConfigChannel>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8002f5a:	f000 fd53 	bl	8003a04 <Error_Handler>
  }

}
 8002f5e:	bf00      	nop
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20004a74 	.word	0x20004a74
 8002f6c:	40012200 	.word	0x40012200
 8002f70:	0f000001 	.word	0x0f000001

08002f74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08e      	sub	sp, #56	; 0x38
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	60da      	str	r2, [r3, #12]
 8002f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a7b      	ldr	r2, [pc, #492]	; (8003180 <HAL_ADC_MspInit+0x20c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d16c      	bne.n	8003070 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f96:	4b7b      	ldr	r3, [pc, #492]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	4a7a      	ldr	r2, [pc, #488]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fa2:	4b78      	ldr	r3, [pc, #480]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	623b      	str	r3, [r7, #32]
 8002fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fae:	4b75      	ldr	r3, [pc, #468]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4a74      	ldr	r2, [pc, #464]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fba:	4b72      	ldr	r3, [pc, #456]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	61fb      	str	r3, [r7, #28]
 8002fc4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc6:	4b6f      	ldr	r3, [pc, #444]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	4a6e      	ldr	r2, [pc, #440]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fcc:	f043 0304 	orr.w	r3, r3, #4
 8002fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd2:	4b6c      	ldr	r3, [pc, #432]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002fde:	2350      	movs	r3, #80	; 0x50
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4865      	ldr	r0, [pc, #404]	; (8003188 <HAL_ADC_MspInit+0x214>)
 8002ff2:	f002 fc7f 	bl	80058f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ff6:	2310      	movs	r3, #16
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003002:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003006:	4619      	mov	r1, r3
 8003008:	4860      	ldr	r0, [pc, #384]	; (800318c <HAL_ADC_MspInit+0x218>)
 800300a:	f002 fc73 	bl	80058f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800300e:	4b60      	ldr	r3, [pc, #384]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003010:	4a60      	ldr	r2, [pc, #384]	; (8003194 <HAL_ADC_MspInit+0x220>)
 8003012:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003014:	4b5e      	ldr	r3, [pc, #376]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003016:	2200      	movs	r2, #0
 8003018:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800301a:	4b5d      	ldr	r3, [pc, #372]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 800301c:	2200      	movs	r2, #0
 800301e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003020:	4b5b      	ldr	r3, [pc, #364]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003022:	2200      	movs	r2, #0
 8003024:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003026:	4b5a      	ldr	r3, [pc, #360]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800302c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800302e:	4b58      	ldr	r3, [pc, #352]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003030:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003034:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003036:	4b56      	ldr	r3, [pc, #344]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003038:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800303c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800303e:	4b54      	ldr	r3, [pc, #336]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003040:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003044:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003046:	4b52      	ldr	r3, [pc, #328]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003048:	2200      	movs	r2, #0
 800304a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800304c:	4b50      	ldr	r3, [pc, #320]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 800304e:	2200      	movs	r2, #0
 8003050:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003052:	484f      	ldr	r0, [pc, #316]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003054:	f002 f8d8 	bl	8005208 <HAL_DMA_Init>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800305e:	f000 fcd1 	bl	8003a04 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a4a      	ldr	r2, [pc, #296]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 8003066:	639a      	str	r2, [r3, #56]	; 0x38
 8003068:	4a49      	ldr	r2, [pc, #292]	; (8003190 <HAL_ADC_MspInit+0x21c>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800306e:	e083      	b.n	8003178 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a48      	ldr	r2, [pc, #288]	; (8003198 <HAL_ADC_MspInit+0x224>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d155      	bne.n	8003126 <HAL_ADC_MspInit+0x1b2>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800307a:	4b42      	ldr	r3, [pc, #264]	; (8003184 <HAL_ADC_MspInit+0x210>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	4a41      	ldr	r2, [pc, #260]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003080:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003084:	6453      	str	r3, [r2, #68]	; 0x44
 8003086:	4b3f      	ldr	r3, [pc, #252]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003092:	4b3c      	ldr	r3, [pc, #240]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4a3b      	ldr	r2, [pc, #236]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b39      	ldr	r3, [pc, #228]	; (8003184 <HAL_ADC_MspInit+0x210>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	613b      	str	r3, [r7, #16]
 80030a8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BRAKE_PEDAL_ONE_Pin|BRAKE_PEDAL_TWO_Pin;
 80030aa:	2328      	movs	r3, #40	; 0x28
 80030ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030ae:	2303      	movs	r3, #3
 80030b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030ba:	4619      	mov	r1, r3
 80030bc:	4832      	ldr	r0, [pc, #200]	; (8003188 <HAL_ADC_MspInit+0x214>)
 80030be:	f002 fc19 	bl	80058f4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80030c2:	4b36      	ldr	r3, [pc, #216]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030c4:	4a36      	ldr	r2, [pc, #216]	; (80031a0 <HAL_ADC_MspInit+0x22c>)
 80030c6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80030c8:	4b34      	ldr	r3, [pc, #208]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ce:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030d0:	4b32      	ldr	r3, [pc, #200]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80030d6:	4b31      	ldr	r3, [pc, #196]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80030dc:	4b2f      	ldr	r3, [pc, #188]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030e2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030e4:	4b2d      	ldr	r3, [pc, #180]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030ea:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030ec:	4b2b      	ldr	r3, [pc, #172]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030f2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80030f4:	4b29      	ldr	r3, [pc, #164]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030fa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80030fc:	4b27      	ldr	r3, [pc, #156]	; (800319c <HAL_ADC_MspInit+0x228>)
 80030fe:	2200      	movs	r2, #0
 8003100:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003102:	4b26      	ldr	r3, [pc, #152]	; (800319c <HAL_ADC_MspInit+0x228>)
 8003104:	2200      	movs	r2, #0
 8003106:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003108:	4824      	ldr	r0, [pc, #144]	; (800319c <HAL_ADC_MspInit+0x228>)
 800310a:	f002 f87d 	bl	8005208 <HAL_DMA_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_ADC_MspInit+0x1a4>
      Error_Handler();
 8003114:	f000 fc76 	bl	8003a04 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a20      	ldr	r2, [pc, #128]	; (800319c <HAL_ADC_MspInit+0x228>)
 800311c:	639a      	str	r2, [r3, #56]	; 0x38
 800311e:	4a1f      	ldr	r2, [pc, #124]	; (800319c <HAL_ADC_MspInit+0x228>)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003124:	e028      	b.n	8003178 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC3)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1e      	ldr	r2, [pc, #120]	; (80031a4 <HAL_ADC_MspInit+0x230>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d123      	bne.n	8003178 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003130:	4b14      	ldr	r3, [pc, #80]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003134:	4a13      	ldr	r2, [pc, #76]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003136:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800313a:	6453      	str	r3, [r2, #68]	; 0x44
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <HAL_ADC_MspInit+0x210>)
 800313e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003148:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <HAL_ADC_MspInit+0x210>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	4a0d      	ldr	r2, [pc, #52]	; (8003184 <HAL_ADC_MspInit+0x210>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6313      	str	r3, [r2, #48]	; 0x30
 8003154:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <HAL_ADC_MspInit+0x210>)
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	60bb      	str	r3, [r7, #8]
 800315e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BRAKE_PRESSURE_Pin;
 8003160:	2304      	movs	r3, #4
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003164:	2303      	movs	r3, #3
 8003166:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003168:	2300      	movs	r3, #0
 800316a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BRAKE_PRESSURE_GPIO_Port, &GPIO_InitStruct);
 800316c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003170:	4619      	mov	r1, r3
 8003172:	4805      	ldr	r0, [pc, #20]	; (8003188 <HAL_ADC_MspInit+0x214>)
 8003174:	f002 fbbe 	bl	80058f4 <HAL_GPIO_Init>
}
 8003178:	bf00      	nop
 800317a:	3738      	adds	r7, #56	; 0x38
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40012000 	.word	0x40012000
 8003184:	40023800 	.word	0x40023800
 8003188:	40020000 	.word	0x40020000
 800318c:	40020800 	.word	0x40020800
 8003190:	20004abc 	.word	0x20004abc
 8003194:	40026410 	.word	0x40026410
 8003198:	40012100 	.word	0x40012100
 800319c:	20004b1c 	.word	0x20004b1c
 80031a0:	40026440 	.word	0x40026440
 80031a4:	40012200 	.word	0x40012200

080031a8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan2;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80031ac:	4b17      	ldr	r3, [pc, #92]	; (800320c <MX_CAN1_Init+0x64>)
 80031ae:	4a18      	ldr	r2, [pc, #96]	; (8003210 <MX_CAN1_Init+0x68>)
 80031b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80031b2:	4b16      	ldr	r3, [pc, #88]	; (800320c <MX_CAN1_Init+0x64>)
 80031b4:	2202      	movs	r2, #2
 80031b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80031b8:	4b14      	ldr	r3, [pc, #80]	; (800320c <MX_CAN1_Init+0x64>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80031be:	4b13      	ldr	r3, [pc, #76]	; (800320c <MX_CAN1_Init+0x64>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80031c4:	4b11      	ldr	r3, [pc, #68]	; (800320c <MX_CAN1_Init+0x64>)
 80031c6:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80031ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80031cc:	4b0f      	ldr	r3, [pc, #60]	; (800320c <MX_CAN1_Init+0x64>)
 80031ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80031d2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <MX_CAN1_Init+0x64>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80031da:	4b0c      	ldr	r3, [pc, #48]	; (800320c <MX_CAN1_Init+0x64>)
 80031dc:	2200      	movs	r2, #0
 80031de:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80031e0:	4b0a      	ldr	r3, [pc, #40]	; (800320c <MX_CAN1_Init+0x64>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80031e6:	4b09      	ldr	r3, [pc, #36]	; (800320c <MX_CAN1_Init+0x64>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80031ec:	4b07      	ldr	r3, [pc, #28]	; (800320c <MX_CAN1_Init+0x64>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80031f2:	4b06      	ldr	r3, [pc, #24]	; (800320c <MX_CAN1_Init+0x64>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80031f8:	4804      	ldr	r0, [pc, #16]	; (800320c <MX_CAN1_Init+0x64>)
 80031fa:	f001 fae1 	bl	80047c0 <HAL_CAN_Init>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003204:	f000 fbfe 	bl	8003a04 <Error_Handler>
  }

}
 8003208:	bf00      	nop
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20004bcc 	.word	0x20004bcc
 8003210:	40006400 	.word	0x40006400

08003214 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <MX_CAN2_Init+0x64>)
 800321a:	4a18      	ldr	r2, [pc, #96]	; (800327c <MX_CAN2_Init+0x68>)
 800321c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800321e:	4b16      	ldr	r3, [pc, #88]	; (8003278 <MX_CAN2_Init+0x64>)
 8003220:	2202      	movs	r2, #2
 8003222:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003224:	4b14      	ldr	r3, [pc, #80]	; (8003278 <MX_CAN2_Init+0x64>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800322a:	4b13      	ldr	r3, [pc, #76]	; (8003278 <MX_CAN2_Init+0x64>)
 800322c:	2200      	movs	r2, #0
 800322e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003230:	4b11      	ldr	r3, [pc, #68]	; (8003278 <MX_CAN2_Init+0x64>)
 8003232:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8003236:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003238:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <MX_CAN2_Init+0x64>)
 800323a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800323e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8003240:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <MX_CAN2_Init+0x64>)
 8003242:	2200      	movs	r2, #0
 8003244:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8003246:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <MX_CAN2_Init+0x64>)
 8003248:	2200      	movs	r2, #0
 800324a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <MX_CAN2_Init+0x64>)
 800324e:	2200      	movs	r2, #0
 8003250:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <MX_CAN2_Init+0x64>)
 8003254:	2200      	movs	r2, #0
 8003256:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003258:	4b07      	ldr	r3, [pc, #28]	; (8003278 <MX_CAN2_Init+0x64>)
 800325a:	2200      	movs	r2, #0
 800325c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800325e:	4b06      	ldr	r3, [pc, #24]	; (8003278 <MX_CAN2_Init+0x64>)
 8003260:	2200      	movs	r2, #0
 8003262:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8003264:	4804      	ldr	r0, [pc, #16]	; (8003278 <MX_CAN2_Init+0x64>)
 8003266:	f001 faab 	bl	80047c0 <HAL_CAN_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8003270:	f000 fbc8 	bl	8003a04 <Error_Handler>
  }

}
 8003274:	bf00      	nop
 8003276:	bd80      	pop	{r7, pc}
 8003278:	20004ba4 	.word	0x20004ba4
 800327c:	40006800 	.word	0x40006800

08003280 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0

  hcan3.Instance = CAN3;
 8003284:	4b17      	ldr	r3, [pc, #92]	; (80032e4 <MX_CAN3_Init+0x64>)
 8003286:	4a18      	ldr	r2, [pc, #96]	; (80032e8 <MX_CAN3_Init+0x68>)
 8003288:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 2;
 800328a:	4b16      	ldr	r3, [pc, #88]	; (80032e4 <MX_CAN3_Init+0x64>)
 800328c:	2202      	movs	r2, #2
 800328e:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8003290:	4b14      	ldr	r3, [pc, #80]	; (80032e4 <MX_CAN3_Init+0x64>)
 8003292:	2200      	movs	r2, #0
 8003294:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003296:	4b13      	ldr	r3, [pc, #76]	; (80032e4 <MX_CAN3_Init+0x64>)
 8003298:	2200      	movs	r2, #0
 800329a:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_13TQ;
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <MX_CAN3_Init+0x64>)
 800329e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80032a2:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 80032a4:	4b0f      	ldr	r3, [pc, #60]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80032aa:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 80032ac:	4b0d      	ldr	r3, [pc, #52]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 80032b2:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 80032b8:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 80032be:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80032c4:	4b07      	ldr	r3, [pc, #28]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80032ca:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80032d0:	4804      	ldr	r0, [pc, #16]	; (80032e4 <MX_CAN3_Init+0x64>)
 80032d2:	f001 fa75 	bl	80047c0 <HAL_CAN_Init>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80032dc:	f000 fb92 	bl	8003a04 <Error_Handler>
  }

}
 80032e0:	bf00      	nop
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20004b7c 	.word	0x20004b7c
 80032e8:	40003400 	.word	0x40003400

080032ec <HAL_CAN_MspInit>:
static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b092      	sub	sp, #72	; 0x48
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
 80032fe:	609a      	str	r2, [r3, #8]
 8003300:	60da      	str	r2, [r3, #12]
 8003302:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a7e      	ldr	r2, [pc, #504]	; (8003504 <HAL_CAN_MspInit+0x218>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d132      	bne.n	8003374 <HAL_CAN_MspInit+0x88>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800330e:	4b7e      	ldr	r3, [pc, #504]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3301      	adds	r3, #1
 8003314:	4a7c      	ldr	r2, [pc, #496]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 8003316:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003318:	4b7b      	ldr	r3, [pc, #492]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d10b      	bne.n	8003338 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003320:	4b7a      	ldr	r3, [pc, #488]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	4a79      	ldr	r2, [pc, #484]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003326:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800332a:	6413      	str	r3, [r2, #64]	; 0x40
 800332c:	4b77      	ldr	r3, [pc, #476]	; (800350c <HAL_CAN_MspInit+0x220>)
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003334:	633b      	str	r3, [r7, #48]	; 0x30
 8003336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003338:	4b74      	ldr	r3, [pc, #464]	; (800350c <HAL_CAN_MspInit+0x220>)
 800333a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333c:	4a73      	ldr	r2, [pc, #460]	; (800350c <HAL_CAN_MspInit+0x220>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6313      	str	r3, [r2, #48]	; 0x30
 8003344:	4b71      	ldr	r3, [pc, #452]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800334e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003350:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003354:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003356:	2302      	movs	r3, #2
 8003358:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335a:	2300      	movs	r3, #0
 800335c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800335e:	2303      	movs	r3, #3
 8003360:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003362:	2309      	movs	r3, #9
 8003364:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003366:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800336a:	4619      	mov	r1, r3
 800336c:	4868      	ldr	r0, [pc, #416]	; (8003510 <HAL_CAN_MspInit+0x224>)
 800336e:	f002 fac1 	bl	80058f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8003372:	e0c2      	b.n	80034fa <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a66      	ldr	r2, [pc, #408]	; (8003514 <HAL_CAN_MspInit+0x228>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d15c      	bne.n	8003438 <HAL_CAN_MspInit+0x14c>
    HAL_RCC_CAN3_CLK_ENABLED++;
 800337e:	4b66      	ldr	r3, [pc, #408]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3301      	adds	r3, #1
 8003384:	4a64      	ldr	r2, [pc, #400]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 8003386:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 8003388:	4b63      	ldr	r3, [pc, #396]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d10b      	bne.n	80033a8 <HAL_CAN_MspInit+0xbc>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8003390:	4b5e      	ldr	r3, [pc, #376]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	4a5d      	ldr	r2, [pc, #372]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003396:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800339a:	6413      	str	r3, [r2, #64]	; 0x40
 800339c:	4b5b      	ldr	r3, [pc, #364]	; (800350c <HAL_CAN_MspInit+0x220>)
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80033a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    HAL_RCC_CAN2_CLK_ENABLED++;
 80033a8:	4b5c      	ldr	r3, [pc, #368]	; (800351c <HAL_CAN_MspInit+0x230>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	3301      	adds	r3, #1
 80033ae:	4a5b      	ldr	r2, [pc, #364]	; (800351c <HAL_CAN_MspInit+0x230>)
 80033b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 80033b2:	4b5a      	ldr	r3, [pc, #360]	; (800351c <HAL_CAN_MspInit+0x230>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d10b      	bne.n	80033d2 <HAL_CAN_MspInit+0xe6>
      __HAL_RCC_CAN2_CLK_ENABLE();
 80033ba:	4b54      	ldr	r3, [pc, #336]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	4a53      	ldr	r2, [pc, #332]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033c4:	6413      	str	r3, [r2, #64]	; 0x40
 80033c6:	4b51      	ldr	r3, [pc, #324]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_RCC_CAN1_CLK_ENABLED++;
 80033d2:	4b4d      	ldr	r3, [pc, #308]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	3301      	adds	r3, #1
 80033d8:	4a4b      	ldr	r2, [pc, #300]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 80033da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80033dc:	4b4a      	ldr	r3, [pc, #296]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d10b      	bne.n	80033fc <HAL_CAN_MspInit+0x110>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80033e4:	4b49      	ldr	r3, [pc, #292]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e8:	4a48      	ldr	r2, [pc, #288]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033ee:	6413      	str	r3, [r2, #64]	; 0x40
 80033f0:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f8:	623b      	str	r3, [r7, #32]
 80033fa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033fc:	4b43      	ldr	r3, [pc, #268]	; (800350c <HAL_CAN_MspInit+0x220>)
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	4a42      	ldr	r2, [pc, #264]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003402:	f043 0302 	orr.w	r3, r3, #2
 8003406:	6313      	str	r3, [r2, #48]	; 0x30
 8003408:	4b40      	ldr	r3, [pc, #256]	; (800350c <HAL_CAN_MspInit+0x220>)
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 8003414:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8003418:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341a:	2302      	movs	r3, #2
 800341c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341e:	2300      	movs	r3, #0
 8003420:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003422:	2303      	movs	r3, #3
 8003424:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003426:	2309      	movs	r3, #9
 8003428:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800342a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800342e:	4619      	mov	r1, r3
 8003430:	483b      	ldr	r0, [pc, #236]	; (8003520 <HAL_CAN_MspInit+0x234>)
 8003432:	f002 fa5f 	bl	80058f4 <HAL_GPIO_Init>
}
 8003436:	e060      	b.n	80034fa <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN3)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a39      	ldr	r2, [pc, #228]	; (8003524 <HAL_CAN_MspInit+0x238>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d15b      	bne.n	80034fa <HAL_CAN_MspInit+0x20e>
    HAL_RCC_CAN3_CLK_ENABLED++;
 8003442:	4b35      	ldr	r3, [pc, #212]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	3301      	adds	r3, #1
 8003448:	4a33      	ldr	r2, [pc, #204]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 800344a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 800344c:	4b32      	ldr	r3, [pc, #200]	; (8003518 <HAL_CAN_MspInit+0x22c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d10b      	bne.n	800346c <HAL_CAN_MspInit+0x180>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8003454:	4b2d      	ldr	r3, [pc, #180]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	4a2c      	ldr	r2, [pc, #176]	; (800350c <HAL_CAN_MspInit+0x220>)
 800345a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800345e:	6413      	str	r3, [r2, #64]	; 0x40
 8003460:	4b2a      	ldr	r3, [pc, #168]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	69bb      	ldr	r3, [r7, #24]
    HAL_RCC_CAN2_CLK_ENABLED++;
 800346c:	4b2b      	ldr	r3, [pc, #172]	; (800351c <HAL_CAN_MspInit+0x230>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	3301      	adds	r3, #1
 8003472:	4a2a      	ldr	r2, [pc, #168]	; (800351c <HAL_CAN_MspInit+0x230>)
 8003474:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 8003476:	4b29      	ldr	r3, [pc, #164]	; (800351c <HAL_CAN_MspInit+0x230>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d10b      	bne.n	8003496 <HAL_CAN_MspInit+0x1aa>
      __HAL_RCC_CAN2_CLK_ENABLE();
 800347e:	4b23      	ldr	r3, [pc, #140]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	4a22      	ldr	r2, [pc, #136]	; (800350c <HAL_CAN_MspInit+0x220>)
 8003484:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003488:	6413      	str	r3, [r2, #64]	; 0x40
 800348a:	4b20      	ldr	r3, [pc, #128]	; (800350c <HAL_CAN_MspInit+0x220>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003496:	4b1c      	ldr	r3, [pc, #112]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	3301      	adds	r3, #1
 800349c:	4a1a      	ldr	r2, [pc, #104]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 800349e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80034a0:	4b19      	ldr	r3, [pc, #100]	; (8003508 <HAL_CAN_MspInit+0x21c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d10b      	bne.n	80034c0 <HAL_CAN_MspInit+0x1d4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80034a8:	4b18      	ldr	r3, [pc, #96]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	4a17      	ldr	r2, [pc, #92]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034b2:	6413      	str	r3, [r2, #64]	; 0x40
 80034b4:	4b15      	ldr	r3, [pc, #84]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034bc:	613b      	str	r3, [r7, #16]
 80034be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c0:	4b12      	ldr	r3, [pc, #72]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c4:	4a11      	ldr	r2, [pc, #68]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034c6:	f043 0301 	orr.w	r3, r3, #1
 80034ca:	6313      	str	r3, [r2, #48]	; 0x30
 80034cc:	4b0f      	ldr	r3, [pc, #60]	; (800350c <HAL_CAN_MspInit+0x220>)
 80034ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80034d8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034de:	2302      	movs	r3, #2
 80034e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e2:	2300      	movs	r3, #0
 80034e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e6:	2303      	movs	r3, #3
 80034e8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 80034ea:	230b      	movs	r3, #11
 80034ec:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034f2:	4619      	mov	r1, r3
 80034f4:	4806      	ldr	r0, [pc, #24]	; (8003510 <HAL_CAN_MspInit+0x224>)
 80034f6:	f002 f9fd 	bl	80058f4 <HAL_GPIO_Init>
}
 80034fa:	bf00      	nop
 80034fc:	3748      	adds	r7, #72	; 0x48
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40006400 	.word	0x40006400
 8003508:	200000c0 	.word	0x200000c0
 800350c:	40023800 	.word	0x40023800
 8003510:	40020000 	.word	0x40020000
 8003514:	40006800 	.word	0x40006800
 8003518:	200000c4 	.word	0x200000c4
 800351c:	200000c8 	.word	0x200000c8
 8003520:	40020400 	.word	0x40020400
 8003524:	40003400 	.word	0x40003400

08003528 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800352e:	4b10      	ldr	r3, [pc, #64]	; (8003570 <MX_DMA_Init+0x48>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	4a0f      	ldr	r2, [pc, #60]	; (8003570 <MX_DMA_Init+0x48>)
 8003534:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003538:	6313      	str	r3, [r2, #48]	; 0x30
 800353a:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <MX_DMA_Init+0x48>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2100      	movs	r1, #0
 800354a:	2038      	movs	r0, #56	; 0x38
 800354c:	f001 fe32 	bl	80051b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003550:	2038      	movs	r0, #56	; 0x38
 8003552:	f001 fe4b 	bl	80051ec <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003556:	2200      	movs	r2, #0
 8003558:	2100      	movs	r1, #0
 800355a:	203a      	movs	r0, #58	; 0x3a
 800355c:	f001 fe2a 	bl	80051b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003560:	203a      	movs	r0, #58	; 0x3a
 8003562:	f001 fe43 	bl	80051ec <HAL_NVIC_EnableIRQ>

}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40023800 	.word	0x40023800

08003574 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003578:	4a04      	ldr	r2, [pc, #16]	; (800358c <MX_FREERTOS_Init+0x18>)
 800357a:	2100      	movs	r1, #0
 800357c:	4804      	ldr	r0, [pc, #16]	; (8003590 <MX_FREERTOS_Init+0x1c>)
 800357e:	f004 fc1d 	bl	8007dbc <osThreadNew>
 8003582:	4602      	mov	r2, r0
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <MX_FREERTOS_Init+0x20>)
 8003586:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003588:	bf00      	nop
 800358a:	bd80      	pop	{r7, pc}
 800358c:	0800c238 	.word	0x0800c238
 8003590:	08003599 	.word	0x08003599
 8003594:	20004bf4 	.word	0x20004bf4

08003598 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80035a0:	2001      	movs	r0, #1
 80035a2:	f004 fcb1 	bl	8007f08 <osDelay>
 80035a6:	e7fb      	b.n	80035a0 <StartDefaultTask+0x8>

080035a8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08a      	sub	sp, #40	; 0x28
 80035ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ae:	f107 0314 	add.w	r3, r7, #20
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	605a      	str	r2, [r3, #4]
 80035b8:	609a      	str	r2, [r3, #8]
 80035ba:	60da      	str	r2, [r3, #12]
 80035bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	4b2f      	ldr	r3, [pc, #188]	; (800367c <MX_GPIO_Init+0xd4>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a2e      	ldr	r2, [pc, #184]	; (800367c <MX_GPIO_Init+0xd4>)
 80035c4:	f043 0301 	orr.w	r3, r3, #1
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b2c      	ldr	r3, [pc, #176]	; (800367c <MX_GPIO_Init+0xd4>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d6:	4b29      	ldr	r3, [pc, #164]	; (800367c <MX_GPIO_Init+0xd4>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	4a28      	ldr	r2, [pc, #160]	; (800367c <MX_GPIO_Init+0xd4>)
 80035dc:	f043 0304 	orr.w	r3, r3, #4
 80035e0:	6313      	str	r3, [r2, #48]	; 0x30
 80035e2:	4b26      	ldr	r3, [pc, #152]	; (800367c <MX_GPIO_Init+0xd4>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ee:	4b23      	ldr	r3, [pc, #140]	; (800367c <MX_GPIO_Init+0xd4>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f2:	4a22      	ldr	r2, [pc, #136]	; (800367c <MX_GPIO_Init+0xd4>)
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	6313      	str	r3, [r2, #48]	; 0x30
 80035fa:	4b20      	ldr	r3, [pc, #128]	; (800367c <MX_GPIO_Init+0xd4>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003606:	4b1d      	ldr	r3, [pc, #116]	; (800367c <MX_GPIO_Init+0xd4>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	4a1c      	ldr	r2, [pc, #112]	; (800367c <MX_GPIO_Init+0xd4>)
 800360c:	f043 0302 	orr.w	r3, r3, #2
 8003610:	6313      	str	r3, [r2, #48]	; 0x30
 8003612:	4b1a      	ldr	r3, [pc, #104]	; (800367c <MX_GPIO_Init+0xd4>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	607b      	str	r3, [r7, #4]
 800361c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 800361e:	2200      	movs	r2, #0
 8003620:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003624:	4816      	ldr	r0, [pc, #88]	; (8003680 <MX_GPIO_Init+0xd8>)
 8003626:	f002 fb27 	bl	8005c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HSOUT_RTD_LED_Pin;
 800362a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800362e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003630:	2301      	movs	r3, #1
 8003632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HSOUT_RTD_LED_GPIO_Port, &GPIO_InitStruct);
 800363c:	f107 0314 	add.w	r3, r7, #20
 8003640:	4619      	mov	r1, r3
 8003642:	480f      	ldr	r0, [pc, #60]	; (8003680 <MX_GPIO_Init+0xd8>)
 8003644:	f002 f956 	bl	80058f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RTD_INPUT_Pin;
 8003648:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800364c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800364e:	4b0d      	ldr	r3, [pc, #52]	; (8003684 <MX_GPIO_Init+0xdc>)
 8003650:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	2300      	movs	r3, #0
 8003654:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RTD_INPUT_GPIO_Port, &GPIO_InitStruct);
 8003656:	f107 0314 	add.w	r3, r7, #20
 800365a:	4619      	mov	r1, r3
 800365c:	4808      	ldr	r0, [pc, #32]	; (8003680 <MX_GPIO_Init+0xd8>)
 800365e:	f002 f949 	bl	80058f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8003662:	2200      	movs	r2, #0
 8003664:	2103      	movs	r1, #3
 8003666:	2028      	movs	r0, #40	; 0x28
 8003668:	f001 fda4 	bl	80051b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800366c:	2028      	movs	r0, #40	; 0x28
 800366e:	f001 fdbd 	bl	80051ec <HAL_NVIC_EnableIRQ>

}
 8003672:	bf00      	nop
 8003674:	3728      	adds	r7, #40	; 0x28
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40023800 	.word	0x40023800
 8003680:	40021000 	.word	0x40021000
 8003684:	10110000 	.word	0x10110000

08003688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b0a0      	sub	sp, #128	; 0x80
 800368c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800368e:	f000 fb86 	bl	8003d9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003692:	f000 f8a3 	bl	80037dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003696:	f7ff ff87 	bl	80035a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800369a:	f7ff ff45 	bl	8003528 <MX_DMA_Init>
  MX_CAN1_Init();
 800369e:	f7ff fd83 	bl	80031a8 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80036a2:	f000 fadf 	bl	8003c64 <MX_USART3_UART_Init>
  MX_CAN2_Init();
 80036a6:	f7ff fdb5 	bl	8003214 <MX_CAN2_Init>
  MX_CAN3_Init();
 80036aa:	f7ff fde9 	bl	8003280 <MX_CAN3_Init>
  MX_ADC2_Init();
 80036ae:	f7ff fbaf 	bl	8002e10 <MX_ADC2_Init>
  MX_ADC3_Init();
 80036b2:	f7ff fc0d 	bl	8002ed0 <MX_ADC3_Init>
  MX_ADC1_Init();
 80036b6:	f7ff fb3d 	bl	8002d34 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 80036ba:	4842      	ldr	r0, [pc, #264]	; (80037c4 <main+0x13c>)
 80036bc:	f001 fa68 	bl	8004b90 <HAL_CAN_Start>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <main+0x42>
	{
		Error_Handler();
 80036c6:	f000 f99d 	bl	8003a04 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan2) != HAL_OK)
 80036ca:	483f      	ldr	r0, [pc, #252]	; (80037c8 <main+0x140>)
 80036cc:	f001 fa60 	bl	8004b90 <HAL_CAN_Start>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <main+0x52>
	{
		Error_Handler();
 80036d6:	f000 f995 	bl	8003a04 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan3) != HAL_OK)
 80036da:	483c      	ldr	r0, [pc, #240]	; (80037cc <main+0x144>)
 80036dc:	f001 fa58 	bl	8004b90 <HAL_CAN_Start>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <main+0x62>
	{
		Error_Handler();
 80036e6:	f000 f98d 	bl	8003a04 <Error_Handler>
	}

	/** Create CAN Filter & Apply it to &CANBUS41, &CANBUS2 and &CANBUS3 */
	CAN_FilterTypeDef sFilterConfig1;

	sFilterConfig1.FilterBank = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	66bb      	str	r3, [r7, #104]	; 0x68
	sFilterConfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	66fb      	str	r3, [r7, #108]	; 0x6c
	sFilterConfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 80036f2:	2301      	movs	r3, #1
 80036f4:	673b      	str	r3, [r7, #112]	; 0x70
	sFilterConfig1.FilterIdHigh = 0x0000;
 80036f6:	2300      	movs	r3, #0
 80036f8:	657b      	str	r3, [r7, #84]	; 0x54
	sFilterConfig1.FilterIdLow = 0x0001;
 80036fa:	2301      	movs	r3, #1
 80036fc:	65bb      	str	r3, [r7, #88]	; 0x58
	sFilterConfig1.FilterMaskIdHigh = 0x0000;
 80036fe:	2300      	movs	r3, #0
 8003700:	65fb      	str	r3, [r7, #92]	; 0x5c
	sFilterConfig1.FilterMaskIdLow = 0x0000;
 8003702:	2300      	movs	r3, #0
 8003704:	663b      	str	r3, [r7, #96]	; 0x60
	sFilterConfig1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003706:	2300      	movs	r3, #0
 8003708:	667b      	str	r3, [r7, #100]	; 0x64
	sFilterConfig1.FilterActivation = ENABLE;
 800370a:	2301      	movs	r3, #1
 800370c:	677b      	str	r3, [r7, #116]	; 0x74
	sFilterConfig1.SlaveStartFilterBank = 14;
 800370e:	230e      	movs	r3, #14
 8003710:	67bb      	str	r3, [r7, #120]	; 0x78

	CAN_FilterTypeDef sFilterConfig2;

	sFilterConfig2.FilterBank = 14;
 8003712:	230e      	movs	r3, #14
 8003714:	643b      	str	r3, [r7, #64]	; 0x40
	sFilterConfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8003716:	2300      	movs	r3, #0
 8003718:	647b      	str	r3, [r7, #68]	; 0x44
	sFilterConfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 800371a:	2301      	movs	r3, #1
 800371c:	64bb      	str	r3, [r7, #72]	; 0x48
	sFilterConfig2.FilterIdHigh = 0x0000;
 800371e:	2300      	movs	r3, #0
 8003720:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig2.FilterIdLow = 0x0001;
 8003722:	2301      	movs	r3, #1
 8003724:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig2.FilterMaskIdHigh = 0x0000;
 8003726:	2300      	movs	r3, #0
 8003728:	637b      	str	r3, [r7, #52]	; 0x34
	sFilterConfig2.FilterMaskIdLow = 0x0000;
 800372a:	2300      	movs	r3, #0
 800372c:	63bb      	str	r3, [r7, #56]	; 0x38
	sFilterConfig2.FilterFIFOAssignment = CAN_RX_FIFO0;
 800372e:	2300      	movs	r3, #0
 8003730:	63fb      	str	r3, [r7, #60]	; 0x3c
	sFilterConfig2.FilterActivation = ENABLE;
 8003732:	2301      	movs	r3, #1
 8003734:	64fb      	str	r3, [r7, #76]	; 0x4c
	sFilterConfig2.SlaveStartFilterBank = 14;
 8003736:	230e      	movs	r3, #14
 8003738:	653b      	str	r3, [r7, #80]	; 0x50

	CAN_FilterTypeDef sFilterConfig3;

	sFilterConfig3.FilterBank = 28;
 800373a:	231c      	movs	r3, #28
 800373c:	61bb      	str	r3, [r7, #24]
	sFilterConfig3.FilterMode = CAN_FILTERMODE_IDMASK;
 800373e:	2300      	movs	r3, #0
 8003740:	61fb      	str	r3, [r7, #28]
	sFilterConfig3.FilterScale = CAN_FILTERSCALE_32BIT;
 8003742:	2301      	movs	r3, #1
 8003744:	623b      	str	r3, [r7, #32]
	sFilterConfig3.FilterIdHigh = 0x0000;
 8003746:	2300      	movs	r3, #0
 8003748:	607b      	str	r3, [r7, #4]
	sFilterConfig3.FilterIdLow = 0x0001;
 800374a:	2301      	movs	r3, #1
 800374c:	60bb      	str	r3, [r7, #8]
	sFilterConfig3.FilterMaskIdHigh = 0x0000;
 800374e:	2300      	movs	r3, #0
 8003750:	60fb      	str	r3, [r7, #12]
	sFilterConfig3.FilterMaskIdLow = 0x0000;
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
	sFilterConfig3.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003756:	2300      	movs	r3, #0
 8003758:	617b      	str	r3, [r7, #20]
	sFilterConfig3.FilterActivation = ENABLE;
 800375a:	2301      	movs	r3, #1
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig3.SlaveStartFilterBank = 14;
 800375e:	230e      	movs	r3, #14
 8003760:	62bb      	str	r3, [r7, #40]	; 0x28

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig1) != HAL_OK)
 8003762:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003766:	4619      	mov	r1, r3
 8003768:	4816      	ldr	r0, [pc, #88]	; (80037c4 <main+0x13c>)
 800376a:	f001 f925 	bl	80049b8 <HAL_CAN_ConfigFilter>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <main+0xf0>
	{
		/* Filter configuration Error */
		Error_Handler();
 8003774:	f000 f946 	bl	8003a04 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig2) != HAL_OK)
 8003778:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800377c:	4619      	mov	r1, r3
 800377e:	4812      	ldr	r0, [pc, #72]	; (80037c8 <main+0x140>)
 8003780:	f001 f91a 	bl	80049b8 <HAL_CAN_ConfigFilter>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <main+0x106>
	{
		/* Filter configuration Error */
		Error_Handler();
 800378a:	f000 f93b 	bl	8003a04 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig3) != HAL_OK)
 800378e:	1d3b      	adds	r3, r7, #4
 8003790:	4619      	mov	r1, r3
 8003792:	480e      	ldr	r0, [pc, #56]	; (80037cc <main+0x144>)
 8003794:	f001 f910 	bl	80049b8 <HAL_CAN_ConfigFilter>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <main+0x11a>
	{
		/* Filter configuration Error */
		Error_Handler();
 800379e:	f000 f931 	bl	8003a04 <Error_Handler>
	}

	//Create FSM instance
	fsm_t *fsm = fsm_new(&startState);
 80037a2:	480b      	ldr	r0, [pc, #44]	; (80037d0 <main+0x148>)
 80037a4:	f7fd f8f9 	bl	800099a <fsm_new>
 80037a8:	67f8      	str	r0, [r7, #124]	; 0x7c

	// Create a new thread, where our FSM will run.
	osThreadNew(fsm_thread_mainLoop, fsm, &fsmThreadAttr);
 80037aa:	4a0a      	ldr	r2, [pc, #40]	; (80037d4 <main+0x14c>)
 80037ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80037ae:	480a      	ldr	r0, [pc, #40]	; (80037d8 <main+0x150>)
 80037b0:	f004 fb04 	bl	8007dbc <osThreadNew>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80037b4:	f004 fa98 	bl	8007ce8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80037b8:	f7ff fedc 	bl	8003574 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80037bc:	f004 fac8 	bl	8007d50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80037c0:	e7fe      	b.n	80037c0 <main+0x138>
 80037c2:	bf00      	nop
 80037c4:	20004bcc 	.word	0x20004bcc
 80037c8:	20004ba4 	.word	0x20004ba4
 80037cc:	20004b7c 	.word	0x20004b7c
 80037d0:	20000000 	.word	0x20000000
 80037d4:	0800c25c 	.word	0x0800c25c
 80037d8:	080038f9 	.word	0x080038f9

080037dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b0b8      	sub	sp, #224	; 0xe0
 80037e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80037e6:	2234      	movs	r2, #52	; 0x34
 80037e8:	2100      	movs	r1, #0
 80037ea:	4618      	mov	r0, r3
 80037ec:	f007 ffb3 	bl	800b756 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	609a      	str	r2, [r3, #8]
 80037fc:	60da      	str	r2, [r3, #12]
 80037fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003800:	f107 0308 	add.w	r3, r7, #8
 8003804:	2290      	movs	r2, #144	; 0x90
 8003806:	2100      	movs	r1, #0
 8003808:	4618      	mov	r0, r3
 800380a:	f007 ffa4 	bl	800b756 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	4b2e      	ldr	r3, [pc, #184]	; (80038c8 <SystemClock_Config+0xec>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	4a2d      	ldr	r2, [pc, #180]	; (80038c8 <SystemClock_Config+0xec>)
 8003814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003818:	6413      	str	r3, [r2, #64]	; 0x40
 800381a:	4b2b      	ldr	r3, [pc, #172]	; (80038c8 <SystemClock_Config+0xec>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003822:	607b      	str	r3, [r7, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003826:	4b29      	ldr	r3, [pc, #164]	; (80038cc <SystemClock_Config+0xf0>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800382e:	4a27      	ldr	r2, [pc, #156]	; (80038cc <SystemClock_Config+0xf0>)
 8003830:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	4b25      	ldr	r3, [pc, #148]	; (80038cc <SystemClock_Config+0xf0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003842:	2302      	movs	r3, #2
 8003844:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003848:	2301      	movs	r3, #1
 800384a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800384e:	2310      	movs	r3, #16
 8003850:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003854:	2300      	movs	r3, #0
 8003856:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800385a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800385e:	4618      	mov	r0, r3
 8003860:	f002 fa48 	bl	8005cf4 <HAL_RCC_OscConfig>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800386a:	f000 f8cb 	bl	8003a04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800386e:	230f      	movs	r3, #15
 8003870:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003874:	2300      	movs	r3, #0
 8003876:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800387a:	2300      	movs	r3, #0
 800387c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003880:	2300      	movs	r3, #0
 8003882:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003886:	2300      	movs	r3, #0
 8003888:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800388c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003890:	2100      	movs	r1, #0
 8003892:	4618      	mov	r0, r3
 8003894:	f002 fcdc 	bl	8006250 <HAL_RCC_ClockConfig>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800389e:	f000 f8b1 	bl	8003a04 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80038a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038a6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80038a8:	2300      	movs	r3, #0
 80038aa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038ac:	f107 0308 	add.w	r3, r7, #8
 80038b0:	4618      	mov	r0, r3
 80038b2:	f002 fed1 	bl	8006658 <HAL_RCCEx_PeriphCLKConfig>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80038bc:	f000 f8a2 	bl	8003a04 <Error_Handler>
  }
}
 80038c0:	bf00      	nop
 80038c2:	37e0      	adds	r7, #224	; 0xe0
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40007000 	.word	0x40007000

080038d0 <CC_LogInfo>:
 * @param Subsystem of error eg. "CAN SEND"
 * @param error Full error string
 * @retval None
 */
void CC_LogInfo(char* msg, size_t length)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, length, HAL_MAX_DELAY);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	b29a      	uxth	r2, r3
 80038de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4803      	ldr	r0, [pc, #12]	; (80038f4 <CC_LogInfo+0x24>)
 80038e6:	f003 fd59 	bl	800739c <HAL_UART_Transmit>
}
 80038ea:	bf00      	nop
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20004c38 	.word	0x20004c38

080038f8 <fsm_thread_mainLoop>:
 * @brief FSM thread main loop task for RTOS
 * @param fsm the FSM object passed to the loop
 * @retval None
 */
__NO_RETURN void fsm_thread_mainLoop(void *fsm)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08c      	sub	sp, #48	; 0x30
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
	CC_LogInfo("Entering FSM Thread\r\n", strlen("Entering FSM Thread\r\n"));
 8003900:	2115      	movs	r1, #21
 8003902:	4830      	ldr	r0, [pc, #192]	; (80039c4 <fsm_thread_mainLoop+0xcc>)
 8003904:	f7ff ffe4 	bl	80038d0 <CC_LogInfo>
	fsm_setLogFunction(fsm, &CC_LogInfo);
 8003908:	492f      	ldr	r1, [pc, #188]	; (80039c8 <fsm_thread_mainLoop+0xd0>)
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7fd f938 	bl	8000b80 <fsm_setLogFunction>
	fsm_reset(fsm, &startState);
 8003910:	492e      	ldr	r1, [pc, #184]	; (80039cc <fsm_thread_mainLoop+0xd4>)
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd f8e8 	bl	8000ae8 <fsm_reset>
	//fsm_changeState(fsm, &debugState, "Forcing debug state");
	for(;;)
	{
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003918:	e012      	b.n	8003940 <fsm_thread_mainLoop+0x48>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(msg.header), msg.data);
 800391a:	f107 0308 	add.w	r3, r7, #8
 800391e:	331c      	adds	r3, #28
 8003920:	f107 0208 	add.w	r2, r7, #8
 8003924:	2100      	movs	r1, #0
 8003926:	482a      	ldr	r0, [pc, #168]	; (80039d0 <fsm_thread_mainLoop+0xd8>)
 8003928:	f001 fa51 	bl	8004dce <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN1Queue, &msg, 0U, 0U);
 800392c:	4b29      	ldr	r3, [pc, #164]	; (80039d4 <fsm_thread_mainLoop+0xdc>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f8d3 0538 	ldr.w	r0, [r3, #1336]	; 0x538
 8003934:	f107 0108 	add.w	r1, r7, #8
 8003938:	2300      	movs	r3, #0
 800393a:	2200      	movs	r2, #0
 800393c:	f004 fcf4 	bl	8008328 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003940:	2100      	movs	r1, #0
 8003942:	4823      	ldr	r0, [pc, #140]	; (80039d0 <fsm_thread_mainLoop+0xd8>)
 8003944:	f001 fb55 	bl	8004ff2 <HAL_CAN_GetRxFifoFillLevel>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1e5      	bne.n	800391a <fsm_thread_mainLoop+0x22>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN1: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.StdId);
			//CC_LogInfo(x, len);
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 800394e:	e012      	b.n	8003976 <fsm_thread_mainLoop+0x7e>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &(msg.header), msg.data);
 8003950:	f107 0308 	add.w	r3, r7, #8
 8003954:	331c      	adds	r3, #28
 8003956:	f107 0208 	add.w	r2, r7, #8
 800395a:	2100      	movs	r1, #0
 800395c:	481e      	ldr	r0, [pc, #120]	; (80039d8 <fsm_thread_mainLoop+0xe0>)
 800395e:	f001 fa36 	bl	8004dce <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN2Queue, &msg, 0U, 0U);
 8003962:	4b1c      	ldr	r3, [pc, #112]	; (80039d4 <fsm_thread_mainLoop+0xdc>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f8d3 053c 	ldr.w	r0, [r3, #1340]	; 0x53c
 800396a:	f107 0108 	add.w	r1, r7, #8
 800396e:	2300      	movs	r3, #0
 8003970:	2200      	movs	r2, #0
 8003972:	f004 fcd9 	bl	8008328 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 8003976:	2100      	movs	r1, #0
 8003978:	4817      	ldr	r0, [pc, #92]	; (80039d8 <fsm_thread_mainLoop+0xe0>)
 800397a:	f001 fb3a 	bl	8004ff2 <HAL_CAN_GetRxFifoFillLevel>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e5      	bne.n	8003950 <fsm_thread_mainLoop+0x58>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN2: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 8003984:	e012      	b.n	80039ac <fsm_thread_mainLoop+0xb4>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan3, CAN_RX_FIFO0, &(msg.header), msg.data);
 8003986:	f107 0308 	add.w	r3, r7, #8
 800398a:	331c      	adds	r3, #28
 800398c:	f107 0208 	add.w	r2, r7, #8
 8003990:	2100      	movs	r1, #0
 8003992:	4812      	ldr	r0, [pc, #72]	; (80039dc <fsm_thread_mainLoop+0xe4>)
 8003994:	f001 fa1b 	bl	8004dce <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN3Queue, &msg, 0U, 0U);
 8003998:	4b0e      	ldr	r3, [pc, #56]	; (80039d4 <fsm_thread_mainLoop+0xdc>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f8d3 0540 	ldr.w	r0, [r3, #1344]	; 0x540
 80039a0:	f107 0108 	add.w	r1, r7, #8
 80039a4:	2300      	movs	r3, #0
 80039a6:	2200      	movs	r2, #0
 80039a8:	f004 fcbe 	bl	8008328 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 80039ac:	2100      	movs	r1, #0
 80039ae:	480b      	ldr	r0, [pc, #44]	; (80039dc <fsm_thread_mainLoop+0xe4>)
 80039b0:	f001 fb1f 	bl	8004ff2 <HAL_CAN_GetRxFifoFillLevel>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1e5      	bne.n	8003986 <fsm_thread_mainLoop+0x8e>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN3: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}
		fsm_iterate(fsm);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fd f826 	bl	8000a0c <fsm_iterate>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 80039c0:	e7be      	b.n	8003940 <fsm_thread_mainLoop+0x48>
 80039c2:	bf00      	nop
 80039c4:	0800c208 	.word	0x0800c208
 80039c8:	080038d1 	.word	0x080038d1
 80039cc:	20000000 	.word	0x20000000
 80039d0:	20004bcc 	.word	0x20004bcc
 80039d4:	200049e0 	.word	0x200049e0
 80039d8:	20004ba4 	.word	0x20004ba4
 80039dc:	20004b7c 	.word	0x20004b7c

080039e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a04      	ldr	r2, [pc, #16]	; (8003a00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80039f2:	f000 f9e1 	bl	8003db8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40001400 	.word	0x40001400

08003a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003a08:	bf00      	nop
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
	...

08003a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a1a:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <HAL_MspInit+0x44>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	4a0e      	ldr	r2, [pc, #56]	; (8003a58 <HAL_MspInit+0x44>)
 8003a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a24:	6413      	str	r3, [r2, #64]	; 0x40
 8003a26:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <HAL_MspInit+0x44>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a2e:	607b      	str	r3, [r7, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <HAL_MspInit+0x44>)
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	4a08      	ldr	r2, [pc, #32]	; (8003a58 <HAL_MspInit+0x44>)
 8003a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a3e:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <HAL_MspInit+0x44>)
 8003a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a46:	603b      	str	r3, [r7, #0]
 8003a48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800

08003a5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08c      	sub	sp, #48	; 0x30
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	2037      	movs	r0, #55	; 0x37
 8003a72:	f001 fb9f 	bl	80051b4 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003a76:	2037      	movs	r0, #55	; 0x37
 8003a78:	f001 fbb8 	bl	80051ec <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003a7c:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <HAL_InitTick+0x9c>)
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	4a1d      	ldr	r2, [pc, #116]	; (8003af8 <HAL_InitTick+0x9c>)
 8003a82:	f043 0320 	orr.w	r3, r3, #32
 8003a86:	6413      	str	r3, [r2, #64]	; 0x40
 8003a88:	4b1b      	ldr	r3, [pc, #108]	; (8003af8 <HAL_InitTick+0x9c>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8c:	f003 0320 	and.w	r3, r3, #32
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003a94:	f107 0210 	add.w	r2, r7, #16
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f002 fda8 	bl	80065f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f002 fd7e 	bl	80065a4 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <HAL_InitTick+0xa0>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	0c9b      	lsrs	r3, r3, #18
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003ab8:	4b11      	ldr	r3, [pc, #68]	; (8003b00 <HAL_InitTick+0xa4>)
 8003aba:	4a12      	ldr	r2, [pc, #72]	; (8003b04 <HAL_InitTick+0xa8>)
 8003abc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8003abe:	4b10      	ldr	r3, [pc, #64]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ac0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003ac4:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003ac6:	4a0e      	ldr	r2, [pc, #56]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aca:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003acc:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003ad8:	4809      	ldr	r0, [pc, #36]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ada:	f003 f9ab 	bl	8006e34 <HAL_TIM_Base_Init>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d104      	bne.n	8003aee <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003ae4:	4806      	ldr	r0, [pc, #24]	; (8003b00 <HAL_InitTick+0xa4>)
 8003ae6:	f003 f9db 	bl	8006ea0 <HAL_TIM_Base_Start_IT>
 8003aea:	4603      	mov	r3, r0
 8003aec:	e000      	b.n	8003af0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3730      	adds	r7, #48	; 0x30
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40023800 	.word	0x40023800
 8003afc:	431bde83 	.word	0x431bde83
 8003b00:	20004bf8 	.word	0x20004bf8
 8003b04:	40001400 	.word	0x40001400

08003b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003b0c:	bf00      	nop
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b16:	b480      	push	{r7}
 8003b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b1a:	e7fe      	b.n	8003b1a <HardFault_Handler+0x4>

08003b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b20:	e7fe      	b.n	8003b20 <MemManage_Handler+0x4>

08003b22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b22:	b480      	push	{r7}
 8003b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b26:	e7fe      	b.n	8003b26 <BusFault_Handler+0x4>

08003b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b2c:	e7fe      	b.n	8003b2c <UsageFault_Handler+0x4>

08003b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b32:	bf00      	nop
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b3c:	b598      	push	{r3, r4, r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	CC_GlobalState->rtdTicksSpan = HAL_GetTick() - CC_GlobalState->rtdTicks;
 8003b40:	f000 f94e 	bl	8003de0 <HAL_GetTick>
 8003b44:	4601      	mov	r1, r0
 8003b46:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <EXTI15_10_IRQHandler+0x50>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f8d3 2550 	ldr.w	r2, [r3, #1360]	; 0x550
 8003b4e:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <EXTI15_10_IRQHandler+0x50>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	1a8a      	subs	r2, r1, r2
 8003b54:	f8c3 2554 	str.w	r2, [r3, #1364]	; 0x554
	CC_GlobalState->rtdTicks = HAL_GetTick();
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <EXTI15_10_IRQHandler+0x50>)
 8003b5a:	681c      	ldr	r4, [r3, #0]
 8003b5c:	f000 f940 	bl	8003de0 <HAL_GetTick>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
	if(CC_GlobalState->rtdTicksSpan > 10)
 8003b66:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <EXTI15_10_IRQHandler+0x50>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f8d3 3554 	ldr.w	r3, [r3, #1364]	; 0x554
 8003b6e:	2b0a      	cmp	r3, #10
 8003b70:	d906      	bls.n	8003b80 <EXTI15_10_IRQHandler+0x44>
	{
		CC_GlobalState->finalRtdTicks = HAL_GetTick();
 8003b72:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <EXTI15_10_IRQHandler+0x50>)
 8003b74:	681c      	ldr	r4, [r3, #0]
 8003b76:	f000 f933 	bl	8003de0 <HAL_GetTick>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	f8c4 3558 	str.w	r3, [r4, #1368]	; 0x558
	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003b80:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003b84:	f002 f892 	bl	8005cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b88:	bf00      	nop
 8003b8a:	bd98      	pop	{r3, r4, r7, pc}
 8003b8c:	200049e0 	.word	0x200049e0

08003b90 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003b94:	4802      	ldr	r0, [pc, #8]	; (8003ba0 <TIM7_IRQHandler+0x10>)
 8003b96:	f003 f9ad 	bl	8006ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003b9a:	bf00      	nop
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20004bf8 	.word	0x20004bf8

08003ba4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003ba8:	4802      	ldr	r0, [pc, #8]	; (8003bb4 <DMA2_Stream0_IRQHandler+0x10>)
 8003baa:	f001 fc3b 	bl	8005424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003bae:	bf00      	nop
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20004abc 	.word	0x20004abc

08003bb8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003bbc:	4802      	ldr	r0, [pc, #8]	; (8003bc8 <DMA2_Stream2_IRQHandler+0x10>)
 8003bbe:	f001 fc31 	bl	8005424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20004b1c 	.word	0x20004b1c

08003bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bd4:	4a14      	ldr	r2, [pc, #80]	; (8003c28 <_sbrk+0x5c>)
 8003bd6:	4b15      	ldr	r3, [pc, #84]	; (8003c2c <_sbrk+0x60>)
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003be0:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <_sbrk+0x64>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d102      	bne.n	8003bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003be8:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <_sbrk+0x64>)
 8003bea:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <_sbrk+0x68>)
 8003bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <_sbrk+0x64>)
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d207      	bcs.n	8003c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bfc:	f007 fd6e 	bl	800b6dc <__errno>
 8003c00:	4602      	mov	r2, r0
 8003c02:	230c      	movs	r3, #12
 8003c04:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c0a:	e009      	b.n	8003c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c0c:	4b08      	ldr	r3, [pc, #32]	; (8003c30 <_sbrk+0x64>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c12:	4b07      	ldr	r3, [pc, #28]	; (8003c30 <_sbrk+0x64>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	4a05      	ldr	r2, [pc, #20]	; (8003c30 <_sbrk+0x64>)
 8003c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20080000 	.word	0x20080000
 8003c2c:	00000400 	.word	0x00000400
 8003c30:	200000cc 	.word	0x200000cc
 8003c34:	20004d00 	.word	0x20004d00

08003c38 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c3c:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <SystemInit+0x28>)
 8003c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c42:	4a07      	ldr	r2, [pc, #28]	; (8003c60 <SystemInit+0x28>)
 8003c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003c4c:	4b04      	ldr	r3, [pc, #16]	; (8003c60 <SystemInit+0x28>)
 8003c4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c52:	609a      	str	r2, [r3, #8]
#endif
}
 8003c54:	bf00      	nop
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	e000ed00 	.word	0xe000ed00

08003c64 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003c68:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c6a:	4a15      	ldr	r2, [pc, #84]	; (8003cc0 <MX_USART3_UART_Init+0x5c>)
 8003c6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003c6e:	4b13      	ldr	r3, [pc, #76]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c76:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c7c:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c82:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c88:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c8a:	220c      	movs	r2, #12
 8003c8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c8e:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c94:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c9a:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003ca6:	4805      	ldr	r0, [pc, #20]	; (8003cbc <MX_USART3_UART_Init+0x58>)
 8003ca8:	f003 fb2a 	bl	8007300 <HAL_UART_Init>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003cb2:	f7ff fea7 	bl	8003a04 <Error_Handler>
  }

}
 8003cb6:	bf00      	nop
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	20004c38 	.word	0x20004c38
 8003cc0:	40004800 	.word	0x40004800

08003cc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08a      	sub	sp, #40	; 0x28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ccc:	f107 0314 	add.w	r3, r7, #20
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	605a      	str	r2, [r3, #4]
 8003cd6:	609a      	str	r2, [r3, #8]
 8003cd8:	60da      	str	r2, [r3, #12]
 8003cda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a17      	ldr	r2, [pc, #92]	; (8003d40 <HAL_UART_MspInit+0x7c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d128      	bne.n	8003d38 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ce6:	4b17      	ldr	r3, [pc, #92]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	4a16      	ldr	r2, [pc, #88]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003cec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cf2:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cfa:	613b      	str	r3, [r7, #16]
 8003cfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cfe:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	4a10      	ldr	r2, [pc, #64]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003d04:	f043 0302 	orr.w	r3, r3, #2
 8003d08:	6313      	str	r3, [r2, #48]	; 0x30
 8003d0a:	4b0e      	ldr	r3, [pc, #56]	; (8003d44 <HAL_UART_MspInit+0x80>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003d16:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d24:	2303      	movs	r3, #3
 8003d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d28:	2307      	movs	r3, #7
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d2c:	f107 0314 	add.w	r3, r7, #20
 8003d30:	4619      	mov	r1, r3
 8003d32:	4805      	ldr	r0, [pc, #20]	; (8003d48 <HAL_UART_MspInit+0x84>)
 8003d34:	f001 fdde 	bl	80058f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003d38:	bf00      	nop
 8003d3a:	3728      	adds	r7, #40	; 0x28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40004800 	.word	0x40004800
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40020400 	.word	0x40020400

08003d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d52:	e003      	b.n	8003d5c <LoopCopyDataInit>

08003d54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d54:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d5a:	3104      	adds	r1, #4

08003d5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d5c:	480b      	ldr	r0, [pc, #44]	; (8003d8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d64:	d3f6      	bcc.n	8003d54 <CopyDataInit>
  ldr  r2, =_sbss
 8003d66:	4a0b      	ldr	r2, [pc, #44]	; (8003d94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d68:	e002      	b.n	8003d70 <LoopFillZerobss>

08003d6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d6c:	f842 3b04 	str.w	r3, [r2], #4

08003d70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d70:	4b09      	ldr	r3, [pc, #36]	; (8003d98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d74:	d3f9      	bcc.n	8003d6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003d76:	f7ff ff5f 	bl	8003c38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d7a:	f007 fcb5 	bl	800b6e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d7e:	f7ff fc83 	bl	8003688 <main>
  bx  lr    
 8003d82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003d84:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003d88:	0800c2e4 	.word	0x0800c2e4
  ldr  r0, =_sdata
 8003d8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d90:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8003d94:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 8003d98:	20004d00 	.word	0x20004d00

08003d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d9c:	e7fe      	b.n	8003d9c <ADC_IRQHandler>

08003d9e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003da2:	2003      	movs	r0, #3
 8003da4:	f001 f9fb 	bl	800519e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003da8:	2000      	movs	r0, #0
 8003daa:	f7ff fe57 	bl	8003a5c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003dae:	f7ff fe31 	bl	8003a14 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dbc:	4b06      	ldr	r3, [pc, #24]	; (8003dd8 <HAL_IncTick+0x20>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <HAL_IncTick+0x24>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	4a04      	ldr	r2, [pc, #16]	; (8003ddc <HAL_IncTick+0x24>)
 8003dca:	6013      	str	r3, [r2, #0]
}
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	20000038 	.word	0x20000038
 8003ddc:	20004cb8 	.word	0x20004cb8

08003de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  return uwTick;
 8003de4:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <HAL_GetTick+0x14>)
 8003de6:	681b      	ldr	r3, [r3, #0]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	20004cb8 	.word	0x20004cb8

08003df8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e031      	b.n	8003e72 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d109      	bne.n	8003e2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7ff f8ac 	bl	8002f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d116      	bne.n	8003e64 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e3a:	4b10      	ldr	r3, [pc, #64]	; (8003e7c <HAL_ADC_Init+0x84>)
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	f043 0202 	orr.w	r2, r3, #2
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fb3e 	bl	80044c8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	f023 0303 	bic.w	r3, r3, #3
 8003e5a:	f043 0201 	orr.w	r2, r3, #1
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	641a      	str	r2, [r3, #64]	; 0x40
 8003e62:	e001      	b.n	8003e68 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	ffffeefd 	.word	0xffffeefd

08003e80 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d101      	bne.n	8003e9a <HAL_ADC_Start+0x1a>
 8003e96:	2302      	movs	r3, #2
 8003e98:	e0a0      	b.n	8003fdc <HAL_ADC_Start+0x15c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d018      	beq.n	8003ee2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003ec0:	4b49      	ldr	r3, [pc, #292]	; (8003fe8 <HAL_ADC_Start+0x168>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a49      	ldr	r2, [pc, #292]	; (8003fec <HAL_ADC_Start+0x16c>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	0c9a      	lsrs	r2, r3, #18
 8003ecc:	4613      	mov	r3, r2
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	4413      	add	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003ed4:	e002      	b.n	8003edc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f9      	bne.n	8003ed6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d174      	bne.n	8003fda <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ef4:	4b3e      	ldr	r3, [pc, #248]	; (8003ff0 <HAL_ADC_Start+0x170>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d007      	beq.n	8003f1e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f12:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f16:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f2a:	d106      	bne.n	8003f3a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f30:	f023 0206 	bic.w	r2, r3, #6
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	645a      	str	r2, [r3, #68]	; 0x44
 8003f38:	e002      	b.n	8003f40 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f50:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003f52:	4b28      	ldr	r3, [pc, #160]	; (8003ff4 <HAL_ADC_Start+0x174>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 031f 	and.w	r3, r3, #31
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10f      	bne.n	8003f7e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d136      	bne.n	8003fda <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f7a:	609a      	str	r2, [r3, #8]
 8003f7c:	e02d      	b.n	8003fda <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a1d      	ldr	r2, [pc, #116]	; (8003ff8 <HAL_ADC_Start+0x178>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d10e      	bne.n	8003fa6 <HAL_ADC_Start+0x126>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d107      	bne.n	8003fa6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fa4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003fa6:	4b13      	ldr	r3, [pc, #76]	; (8003ff4 <HAL_ADC_Start+0x174>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f003 0310 	and.w	r3, r3, #16
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d113      	bne.n	8003fda <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a11      	ldr	r2, [pc, #68]	; (8003ffc <HAL_ADC_Start+0x17c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d10e      	bne.n	8003fda <HAL_ADC_Start+0x15a>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d107      	bne.n	8003fda <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fd8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	20000030 	.word	0x20000030
 8003fec:	431bde83 	.word	0x431bde83
 8003ff0:	fffff8fe 	.word	0xfffff8fe
 8003ff4:	40012300 	.word	0x40012300
 8003ff8:	40012000 	.word	0x40012000
 8003ffc:	40012200 	.word	0x40012200

08004000 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_ADC_Start_DMA+0x1e>
 800401a:	2302      	movs	r3, #2
 800401c:	e0c7      	b.n	80041ae <HAL_ADC_Start_DMA+0x1ae>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b01      	cmp	r3, #1
 8004032:	d018      	beq.n	8004066 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0201 	orr.w	r2, r2, #1
 8004042:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004044:	4b5c      	ldr	r3, [pc, #368]	; (80041b8 <HAL_ADC_Start_DMA+0x1b8>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a5c      	ldr	r2, [pc, #368]	; (80041bc <HAL_ADC_Start_DMA+0x1bc>)
 800404a:	fba2 2303 	umull	r2, r3, r2, r3
 800404e:	0c9a      	lsrs	r2, r3, #18
 8004050:	4613      	mov	r3, r2
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	4413      	add	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8004058:	e002      	b.n	8004060 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	3b01      	subs	r3, #1
 800405e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f9      	bne.n	800405a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b01      	cmp	r3, #1
 8004072:	f040 809b 	bne.w	80041ac <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800407a:	4b51      	ldr	r3, [pc, #324]	; (80041c0 <HAL_ADC_Start_DMA+0x1c0>)
 800407c:	4013      	ands	r3, r2
 800407e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800409c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040b0:	d106      	bne.n	80040c0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b6:	f023 0206 	bic.w	r2, r3, #6
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	645a      	str	r2, [r3, #68]	; 0x44
 80040be:	e002      	b.n	80040c6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d2:	4a3c      	ldr	r2, [pc, #240]	; (80041c4 <HAL_ADC_Start_DMA+0x1c4>)
 80040d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040da:	4a3b      	ldr	r2, [pc, #236]	; (80041c8 <HAL_ADC_Start_DMA+0x1c8>)
 80040dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	4a3a      	ldr	r2, [pc, #232]	; (80041cc <HAL_ADC_Start_DMA+0x1cc>)
 80040e4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80040fe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800410e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	334c      	adds	r3, #76	; 0x4c
 800411a:	4619      	mov	r1, r3
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f001 f920 	bl	8005364 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004124:	4b2a      	ldr	r3, [pc, #168]	; (80041d0 <HAL_ADC_Start_DMA+0x1d0>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 031f 	and.w	r3, r3, #31
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10f      	bne.n	8004150 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d136      	bne.n	80041ac <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800414c:	609a      	str	r2, [r3, #8]
 800414e:	e02d      	b.n	80041ac <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a1f      	ldr	r2, [pc, #124]	; (80041d4 <HAL_ADC_Start_DMA+0x1d4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d10e      	bne.n	8004178 <HAL_ADC_Start_DMA+0x178>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d107      	bne.n	8004178 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004176:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004178:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <HAL_ADC_Start_DMA+0x1d0>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f003 0310 	and.w	r3, r3, #16
 8004180:	2b00      	cmp	r3, #0
 8004182:	d113      	bne.n	80041ac <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a13      	ldr	r2, [pc, #76]	; (80041d8 <HAL_ADC_Start_DMA+0x1d8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d10e      	bne.n	80041ac <HAL_ADC_Start_DMA+0x1ac>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d107      	bne.n	80041ac <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689a      	ldr	r2, [r3, #8]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80041aa:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000030 	.word	0x20000030
 80041bc:	431bde83 	.word	0x431bde83
 80041c0:	fffff8fe 	.word	0xfffff8fe
 80041c4:	080046bd 	.word	0x080046bd
 80041c8:	08004777 	.word	0x08004777
 80041cc:	08004793 	.word	0x08004793
 80041d0:	40012300 	.word	0x40012300
 80041d4:	40012000 	.word	0x40012000
 80041d8:	40012200 	.word	0x40012200

080041dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
	...

08004234 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_ADC_ConfigChannel+0x1c>
 800424c:	2302      	movs	r3, #2
 800424e:	e12a      	b.n	80044a6 <HAL_ADC_ConfigChannel+0x272>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b09      	cmp	r3, #9
 800425e:	d93a      	bls.n	80042d6 <HAL_ADC_ConfigChannel+0xa2>
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004268:	d035      	beq.n	80042d6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68d9      	ldr	r1, [r3, #12]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	b29b      	uxth	r3, r3
 8004276:	461a      	mov	r2, r3
 8004278:	4613      	mov	r3, r2
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	4413      	add	r3, r2
 800427e:	3b1e      	subs	r3, #30
 8004280:	2207      	movs	r2, #7
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
 8004286:	43da      	mvns	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	400a      	ands	r2, r1
 800428e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a87      	ldr	r2, [pc, #540]	; (80044b4 <HAL_ADC_ConfigChannel+0x280>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d10a      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68d9      	ldr	r1, [r3, #12]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	061a      	lsls	r2, r3, #24
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042ae:	e035      	b.n	800431c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68d9      	ldr	r1, [r3, #12]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	689a      	ldr	r2, [r3, #8]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	4618      	mov	r0, r3
 80042c2:	4603      	mov	r3, r0
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	4403      	add	r3, r0
 80042c8:	3b1e      	subs	r3, #30
 80042ca:	409a      	lsls	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042d4:	e022      	b.n	800431c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6919      	ldr	r1, [r3, #16]
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	4613      	mov	r3, r2
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	4413      	add	r3, r2
 80042ea:	2207      	movs	r2, #7
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43da      	mvns	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	400a      	ands	r2, r1
 80042f8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6919      	ldr	r1, [r3, #16]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	b29b      	uxth	r3, r3
 800430a:	4618      	mov	r0, r3
 800430c:	4603      	mov	r3, r0
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4403      	add	r3, r0
 8004312:	409a      	lsls	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b06      	cmp	r3, #6
 8004322:	d824      	bhi.n	800436e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	4613      	mov	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	3b05      	subs	r3, #5
 8004336:	221f      	movs	r2, #31
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	43da      	mvns	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	400a      	ands	r2, r1
 8004344:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	b29b      	uxth	r3, r3
 8004352:	4618      	mov	r0, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	4613      	mov	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	3b05      	subs	r3, #5
 8004360:	fa00 f203 	lsl.w	r2, r0, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	635a      	str	r2, [r3, #52]	; 0x34
 800436c:	e04c      	b.n	8004408 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b0c      	cmp	r3, #12
 8004374:	d824      	bhi.n	80043c0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	3b23      	subs	r3, #35	; 0x23
 8004388:	221f      	movs	r2, #31
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	43da      	mvns	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	400a      	ands	r2, r1
 8004396:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	4618      	mov	r0, r3
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	4613      	mov	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	3b23      	subs	r3, #35	; 0x23
 80043b2:	fa00 f203 	lsl.w	r2, r0, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
 80043be:	e023      	b.n	8004408 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	3b41      	subs	r3, #65	; 0x41
 80043d2:	221f      	movs	r2, #31
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43da      	mvns	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	400a      	ands	r2, r1
 80043e0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	4618      	mov	r0, r3
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	4613      	mov	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	3b41      	subs	r3, #65	; 0x41
 80043fc:	fa00 f203 	lsl.w	r2, r0, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a2a      	ldr	r2, [pc, #168]	; (80044b8 <HAL_ADC_ConfigChannel+0x284>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d10a      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x1f4>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800441a:	d105      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800441c:	4b27      	ldr	r3, [pc, #156]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	4a26      	ldr	r2, [pc, #152]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 8004422:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004426:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a22      	ldr	r2, [pc, #136]	; (80044b8 <HAL_ADC_ConfigChannel+0x284>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d109      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x212>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b12      	cmp	r3, #18
 8004438:	d105      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800443a:	4b20      	ldr	r3, [pc, #128]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	4a1f      	ldr	r2, [pc, #124]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 8004440:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004444:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a1b      	ldr	r2, [pc, #108]	; (80044b8 <HAL_ADC_ConfigChannel+0x284>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d125      	bne.n	800449c <HAL_ADC_ConfigChannel+0x268>
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a17      	ldr	r2, [pc, #92]	; (80044b4 <HAL_ADC_ConfigChannel+0x280>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <HAL_ADC_ConfigChannel+0x22e>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b11      	cmp	r3, #17
 8004460:	d11c      	bne.n	800449c <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004462:	4b16      	ldr	r3, [pc, #88]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	4a15      	ldr	r2, [pc, #84]	; (80044bc <HAL_ADC_ConfigChannel+0x288>)
 8004468:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800446c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <HAL_ADC_ConfigChannel+0x280>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d111      	bne.n	800449c <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004478:	4b11      	ldr	r3, [pc, #68]	; (80044c0 <HAL_ADC_ConfigChannel+0x28c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a11      	ldr	r2, [pc, #68]	; (80044c4 <HAL_ADC_ConfigChannel+0x290>)
 800447e:	fba2 2303 	umull	r2, r3, r2, r3
 8004482:	0c9a      	lsrs	r2, r3, #18
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800448e:	e002      	b.n	8004496 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	3b01      	subs	r3, #1
 8004494:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1f9      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	10000012 	.word	0x10000012
 80044b8:	40012000 	.word	0x40012000
 80044bc:	40012300 	.word	0x40012300
 80044c0:	20000030 	.word	0x20000030
 80044c4:	431bde83 	.word	0x431bde83

080044c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80044d0:	4b78      	ldr	r3, [pc, #480]	; (80046b4 <ADC_Init+0x1ec>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	4a77      	ldr	r2, [pc, #476]	; (80046b4 <ADC_Init+0x1ec>)
 80044d6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80044da:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80044dc:	4b75      	ldr	r3, [pc, #468]	; (80046b4 <ADC_Init+0x1ec>)
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	4973      	ldr	r1, [pc, #460]	; (80046b4 <ADC_Init+0x1ec>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	6859      	ldr	r1, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	021a      	lsls	r2, r3, #8
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800451c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6859      	ldr	r1, [r3, #4]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800453e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6899      	ldr	r1, [r3, #8]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004556:	4a58      	ldr	r2, [pc, #352]	; (80046b8 <ADC_Init+0x1f0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d022      	beq.n	80045a2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800456a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6899      	ldr	r1, [r3, #8]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800458c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6899      	ldr	r1, [r3, #8]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	609a      	str	r2, [r3, #8]
 80045a0:	e00f      	b.n	80045c2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80045c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0202 	bic.w	r2, r2, #2
 80045d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6899      	ldr	r1, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	005a      	lsls	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d01b      	beq.n	8004628 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800460e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6859      	ldr	r1, [r3, #4]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	3b01      	subs	r3, #1
 800461c:	035a      	lsls	r2, r3, #13
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	430a      	orrs	r2, r1
 8004624:	605a      	str	r2, [r3, #4]
 8004626:	e007      	b.n	8004638 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004636:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004646:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	3b01      	subs	r3, #1
 8004654:	051a      	lsls	r2, r3, #20
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800466c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6899      	ldr	r1, [r3, #8]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800467a:	025a      	lsls	r2, r3, #9
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689a      	ldr	r2, [r3, #8]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004692:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6899      	ldr	r1, [r3, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	029a      	lsls	r2, r3, #10
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	609a      	str	r2, [r3, #8]
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	40012300 	.word	0x40012300
 80046b8:	0f000001 	.word	0x0f000001

080046bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d13c      	bne.n	8004750 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d12b      	bne.n	8004748 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d127      	bne.n	8004748 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004702:	2b00      	cmp	r3, #0
 8004704:	d006      	beq.n	8004714 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004710:	2b00      	cmp	r3, #0
 8004712:	d119      	bne.n	8004748 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 0220 	bic.w	r2, r2, #32
 8004722:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004728:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d105      	bne.n	8004748 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	f043 0201 	orr.w	r2, r3, #1
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f7ff fd54 	bl	80041f6 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800474e:	e00e      	b.n	800476e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f7ff fd5e 	bl	800421e <HAL_ADC_ErrorCallback>
}
 8004762:	e004      	b.n	800476e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	4798      	blx	r3
}
 800476e:	bf00      	nop
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b084      	sub	sp, #16
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f7ff fd40 	bl	800420a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800478a:	bf00      	nop
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2240      	movs	r2, #64	; 0x40
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047aa:	f043 0204 	orr.w	r2, r3, #4
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f7ff fd33 	bl	800421e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047b8:	bf00      	nop
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e0ed      	b.n	80049ae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fe fd84 	bl	80032ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0202 	bic.w	r2, r2, #2
 80047f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047f4:	f7ff faf4 	bl	8003de0 <HAL_GetTick>
 80047f8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80047fa:	e012      	b.n	8004822 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047fc:	f7ff faf0 	bl	8003de0 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b0a      	cmp	r3, #10
 8004808:	d90b      	bls.n	8004822 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2205      	movs	r2, #5
 800481a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e0c5      	b.n	80049ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e5      	bne.n	80047fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0201 	orr.w	r2, r2, #1
 800483e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004840:	f7ff face 	bl	8003de0 <HAL_GetTick>
 8004844:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004846:	e012      	b.n	800486e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004848:	f7ff faca 	bl	8003de0 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b0a      	cmp	r3, #10
 8004854:	d90b      	bls.n	800486e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2205      	movs	r2, #5
 8004866:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e09f      	b.n	80049ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0e5      	beq.n	8004848 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	7e1b      	ldrb	r3, [r3, #24]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d108      	bne.n	8004896 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	e007      	b.n	80048a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	7e5b      	ldrb	r3, [r3, #25]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d108      	bne.n	80048c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e007      	b.n	80048d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	7e9b      	ldrb	r3, [r3, #26]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d108      	bne.n	80048ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0220 	orr.w	r2, r2, #32
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	e007      	b.n	80048fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0220 	bic.w	r2, r2, #32
 80048f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	7edb      	ldrb	r3, [r3, #27]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d108      	bne.n	8004914 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 0210 	bic.w	r2, r2, #16
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	e007      	b.n	8004924 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0210 	orr.w	r2, r2, #16
 8004922:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	7f1b      	ldrb	r3, [r3, #28]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d108      	bne.n	800493e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f042 0208 	orr.w	r2, r2, #8
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	e007      	b.n	800494e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0208 	bic.w	r2, r2, #8
 800494c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	7f5b      	ldrb	r3, [r3, #29]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d108      	bne.n	8004968 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0204 	orr.w	r2, r2, #4
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	e007      	b.n	8004978 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0204 	bic.w	r2, r2, #4
 8004976:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	431a      	orrs	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	ea42 0103 	orr.w	r1, r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	1e5a      	subs	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b087      	sub	sp, #28
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049ce:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80049d0:	7cfb      	ldrb	r3, [r7, #19]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d003      	beq.n	80049de <HAL_CAN_ConfigFilter+0x26>
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	2b02      	cmp	r3, #2
 80049da:	f040 80c7 	bne.w	8004b6c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a69      	ldr	r2, [pc, #420]	; (8004b88 <HAL_CAN_ConfigFilter+0x1d0>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d001      	beq.n	80049ec <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80049e8:	4b68      	ldr	r3, [pc, #416]	; (8004b8c <HAL_CAN_ConfigFilter+0x1d4>)
 80049ea:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80049f2:	f043 0201 	orr.w	r2, r3, #1
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	4a63      	ldr	r2, [pc, #396]	; (8004b8c <HAL_CAN_ConfigFilter+0x1d4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d111      	bne.n	8004a28 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a0a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	431a      	orrs	r2, r3
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	f003 031f 	and.w	r3, r3, #31
 8004a30:	2201      	movs	r2, #1
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	43db      	mvns	r3, r3
 8004a42:	401a      	ands	r2, r3
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d123      	bne.n	8004a9a <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	43db      	mvns	r3, r3
 8004a5c:	401a      	ands	r2, r3
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a74:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	3248      	adds	r2, #72	; 0x48
 8004a7a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a8e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a90:	6979      	ldr	r1, [r7, #20]
 8004a92:	3348      	adds	r3, #72	; 0x48
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	440b      	add	r3, r1
 8004a98:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d122      	bne.n	8004ae8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ac2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	3248      	adds	r2, #72	; 0x48
 8004ac8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004adc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ade:	6979      	ldr	r1, [r7, #20]
 8004ae0:	3348      	adds	r3, #72	; 0x48
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	440b      	add	r3, r1
 8004ae6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d109      	bne.n	8004b04 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	43db      	mvns	r3, r3
 8004afa:	401a      	ands	r2, r3
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004b02:	e007      	b.n	8004b14 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d109      	bne.n	8004b30 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	43db      	mvns	r3, r3
 8004b26:	401a      	ands	r2, r3
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004b2e:	e007      	b.n	8004b40 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d107      	bne.n	8004b58 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	431a      	orrs	r2, r3
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b5e:	f023 0201 	bic.w	r2, r3, #1
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	e006      	b.n	8004b7a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
  }
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	371c      	adds	r7, #28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40003400 	.word	0x40003400
 8004b8c:	40006400 	.word	0x40006400

08004b90 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d12e      	bne.n	8004c02 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0201 	bic.w	r2, r2, #1
 8004bba:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004bbc:	f7ff f910 	bl	8003de0 <HAL_GetTick>
 8004bc0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bc2:	e012      	b.n	8004bea <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004bc4:	f7ff f90c 	bl	8003de0 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b0a      	cmp	r3, #10
 8004bd0:	d90b      	bls.n	8004bea <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2205      	movs	r2, #5
 8004be2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e012      	b.n	8004c10 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1e5      	bne.n	8004bc4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	e006      	b.n	8004c10 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
  }
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b089      	sub	sp, #36	; 0x24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c2c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c36:	7ffb      	ldrb	r3, [r7, #31]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d003      	beq.n	8004c44 <HAL_CAN_AddTxMessage+0x2c>
 8004c3c:	7ffb      	ldrb	r3, [r7, #31]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	f040 80b8 	bne.w	8004db4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10a      	bne.n	8004c64 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d105      	bne.n	8004c64 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 80a0 	beq.w	8004da4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	0e1b      	lsrs	r3, r3, #24
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d907      	bls.n	8004c84 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c78:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e09e      	b.n	8004dc2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004c84:	2201      	movs	r2, #1
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	409a      	lsls	r2, r3
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10d      	bne.n	8004cb2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ca0:	68f9      	ldr	r1, [r7, #12]
 8004ca2:	6809      	ldr	r1, [r1, #0]
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	3318      	adds	r3, #24
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	440b      	add	r3, r1
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e00f      	b.n	8004cd2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cbc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cc2:	68f9      	ldr	r1, [r7, #12]
 8004cc4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004cc6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	3318      	adds	r3, #24
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	440b      	add	r3, r1
 8004cd0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6819      	ldr	r1, [r3, #0]
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	691a      	ldr	r2, [r3, #16]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	3318      	adds	r3, #24
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	440b      	add	r3, r1
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	7d1b      	ldrb	r3, [r3, #20]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d111      	bne.n	8004d12 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	3318      	adds	r3, #24
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	4413      	add	r3, r2
 8004cfa:	3304      	adds	r3, #4
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	6811      	ldr	r1, [r2, #0]
 8004d02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	3318      	adds	r3, #24
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	440b      	add	r3, r1
 8004d0e:	3304      	adds	r3, #4
 8004d10:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	3307      	adds	r3, #7
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	061a      	lsls	r2, r3, #24
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3306      	adds	r3, #6
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	041b      	lsls	r3, r3, #16
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3305      	adds	r3, #5
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	3204      	adds	r2, #4
 8004d32:	7812      	ldrb	r2, [r2, #0]
 8004d34:	4610      	mov	r0, r2
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	6811      	ldr	r1, [r2, #0]
 8004d3a:	ea43 0200 	orr.w	r2, r3, r0
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	440b      	add	r3, r1
 8004d44:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004d48:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3303      	adds	r3, #3
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	061a      	lsls	r2, r3, #24
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	3302      	adds	r3, #2
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	041b      	lsls	r3, r3, #16
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	021b      	lsls	r3, r3, #8
 8004d64:	4313      	orrs	r3, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	7812      	ldrb	r2, [r2, #0]
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	6811      	ldr	r1, [r2, #0]
 8004d70:	ea43 0200 	orr.w	r2, r3, r0
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	011b      	lsls	r3, r3, #4
 8004d78:	440b      	add	r3, r1
 8004d7a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004d7e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	3318      	adds	r3, #24
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	4413      	add	r3, r2
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	6811      	ldr	r1, [r2, #0]
 8004d92:	f043 0201 	orr.w	r2, r3, #1
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	3318      	adds	r3, #24
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	440b      	add	r3, r1
 8004d9e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	e00e      	b.n	8004dc2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e006      	b.n	8004dc2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
  }
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3724      	adds	r7, #36	; 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b087      	sub	sp, #28
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	607a      	str	r2, [r7, #4]
 8004dda:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004de2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004de4:	7dfb      	ldrb	r3, [r7, #23]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d003      	beq.n	8004df2 <HAL_CAN_GetRxMessage+0x24>
 8004dea:	7dfb      	ldrb	r3, [r7, #23]
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	f040 80f3 	bne.w	8004fd8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10e      	bne.n	8004e16 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d116      	bne.n	8004e34 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0e7      	b.n	8004fe6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	f003 0303 	and.w	r3, r3, #3
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d107      	bne.n	8004e34 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e28:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0d8      	b.n	8004fe6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	331b      	adds	r3, #27
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	4413      	add	r3, r2
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0204 	and.w	r2, r3, #4
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10c      	bne.n	8004e6c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	331b      	adds	r3, #27
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	4413      	add	r3, r2
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	0d5b      	lsrs	r3, r3, #21
 8004e62:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	e00b      	b.n	8004e84 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	331b      	adds	r3, #27
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	4413      	add	r3, r2
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	08db      	lsrs	r3, r3, #3
 8004e7c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	331b      	adds	r3, #27
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	4413      	add	r3, r2
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0202 	and.w	r2, r3, #2
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	331b      	adds	r3, #27
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	4413      	add	r3, r2
 8004ea6:	3304      	adds	r3, #4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 020f 	and.w	r2, r3, #15
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	331b      	adds	r3, #27
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	0a1b      	lsrs	r3, r3, #8
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	331b      	adds	r3, #27
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	4413      	add	r3, r2
 8004ed6:	3304      	adds	r3, #4
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	0c1b      	lsrs	r3, r3, #16
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	011b      	lsls	r3, r3, #4
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	0a1a      	lsrs	r2, r3, #8
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	011b      	lsls	r3, r3, #4
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	0c1a      	lsrs	r2, r3, #16
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	3302      	adds	r3, #2
 8004f28:	b2d2      	uxtb	r2, r2
 8004f2a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	4413      	add	r3, r2
 8004f36:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	0e1a      	lsrs	r2, r3, #24
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	3303      	adds	r3, #3
 8004f42:	b2d2      	uxtb	r2, r2
 8004f44:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	4413      	add	r3, r2
 8004f50:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	0a1a      	lsrs	r2, r3, #8
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	3305      	adds	r3, #5
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	0c1a      	lsrs	r2, r3, #16
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	3306      	adds	r3, #6
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	4413      	add	r3, r2
 8004f9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	0e1a      	lsrs	r2, r3, #24
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	3307      	adds	r3, #7
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d108      	bne.n	8004fc4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0220 	orr.w	r2, r2, #32
 8004fc0:	60da      	str	r2, [r3, #12]
 8004fc2:	e007      	b.n	8004fd4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691a      	ldr	r2, [r3, #16]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0220 	orr.w	r2, r2, #32
 8004fd2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	e006      	b.n	8004fe6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
  }
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	371c      	adds	r7, #28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b085      	sub	sp, #20
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
 8004ffa:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005006:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005008:	7afb      	ldrb	r3, [r7, #11]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d002      	beq.n	8005014 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800500e:	7afb      	ldrb	r3, [r7, #11]
 8005010:	2b02      	cmp	r3, #2
 8005012:	d10f      	bne.n	8005034 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d106      	bne.n	8005028 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f003 0303 	and.w	r3, r3, #3
 8005024:	60fb      	str	r3, [r7, #12]
 8005026:	e005      	b.n	8005034 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f003 0303 	and.w	r3, r3, #3
 8005032:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8005034:	68fb      	ldr	r3, [r7, #12]
}
 8005036:	4618      	mov	r0, r3
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
	...

08005044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f003 0307 	and.w	r3, r3, #7
 8005052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <__NVIC_SetPriorityGrouping+0x40>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005060:	4013      	ands	r3, r2
 8005062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800506c:	4b06      	ldr	r3, [pc, #24]	; (8005088 <__NVIC_SetPriorityGrouping+0x44>)
 800506e:	4313      	orrs	r3, r2
 8005070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005072:	4a04      	ldr	r2, [pc, #16]	; (8005084 <__NVIC_SetPriorityGrouping+0x40>)
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	60d3      	str	r3, [r2, #12]
}
 8005078:	bf00      	nop
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr
 8005084:	e000ed00 	.word	0xe000ed00
 8005088:	05fa0000 	.word	0x05fa0000

0800508c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005090:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <__NVIC_GetPriorityGrouping+0x18>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	0a1b      	lsrs	r3, r3, #8
 8005096:	f003 0307 	and.w	r3, r3, #7
}
 800509a:	4618      	mov	r0, r3
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	e000ed00 	.word	0xe000ed00

080050a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	db0b      	blt.n	80050d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ba:	79fb      	ldrb	r3, [r7, #7]
 80050bc:	f003 021f 	and.w	r2, r3, #31
 80050c0:	4907      	ldr	r1, [pc, #28]	; (80050e0 <__NVIC_EnableIRQ+0x38>)
 80050c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	2001      	movs	r0, #1
 80050ca:	fa00 f202 	lsl.w	r2, r0, r2
 80050ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	e000e100 	.word	0xe000e100

080050e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	6039      	str	r1, [r7, #0]
 80050ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	db0a      	blt.n	800510e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	490c      	ldr	r1, [pc, #48]	; (8005130 <__NVIC_SetPriority+0x4c>)
 80050fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005102:	0112      	lsls	r2, r2, #4
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	440b      	add	r3, r1
 8005108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800510c:	e00a      	b.n	8005124 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	b2da      	uxtb	r2, r3
 8005112:	4908      	ldr	r1, [pc, #32]	; (8005134 <__NVIC_SetPriority+0x50>)
 8005114:	79fb      	ldrb	r3, [r7, #7]
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	3b04      	subs	r3, #4
 800511c:	0112      	lsls	r2, r2, #4
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	440b      	add	r3, r1
 8005122:	761a      	strb	r2, [r3, #24]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	e000e100 	.word	0xe000e100
 8005134:	e000ed00 	.word	0xe000ed00

08005138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005138:	b480      	push	{r7}
 800513a:	b089      	sub	sp, #36	; 0x24
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f003 0307 	and.w	r3, r3, #7
 800514a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	f1c3 0307 	rsb	r3, r3, #7
 8005152:	2b04      	cmp	r3, #4
 8005154:	bf28      	it	cs
 8005156:	2304      	movcs	r3, #4
 8005158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	3304      	adds	r3, #4
 800515e:	2b06      	cmp	r3, #6
 8005160:	d902      	bls.n	8005168 <NVIC_EncodePriority+0x30>
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	3b03      	subs	r3, #3
 8005166:	e000      	b.n	800516a <NVIC_EncodePriority+0x32>
 8005168:	2300      	movs	r3, #0
 800516a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800516c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	fa02 f303 	lsl.w	r3, r2, r3
 8005176:	43da      	mvns	r2, r3
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	401a      	ands	r2, r3
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005180:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	fa01 f303 	lsl.w	r3, r1, r3
 800518a:	43d9      	mvns	r1, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005190:	4313      	orrs	r3, r2
         );
}
 8005192:	4618      	mov	r0, r3
 8005194:	3724      	adds	r7, #36	; 0x24
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b082      	sub	sp, #8
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f7ff ff4c 	bl	8005044 <__NVIC_SetPriorityGrouping>
}
 80051ac:	bf00      	nop
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	4603      	mov	r3, r0
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051c6:	f7ff ff61 	bl	800508c <__NVIC_GetPriorityGrouping>
 80051ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	68b9      	ldr	r1, [r7, #8]
 80051d0:	6978      	ldr	r0, [r7, #20]
 80051d2:	f7ff ffb1 	bl	8005138 <NVIC_EncodePriority>
 80051d6:	4602      	mov	r2, r0
 80051d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051dc:	4611      	mov	r1, r2
 80051de:	4618      	mov	r0, r3
 80051e0:	f7ff ff80 	bl	80050e4 <__NVIC_SetPriority>
}
 80051e4:	bf00      	nop
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7ff ff54 	bl	80050a8 <__NVIC_EnableIRQ>
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005214:	f7fe fde4 	bl	8003de0 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e099      	b.n	8005358 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0201 	bic.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005244:	e00f      	b.n	8005266 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005246:	f7fe fdcb 	bl	8003de0 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b05      	cmp	r3, #5
 8005252:	d908      	bls.n	8005266 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2220      	movs	r2, #32
 8005258:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2203      	movs	r2, #3
 800525e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e078      	b.n	8005358 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1e8      	bne.n	8005246 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	4b38      	ldr	r3, [pc, #224]	; (8005360 <HAL_DMA_Init+0x158>)
 8005280:	4013      	ands	r3, r2
 8005282:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005292:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800529e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	2b04      	cmp	r3, #4
 80052be:	d107      	bne.n	80052d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c8:	4313      	orrs	r3, r2
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f023 0307 	bic.w	r3, r3, #7
 80052e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	2b04      	cmp	r3, #4
 80052f8:	d117      	bne.n	800532a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4313      	orrs	r3, r2
 8005302:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00e      	beq.n	800532a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 fa77 	bl	8005800 <DMA_CheckFifoParam>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d008      	beq.n	800532a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2240      	movs	r2, #64	; 0x40
 800531c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005326:	2301      	movs	r3, #1
 8005328:	e016      	b.n	8005358 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fa2e 	bl	8005794 <DMA_CalcBaseAndBitshift>
 8005338:	4603      	mov	r3, r0
 800533a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005340:	223f      	movs	r2, #63	; 0x3f
 8005342:	409a      	lsls	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	e010803f 	.word	0xe010803f

08005364 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
 8005370:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005372:	2300      	movs	r3, #0
 8005374:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005382:	2b01      	cmp	r3, #1
 8005384:	d101      	bne.n	800538a <HAL_DMA_Start_IT+0x26>
 8005386:	2302      	movs	r3, #2
 8005388:	e048      	b.n	800541c <HAL_DMA_Start_IT+0xb8>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b01      	cmp	r3, #1
 800539c:	d137      	bne.n	800540e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2202      	movs	r2, #2
 80053a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	68b9      	ldr	r1, [r7, #8]
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f000 f9c0 	bl	8005738 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053bc:	223f      	movs	r2, #63	; 0x3f
 80053be:	409a      	lsls	r2, r3
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0216 	orr.w	r2, r2, #22
 80053d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	695a      	ldr	r2, [r3, #20]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80053e2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0208 	orr.w	r2, r2, #8
 80053fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	e005      	b.n	800541a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005416:	2302      	movs	r3, #2
 8005418:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800541a:	7dfb      	ldrb	r3, [r7, #23]
}
 800541c:	4618      	mov	r0, r3
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005430:	4b92      	ldr	r3, [pc, #584]	; (800567c <HAL_DMA_IRQHandler+0x258>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a92      	ldr	r2, [pc, #584]	; (8005680 <HAL_DMA_IRQHandler+0x25c>)
 8005436:	fba2 2303 	umull	r2, r3, r2, r3
 800543a:	0a9b      	lsrs	r3, r3, #10
 800543c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005442:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800544e:	2208      	movs	r2, #8
 8005450:	409a      	lsls	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	4013      	ands	r3, r2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d01a      	beq.n	8005490 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b00      	cmp	r3, #0
 8005466:	d013      	beq.n	8005490 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0204 	bic.w	r2, r2, #4
 8005476:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800547c:	2208      	movs	r2, #8
 800547e:	409a      	lsls	r2, r3
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005488:	f043 0201 	orr.w	r2, r3, #1
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005494:	2201      	movs	r2, #1
 8005496:	409a      	lsls	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4013      	ands	r3, r2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d012      	beq.n	80054c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00b      	beq.n	80054c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b2:	2201      	movs	r2, #1
 80054b4:	409a      	lsls	r2, r3
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054be:	f043 0202 	orr.w	r2, r3, #2
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ca:	2204      	movs	r2, #4
 80054cc:	409a      	lsls	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4013      	ands	r3, r2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d012      	beq.n	80054fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0302 	and.w	r3, r3, #2
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00b      	beq.n	80054fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e8:	2204      	movs	r2, #4
 80054ea:	409a      	lsls	r2, r3
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f4:	f043 0204 	orr.w	r2, r3, #4
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005500:	2210      	movs	r2, #16
 8005502:	409a      	lsls	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4013      	ands	r3, r2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d043      	beq.n	8005594 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0308 	and.w	r3, r3, #8
 8005516:	2b00      	cmp	r3, #0
 8005518:	d03c      	beq.n	8005594 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551e:	2210      	movs	r2, #16
 8005520:	409a      	lsls	r2, r3
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d018      	beq.n	8005566 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d108      	bne.n	8005554 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d024      	beq.n	8005594 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	4798      	blx	r3
 8005552:	e01f      	b.n	8005594 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005558:	2b00      	cmp	r3, #0
 800555a:	d01b      	beq.n	8005594 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	4798      	blx	r3
 8005564:	e016      	b.n	8005594 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d107      	bne.n	8005584 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0208 	bic.w	r2, r2, #8
 8005582:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005598:	2220      	movs	r2, #32
 800559a:	409a      	lsls	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4013      	ands	r3, r2
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 808e 	beq.w	80056c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0310 	and.w	r3, r3, #16
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 8086 	beq.w	80056c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ba:	2220      	movs	r2, #32
 80055bc:	409a      	lsls	r2, r3
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b05      	cmp	r3, #5
 80055cc:	d136      	bne.n	800563c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0216 	bic.w	r2, r2, #22
 80055dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695a      	ldr	r2, [r3, #20]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d103      	bne.n	80055fe <HAL_DMA_IRQHandler+0x1da>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d007      	beq.n	800560e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0208 	bic.w	r2, r2, #8
 800560c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005612:	223f      	movs	r2, #63	; 0x3f
 8005614:	409a      	lsls	r2, r3
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800562e:	2b00      	cmp	r3, #0
 8005630:	d07d      	beq.n	800572e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	4798      	blx	r3
        }
        return;
 800563a:	e078      	b.n	800572e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d01c      	beq.n	8005684 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d108      	bne.n	800566a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565c:	2b00      	cmp	r3, #0
 800565e:	d030      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	4798      	blx	r3
 8005668:	e02b      	b.n	80056c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800566e:	2b00      	cmp	r3, #0
 8005670:	d027      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	4798      	blx	r3
 800567a:	e022      	b.n	80056c2 <HAL_DMA_IRQHandler+0x29e>
 800567c:	20000030 	.word	0x20000030
 8005680:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10f      	bne.n	80056b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0210 	bic.w	r2, r2, #16
 80056a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d032      	beq.n	8005730 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d022      	beq.n	800571c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2205      	movs	r2, #5
 80056da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0201 	bic.w	r2, r2, #1
 80056ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	3301      	adds	r3, #1
 80056f2:	60bb      	str	r3, [r7, #8]
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d307      	bcc.n	800570a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1f2      	bne.n	80056ee <HAL_DMA_IRQHandler+0x2ca>
 8005708:	e000      	b.n	800570c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800570a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005720:	2b00      	cmp	r3, #0
 8005722:	d005      	beq.n	8005730 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	4798      	blx	r3
 800572c:	e000      	b.n	8005730 <HAL_DMA_IRQHandler+0x30c>
        return;
 800572e:	bf00      	nop
    }
  }
}
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop

08005738 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005754:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	2b40      	cmp	r3, #64	; 0x40
 8005764:	d108      	bne.n	8005778 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005776:	e007      	b.n	8005788 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	60da      	str	r2, [r3, #12]
}
 8005788:	bf00      	nop
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	3b10      	subs	r3, #16
 80057a4:	4a13      	ldr	r2, [pc, #76]	; (80057f4 <DMA_CalcBaseAndBitshift+0x60>)
 80057a6:	fba2 2303 	umull	r2, r3, r2, r3
 80057aa:	091b      	lsrs	r3, r3, #4
 80057ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80057ae:	4a12      	ldr	r2, [pc, #72]	; (80057f8 <DMA_CalcBaseAndBitshift+0x64>)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	4413      	add	r3, r2
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	461a      	mov	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d908      	bls.n	80057d4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <DMA_CalcBaseAndBitshift+0x68>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	1d1a      	adds	r2, r3, #4
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	659a      	str	r2, [r3, #88]	; 0x58
 80057d2:	e006      	b.n	80057e2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	4b08      	ldr	r3, [pc, #32]	; (80057fc <DMA_CalcBaseAndBitshift+0x68>)
 80057dc:	4013      	ands	r3, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	aaaaaaab 	.word	0xaaaaaaab
 80057f8:	0800c298 	.word	0x0800c298
 80057fc:	fffffc00 	.word	0xfffffc00

08005800 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005800:	b480      	push	{r7}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005808:	2300      	movs	r3, #0
 800580a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005810:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d11f      	bne.n	800585a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d855      	bhi.n	80058cc <DMA_CheckFifoParam+0xcc>
 8005820:	a201      	add	r2, pc, #4	; (adr r2, 8005828 <DMA_CheckFifoParam+0x28>)
 8005822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005826:	bf00      	nop
 8005828:	08005839 	.word	0x08005839
 800582c:	0800584b 	.word	0x0800584b
 8005830:	08005839 	.word	0x08005839
 8005834:	080058cd 	.word	0x080058cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d045      	beq.n	80058d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005848:	e042      	b.n	80058d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005852:	d13f      	bne.n	80058d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005858:	e03c      	b.n	80058d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005862:	d121      	bne.n	80058a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2b03      	cmp	r3, #3
 8005868:	d836      	bhi.n	80058d8 <DMA_CheckFifoParam+0xd8>
 800586a:	a201      	add	r2, pc, #4	; (adr r2, 8005870 <DMA_CheckFifoParam+0x70>)
 800586c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005870:	08005881 	.word	0x08005881
 8005874:	08005887 	.word	0x08005887
 8005878:	08005881 	.word	0x08005881
 800587c:	08005899 	.word	0x08005899
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	73fb      	strb	r3, [r7, #15]
      break;
 8005884:	e02f      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d024      	beq.n	80058dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005896:	e021      	b.n	80058dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058a0:	d11e      	bne.n	80058e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80058a6:	e01b      	b.n	80058e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d902      	bls.n	80058b4 <DMA_CheckFifoParam+0xb4>
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d003      	beq.n	80058ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80058b2:	e018      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	73fb      	strb	r3, [r7, #15]
      break;
 80058b8:	e015      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00e      	beq.n	80058e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	73fb      	strb	r3, [r7, #15]
      break;
 80058ca:	e00b      	b.n	80058e4 <DMA_CheckFifoParam+0xe4>
      break;
 80058cc:	bf00      	nop
 80058ce:	e00a      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;
 80058d0:	bf00      	nop
 80058d2:	e008      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;
 80058d4:	bf00      	nop
 80058d6:	e006      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;
 80058d8:	bf00      	nop
 80058da:	e004      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;
 80058dc:	bf00      	nop
 80058de:	e002      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80058e0:	bf00      	nop
 80058e2:	e000      	b.n	80058e6 <DMA_CheckFifoParam+0xe6>
      break;
 80058e4:	bf00      	nop
    }
  } 
  
  return status; 
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b089      	sub	sp, #36	; 0x24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80058fe:	2300      	movs	r3, #0
 8005900:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005902:	2300      	movs	r3, #0
 8005904:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005906:	2300      	movs	r3, #0
 8005908:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800590a:	2300      	movs	r3, #0
 800590c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800590e:	2300      	movs	r3, #0
 8005910:	61fb      	str	r3, [r7, #28]
 8005912:	e175      	b.n	8005c00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005914:	2201      	movs	r2, #1
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	fa02 f303 	lsl.w	r3, r2, r3
 800591c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4013      	ands	r3, r2
 8005926:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	429a      	cmp	r2, r3
 800592e:	f040 8164 	bne.w	8005bfa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d00b      	beq.n	8005952 <HAL_GPIO_Init+0x5e>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d007      	beq.n	8005952 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005946:	2b11      	cmp	r3, #17
 8005948:	d003      	beq.n	8005952 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b12      	cmp	r3, #18
 8005950:	d130      	bne.n	80059b4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	2203      	movs	r2, #3
 800595e:	fa02 f303 	lsl.w	r3, r2, r3
 8005962:	43db      	mvns	r3, r3
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	4013      	ands	r3, r2
 8005968:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68da      	ldr	r2, [r3, #12]
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	005b      	lsls	r3, r3, #1
 8005972:	fa02 f303 	lsl.w	r3, r2, r3
 8005976:	69ba      	ldr	r2, [r7, #24]
 8005978:	4313      	orrs	r3, r2
 800597a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005988:	2201      	movs	r2, #1
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	43db      	mvns	r3, r3
 8005992:	69ba      	ldr	r2, [r7, #24]
 8005994:	4013      	ands	r3, r2
 8005996:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	091b      	lsrs	r3, r3, #4
 800599e:	f003 0201 	and.w	r2, r3, #1
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	2203      	movs	r2, #3
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	69ba      	ldr	r2, [r7, #24]
 80059c8:	4013      	ands	r3, r2
 80059ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	689a      	ldr	r2, [r3, #8]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4313      	orrs	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d003      	beq.n	80059f4 <HAL_GPIO_Init+0x100>
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	2b12      	cmp	r3, #18
 80059f2:	d123      	bne.n	8005a3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	08da      	lsrs	r2, r3, #3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	3208      	adds	r2, #8
 80059fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	f003 0307 	and.w	r3, r3, #7
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	220f      	movs	r2, #15
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	43db      	mvns	r3, r3
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	4013      	ands	r3, r2
 8005a16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	691a      	ldr	r2, [r3, #16]
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	08da      	lsrs	r2, r3, #3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3208      	adds	r2, #8
 8005a36:	69b9      	ldr	r1, [r7, #24]
 8005a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	2203      	movs	r2, #3
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	4013      	ands	r3, r2
 8005a52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f003 0203 	and.w	r2, r3, #3
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 80be 	beq.w	8005bfa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a7e:	4b65      	ldr	r3, [pc, #404]	; (8005c14 <HAL_GPIO_Init+0x320>)
 8005a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a82:	4a64      	ldr	r2, [pc, #400]	; (8005c14 <HAL_GPIO_Init+0x320>)
 8005a84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a88:	6453      	str	r3, [r2, #68]	; 0x44
 8005a8a:	4b62      	ldr	r3, [pc, #392]	; (8005c14 <HAL_GPIO_Init+0x320>)
 8005a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005a96:	4a60      	ldr	r2, [pc, #384]	; (8005c18 <HAL_GPIO_Init+0x324>)
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	089b      	lsrs	r3, r3, #2
 8005a9c:	3302      	adds	r3, #2
 8005a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	220f      	movs	r2, #15
 8005aae:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab2:	43db      	mvns	r3, r3
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a57      	ldr	r2, [pc, #348]	; (8005c1c <HAL_GPIO_Init+0x328>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d037      	beq.n	8005b32 <HAL_GPIO_Init+0x23e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a56      	ldr	r2, [pc, #344]	; (8005c20 <HAL_GPIO_Init+0x32c>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d031      	beq.n	8005b2e <HAL_GPIO_Init+0x23a>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a55      	ldr	r2, [pc, #340]	; (8005c24 <HAL_GPIO_Init+0x330>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d02b      	beq.n	8005b2a <HAL_GPIO_Init+0x236>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a54      	ldr	r2, [pc, #336]	; (8005c28 <HAL_GPIO_Init+0x334>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d025      	beq.n	8005b26 <HAL_GPIO_Init+0x232>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a53      	ldr	r2, [pc, #332]	; (8005c2c <HAL_GPIO_Init+0x338>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01f      	beq.n	8005b22 <HAL_GPIO_Init+0x22e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a52      	ldr	r2, [pc, #328]	; (8005c30 <HAL_GPIO_Init+0x33c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d019      	beq.n	8005b1e <HAL_GPIO_Init+0x22a>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a51      	ldr	r2, [pc, #324]	; (8005c34 <HAL_GPIO_Init+0x340>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d013      	beq.n	8005b1a <HAL_GPIO_Init+0x226>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a50      	ldr	r2, [pc, #320]	; (8005c38 <HAL_GPIO_Init+0x344>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00d      	beq.n	8005b16 <HAL_GPIO_Init+0x222>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a4f      	ldr	r2, [pc, #316]	; (8005c3c <HAL_GPIO_Init+0x348>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d007      	beq.n	8005b12 <HAL_GPIO_Init+0x21e>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a4e      	ldr	r2, [pc, #312]	; (8005c40 <HAL_GPIO_Init+0x34c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d101      	bne.n	8005b0e <HAL_GPIO_Init+0x21a>
 8005b0a:	2309      	movs	r3, #9
 8005b0c:	e012      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b0e:	230a      	movs	r3, #10
 8005b10:	e010      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b12:	2308      	movs	r3, #8
 8005b14:	e00e      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b16:	2307      	movs	r3, #7
 8005b18:	e00c      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b1a:	2306      	movs	r3, #6
 8005b1c:	e00a      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b1e:	2305      	movs	r3, #5
 8005b20:	e008      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b22:	2304      	movs	r3, #4
 8005b24:	e006      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b26:	2303      	movs	r3, #3
 8005b28:	e004      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e002      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <HAL_GPIO_Init+0x240>
 8005b32:	2300      	movs	r3, #0
 8005b34:	69fa      	ldr	r2, [r7, #28]
 8005b36:	f002 0203 	and.w	r2, r2, #3
 8005b3a:	0092      	lsls	r2, r2, #2
 8005b3c:	4093      	lsls	r3, r2
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005b44:	4934      	ldr	r1, [pc, #208]	; (8005c18 <HAL_GPIO_Init+0x324>)
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	089b      	lsrs	r3, r3, #2
 8005b4a:	3302      	adds	r3, #2
 8005b4c:	69ba      	ldr	r2, [r7, #24]
 8005b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b52:	4b3c      	ldr	r3, [pc, #240]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	43db      	mvns	r3, r3
 8005b5c:	69ba      	ldr	r2, [r7, #24]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005b6e:	69ba      	ldr	r2, [r7, #24]
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b76:	4a33      	ldr	r2, [pc, #204]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005b7c:	4b31      	ldr	r3, [pc, #196]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	43db      	mvns	r3, r3
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	4013      	ands	r3, r2
 8005b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ba0:	4a28      	ldr	r2, [pc, #160]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ba6:	4b27      	ldr	r3, [pc, #156]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	43db      	mvns	r3, r3
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d003      	beq.n	8005bca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bca:	4a1e      	ldr	r2, [pc, #120]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bd0:	4b1c      	ldr	r3, [pc, #112]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bf4:	4a13      	ldr	r2, [pc, #76]	; (8005c44 <HAL_GPIO_Init+0x350>)
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	61fb      	str	r3, [r7, #28]
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	2b0f      	cmp	r3, #15
 8005c04:	f67f ae86 	bls.w	8005914 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005c08:	bf00      	nop
 8005c0a:	3724      	adds	r7, #36	; 0x24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	40023800 	.word	0x40023800
 8005c18:	40013800 	.word	0x40013800
 8005c1c:	40020000 	.word	0x40020000
 8005c20:	40020400 	.word	0x40020400
 8005c24:	40020800 	.word	0x40020800
 8005c28:	40020c00 	.word	0x40020c00
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	40021400 	.word	0x40021400
 8005c34:	40021800 	.word	0x40021800
 8005c38:	40021c00 	.word	0x40021c00
 8005c3c:	40022000 	.word	0x40022000
 8005c40:	40022400 	.word	0x40022400
 8005c44:	40013c00 	.word	0x40013c00

08005c48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	691a      	ldr	r2, [r3, #16]
 8005c58:	887b      	ldrh	r3, [r7, #2]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d002      	beq.n	8005c66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c60:	2301      	movs	r3, #1
 8005c62:	73fb      	strb	r3, [r7, #15]
 8005c64:	e001      	b.n	8005c6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c66:	2300      	movs	r3, #0
 8005c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	807b      	strh	r3, [r7, #2]
 8005c84:	4613      	mov	r3, r2
 8005c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c88:	787b      	ldrb	r3, [r7, #1]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c8e:	887a      	ldrh	r2, [r7, #2]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005c94:	e003      	b.n	8005c9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005c96:	887b      	ldrh	r3, [r7, #2]
 8005c98:	041a      	lsls	r2, r3, #16
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	619a      	str	r2, [r3, #24]
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
	...

08005cac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005cb6:	4b08      	ldr	r3, [pc, #32]	; (8005cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cb8:	695a      	ldr	r2, [r3, #20]
 8005cba:	88fb      	ldrh	r3, [r7, #6]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d006      	beq.n	8005cd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005cc2:	4a05      	ldr	r2, [pc, #20]	; (8005cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cc4:	88fb      	ldrh	r3, [r7, #6]
 8005cc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005cc8:	88fb      	ldrh	r3, [r7, #6]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f806 	bl	8005cdc <HAL_GPIO_EXTI_Callback>
  }
}
 8005cd0:	bf00      	nop
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40013c00 	.word	0x40013c00

08005cdc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005ce6:	bf00      	nop
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
	...

08005cf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e29b      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 8087 	beq.w	8005e26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d18:	4b96      	ldr	r3, [pc, #600]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f003 030c 	and.w	r3, r3, #12
 8005d20:	2b04      	cmp	r3, #4
 8005d22:	d00c      	beq.n	8005d3e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d24:	4b93      	ldr	r3, [pc, #588]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f003 030c 	and.w	r3, r3, #12
 8005d2c:	2b08      	cmp	r3, #8
 8005d2e:	d112      	bne.n	8005d56 <HAL_RCC_OscConfig+0x62>
 8005d30:	4b90      	ldr	r3, [pc, #576]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d3c:	d10b      	bne.n	8005d56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d3e:	4b8d      	ldr	r3, [pc, #564]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d06c      	beq.n	8005e24 <HAL_RCC_OscConfig+0x130>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d168      	bne.n	8005e24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e275      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d5e:	d106      	bne.n	8005d6e <HAL_RCC_OscConfig+0x7a>
 8005d60:	4b84      	ldr	r3, [pc, #528]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a83      	ldr	r2, [pc, #524]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d6a:	6013      	str	r3, [r2, #0]
 8005d6c:	e02e      	b.n	8005dcc <HAL_RCC_OscConfig+0xd8>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10c      	bne.n	8005d90 <HAL_RCC_OscConfig+0x9c>
 8005d76:	4b7f      	ldr	r3, [pc, #508]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a7e      	ldr	r2, [pc, #504]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	4b7c      	ldr	r3, [pc, #496]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a7b      	ldr	r2, [pc, #492]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d8c:	6013      	str	r3, [r2, #0]
 8005d8e:	e01d      	b.n	8005dcc <HAL_RCC_OscConfig+0xd8>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d98:	d10c      	bne.n	8005db4 <HAL_RCC_OscConfig+0xc0>
 8005d9a:	4b76      	ldr	r3, [pc, #472]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a75      	ldr	r2, [pc, #468]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	4b73      	ldr	r3, [pc, #460]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a72      	ldr	r2, [pc, #456]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005db0:	6013      	str	r3, [r2, #0]
 8005db2:	e00b      	b.n	8005dcc <HAL_RCC_OscConfig+0xd8>
 8005db4:	4b6f      	ldr	r3, [pc, #444]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a6e      	ldr	r2, [pc, #440]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	4b6c      	ldr	r3, [pc, #432]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a6b      	ldr	r2, [pc, #428]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005dc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d013      	beq.n	8005dfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd4:	f7fe f804 	bl	8003de0 <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ddc:	f7fe f800 	bl	8003de0 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b64      	cmp	r3, #100	; 0x64
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e229      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dee:	4b61      	ldr	r3, [pc, #388]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0f0      	beq.n	8005ddc <HAL_RCC_OscConfig+0xe8>
 8005dfa:	e014      	b.n	8005e26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfc:	f7fd fff0 	bl	8003de0 <HAL_GetTick>
 8005e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e04:	f7fd ffec 	bl	8003de0 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b64      	cmp	r3, #100	; 0x64
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e215      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e16:	4b57      	ldr	r3, [pc, #348]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1f0      	bne.n	8005e04 <HAL_RCC_OscConfig+0x110>
 8005e22:	e000      	b.n	8005e26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0302 	and.w	r3, r3, #2
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d069      	beq.n	8005f06 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e32:	4b50      	ldr	r3, [pc, #320]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f003 030c 	and.w	r3, r3, #12
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00b      	beq.n	8005e56 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e3e:	4b4d      	ldr	r3, [pc, #308]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 030c 	and.w	r3, r3, #12
 8005e46:	2b08      	cmp	r3, #8
 8005e48:	d11c      	bne.n	8005e84 <HAL_RCC_OscConfig+0x190>
 8005e4a:	4b4a      	ldr	r3, [pc, #296]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d116      	bne.n	8005e84 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e56:	4b47      	ldr	r3, [pc, #284]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d005      	beq.n	8005e6e <HAL_RCC_OscConfig+0x17a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d001      	beq.n	8005e6e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e1e9      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e6e:	4b41      	ldr	r3, [pc, #260]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	493d      	ldr	r1, [pc, #244]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e82:	e040      	b.n	8005f06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d023      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e8c:	4b39      	ldr	r3, [pc, #228]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a38      	ldr	r2, [pc, #224]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005e92:	f043 0301 	orr.w	r3, r3, #1
 8005e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e98:	f7fd ffa2 	bl	8003de0 <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ea0:	f7fd ff9e 	bl	8003de0 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e1c7      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eb2:	4b30      	ldr	r3, [pc, #192]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ebe:	4b2d      	ldr	r3, [pc, #180]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4929      	ldr	r1, [pc, #164]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	600b      	str	r3, [r1, #0]
 8005ed2:	e018      	b.n	8005f06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ed4:	4b27      	ldr	r3, [pc, #156]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a26      	ldr	r2, [pc, #152]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005eda:	f023 0301 	bic.w	r3, r3, #1
 8005ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee0:	f7fd ff7e 	bl	8003de0 <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ee8:	f7fd ff7a 	bl	8003de0 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e1a3      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005efa:	4b1e      	ldr	r3, [pc, #120]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1f0      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d038      	beq.n	8005f84 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d019      	beq.n	8005f4e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f1a:	4b16      	ldr	r3, [pc, #88]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f1e:	4a15      	ldr	r2, [pc, #84]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005f20:	f043 0301 	orr.w	r3, r3, #1
 8005f24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f26:	f7fd ff5b 	bl	8003de0 <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f2e:	f7fd ff57 	bl	8003de0 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e180      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f40:	4b0c      	ldr	r3, [pc, #48]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d0f0      	beq.n	8005f2e <HAL_RCC_OscConfig+0x23a>
 8005f4c:	e01a      	b.n	8005f84 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f4e:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005f50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f52:	4a08      	ldr	r2, [pc, #32]	; (8005f74 <HAL_RCC_OscConfig+0x280>)
 8005f54:	f023 0301 	bic.w	r3, r3, #1
 8005f58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f5a:	f7fd ff41 	bl	8003de0 <HAL_GetTick>
 8005f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f60:	e00a      	b.n	8005f78 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f62:	f7fd ff3d 	bl	8003de0 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d903      	bls.n	8005f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e166      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
 8005f74:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f78:	4b92      	ldr	r3, [pc, #584]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8005f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1ee      	bne.n	8005f62 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 80a4 	beq.w	80060da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f92:	4b8c      	ldr	r3, [pc, #560]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10d      	bne.n	8005fba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f9e:	4b89      	ldr	r3, [pc, #548]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	4a88      	ldr	r2, [pc, #544]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8005fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8005faa:	4b86      	ldr	r3, [pc, #536]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fb2:	60bb      	str	r3, [r7, #8]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fba:	4b83      	ldr	r3, [pc, #524]	; (80061c8 <HAL_RCC_OscConfig+0x4d4>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d118      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005fc6:	4b80      	ldr	r3, [pc, #512]	; (80061c8 <HAL_RCC_OscConfig+0x4d4>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a7f      	ldr	r2, [pc, #508]	; (80061c8 <HAL_RCC_OscConfig+0x4d4>)
 8005fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fd2:	f7fd ff05 	bl	8003de0 <HAL_GetTick>
 8005fd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fd8:	e008      	b.n	8005fec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fda:	f7fd ff01 	bl	8003de0 <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b64      	cmp	r3, #100	; 0x64
 8005fe6:	d901      	bls.n	8005fec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	e12a      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fec:	4b76      	ldr	r3, [pc, #472]	; (80061c8 <HAL_RCC_OscConfig+0x4d4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d0f0      	beq.n	8005fda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d106      	bne.n	800600e <HAL_RCC_OscConfig+0x31a>
 8006000:	4b70      	ldr	r3, [pc, #448]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006004:	4a6f      	ldr	r2, [pc, #444]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006006:	f043 0301 	orr.w	r3, r3, #1
 800600a:	6713      	str	r3, [r2, #112]	; 0x70
 800600c:	e02d      	b.n	800606a <HAL_RCC_OscConfig+0x376>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10c      	bne.n	8006030 <HAL_RCC_OscConfig+0x33c>
 8006016:	4b6b      	ldr	r3, [pc, #428]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800601a:	4a6a      	ldr	r2, [pc, #424]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 800601c:	f023 0301 	bic.w	r3, r3, #1
 8006020:	6713      	str	r3, [r2, #112]	; 0x70
 8006022:	4b68      	ldr	r3, [pc, #416]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006026:	4a67      	ldr	r2, [pc, #412]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006028:	f023 0304 	bic.w	r3, r3, #4
 800602c:	6713      	str	r3, [r2, #112]	; 0x70
 800602e:	e01c      	b.n	800606a <HAL_RCC_OscConfig+0x376>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	2b05      	cmp	r3, #5
 8006036:	d10c      	bne.n	8006052 <HAL_RCC_OscConfig+0x35e>
 8006038:	4b62      	ldr	r3, [pc, #392]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 800603a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603c:	4a61      	ldr	r2, [pc, #388]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 800603e:	f043 0304 	orr.w	r3, r3, #4
 8006042:	6713      	str	r3, [r2, #112]	; 0x70
 8006044:	4b5f      	ldr	r3, [pc, #380]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006048:	4a5e      	ldr	r2, [pc, #376]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 800604a:	f043 0301 	orr.w	r3, r3, #1
 800604e:	6713      	str	r3, [r2, #112]	; 0x70
 8006050:	e00b      	b.n	800606a <HAL_RCC_OscConfig+0x376>
 8006052:	4b5c      	ldr	r3, [pc, #368]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006056:	4a5b      	ldr	r2, [pc, #364]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006058:	f023 0301 	bic.w	r3, r3, #1
 800605c:	6713      	str	r3, [r2, #112]	; 0x70
 800605e:	4b59      	ldr	r3, [pc, #356]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006062:	4a58      	ldr	r2, [pc, #352]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006064:	f023 0304 	bic.w	r3, r3, #4
 8006068:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d015      	beq.n	800609e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006072:	f7fd feb5 	bl	8003de0 <HAL_GetTick>
 8006076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006078:	e00a      	b.n	8006090 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800607a:	f7fd feb1 	bl	8003de0 <HAL_GetTick>
 800607e:	4602      	mov	r2, r0
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	f241 3288 	movw	r2, #5000	; 0x1388
 8006088:	4293      	cmp	r3, r2
 800608a:	d901      	bls.n	8006090 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e0d8      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006090:	4b4c      	ldr	r3, [pc, #304]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d0ee      	beq.n	800607a <HAL_RCC_OscConfig+0x386>
 800609c:	e014      	b.n	80060c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609e:	f7fd fe9f 	bl	8003de0 <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060a4:	e00a      	b.n	80060bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060a6:	f7fd fe9b 	bl	8003de0 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d901      	bls.n	80060bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e0c2      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060bc:	4b41      	ldr	r3, [pc, #260]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1ee      	bne.n	80060a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d105      	bne.n	80060da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060ce:	4b3d      	ldr	r3, [pc, #244]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	4a3c      	ldr	r2, [pc, #240]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 80ae 	beq.w	8006240 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060e4:	4b37      	ldr	r3, [pc, #220]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f003 030c 	and.w	r3, r3, #12
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d06d      	beq.n	80061cc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d14b      	bne.n	8006190 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060f8:	4b32      	ldr	r3, [pc, #200]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a31      	ldr	r2, [pc, #196]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80060fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fd fe6c 	bl	8003de0 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800610c:	f7fd fe68 	bl	8003de0 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e091      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611e:	4b29      	ldr	r3, [pc, #164]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69da      	ldr	r2, [r3, #28]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006138:	019b      	lsls	r3, r3, #6
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006140:	085b      	lsrs	r3, r3, #1
 8006142:	3b01      	subs	r3, #1
 8006144:	041b      	lsls	r3, r3, #16
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614c:	061b      	lsls	r3, r3, #24
 800614e:	431a      	orrs	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006154:	071b      	lsls	r3, r3, #28
 8006156:	491b      	ldr	r1, [pc, #108]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006158:	4313      	orrs	r3, r2
 800615a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800615c:	4b19      	ldr	r3, [pc, #100]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a18      	ldr	r2, [pc, #96]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006168:	f7fd fe3a 	bl	8003de0 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006170:	f7fd fe36 	bl	8003de0 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e05f      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006182:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d0f0      	beq.n	8006170 <HAL_RCC_OscConfig+0x47c>
 800618e:	e057      	b.n	8006240 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006190:	4b0c      	ldr	r3, [pc, #48]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a0b      	ldr	r2, [pc, #44]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 8006196:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800619a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800619c:	f7fd fe20 	bl	8003de0 <HAL_GetTick>
 80061a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061a2:	e008      	b.n	80061b6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061a4:	f7fd fe1c 	bl	8003de0 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d901      	bls.n	80061b6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e045      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061b6:	4b03      	ldr	r3, [pc, #12]	; (80061c4 <HAL_RCC_OscConfig+0x4d0>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f0      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4b0>
 80061c2:	e03d      	b.n	8006240 <HAL_RCC_OscConfig+0x54c>
 80061c4:	40023800 	.word	0x40023800
 80061c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80061cc:	4b1f      	ldr	r3, [pc, #124]	; (800624c <HAL_RCC_OscConfig+0x558>)
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d030      	beq.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d129      	bne.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d122      	bne.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061fc:	4013      	ands	r3, r2
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006202:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006204:	4293      	cmp	r3, r2
 8006206:	d119      	bne.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	085b      	lsrs	r3, r3, #1
 8006214:	3b01      	subs	r3, #1
 8006216:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006218:	429a      	cmp	r2, r3
 800621a:	d10f      	bne.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006226:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006228:	429a      	cmp	r2, r3
 800622a:	d107      	bne.n	800623c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006236:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006238:	429a      	cmp	r2, r3
 800623a:	d001      	beq.n	8006240 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3718      	adds	r7, #24
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	40023800 	.word	0x40023800

08006250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e0d0      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006268:	4b6a      	ldr	r3, [pc, #424]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 030f 	and.w	r3, r3, #15
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d910      	bls.n	8006298 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006276:	4b67      	ldr	r3, [pc, #412]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f023 020f 	bic.w	r2, r3, #15
 800627e:	4965      	ldr	r1, [pc, #404]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	4313      	orrs	r3, r2
 8006284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006286:	4b63      	ldr	r3, [pc, #396]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	429a      	cmp	r2, r3
 8006292:	d001      	beq.n	8006298 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e0b8      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d020      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0304 	and.w	r3, r3, #4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062b0:	4b59      	ldr	r3, [pc, #356]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	4a58      	ldr	r2, [pc, #352]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062c8:	4b53      	ldr	r3, [pc, #332]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	4a52      	ldr	r2, [pc, #328]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062d4:	4b50      	ldr	r3, [pc, #320]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	494d      	ldr	r1, [pc, #308]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d040      	beq.n	8006374 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d107      	bne.n	800630a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062fa:	4b47      	ldr	r3, [pc, #284]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d115      	bne.n	8006332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e07f      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d107      	bne.n	8006322 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006312:	4b41      	ldr	r3, [pc, #260]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e073      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006322:	4b3d      	ldr	r3, [pc, #244]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e06b      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006332:	4b39      	ldr	r3, [pc, #228]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f023 0203 	bic.w	r2, r3, #3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	4936      	ldr	r1, [pc, #216]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 8006340:	4313      	orrs	r3, r2
 8006342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006344:	f7fd fd4c 	bl	8003de0 <HAL_GetTick>
 8006348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800634a:	e00a      	b.n	8006362 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800634c:	f7fd fd48 	bl	8003de0 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	f241 3288 	movw	r2, #5000	; 0x1388
 800635a:	4293      	cmp	r3, r2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e053      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006362:	4b2d      	ldr	r3, [pc, #180]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 020c 	and.w	r2, r3, #12
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	429a      	cmp	r2, r3
 8006372:	d1eb      	bne.n	800634c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006374:	4b27      	ldr	r3, [pc, #156]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 030f 	and.w	r3, r3, #15
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	429a      	cmp	r2, r3
 8006380:	d210      	bcs.n	80063a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006382:	4b24      	ldr	r3, [pc, #144]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f023 020f 	bic.w	r2, r3, #15
 800638a:	4922      	ldr	r1, [pc, #136]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	4313      	orrs	r3, r2
 8006390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006392:	4b20      	ldr	r3, [pc, #128]	; (8006414 <HAL_RCC_ClockConfig+0x1c4>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	429a      	cmp	r2, r3
 800639e:	d001      	beq.n	80063a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e032      	b.n	800640a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d008      	beq.n	80063c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063b0:	4b19      	ldr	r3, [pc, #100]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4916      	ldr	r1, [pc, #88]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d009      	beq.n	80063e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063ce:	4b12      	ldr	r3, [pc, #72]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	490e      	ldr	r1, [pc, #56]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80063e2:	f000 f821 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80063e6:	4601      	mov	r1, r0
 80063e8:	4b0b      	ldr	r3, [pc, #44]	; (8006418 <HAL_RCC_ClockConfig+0x1c8>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	091b      	lsrs	r3, r3, #4
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	4a0a      	ldr	r2, [pc, #40]	; (800641c <HAL_RCC_ClockConfig+0x1cc>)
 80063f4:	5cd3      	ldrb	r3, [r2, r3]
 80063f6:	fa21 f303 	lsr.w	r3, r1, r3
 80063fa:	4a09      	ldr	r2, [pc, #36]	; (8006420 <HAL_RCC_ClockConfig+0x1d0>)
 80063fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80063fe:	4b09      	ldr	r3, [pc, #36]	; (8006424 <HAL_RCC_ClockConfig+0x1d4>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4618      	mov	r0, r3
 8006404:	f7fd fb2a 	bl	8003a5c <HAL_InitTick>

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	40023c00 	.word	0x40023c00
 8006418:	40023800 	.word	0x40023800
 800641c:	0800c280 	.word	0x0800c280
 8006420:	20000030 	.word	0x20000030
 8006424:	20000034 	.word	0x20000034

08006428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800642e:	2300      	movs	r3, #0
 8006430:	607b      	str	r3, [r7, #4]
 8006432:	2300      	movs	r3, #0
 8006434:	60fb      	str	r3, [r7, #12]
 8006436:	2300      	movs	r3, #0
 8006438:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800643a:	2300      	movs	r3, #0
 800643c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800643e:	4b50      	ldr	r3, [pc, #320]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f003 030c 	and.w	r3, r3, #12
 8006446:	2b04      	cmp	r3, #4
 8006448:	d007      	beq.n	800645a <HAL_RCC_GetSysClockFreq+0x32>
 800644a:	2b08      	cmp	r3, #8
 800644c:	d008      	beq.n	8006460 <HAL_RCC_GetSysClockFreq+0x38>
 800644e:	2b00      	cmp	r3, #0
 8006450:	f040 808d 	bne.w	800656e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006454:	4b4b      	ldr	r3, [pc, #300]	; (8006584 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006456:	60bb      	str	r3, [r7, #8]
      break;
 8006458:	e08c      	b.n	8006574 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800645a:	4b4b      	ldr	r3, [pc, #300]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 800645c:	60bb      	str	r3, [r7, #8]
      break;
 800645e:	e089      	b.n	8006574 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006460:	4b47      	ldr	r3, [pc, #284]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006468:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800646a:	4b45      	ldr	r3, [pc, #276]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d023      	beq.n	80064be <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006476:	4b42      	ldr	r3, [pc, #264]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	099b      	lsrs	r3, r3, #6
 800647c:	f04f 0400 	mov.w	r4, #0
 8006480:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	ea03 0501 	and.w	r5, r3, r1
 800648c:	ea04 0602 	and.w	r6, r4, r2
 8006490:	4a3d      	ldr	r2, [pc, #244]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 8006492:	fb02 f106 	mul.w	r1, r2, r6
 8006496:	2200      	movs	r2, #0
 8006498:	fb02 f205 	mul.w	r2, r2, r5
 800649c:	440a      	add	r2, r1
 800649e:	493a      	ldr	r1, [pc, #232]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 80064a0:	fba5 0101 	umull	r0, r1, r5, r1
 80064a4:	1853      	adds	r3, r2, r1
 80064a6:	4619      	mov	r1, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f04f 0400 	mov.w	r4, #0
 80064ae:	461a      	mov	r2, r3
 80064b0:	4623      	mov	r3, r4
 80064b2:	f7f9 ff1d 	bl	80002f0 <__aeabi_uldivmod>
 80064b6:	4603      	mov	r3, r0
 80064b8:	460c      	mov	r4, r1
 80064ba:	60fb      	str	r3, [r7, #12]
 80064bc:	e049      	b.n	8006552 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064be:	4b30      	ldr	r3, [pc, #192]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	099b      	lsrs	r3, r3, #6
 80064c4:	f04f 0400 	mov.w	r4, #0
 80064c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	ea03 0501 	and.w	r5, r3, r1
 80064d4:	ea04 0602 	and.w	r6, r4, r2
 80064d8:	4629      	mov	r1, r5
 80064da:	4632      	mov	r2, r6
 80064dc:	f04f 0300 	mov.w	r3, #0
 80064e0:	f04f 0400 	mov.w	r4, #0
 80064e4:	0154      	lsls	r4, r2, #5
 80064e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80064ea:	014b      	lsls	r3, r1, #5
 80064ec:	4619      	mov	r1, r3
 80064ee:	4622      	mov	r2, r4
 80064f0:	1b49      	subs	r1, r1, r5
 80064f2:	eb62 0206 	sbc.w	r2, r2, r6
 80064f6:	f04f 0300 	mov.w	r3, #0
 80064fa:	f04f 0400 	mov.w	r4, #0
 80064fe:	0194      	lsls	r4, r2, #6
 8006500:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006504:	018b      	lsls	r3, r1, #6
 8006506:	1a5b      	subs	r3, r3, r1
 8006508:	eb64 0402 	sbc.w	r4, r4, r2
 800650c:	f04f 0100 	mov.w	r1, #0
 8006510:	f04f 0200 	mov.w	r2, #0
 8006514:	00e2      	lsls	r2, r4, #3
 8006516:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800651a:	00d9      	lsls	r1, r3, #3
 800651c:	460b      	mov	r3, r1
 800651e:	4614      	mov	r4, r2
 8006520:	195b      	adds	r3, r3, r5
 8006522:	eb44 0406 	adc.w	r4, r4, r6
 8006526:	f04f 0100 	mov.w	r1, #0
 800652a:	f04f 0200 	mov.w	r2, #0
 800652e:	02a2      	lsls	r2, r4, #10
 8006530:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006534:	0299      	lsls	r1, r3, #10
 8006536:	460b      	mov	r3, r1
 8006538:	4614      	mov	r4, r2
 800653a:	4618      	mov	r0, r3
 800653c:	4621      	mov	r1, r4
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f04f 0400 	mov.w	r4, #0
 8006544:	461a      	mov	r2, r3
 8006546:	4623      	mov	r3, r4
 8006548:	f7f9 fed2 	bl	80002f0 <__aeabi_uldivmod>
 800654c:	4603      	mov	r3, r0
 800654e:	460c      	mov	r4, r1
 8006550:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006552:	4b0b      	ldr	r3, [pc, #44]	; (8006580 <HAL_RCC_GetSysClockFreq+0x158>)
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	0c1b      	lsrs	r3, r3, #16
 8006558:	f003 0303 	and.w	r3, r3, #3
 800655c:	3301      	adds	r3, #1
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	fbb2 f3f3 	udiv	r3, r2, r3
 800656a:	60bb      	str	r3, [r7, #8]
      break;
 800656c:	e002      	b.n	8006574 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800656e:	4b05      	ldr	r3, [pc, #20]	; (8006584 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006570:	60bb      	str	r3, [r7, #8]
      break;
 8006572:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006574:	68bb      	ldr	r3, [r7, #8]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800657e:	bf00      	nop
 8006580:	40023800 	.word	0x40023800
 8006584:	00f42400 	.word	0x00f42400
 8006588:	017d7840 	.word	0x017d7840

0800658c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006590:	4b03      	ldr	r3, [pc, #12]	; (80065a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006592:	681b      	ldr	r3, [r3, #0]
}
 8006594:	4618      	mov	r0, r3
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000030 	.word	0x20000030

080065a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80065a8:	f7ff fff0 	bl	800658c <HAL_RCC_GetHCLKFreq>
 80065ac:	4601      	mov	r1, r0
 80065ae:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	0a9b      	lsrs	r3, r3, #10
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	4a03      	ldr	r2, [pc, #12]	; (80065c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065ba:	5cd3      	ldrb	r3, [r2, r3]
 80065bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40023800 	.word	0x40023800
 80065c8:	0800c290 	.word	0x0800c290

080065cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065d0:	f7ff ffdc 	bl	800658c <HAL_RCC_GetHCLKFreq>
 80065d4:	4601      	mov	r1, r0
 80065d6:	4b05      	ldr	r3, [pc, #20]	; (80065ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	0b5b      	lsrs	r3, r3, #13
 80065dc:	f003 0307 	and.w	r3, r3, #7
 80065e0:	4a03      	ldr	r2, [pc, #12]	; (80065f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065e2:	5cd3      	ldrb	r3, [r2, r3]
 80065e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	40023800 	.word	0x40023800
 80065f0:	0800c290 	.word	0x0800c290

080065f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	220f      	movs	r2, #15
 8006602:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006604:	4b12      	ldr	r3, [pc, #72]	; (8006650 <HAL_RCC_GetClockConfig+0x5c>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f003 0203 	and.w	r2, r3, #3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006610:	4b0f      	ldr	r3, [pc, #60]	; (8006650 <HAL_RCC_GetClockConfig+0x5c>)
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800661c:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <HAL_RCC_GetClockConfig+0x5c>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006628:	4b09      	ldr	r3, [pc, #36]	; (8006650 <HAL_RCC_GetClockConfig+0x5c>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	08db      	lsrs	r3, r3, #3
 800662e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006636:	4b07      	ldr	r3, [pc, #28]	; (8006654 <HAL_RCC_GetClockConfig+0x60>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 020f 	and.w	r2, r3, #15
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	601a      	str	r2, [r3, #0]
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	40023800 	.word	0x40023800
 8006654:	40023c00 	.word	0x40023c00

08006658 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006660:	2300      	movs	r3, #0
 8006662:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006664:	2300      	movs	r3, #0
 8006666:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006668:	2300      	movs	r3, #0
 800666a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800666c:	2300      	movs	r3, #0
 800666e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006670:	2300      	movs	r3, #0
 8006672:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d012      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006680:	4b69      	ldr	r3, [pc, #420]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	4a68      	ldr	r2, [pc, #416]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006686:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800668a:	6093      	str	r3, [r2, #8]
 800668c:	4b66      	ldr	r3, [pc, #408]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800668e:	689a      	ldr	r2, [r3, #8]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006694:	4964      	ldr	r1, [pc, #400]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006696:	4313      	orrs	r3, r2
 8006698:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d101      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80066a2:	2301      	movs	r3, #1
 80066a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d017      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066b2:	4b5d      	ldr	r3, [pc, #372]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c0:	4959      	ldr	r1, [pc, #356]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066d0:	d101      	bne.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80066d2:	2301      	movs	r3, #1
 80066d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80066de:	2301      	movs	r3, #1
 80066e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d017      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80066ee:	4b4e      	ldr	r3, [pc, #312]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fc:	494a      	ldr	r1, [pc, #296]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006708:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800670c:	d101      	bne.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800670e:	2301      	movs	r3, #1
 8006710:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800671a:	2301      	movs	r3, #1
 800671c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800672a:	2301      	movs	r3, #1
 800672c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 808b 	beq.w	8006852 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800673c:	4b3a      	ldr	r3, [pc, #232]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800673e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006740:	4a39      	ldr	r2, [pc, #228]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006746:	6413      	str	r3, [r2, #64]	; 0x40
 8006748:	4b37      	ldr	r3, [pc, #220]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006750:	60bb      	str	r3, [r7, #8]
 8006752:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006754:	4b35      	ldr	r3, [pc, #212]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a34      	ldr	r2, [pc, #208]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800675a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800675e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006760:	f7fd fb3e 	bl	8003de0 <HAL_GetTick>
 8006764:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006766:	e008      	b.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006768:	f7fd fb3a 	bl	8003de0 <HAL_GetTick>
 800676c:	4602      	mov	r2, r0
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	2b64      	cmp	r3, #100	; 0x64
 8006774:	d901      	bls.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e356      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800677a:	4b2c      	ldr	r3, [pc, #176]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006782:	2b00      	cmp	r3, #0
 8006784:	d0f0      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006786:	4b28      	ldr	r3, [pc, #160]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800678e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d035      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800679a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d02e      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067a4:	4b20      	ldr	r3, [pc, #128]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067ae:	4b1e      	ldr	r3, [pc, #120]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b2:	4a1d      	ldr	r2, [pc, #116]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067ba:	4b1b      	ldr	r3, [pc, #108]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067be:	4a1a      	ldr	r2, [pc, #104]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80067c6:	4a18      	ldr	r2, [pc, #96]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80067cc:	4b16      	ldr	r3, [pc, #88]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d114      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d8:	f7fd fb02 	bl	8003de0 <HAL_GetTick>
 80067dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067de:	e00a      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067e0:	f7fd fafe 	bl	8003de0 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d901      	bls.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e318      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f6:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0ee      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800680a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800680e:	d111      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006810:	4b05      	ldr	r3, [pc, #20]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800681c:	4b04      	ldr	r3, [pc, #16]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800681e:	400b      	ands	r3, r1
 8006820:	4901      	ldr	r1, [pc, #4]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006822:	4313      	orrs	r3, r2
 8006824:	608b      	str	r3, [r1, #8]
 8006826:	e00b      	b.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006828:	40023800 	.word	0x40023800
 800682c:	40007000 	.word	0x40007000
 8006830:	0ffffcff 	.word	0x0ffffcff
 8006834:	4bb1      	ldr	r3, [pc, #708]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	4ab0      	ldr	r2, [pc, #704]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800683a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800683e:	6093      	str	r3, [r2, #8]
 8006840:	4bae      	ldr	r3, [pc, #696]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006842:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006848:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800684c:	49ab      	ldr	r1, [pc, #684]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800684e:	4313      	orrs	r3, r2
 8006850:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0310 	and.w	r3, r3, #16
 800685a:	2b00      	cmp	r3, #0
 800685c:	d010      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800685e:	4ba7      	ldr	r3, [pc, #668]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006860:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006864:	4aa5      	ldr	r2, [pc, #660]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800686a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800686e:	4ba3      	ldr	r3, [pc, #652]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006870:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	49a0      	ldr	r1, [pc, #640]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800687a:	4313      	orrs	r3, r2
 800687c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00a      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800688c:	4b9b      	ldr	r3, [pc, #620]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800688e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006892:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800689a:	4998      	ldr	r1, [pc, #608]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800689c:	4313      	orrs	r3, r2
 800689e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068ae:	4b93      	ldr	r3, [pc, #588]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068bc:	498f      	ldr	r1, [pc, #572]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068d0:	4b8a      	ldr	r3, [pc, #552]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068de:	4987      	ldr	r1, [pc, #540]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80068f2:	4b82      	ldr	r3, [pc, #520]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006900:	497e      	ldr	r1, [pc, #504]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006902:	4313      	orrs	r3, r2
 8006904:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00a      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006914:	4b79      	ldr	r3, [pc, #484]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800691a:	f023 0203 	bic.w	r2, r3, #3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006922:	4976      	ldr	r1, [pc, #472]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006924:	4313      	orrs	r3, r2
 8006926:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00a      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006936:	4b71      	ldr	r3, [pc, #452]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006938:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800693c:	f023 020c 	bic.w	r2, r3, #12
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006944:	496d      	ldr	r1, [pc, #436]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006946:	4313      	orrs	r3, r2
 8006948:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00a      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006958:	4b68      	ldr	r3, [pc, #416]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800695a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800695e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006966:	4965      	ldr	r1, [pc, #404]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006968:	4313      	orrs	r3, r2
 800696a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800697a:	4b60      	ldr	r3, [pc, #384]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800697c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006980:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006988:	495c      	ldr	r1, [pc, #368]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800698a:	4313      	orrs	r3, r2
 800698c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00a      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800699c:	4b57      	ldr	r3, [pc, #348]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800699e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069aa:	4954      	ldr	r1, [pc, #336]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00a      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80069be:	4b4f      	ldr	r3, [pc, #316]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069cc:	494b      	ldr	r1, [pc, #300]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00a      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80069e0:	4b46      	ldr	r3, [pc, #280]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ee:	4943      	ldr	r1, [pc, #268]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00a      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006a02:	4b3e      	ldr	r3, [pc, #248]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a08:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a10:	493a      	ldr	r1, [pc, #232]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00a      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006a24:	4b35      	ldr	r3, [pc, #212]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a2a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a32:	4932      	ldr	r1, [pc, #200]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a34:	4313      	orrs	r3, r2
 8006a36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d011      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006a46:	4b2d      	ldr	r3, [pc, #180]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a4c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a54:	4929      	ldr	r1, [pc, #164]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a64:	d101      	bne.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006a66:	2301      	movs	r3, #1
 8006a68:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00a      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a76:	4b21      	ldr	r3, [pc, #132]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a7c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a84:	491d      	ldr	r1, [pc, #116]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00b      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006a98:	4b18      	ldr	r3, [pc, #96]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a9e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aa8:	4914      	ldr	r1, [pc, #80]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00b      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006abc:	4b0f      	ldr	r3, [pc, #60]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ac2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006acc:	490b      	ldr	r1, [pc, #44]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00f      	beq.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006ae0:	4b06      	ldr	r3, [pc, #24]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ae6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006af0:	4902      	ldr	r1, [pc, #8]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8006af8:	e002      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006afa:	bf00      	nop
 8006afc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006b0c:	4b80      	ldr	r3, [pc, #512]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b12:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b1c:	497c      	ldr	r1, [pc, #496]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d005      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b32:	f040 80d6 	bne.w	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b36:	4b76      	ldr	r3, [pc, #472]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a75      	ldr	r2, [pc, #468]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b3c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006b40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b42:	f7fd f94d 	bl	8003de0 <HAL_GetTick>
 8006b46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b48:	e008      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b4a:	f7fd f949 	bl	8003de0 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b64      	cmp	r3, #100	; 0x64
 8006b56:	d901      	bls.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e165      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b5c:	4b6c      	ldr	r3, [pc, #432]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1f0      	bne.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d021      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d11d      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006b7c:	4b64      	ldr	r3, [pc, #400]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b82:	0c1b      	lsrs	r3, r3, #16
 8006b84:	f003 0303 	and.w	r3, r3, #3
 8006b88:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b8a:	4b61      	ldr	r3, [pc, #388]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b90:	0e1b      	lsrs	r3, r3, #24
 8006b92:	f003 030f 	and.w	r3, r3, #15
 8006b96:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	019a      	lsls	r2, r3, #6
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	041b      	lsls	r3, r3, #16
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	061b      	lsls	r3, r3, #24
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	071b      	lsls	r3, r3, #28
 8006bb0:	4957      	ldr	r1, [pc, #348]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d004      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x576>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bcc:	d00a      	beq.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d02e      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006be2:	d129      	bne.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006be4:	4b4a      	ldr	r3, [pc, #296]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006be6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bea:	0c1b      	lsrs	r3, r3, #16
 8006bec:	f003 0303 	and.w	r3, r3, #3
 8006bf0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006bf2:	4b47      	ldr	r3, [pc, #284]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bf8:	0f1b      	lsrs	r3, r3, #28
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	019a      	lsls	r2, r3, #6
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	041b      	lsls	r3, r3, #16
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	061b      	lsls	r3, r3, #24
 8006c12:	431a      	orrs	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	071b      	lsls	r3, r3, #28
 8006c18:	493d      	ldr	r1, [pc, #244]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c20:	4b3b      	ldr	r3, [pc, #236]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c26:	f023 021f 	bic.w	r2, r3, #31
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	4937      	ldr	r1, [pc, #220]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c32:	4313      	orrs	r3, r2
 8006c34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d01d      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c44:	4b32      	ldr	r3, [pc, #200]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c4a:	0e1b      	lsrs	r3, r3, #24
 8006c4c:	f003 030f 	and.w	r3, r3, #15
 8006c50:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c52:	4b2f      	ldr	r3, [pc, #188]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c58:	0f1b      	lsrs	r3, r3, #28
 8006c5a:	f003 0307 	and.w	r3, r3, #7
 8006c5e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	019a      	lsls	r2, r3, #6
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	041b      	lsls	r3, r3, #16
 8006c6c:	431a      	orrs	r2, r3
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	061b      	lsls	r3, r3, #24
 8006c72:	431a      	orrs	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	071b      	lsls	r3, r3, #28
 8006c78:	4925      	ldr	r1, [pc, #148]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d011      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	019a      	lsls	r2, r3, #6
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	041b      	lsls	r3, r3, #16
 8006c98:	431a      	orrs	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	061b      	lsls	r3, r3, #24
 8006ca0:	431a      	orrs	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	071b      	lsls	r3, r3, #28
 8006ca8:	4919      	ldr	r1, [pc, #100]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006caa:	4313      	orrs	r3, r2
 8006cac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cb0:	4b17      	ldr	r3, [pc, #92]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a16      	ldr	r2, [pc, #88]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006cb6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006cba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cbc:	f7fd f890 	bl	8003de0 <HAL_GetTick>
 8006cc0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cc2:	e008      	b.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cc4:	f7fd f88c 	bl	8003de0 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	2b64      	cmp	r3, #100	; 0x64
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e0a8      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cd6:	4b0e      	ldr	r3, [pc, #56]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d0f0      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	f040 809e 	bne.w	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006cea:	4b09      	ldr	r3, [pc, #36]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a08      	ldr	r2, [pc, #32]	; (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006cf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cf6:	f7fd f873 	bl	8003de0 <HAL_GetTick>
 8006cfa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006cfc:	e00a      	b.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006cfe:	f7fd f86f 	bl	8003de0 <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	2b64      	cmp	r3, #100	; 0x64
 8006d0a:	d903      	bls.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e08b      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8006d10:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d14:	4b46      	ldr	r3, [pc, #280]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d20:	d0ed      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d003      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d009      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d02e      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d12a      	bne.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d4a:	4b39      	ldr	r3, [pc, #228]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d50:	0c1b      	lsrs	r3, r3, #16
 8006d52:	f003 0303 	and.w	r3, r3, #3
 8006d56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d58:	4b35      	ldr	r3, [pc, #212]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d5e:	0f1b      	lsrs	r3, r3, #28
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	019a      	lsls	r2, r3, #6
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	041b      	lsls	r3, r3, #16
 8006d70:	431a      	orrs	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	061b      	lsls	r3, r3, #24
 8006d78:	431a      	orrs	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	071b      	lsls	r3, r3, #28
 8006d7e:	492c      	ldr	r1, [pc, #176]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d86:	4b2a      	ldr	r3, [pc, #168]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d8c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d94:	3b01      	subs	r3, #1
 8006d96:	021b      	lsls	r3, r3, #8
 8006d98:	4925      	ldr	r1, [pc, #148]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d022      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006db0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006db4:	d11d      	bne.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006db6:	4b1e      	ldr	r3, [pc, #120]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dbc:	0e1b      	lsrs	r3, r3, #24
 8006dbe:	f003 030f 	and.w	r3, r3, #15
 8006dc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006dc4:	4b1a      	ldr	r3, [pc, #104]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dca:	0f1b      	lsrs	r3, r3, #28
 8006dcc:	f003 0307 	and.w	r3, r3, #7
 8006dd0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	019a      	lsls	r2, r3, #6
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	041b      	lsls	r3, r3, #16
 8006dde:	431a      	orrs	r2, r3
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	061b      	lsls	r3, r3, #24
 8006de4:	431a      	orrs	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	071b      	lsls	r3, r3, #28
 8006dea:	4911      	ldr	r1, [pc, #68]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006df2:	4b0f      	ldr	r3, [pc, #60]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a0e      	ldr	r2, [pc, #56]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dfe:	f7fc ffef 	bl	8003de0 <HAL_GetTick>
 8006e02:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e04:	e008      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006e06:	f7fc ffeb 	bl	8003de0 <HAL_GetTick>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	2b64      	cmp	r3, #100	; 0x64
 8006e12:	d901      	bls.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e007      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e18:	4b05      	ldr	r3, [pc, #20]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e24:	d1ef      	bne.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3720      	adds	r7, #32
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	40023800 	.word	0x40023800

08006e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e01d      	b.n	8006e82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d106      	bne.n	8006e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f815 	bl	8006e8a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	4619      	mov	r1, r3
 8006e72:	4610      	mov	r0, r2
 8006e74:	f000 f986 	bl	8007184 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b083      	sub	sp, #12
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006e92:	bf00      	nop
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68da      	ldr	r2, [r3, #12]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0201 	orr.w	r2, r2, #1
 8006eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	689a      	ldr	r2, [r3, #8]
 8006ebe:	4b0c      	ldr	r3, [pc, #48]	; (8006ef0 <HAL_TIM_Base_Start_IT+0x50>)
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b06      	cmp	r3, #6
 8006ec8:	d00b      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x42>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ed0:	d007      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f042 0201 	orr.w	r2, r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3714      	adds	r7, #20
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	00010007 	.word	0x00010007

08006ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d122      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d11b      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f06f 0202 	mvn.w	r2, #2
 8006f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f905 	bl	8007146 <HAL_TIM_IC_CaptureCallback>
 8006f3c:	e005      	b.n	8006f4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f8f7 	bl	8007132 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 f908 	bl	800715a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0304 	and.w	r3, r3, #4
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d122      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	d11b      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f06f 0204 	mvn.w	r2, #4
 8006f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2202      	movs	r2, #2
 8006f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f8db 	bl	8007146 <HAL_TIM_IC_CaptureCallback>
 8006f90:	e005      	b.n	8006f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f8cd 	bl	8007132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f8de 	bl	800715a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b08      	cmp	r3, #8
 8006fb0:	d122      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	f003 0308 	and.w	r3, r3, #8
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d11b      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f06f 0208 	mvn.w	r2, #8
 8006fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2204      	movs	r2, #4
 8006fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	f003 0303 	and.w	r3, r3, #3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f8b1 	bl	8007146 <HAL_TIM_IC_CaptureCallback>
 8006fe4:	e005      	b.n	8006ff2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f8a3 	bl	8007132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f8b4 	bl	800715a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	f003 0310 	and.w	r3, r3, #16
 8007002:	2b10      	cmp	r3, #16
 8007004:	d122      	bne.n	800704c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f003 0310 	and.w	r3, r3, #16
 8007010:	2b10      	cmp	r3, #16
 8007012:	d11b      	bne.n	800704c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f06f 0210 	mvn.w	r2, #16
 800701c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2208      	movs	r2, #8
 8007022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f887 	bl	8007146 <HAL_TIM_IC_CaptureCallback>
 8007038:	e005      	b.n	8007046 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f879 	bl	8007132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f88a 	bl	800715a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b01      	cmp	r3, #1
 8007058:	d10e      	bne.n	8007078 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	2b01      	cmp	r3, #1
 8007066:	d107      	bne.n	8007078 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0201 	mvn.w	r2, #1
 8007070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7fc fcb4 	bl	80039e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007082:	2b80      	cmp	r3, #128	; 0x80
 8007084:	d10e      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007090:	2b80      	cmp	r3, #128	; 0x80
 8007092:	d107      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800709c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f91a 	bl	80072d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070b2:	d10e      	bne.n	80070d2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070be:	2b80      	cmp	r3, #128	; 0x80
 80070c0:	d107      	bne.n	80070d2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80070ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f90d 	bl	80072ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070dc:	2b40      	cmp	r3, #64	; 0x40
 80070de:	d10e      	bne.n	80070fe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ea:	2b40      	cmp	r3, #64	; 0x40
 80070ec:	d107      	bne.n	80070fe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f838 	bl	800716e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	f003 0320 	and.w	r3, r3, #32
 8007108:	2b20      	cmp	r3, #32
 800710a:	d10e      	bne.n	800712a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	f003 0320 	and.w	r3, r3, #32
 8007116:	2b20      	cmp	r3, #32
 8007118:	d107      	bne.n	800712a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f06f 0220 	mvn.w	r2, #32
 8007122:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 f8cd 	bl	80072c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800712a:	bf00      	nop
 800712c:	3708      	adds	r7, #8
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007132:	b480      	push	{r7}
 8007134:	b083      	sub	sp, #12
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800713a:	bf00      	nop
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800715a:	b480      	push	{r7}
 800715c:	b083      	sub	sp, #12
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007162:	bf00      	nop
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
	...

08007184 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a40      	ldr	r2, [pc, #256]	; (8007298 <TIM_Base_SetConfig+0x114>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d013      	beq.n	80071c4 <TIM_Base_SetConfig+0x40>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071a2:	d00f      	beq.n	80071c4 <TIM_Base_SetConfig+0x40>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a3d      	ldr	r2, [pc, #244]	; (800729c <TIM_Base_SetConfig+0x118>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <TIM_Base_SetConfig+0x40>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a3c      	ldr	r2, [pc, #240]	; (80072a0 <TIM_Base_SetConfig+0x11c>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <TIM_Base_SetConfig+0x40>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a3b      	ldr	r2, [pc, #236]	; (80072a4 <TIM_Base_SetConfig+0x120>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d003      	beq.n	80071c4 <TIM_Base_SetConfig+0x40>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a3a      	ldr	r2, [pc, #232]	; (80072a8 <TIM_Base_SetConfig+0x124>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d108      	bne.n	80071d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a2f      	ldr	r2, [pc, #188]	; (8007298 <TIM_Base_SetConfig+0x114>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d02b      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071e4:	d027      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a2c      	ldr	r2, [pc, #176]	; (800729c <TIM_Base_SetConfig+0x118>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d023      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a2b      	ldr	r2, [pc, #172]	; (80072a0 <TIM_Base_SetConfig+0x11c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d01f      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a2a      	ldr	r2, [pc, #168]	; (80072a4 <TIM_Base_SetConfig+0x120>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d01b      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a29      	ldr	r2, [pc, #164]	; (80072a8 <TIM_Base_SetConfig+0x124>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d017      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a28      	ldr	r2, [pc, #160]	; (80072ac <TIM_Base_SetConfig+0x128>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d013      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a27      	ldr	r2, [pc, #156]	; (80072b0 <TIM_Base_SetConfig+0x12c>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d00f      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a26      	ldr	r2, [pc, #152]	; (80072b4 <TIM_Base_SetConfig+0x130>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d00b      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a25      	ldr	r2, [pc, #148]	; (80072b8 <TIM_Base_SetConfig+0x134>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d007      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a24      	ldr	r2, [pc, #144]	; (80072bc <TIM_Base_SetConfig+0x138>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d003      	beq.n	8007236 <TIM_Base_SetConfig+0xb2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a23      	ldr	r2, [pc, #140]	; (80072c0 <TIM_Base_SetConfig+0x13c>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d108      	bne.n	8007248 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800723c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	4313      	orrs	r3, r2
 8007246:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	695b      	ldr	r3, [r3, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	689a      	ldr	r2, [r3, #8]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a0a      	ldr	r2, [pc, #40]	; (8007298 <TIM_Base_SetConfig+0x114>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_Base_SetConfig+0xf8>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a0c      	ldr	r2, [pc, #48]	; (80072a8 <TIM_Base_SetConfig+0x124>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d103      	bne.n	8007284 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	691a      	ldr	r2, [r3, #16]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	615a      	str	r2, [r3, #20]
}
 800728a:	bf00      	nop
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	40010000 	.word	0x40010000
 800729c:	40000400 	.word	0x40000400
 80072a0:	40000800 	.word	0x40000800
 80072a4:	40000c00 	.word	0x40000c00
 80072a8:	40010400 	.word	0x40010400
 80072ac:	40014000 	.word	0x40014000
 80072b0:	40014400 	.word	0x40014400
 80072b4:	40014800 	.word	0x40014800
 80072b8:	40001800 	.word	0x40001800
 80072bc:	40001c00 	.word	0x40001c00
 80072c0:	40002000 	.word	0x40002000

080072c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e040      	b.n	8007394 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fc fcce 	bl	8003cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2224      	movs	r2, #36	; 0x24
 800732c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0201 	bic.w	r2, r2, #1
 800733c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f8be 	bl	80074c0 <UART_SetConfig>
 8007344:	4603      	mov	r3, r0
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e022      	b.n	8007394 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fb5c 	bl	8007a14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800736a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800737a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0201 	orr.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fbe3 	bl	8007b58 <UART_CheckIdleState>
 8007392:	4603      	mov	r3, r0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b08a      	sub	sp, #40	; 0x28
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	603b      	str	r3, [r7, #0]
 80073a8:	4613      	mov	r3, r2
 80073aa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	d17f      	bne.n	80074b4 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d002      	beq.n	80073c0 <HAL_UART_Transmit+0x24>
 80073ba:	88fb      	ldrh	r3, [r7, #6]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e078      	b.n	80074b6 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_UART_Transmit+0x36>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e071      	b.n	80074b6 <HAL_UART_Transmit+0x11a>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2221      	movs	r2, #33	; 0x21
 80073e4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80073e6:	f7fc fcfb 	bl	8003de0 <HAL_GetTick>
 80073ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	88fa      	ldrh	r2, [r7, #6]
 80073f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	88fa      	ldrh	r2, [r7, #6]
 80073f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007404:	d108      	bne.n	8007418 <HAL_UART_Transmit+0x7c>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d104      	bne.n	8007418 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800740e:	2300      	movs	r3, #0
 8007410:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	61bb      	str	r3, [r7, #24]
 8007416:	e003      	b.n	8007420 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800741c:	2300      	movs	r3, #0
 800741e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007428:	e02c      	b.n	8007484 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	2200      	movs	r2, #0
 8007432:	2180      	movs	r1, #128	; 0x80
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 fbd4 	bl	8007be2 <UART_WaitOnFlagUntilTimeout>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d001      	beq.n	8007444 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e038      	b.n	80074b6 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10b      	bne.n	8007462 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	881b      	ldrh	r3, [r3, #0]
 800744e:	461a      	mov	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007458:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	3302      	adds	r3, #2
 800745e:	61bb      	str	r3, [r7, #24]
 8007460:	e007      	b.n	8007472 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	781a      	ldrb	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	3301      	adds	r3, #1
 8007470:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007478:	b29b      	uxth	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800748a:	b29b      	uxth	r3, r3
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1cc      	bne.n	800742a <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	2200      	movs	r2, #0
 8007498:	2140      	movs	r1, #64	; 0x40
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f000 fba1 	bl	8007be2 <UART_WaitOnFlagUntilTimeout>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d001      	beq.n	80074aa <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e005      	b.n	80074b6 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2220      	movs	r2, #32
 80074ae:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80074b0:	2300      	movs	r3, #0
 80074b2:	e000      	b.n	80074b6 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80074b4:	2302      	movs	r3, #2
  }
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
	...

080074c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b088      	sub	sp, #32
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80074cc:	2300      	movs	r3, #0
 80074ce:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	431a      	orrs	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	431a      	orrs	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69db      	ldr	r3, [r3, #28]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	4bb1      	ldr	r3, [pc, #708]	; (80077b4 <UART_SetConfig+0x2f4>)
 80074f0:	4013      	ands	r3, r2
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	6812      	ldr	r2, [r2, #0]
 80074f6:	6939      	ldr	r1, [r7, #16]
 80074f8:	430b      	orrs	r3, r1
 80074fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68da      	ldr	r2, [r3, #12]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a1b      	ldr	r3, [r3, #32]
 800751c:	693a      	ldr	r2, [r7, #16]
 800751e:	4313      	orrs	r3, r2
 8007520:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	430a      	orrs	r2, r1
 8007534:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a9f      	ldr	r2, [pc, #636]	; (80077b8 <UART_SetConfig+0x2f8>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d121      	bne.n	8007584 <UART_SetConfig+0xc4>
 8007540:	4b9e      	ldr	r3, [pc, #632]	; (80077bc <UART_SetConfig+0x2fc>)
 8007542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	2b03      	cmp	r3, #3
 800754c:	d816      	bhi.n	800757c <UART_SetConfig+0xbc>
 800754e:	a201      	add	r2, pc, #4	; (adr r2, 8007554 <UART_SetConfig+0x94>)
 8007550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007554:	08007565 	.word	0x08007565
 8007558:	08007571 	.word	0x08007571
 800755c:	0800756b 	.word	0x0800756b
 8007560:	08007577 	.word	0x08007577
 8007564:	2301      	movs	r3, #1
 8007566:	77fb      	strb	r3, [r7, #31]
 8007568:	e151      	b.n	800780e <UART_SetConfig+0x34e>
 800756a:	2302      	movs	r3, #2
 800756c:	77fb      	strb	r3, [r7, #31]
 800756e:	e14e      	b.n	800780e <UART_SetConfig+0x34e>
 8007570:	2304      	movs	r3, #4
 8007572:	77fb      	strb	r3, [r7, #31]
 8007574:	e14b      	b.n	800780e <UART_SetConfig+0x34e>
 8007576:	2308      	movs	r3, #8
 8007578:	77fb      	strb	r3, [r7, #31]
 800757a:	e148      	b.n	800780e <UART_SetConfig+0x34e>
 800757c:	2310      	movs	r3, #16
 800757e:	77fb      	strb	r3, [r7, #31]
 8007580:	bf00      	nop
 8007582:	e144      	b.n	800780e <UART_SetConfig+0x34e>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a8d      	ldr	r2, [pc, #564]	; (80077c0 <UART_SetConfig+0x300>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d134      	bne.n	80075f8 <UART_SetConfig+0x138>
 800758e:	4b8b      	ldr	r3, [pc, #556]	; (80077bc <UART_SetConfig+0x2fc>)
 8007590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007594:	f003 030c 	and.w	r3, r3, #12
 8007598:	2b0c      	cmp	r3, #12
 800759a:	d829      	bhi.n	80075f0 <UART_SetConfig+0x130>
 800759c:	a201      	add	r2, pc, #4	; (adr r2, 80075a4 <UART_SetConfig+0xe4>)
 800759e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a2:	bf00      	nop
 80075a4:	080075d9 	.word	0x080075d9
 80075a8:	080075f1 	.word	0x080075f1
 80075ac:	080075f1 	.word	0x080075f1
 80075b0:	080075f1 	.word	0x080075f1
 80075b4:	080075e5 	.word	0x080075e5
 80075b8:	080075f1 	.word	0x080075f1
 80075bc:	080075f1 	.word	0x080075f1
 80075c0:	080075f1 	.word	0x080075f1
 80075c4:	080075df 	.word	0x080075df
 80075c8:	080075f1 	.word	0x080075f1
 80075cc:	080075f1 	.word	0x080075f1
 80075d0:	080075f1 	.word	0x080075f1
 80075d4:	080075eb 	.word	0x080075eb
 80075d8:	2300      	movs	r3, #0
 80075da:	77fb      	strb	r3, [r7, #31]
 80075dc:	e117      	b.n	800780e <UART_SetConfig+0x34e>
 80075de:	2302      	movs	r3, #2
 80075e0:	77fb      	strb	r3, [r7, #31]
 80075e2:	e114      	b.n	800780e <UART_SetConfig+0x34e>
 80075e4:	2304      	movs	r3, #4
 80075e6:	77fb      	strb	r3, [r7, #31]
 80075e8:	e111      	b.n	800780e <UART_SetConfig+0x34e>
 80075ea:	2308      	movs	r3, #8
 80075ec:	77fb      	strb	r3, [r7, #31]
 80075ee:	e10e      	b.n	800780e <UART_SetConfig+0x34e>
 80075f0:	2310      	movs	r3, #16
 80075f2:	77fb      	strb	r3, [r7, #31]
 80075f4:	bf00      	nop
 80075f6:	e10a      	b.n	800780e <UART_SetConfig+0x34e>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a71      	ldr	r2, [pc, #452]	; (80077c4 <UART_SetConfig+0x304>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d120      	bne.n	8007644 <UART_SetConfig+0x184>
 8007602:	4b6e      	ldr	r3, [pc, #440]	; (80077bc <UART_SetConfig+0x2fc>)
 8007604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007608:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800760c:	2b10      	cmp	r3, #16
 800760e:	d00f      	beq.n	8007630 <UART_SetConfig+0x170>
 8007610:	2b10      	cmp	r3, #16
 8007612:	d802      	bhi.n	800761a <UART_SetConfig+0x15a>
 8007614:	2b00      	cmp	r3, #0
 8007616:	d005      	beq.n	8007624 <UART_SetConfig+0x164>
 8007618:	e010      	b.n	800763c <UART_SetConfig+0x17c>
 800761a:	2b20      	cmp	r3, #32
 800761c:	d005      	beq.n	800762a <UART_SetConfig+0x16a>
 800761e:	2b30      	cmp	r3, #48	; 0x30
 8007620:	d009      	beq.n	8007636 <UART_SetConfig+0x176>
 8007622:	e00b      	b.n	800763c <UART_SetConfig+0x17c>
 8007624:	2300      	movs	r3, #0
 8007626:	77fb      	strb	r3, [r7, #31]
 8007628:	e0f1      	b.n	800780e <UART_SetConfig+0x34e>
 800762a:	2302      	movs	r3, #2
 800762c:	77fb      	strb	r3, [r7, #31]
 800762e:	e0ee      	b.n	800780e <UART_SetConfig+0x34e>
 8007630:	2304      	movs	r3, #4
 8007632:	77fb      	strb	r3, [r7, #31]
 8007634:	e0eb      	b.n	800780e <UART_SetConfig+0x34e>
 8007636:	2308      	movs	r3, #8
 8007638:	77fb      	strb	r3, [r7, #31]
 800763a:	e0e8      	b.n	800780e <UART_SetConfig+0x34e>
 800763c:	2310      	movs	r3, #16
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	bf00      	nop
 8007642:	e0e4      	b.n	800780e <UART_SetConfig+0x34e>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a5f      	ldr	r2, [pc, #380]	; (80077c8 <UART_SetConfig+0x308>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d120      	bne.n	8007690 <UART_SetConfig+0x1d0>
 800764e:	4b5b      	ldr	r3, [pc, #364]	; (80077bc <UART_SetConfig+0x2fc>)
 8007650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007654:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007658:	2b40      	cmp	r3, #64	; 0x40
 800765a:	d00f      	beq.n	800767c <UART_SetConfig+0x1bc>
 800765c:	2b40      	cmp	r3, #64	; 0x40
 800765e:	d802      	bhi.n	8007666 <UART_SetConfig+0x1a6>
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <UART_SetConfig+0x1b0>
 8007664:	e010      	b.n	8007688 <UART_SetConfig+0x1c8>
 8007666:	2b80      	cmp	r3, #128	; 0x80
 8007668:	d005      	beq.n	8007676 <UART_SetConfig+0x1b6>
 800766a:	2bc0      	cmp	r3, #192	; 0xc0
 800766c:	d009      	beq.n	8007682 <UART_SetConfig+0x1c2>
 800766e:	e00b      	b.n	8007688 <UART_SetConfig+0x1c8>
 8007670:	2300      	movs	r3, #0
 8007672:	77fb      	strb	r3, [r7, #31]
 8007674:	e0cb      	b.n	800780e <UART_SetConfig+0x34e>
 8007676:	2302      	movs	r3, #2
 8007678:	77fb      	strb	r3, [r7, #31]
 800767a:	e0c8      	b.n	800780e <UART_SetConfig+0x34e>
 800767c:	2304      	movs	r3, #4
 800767e:	77fb      	strb	r3, [r7, #31]
 8007680:	e0c5      	b.n	800780e <UART_SetConfig+0x34e>
 8007682:	2308      	movs	r3, #8
 8007684:	77fb      	strb	r3, [r7, #31]
 8007686:	e0c2      	b.n	800780e <UART_SetConfig+0x34e>
 8007688:	2310      	movs	r3, #16
 800768a:	77fb      	strb	r3, [r7, #31]
 800768c:	bf00      	nop
 800768e:	e0be      	b.n	800780e <UART_SetConfig+0x34e>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a4d      	ldr	r2, [pc, #308]	; (80077cc <UART_SetConfig+0x30c>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d124      	bne.n	80076e4 <UART_SetConfig+0x224>
 800769a:	4b48      	ldr	r3, [pc, #288]	; (80077bc <UART_SetConfig+0x2fc>)
 800769c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076a8:	d012      	beq.n	80076d0 <UART_SetConfig+0x210>
 80076aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076ae:	d802      	bhi.n	80076b6 <UART_SetConfig+0x1f6>
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d007      	beq.n	80076c4 <UART_SetConfig+0x204>
 80076b4:	e012      	b.n	80076dc <UART_SetConfig+0x21c>
 80076b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076ba:	d006      	beq.n	80076ca <UART_SetConfig+0x20a>
 80076bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076c0:	d009      	beq.n	80076d6 <UART_SetConfig+0x216>
 80076c2:	e00b      	b.n	80076dc <UART_SetConfig+0x21c>
 80076c4:	2300      	movs	r3, #0
 80076c6:	77fb      	strb	r3, [r7, #31]
 80076c8:	e0a1      	b.n	800780e <UART_SetConfig+0x34e>
 80076ca:	2302      	movs	r3, #2
 80076cc:	77fb      	strb	r3, [r7, #31]
 80076ce:	e09e      	b.n	800780e <UART_SetConfig+0x34e>
 80076d0:	2304      	movs	r3, #4
 80076d2:	77fb      	strb	r3, [r7, #31]
 80076d4:	e09b      	b.n	800780e <UART_SetConfig+0x34e>
 80076d6:	2308      	movs	r3, #8
 80076d8:	77fb      	strb	r3, [r7, #31]
 80076da:	e098      	b.n	800780e <UART_SetConfig+0x34e>
 80076dc:	2310      	movs	r3, #16
 80076de:	77fb      	strb	r3, [r7, #31]
 80076e0:	bf00      	nop
 80076e2:	e094      	b.n	800780e <UART_SetConfig+0x34e>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a39      	ldr	r2, [pc, #228]	; (80077d0 <UART_SetConfig+0x310>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d124      	bne.n	8007738 <UART_SetConfig+0x278>
 80076ee:	4b33      	ldr	r3, [pc, #204]	; (80077bc <UART_SetConfig+0x2fc>)
 80076f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076fc:	d012      	beq.n	8007724 <UART_SetConfig+0x264>
 80076fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007702:	d802      	bhi.n	800770a <UART_SetConfig+0x24a>
 8007704:	2b00      	cmp	r3, #0
 8007706:	d007      	beq.n	8007718 <UART_SetConfig+0x258>
 8007708:	e012      	b.n	8007730 <UART_SetConfig+0x270>
 800770a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800770e:	d006      	beq.n	800771e <UART_SetConfig+0x25e>
 8007710:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007714:	d009      	beq.n	800772a <UART_SetConfig+0x26a>
 8007716:	e00b      	b.n	8007730 <UART_SetConfig+0x270>
 8007718:	2301      	movs	r3, #1
 800771a:	77fb      	strb	r3, [r7, #31]
 800771c:	e077      	b.n	800780e <UART_SetConfig+0x34e>
 800771e:	2302      	movs	r3, #2
 8007720:	77fb      	strb	r3, [r7, #31]
 8007722:	e074      	b.n	800780e <UART_SetConfig+0x34e>
 8007724:	2304      	movs	r3, #4
 8007726:	77fb      	strb	r3, [r7, #31]
 8007728:	e071      	b.n	800780e <UART_SetConfig+0x34e>
 800772a:	2308      	movs	r3, #8
 800772c:	77fb      	strb	r3, [r7, #31]
 800772e:	e06e      	b.n	800780e <UART_SetConfig+0x34e>
 8007730:	2310      	movs	r3, #16
 8007732:	77fb      	strb	r3, [r7, #31]
 8007734:	bf00      	nop
 8007736:	e06a      	b.n	800780e <UART_SetConfig+0x34e>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a25      	ldr	r2, [pc, #148]	; (80077d4 <UART_SetConfig+0x314>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d124      	bne.n	800778c <UART_SetConfig+0x2cc>
 8007742:	4b1e      	ldr	r3, [pc, #120]	; (80077bc <UART_SetConfig+0x2fc>)
 8007744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007748:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800774c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007750:	d012      	beq.n	8007778 <UART_SetConfig+0x2b8>
 8007752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007756:	d802      	bhi.n	800775e <UART_SetConfig+0x29e>
 8007758:	2b00      	cmp	r3, #0
 800775a:	d007      	beq.n	800776c <UART_SetConfig+0x2ac>
 800775c:	e012      	b.n	8007784 <UART_SetConfig+0x2c4>
 800775e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007762:	d006      	beq.n	8007772 <UART_SetConfig+0x2b2>
 8007764:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007768:	d009      	beq.n	800777e <UART_SetConfig+0x2be>
 800776a:	e00b      	b.n	8007784 <UART_SetConfig+0x2c4>
 800776c:	2300      	movs	r3, #0
 800776e:	77fb      	strb	r3, [r7, #31]
 8007770:	e04d      	b.n	800780e <UART_SetConfig+0x34e>
 8007772:	2302      	movs	r3, #2
 8007774:	77fb      	strb	r3, [r7, #31]
 8007776:	e04a      	b.n	800780e <UART_SetConfig+0x34e>
 8007778:	2304      	movs	r3, #4
 800777a:	77fb      	strb	r3, [r7, #31]
 800777c:	e047      	b.n	800780e <UART_SetConfig+0x34e>
 800777e:	2308      	movs	r3, #8
 8007780:	77fb      	strb	r3, [r7, #31]
 8007782:	e044      	b.n	800780e <UART_SetConfig+0x34e>
 8007784:	2310      	movs	r3, #16
 8007786:	77fb      	strb	r3, [r7, #31]
 8007788:	bf00      	nop
 800778a:	e040      	b.n	800780e <UART_SetConfig+0x34e>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a11      	ldr	r2, [pc, #68]	; (80077d8 <UART_SetConfig+0x318>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d139      	bne.n	800780a <UART_SetConfig+0x34a>
 8007796:	4b09      	ldr	r3, [pc, #36]	; (80077bc <UART_SetConfig+0x2fc>)
 8007798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800779c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80077a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077a4:	d027      	beq.n	80077f6 <UART_SetConfig+0x336>
 80077a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077aa:	d817      	bhi.n	80077dc <UART_SetConfig+0x31c>
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d01c      	beq.n	80077ea <UART_SetConfig+0x32a>
 80077b0:	e027      	b.n	8007802 <UART_SetConfig+0x342>
 80077b2:	bf00      	nop
 80077b4:	efff69f3 	.word	0xefff69f3
 80077b8:	40011000 	.word	0x40011000
 80077bc:	40023800 	.word	0x40023800
 80077c0:	40004400 	.word	0x40004400
 80077c4:	40004800 	.word	0x40004800
 80077c8:	40004c00 	.word	0x40004c00
 80077cc:	40005000 	.word	0x40005000
 80077d0:	40011400 	.word	0x40011400
 80077d4:	40007800 	.word	0x40007800
 80077d8:	40007c00 	.word	0x40007c00
 80077dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077e0:	d006      	beq.n	80077f0 <UART_SetConfig+0x330>
 80077e2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80077e6:	d009      	beq.n	80077fc <UART_SetConfig+0x33c>
 80077e8:	e00b      	b.n	8007802 <UART_SetConfig+0x342>
 80077ea:	2300      	movs	r3, #0
 80077ec:	77fb      	strb	r3, [r7, #31]
 80077ee:	e00e      	b.n	800780e <UART_SetConfig+0x34e>
 80077f0:	2302      	movs	r3, #2
 80077f2:	77fb      	strb	r3, [r7, #31]
 80077f4:	e00b      	b.n	800780e <UART_SetConfig+0x34e>
 80077f6:	2304      	movs	r3, #4
 80077f8:	77fb      	strb	r3, [r7, #31]
 80077fa:	e008      	b.n	800780e <UART_SetConfig+0x34e>
 80077fc:	2308      	movs	r3, #8
 80077fe:	77fb      	strb	r3, [r7, #31]
 8007800:	e005      	b.n	800780e <UART_SetConfig+0x34e>
 8007802:	2310      	movs	r3, #16
 8007804:	77fb      	strb	r3, [r7, #31]
 8007806:	bf00      	nop
 8007808:	e001      	b.n	800780e <UART_SetConfig+0x34e>
 800780a:	2310      	movs	r3, #16
 800780c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	69db      	ldr	r3, [r3, #28]
 8007812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007816:	d17f      	bne.n	8007918 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8007818:	7ffb      	ldrb	r3, [r7, #31]
 800781a:	2b08      	cmp	r3, #8
 800781c:	d85c      	bhi.n	80078d8 <UART_SetConfig+0x418>
 800781e:	a201      	add	r2, pc, #4	; (adr r2, 8007824 <UART_SetConfig+0x364>)
 8007820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007824:	08007849 	.word	0x08007849
 8007828:	08007869 	.word	0x08007869
 800782c:	08007889 	.word	0x08007889
 8007830:	080078d9 	.word	0x080078d9
 8007834:	080078a1 	.word	0x080078a1
 8007838:	080078d9 	.word	0x080078d9
 800783c:	080078d9 	.word	0x080078d9
 8007840:	080078d9 	.word	0x080078d9
 8007844:	080078c1 	.word	0x080078c1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007848:	f7fe feac 	bl	80065a4 <HAL_RCC_GetPCLK1Freq>
 800784c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	005a      	lsls	r2, r3, #1
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	085b      	lsrs	r3, r3, #1
 8007858:	441a      	add	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007862:	b29b      	uxth	r3, r3
 8007864:	61bb      	str	r3, [r7, #24]
        break;
 8007866:	e03a      	b.n	80078de <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007868:	f7fe feb0 	bl	80065cc <HAL_RCC_GetPCLK2Freq>
 800786c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	005a      	lsls	r2, r3, #1
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	085b      	lsrs	r3, r3, #1
 8007878:	441a      	add	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007882:	b29b      	uxth	r3, r3
 8007884:	61bb      	str	r3, [r7, #24]
        break;
 8007886:	e02a      	b.n	80078de <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	085a      	lsrs	r2, r3, #1
 800788e:	4b5f      	ldr	r3, [pc, #380]	; (8007a0c <UART_SetConfig+0x54c>)
 8007890:	4413      	add	r3, r2
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6852      	ldr	r2, [r2, #4]
 8007896:	fbb3 f3f2 	udiv	r3, r3, r2
 800789a:	b29b      	uxth	r3, r3
 800789c:	61bb      	str	r3, [r7, #24]
        break;
 800789e:	e01e      	b.n	80078de <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078a0:	f7fe fdc2 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80078a4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	005a      	lsls	r2, r3, #1
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	085b      	lsrs	r3, r3, #1
 80078b0:	441a      	add	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	61bb      	str	r3, [r7, #24]
        break;
 80078be:	e00e      	b.n	80078de <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	085b      	lsrs	r3, r3, #1
 80078c6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	61bb      	str	r3, [r7, #24]
        break;
 80078d6:	e002      	b.n	80078de <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	75fb      	strb	r3, [r7, #23]
        break;
 80078dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	2b0f      	cmp	r3, #15
 80078e2:	d916      	bls.n	8007912 <UART_SetConfig+0x452>
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ea:	d212      	bcs.n	8007912 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	f023 030f 	bic.w	r3, r3, #15
 80078f4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	085b      	lsrs	r3, r3, #1
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	f003 0307 	and.w	r3, r3, #7
 8007900:	b29a      	uxth	r2, r3
 8007902:	897b      	ldrh	r3, [r7, #10]
 8007904:	4313      	orrs	r3, r2
 8007906:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	897a      	ldrh	r2, [r7, #10]
 800790e:	60da      	str	r2, [r3, #12]
 8007910:	e070      	b.n	80079f4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	75fb      	strb	r3, [r7, #23]
 8007916:	e06d      	b.n	80079f4 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007918:	7ffb      	ldrb	r3, [r7, #31]
 800791a:	2b08      	cmp	r3, #8
 800791c:	d859      	bhi.n	80079d2 <UART_SetConfig+0x512>
 800791e:	a201      	add	r2, pc, #4	; (adr r2, 8007924 <UART_SetConfig+0x464>)
 8007920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007924:	08007949 	.word	0x08007949
 8007928:	08007967 	.word	0x08007967
 800792c:	08007985 	.word	0x08007985
 8007930:	080079d3 	.word	0x080079d3
 8007934:	0800799d 	.word	0x0800799d
 8007938:	080079d3 	.word	0x080079d3
 800793c:	080079d3 	.word	0x080079d3
 8007940:	080079d3 	.word	0x080079d3
 8007944:	080079bb 	.word	0x080079bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007948:	f7fe fe2c 	bl	80065a4 <HAL_RCC_GetPCLK1Freq>
 800794c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	085a      	lsrs	r2, r3, #1
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	441a      	add	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007960:	b29b      	uxth	r3, r3
 8007962:	61bb      	str	r3, [r7, #24]
        break;
 8007964:	e038      	b.n	80079d8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007966:	f7fe fe31 	bl	80065cc <HAL_RCC_GetPCLK2Freq>
 800796a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	085a      	lsrs	r2, r3, #1
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	441a      	add	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	fbb2 f3f3 	udiv	r3, r2, r3
 800797e:	b29b      	uxth	r3, r3
 8007980:	61bb      	str	r3, [r7, #24]
        break;
 8007982:	e029      	b.n	80079d8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	085a      	lsrs	r2, r3, #1
 800798a:	4b21      	ldr	r3, [pc, #132]	; (8007a10 <UART_SetConfig+0x550>)
 800798c:	4413      	add	r3, r2
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	6852      	ldr	r2, [r2, #4]
 8007992:	fbb3 f3f2 	udiv	r3, r3, r2
 8007996:	b29b      	uxth	r3, r3
 8007998:	61bb      	str	r3, [r7, #24]
        break;
 800799a:	e01d      	b.n	80079d8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800799c:	f7fe fd44 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80079a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	085a      	lsrs	r2, r3, #1
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	441a      	add	r2, r3
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	61bb      	str	r3, [r7, #24]
        break;
 80079b8:	e00e      	b.n	80079d8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	61bb      	str	r3, [r7, #24]
        break;
 80079d0:	e002      	b.n	80079d8 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	75fb      	strb	r3, [r7, #23]
        break;
 80079d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	2b0f      	cmp	r3, #15
 80079dc:	d908      	bls.n	80079f0 <UART_SetConfig+0x530>
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079e4:	d204      	bcs.n	80079f0 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69ba      	ldr	r2, [r7, #24]
 80079ec:	60da      	str	r2, [r3, #12]
 80079ee:	e001      	b.n	80079f4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3720      	adds	r7, #32
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	01e84800 	.word	0x01e84800
 8007a10:	00f42400 	.word	0x00f42400

08007a14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a20:	f003 0301 	and.w	r3, r3, #1
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00a      	beq.n	8007a3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a42:	f003 0302 	and.w	r3, r3, #2
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00a      	beq.n	8007a60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a64:	f003 0304 	and.w	r3, r3, #4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00a      	beq.n	8007a82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a86:	f003 0308 	and.w	r3, r3, #8
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00a      	beq.n	8007aa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	430a      	orrs	r2, r1
 8007aa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa8:	f003 0310 	and.w	r3, r3, #16
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00a      	beq.n	8007ac6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	430a      	orrs	r2, r1
 8007ac4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aca:	f003 0320 	and.w	r3, r3, #32
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00a      	beq.n	8007ae8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d01a      	beq.n	8007b2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b12:	d10a      	bne.n	8007b2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	430a      	orrs	r2, r1
 8007b28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d00a      	beq.n	8007b4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	430a      	orrs	r2, r1
 8007b4a:	605a      	str	r2, [r3, #4]
  }
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b086      	sub	sp, #24
 8007b5c:	af02      	add	r7, sp, #8
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007b66:	f7fc f93b 	bl	8003de0 <HAL_GetTick>
 8007b6a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0308 	and.w	r3, r3, #8
 8007b76:	2b08      	cmp	r3, #8
 8007b78:	d10e      	bne.n	8007b98 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b7a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 f82a 	bl	8007be2 <UART_WaitOnFlagUntilTimeout>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d001      	beq.n	8007b98 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e020      	b.n	8007bda <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0304 	and.w	r3, r3, #4
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	d10e      	bne.n	8007bc4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ba6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 f814 	bl	8007be2 <UART_WaitOnFlagUntilTimeout>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e00a      	b.n	8007bda <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2220      	movs	r2, #32
 8007bce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	60f8      	str	r0, [r7, #12]
 8007bea:	60b9      	str	r1, [r7, #8]
 8007bec:	603b      	str	r3, [r7, #0]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bf2:	e05d      	b.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bfa:	d059      	beq.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bfc:	f7fc f8f0 	bl	8003de0 <HAL_GetTick>
 8007c00:	4602      	mov	r2, r0
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	69ba      	ldr	r2, [r7, #24]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d302      	bcc.n	8007c12 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d11b      	bne.n	8007c4a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007c20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	689a      	ldr	r2, [r3, #8]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f022 0201 	bic.w	r2, r2, #1
 8007c30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2220      	movs	r2, #32
 8007c36:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e042      	b.n	8007cd0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d02b      	beq.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c66:	d123      	bne.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c70:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007c80:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689a      	ldr	r2, [r3, #8]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f022 0201 	bic.w	r2, r2, #1
 8007c90:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2220      	movs	r2, #32
 8007c96:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2220      	movs	r2, #32
 8007c9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e00f      	b.n	8007cd0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	69da      	ldr	r2, [r3, #28]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	4013      	ands	r3, r2
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	bf0c      	ite	eq
 8007cc0:	2301      	moveq	r3, #1
 8007cc2:	2300      	movne	r3, #0
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	79fb      	ldrb	r3, [r7, #7]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d092      	beq.n	8007bf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007cd8:	b480      	push	{r7}
 8007cda:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007cdc:	bf00      	nop
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
	...

08007ce8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cee:	f3ef 8305 	mrs	r3, IPSR
 8007cf2:	60bb      	str	r3, [r7, #8]
  return(result);
 8007cf4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d10f      	bne.n	8007d1a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cfa:	f3ef 8310 	mrs	r3, PRIMASK
 8007cfe:	607b      	str	r3, [r7, #4]
  return(result);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d105      	bne.n	8007d12 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d06:	f3ef 8311 	mrs	r3, BASEPRI
 8007d0a:	603b      	str	r3, [r7, #0]
  return(result);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d007      	beq.n	8007d22 <osKernelInitialize+0x3a>
 8007d12:	4b0e      	ldr	r3, [pc, #56]	; (8007d4c <osKernelInitialize+0x64>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d103      	bne.n	8007d22 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007d1a:	f06f 0305 	mvn.w	r3, #5
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	e00c      	b.n	8007d3c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d22:	4b0a      	ldr	r3, [pc, #40]	; (8007d4c <osKernelInitialize+0x64>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d105      	bne.n	8007d36 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d2a:	4b08      	ldr	r3, [pc, #32]	; (8007d4c <osKernelInitialize+0x64>)
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d30:	2300      	movs	r3, #0
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	e002      	b.n	8007d3c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d3a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	200000d0 	.word	0x200000d0

08007d50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d56:	f3ef 8305 	mrs	r3, IPSR
 8007d5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007d5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10f      	bne.n	8007d82 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d62:	f3ef 8310 	mrs	r3, PRIMASK
 8007d66:	607b      	str	r3, [r7, #4]
  return(result);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d105      	bne.n	8007d7a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d6e:	f3ef 8311 	mrs	r3, BASEPRI
 8007d72:	603b      	str	r3, [r7, #0]
  return(result);
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d007      	beq.n	8007d8a <osKernelStart+0x3a>
 8007d7a:	4b0f      	ldr	r3, [pc, #60]	; (8007db8 <osKernelStart+0x68>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d103      	bne.n	8007d8a <osKernelStart+0x3a>
    stat = osErrorISR;
 8007d82:	f06f 0305 	mvn.w	r3, #5
 8007d86:	60fb      	str	r3, [r7, #12]
 8007d88:	e010      	b.n	8007dac <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007d8a:	4b0b      	ldr	r3, [pc, #44]	; (8007db8 <osKernelStart+0x68>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d109      	bne.n	8007da6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007d92:	f7ff ffa1 	bl	8007cd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007d96:	4b08      	ldr	r3, [pc, #32]	; (8007db8 <osKernelStart+0x68>)
 8007d98:	2202      	movs	r2, #2
 8007d9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007d9c:	f001 ff10 	bl	8009bc0 <vTaskStartScheduler>
      stat = osOK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	60fb      	str	r3, [r7, #12]
 8007da4:	e002      	b.n	8007dac <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007da6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007daa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007dac:	68fb      	ldr	r3, [r7, #12]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	200000d0 	.word	0x200000d0

08007dbc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b090      	sub	sp, #64	; 0x40
 8007dc0:	af04      	add	r7, sp, #16
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007dcc:	f3ef 8305 	mrs	r3, IPSR
 8007dd0:	61fb      	str	r3, [r7, #28]
  return(result);
 8007dd2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f040 808f 	bne.w	8007ef8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dda:	f3ef 8310 	mrs	r3, PRIMASK
 8007dde:	61bb      	str	r3, [r7, #24]
  return(result);
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d105      	bne.n	8007df2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007de6:	f3ef 8311 	mrs	r3, BASEPRI
 8007dea:	617b      	str	r3, [r7, #20]
  return(result);
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <osThreadNew+0x3e>
 8007df2:	4b44      	ldr	r3, [pc, #272]	; (8007f04 <osThreadNew+0x148>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	d07e      	beq.n	8007ef8 <osThreadNew+0x13c>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d07b      	beq.n	8007ef8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007e00:	2380      	movs	r3, #128	; 0x80
 8007e02:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007e04:	2318      	movs	r3, #24
 8007e06:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007e0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e10:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d045      	beq.n	8007ea4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d002      	beq.n	8007e26 <osThreadNew+0x6a>
        name = attr->name;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d002      	beq.n	8007e34 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d008      	beq.n	8007e4c <osThreadNew+0x90>
 8007e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3c:	2b38      	cmp	r3, #56	; 0x38
 8007e3e:	d805      	bhi.n	8007e4c <osThreadNew+0x90>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <osThreadNew+0x94>
        return (NULL);
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e054      	b.n	8007efa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	695b      	ldr	r3, [r3, #20]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d003      	beq.n	8007e60 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	089b      	lsrs	r3, r3, #2
 8007e5e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00e      	beq.n	8007e86 <osThreadNew+0xca>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	2b5b      	cmp	r3, #91	; 0x5b
 8007e6e:	d90a      	bls.n	8007e86 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d006      	beq.n	8007e86 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	695b      	ldr	r3, [r3, #20]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d002      	beq.n	8007e86 <osThreadNew+0xca>
        mem = 1;
 8007e80:	2301      	movs	r3, #1
 8007e82:	623b      	str	r3, [r7, #32]
 8007e84:	e010      	b.n	8007ea8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10c      	bne.n	8007ea8 <osThreadNew+0xec>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d108      	bne.n	8007ea8 <osThreadNew+0xec>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d104      	bne.n	8007ea8 <osThreadNew+0xec>
          mem = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	623b      	str	r3, [r7, #32]
 8007ea2:	e001      	b.n	8007ea8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007ea8:	6a3b      	ldr	r3, [r7, #32]
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d110      	bne.n	8007ed0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007eb6:	9202      	str	r2, [sp, #8]
 8007eb8:	9301      	str	r3, [sp, #4]
 8007eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ebc:	9300      	str	r3, [sp, #0]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ec2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f001 fc9f 	bl	8009808 <xTaskCreateStatic>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	613b      	str	r3, [r7, #16]
 8007ece:	e013      	b.n	8007ef8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007ed0:	6a3b      	ldr	r3, [r7, #32]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d110      	bne.n	8007ef8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	f107 0310 	add.w	r3, r7, #16
 8007ede:	9301      	str	r3, [sp, #4]
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee2:	9300      	str	r3, [sp, #0]
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f001 fced 	bl	80098c8 <xTaskCreate>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d001      	beq.n	8007ef8 <osThreadNew+0x13c>
          hTask = NULL;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007ef8:	693b      	ldr	r3, [r7, #16]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3730      	adds	r7, #48	; 0x30
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	200000d0 	.word	0x200000d0

08007f08 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f10:	f3ef 8305 	mrs	r3, IPSR
 8007f14:	613b      	str	r3, [r7, #16]
  return(result);
 8007f16:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10f      	bne.n	8007f3c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f20:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d105      	bne.n	8007f34 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f28:	f3ef 8311 	mrs	r3, BASEPRI
 8007f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d007      	beq.n	8007f44 <osDelay+0x3c>
 8007f34:	4b0a      	ldr	r3, [pc, #40]	; (8007f60 <osDelay+0x58>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d103      	bne.n	8007f44 <osDelay+0x3c>
    stat = osErrorISR;
 8007f3c:	f06f 0305 	mvn.w	r3, #5
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	e007      	b.n	8007f54 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007f44:	2300      	movs	r3, #0
 8007f46:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d002      	beq.n	8007f54 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fe00 	bl	8009b54 <vTaskDelay>
    }
  }

  return (stat);
 8007f54:	697b      	ldr	r3, [r7, #20]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	200000d0 	.word	0x200000d0

08007f64 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08c      	sub	sp, #48	; 0x30
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007f70:	2300      	movs	r3, #0
 8007f72:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f74:	f3ef 8305 	mrs	r3, IPSR
 8007f78:	61bb      	str	r3, [r7, #24]
  return(result);
 8007f7a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f040 8087 	bne.w	8008090 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f82:	f3ef 8310 	mrs	r3, PRIMASK
 8007f86:	617b      	str	r3, [r7, #20]
  return(result);
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d105      	bne.n	8007f9a <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f8e:	f3ef 8311 	mrs	r3, BASEPRI
 8007f92:	613b      	str	r3, [r7, #16]
  return(result);
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <osSemaphoreNew+0x3e>
 8007f9a:	4b40      	ldr	r3, [pc, #256]	; (800809c <osSemaphoreNew+0x138>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d076      	beq.n	8008090 <osSemaphoreNew+0x12c>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d073      	beq.n	8008090 <osSemaphoreNew+0x12c>
 8007fa8:	68ba      	ldr	r2, [r7, #8]
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d86f      	bhi.n	8008090 <osSemaphoreNew+0x12c>
    mem = -1;
 8007fb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007fb4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d015      	beq.n	8007fe8 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d006      	beq.n	8007fd2 <osSemaphoreNew+0x6e>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	2b4f      	cmp	r3, #79	; 0x4f
 8007fca:	d902      	bls.n	8007fd2 <osSemaphoreNew+0x6e>
        mem = 1;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	623b      	str	r3, [r7, #32]
 8007fd0:	e00c      	b.n	8007fec <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d108      	bne.n	8007fec <osSemaphoreNew+0x88>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d104      	bne.n	8007fec <osSemaphoreNew+0x88>
          mem = 0;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	623b      	str	r3, [r7, #32]
 8007fe6:	e001      	b.n	8007fec <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ff2:	d04d      	beq.n	8008090 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d129      	bne.n	800804e <osSemaphoreNew+0xea>
        if (mem == 1) {
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d10b      	bne.n	8008018 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	689a      	ldr	r2, [r3, #8]
 8008004:	2303      	movs	r3, #3
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	4613      	mov	r3, r2
 800800a:	2200      	movs	r2, #0
 800800c:	2100      	movs	r1, #0
 800800e:	2001      	movs	r0, #1
 8008010:	f000 fbf4 	bl	80087fc <xQueueGenericCreateStatic>
 8008014:	6278      	str	r0, [r7, #36]	; 0x24
 8008016:	e005      	b.n	8008024 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8008018:	2203      	movs	r2, #3
 800801a:	2100      	movs	r1, #0
 800801c:	2001      	movs	r0, #1
 800801e:	f000 fc6a 	bl	80088f6 <xQueueGenericCreate>
 8008022:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008026:	2b00      	cmp	r3, #0
 8008028:	d022      	beq.n	8008070 <osSemaphoreNew+0x10c>
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d01f      	beq.n	8008070 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008030:	2300      	movs	r3, #0
 8008032:	2200      	movs	r2, #0
 8008034:	2100      	movs	r1, #0
 8008036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008038:	f000 fd30 	bl	8008a9c <xQueueGenericSend>
 800803c:	4603      	mov	r3, r0
 800803e:	2b01      	cmp	r3, #1
 8008040:	d016      	beq.n	8008070 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8008042:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008044:	f001 fa0d 	bl	8009462 <vQueueDelete>
            hSemaphore = NULL;
 8008048:	2300      	movs	r3, #0
 800804a:	627b      	str	r3, [r7, #36]	; 0x24
 800804c:	e010      	b.n	8008070 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d108      	bne.n	8008066 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	461a      	mov	r2, r3
 800805a:	68b9      	ldr	r1, [r7, #8]
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fcae 	bl	80089be <xQueueCreateCountingSemaphoreStatic>
 8008062:	6278      	str	r0, [r7, #36]	; 0x24
 8008064:	e004      	b.n	8008070 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008066:	68b9      	ldr	r1, [r7, #8]
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f000 fce1 	bl	8008a30 <xQueueCreateCountingSemaphore>
 800806e:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00c      	beq.n	8008090 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d003      	beq.n	8008084 <osSemaphoreNew+0x120>
          name = attr->name;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	61fb      	str	r3, [r7, #28]
 8008082:	e001      	b.n	8008088 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8008084:	2300      	movs	r3, #0
 8008086:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008088:	69f9      	ldr	r1, [r7, #28]
 800808a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800808c:	f001 fb36 	bl	80096fc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008092:	4618      	mov	r0, r3
 8008094:	3728      	adds	r7, #40	; 0x28
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	200000d0 	.word	0x200000d0

080080a0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b088      	sub	sp, #32
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d103      	bne.n	80080c0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80080b8:	f06f 0303 	mvn.w	r3, #3
 80080bc:	61fb      	str	r3, [r7, #28]
 80080be:	e04b      	b.n	8008158 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080c0:	f3ef 8305 	mrs	r3, IPSR
 80080c4:	617b      	str	r3, [r7, #20]
  return(result);
 80080c6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10f      	bne.n	80080ec <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080cc:	f3ef 8310 	mrs	r3, PRIMASK
 80080d0:	613b      	str	r3, [r7, #16]
  return(result);
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d105      	bne.n	80080e4 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80080d8:	f3ef 8311 	mrs	r3, BASEPRI
 80080dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d026      	beq.n	8008132 <osSemaphoreAcquire+0x92>
 80080e4:	4b1f      	ldr	r3, [pc, #124]	; (8008164 <osSemaphoreAcquire+0xc4>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d122      	bne.n	8008132 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d003      	beq.n	80080fa <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80080f2:	f06f 0303 	mvn.w	r3, #3
 80080f6:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80080f8:	e02d      	b.n	8008156 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80080fa:	2300      	movs	r3, #0
 80080fc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80080fe:	f107 0308 	add.w	r3, r7, #8
 8008102:	461a      	mov	r2, r3
 8008104:	2100      	movs	r1, #0
 8008106:	69b8      	ldr	r0, [r7, #24]
 8008108:	f001 f8ea 	bl	80092e0 <xQueueReceiveFromISR>
 800810c:	4603      	mov	r3, r0
 800810e:	2b01      	cmp	r3, #1
 8008110:	d003      	beq.n	800811a <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8008112:	f06f 0302 	mvn.w	r3, #2
 8008116:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8008118:	e01d      	b.n	8008156 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d01a      	beq.n	8008156 <osSemaphoreAcquire+0xb6>
 8008120:	4b11      	ldr	r3, [pc, #68]	; (8008168 <osSemaphoreAcquire+0xc8>)
 8008122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8008130:	e011      	b.n	8008156 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008132:	6839      	ldr	r1, [r7, #0]
 8008134:	69b8      	ldr	r0, [r7, #24]
 8008136:	f000 ffc3 	bl	80090c0 <xQueueSemaphoreTake>
 800813a:	4603      	mov	r3, r0
 800813c:	2b01      	cmp	r3, #1
 800813e:	d00b      	beq.n	8008158 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d003      	beq.n	800814e <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8008146:	f06f 0301 	mvn.w	r3, #1
 800814a:	61fb      	str	r3, [r7, #28]
 800814c:	e004      	b.n	8008158 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800814e:	f06f 0302 	mvn.w	r3, #2
 8008152:	61fb      	str	r3, [r7, #28]
 8008154:	e000      	b.n	8008158 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8008156:	bf00      	nop
      }
    }
  }

  return (stat);
 8008158:	69fb      	ldr	r3, [r7, #28]
}
 800815a:	4618      	mov	r0, r3
 800815c:	3720      	adds	r7, #32
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	200000d0 	.word	0x200000d0
 8008168:	e000ed04 	.word	0xe000ed04

0800816c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800816c:	b580      	push	{r7, lr}
 800816e:	b088      	sub	sp, #32
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008178:	2300      	movs	r3, #0
 800817a:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d103      	bne.n	800818a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008182:	f06f 0303 	mvn.w	r3, #3
 8008186:	61fb      	str	r3, [r7, #28]
 8008188:	e03e      	b.n	8008208 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800818a:	f3ef 8305 	mrs	r3, IPSR
 800818e:	617b      	str	r3, [r7, #20]
  return(result);
 8008190:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10f      	bne.n	80081b6 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008196:	f3ef 8310 	mrs	r3, PRIMASK
 800819a:	613b      	str	r3, [r7, #16]
  return(result);
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d105      	bne.n	80081ae <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80081a2:	f3ef 8311 	mrs	r3, BASEPRI
 80081a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d01e      	beq.n	80081ec <osSemaphoreRelease+0x80>
 80081ae:	4b19      	ldr	r3, [pc, #100]	; (8008214 <osSemaphoreRelease+0xa8>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d11a      	bne.n	80081ec <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80081ba:	f107 0308 	add.w	r3, r7, #8
 80081be:	4619      	mov	r1, r3
 80081c0:	69b8      	ldr	r0, [r7, #24]
 80081c2:	f000 fe09 	bl	8008dd8 <xQueueGiveFromISR>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d003      	beq.n	80081d4 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80081cc:	f06f 0302 	mvn.w	r3, #2
 80081d0:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80081d2:	e018      	b.n	8008206 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d015      	beq.n	8008206 <osSemaphoreRelease+0x9a>
 80081da:	4b0f      	ldr	r3, [pc, #60]	; (8008218 <osSemaphoreRelease+0xac>)
 80081dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	f3bf 8f4f 	dsb	sy
 80081e6:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80081ea:	e00c      	b.n	8008206 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80081ec:	2300      	movs	r3, #0
 80081ee:	2200      	movs	r2, #0
 80081f0:	2100      	movs	r1, #0
 80081f2:	69b8      	ldr	r0, [r7, #24]
 80081f4:	f000 fc52 	bl	8008a9c <xQueueGenericSend>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d004      	beq.n	8008208 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80081fe:	f06f 0302 	mvn.w	r3, #2
 8008202:	61fb      	str	r3, [r7, #28]
 8008204:	e000      	b.n	8008208 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008206:	bf00      	nop
    }
  }

  return (stat);
 8008208:	69fb      	ldr	r3, [r7, #28]
}
 800820a:	4618      	mov	r0, r3
 800820c:	3720      	adds	r7, #32
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	200000d0 	.word	0x200000d0
 8008218:	e000ed04 	.word	0xe000ed04

0800821c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800821c:	b580      	push	{r7, lr}
 800821e:	b08c      	sub	sp, #48	; 0x30
 8008220:	af02      	add	r7, sp, #8
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008228:	2300      	movs	r3, #0
 800822a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800822c:	f3ef 8305 	mrs	r3, IPSR
 8008230:	61bb      	str	r3, [r7, #24]
  return(result);
 8008232:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008234:	2b00      	cmp	r3, #0
 8008236:	d170      	bne.n	800831a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008238:	f3ef 8310 	mrs	r3, PRIMASK
 800823c:	617b      	str	r3, [r7, #20]
  return(result);
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008244:	f3ef 8311 	mrs	r3, BASEPRI
 8008248:	613b      	str	r3, [r7, #16]
  return(result);
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d003      	beq.n	8008258 <osMessageQueueNew+0x3c>
 8008250:	4b34      	ldr	r3, [pc, #208]	; (8008324 <osMessageQueueNew+0x108>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b02      	cmp	r3, #2
 8008256:	d060      	beq.n	800831a <osMessageQueueNew+0xfe>
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d05d      	beq.n	800831a <osMessageQueueNew+0xfe>
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d05a      	beq.n	800831a <osMessageQueueNew+0xfe>
    mem = -1;
 8008264:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008268:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d029      	beq.n	80082c4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d012      	beq.n	800829e <osMessageQueueNew+0x82>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	2b4f      	cmp	r3, #79	; 0x4f
 800827e:	d90e      	bls.n	800829e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00a      	beq.n	800829e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	695a      	ldr	r2, [r3, #20]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	68b9      	ldr	r1, [r7, #8]
 8008290:	fb01 f303 	mul.w	r3, r1, r3
 8008294:	429a      	cmp	r2, r3
 8008296:	d302      	bcc.n	800829e <osMessageQueueNew+0x82>
        mem = 1;
 8008298:	2301      	movs	r3, #1
 800829a:	623b      	str	r3, [r7, #32]
 800829c:	e014      	b.n	80082c8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d110      	bne.n	80082c8 <osMessageQueueNew+0xac>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10c      	bne.n	80082c8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d108      	bne.n	80082c8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d104      	bne.n	80082c8 <osMessageQueueNew+0xac>
          mem = 0;
 80082be:	2300      	movs	r3, #0
 80082c0:	623b      	str	r3, [r7, #32]
 80082c2:	e001      	b.n	80082c8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80082c4:	2300      	movs	r3, #0
 80082c6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d10c      	bne.n	80082e8 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	691a      	ldr	r2, [r3, #16]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6899      	ldr	r1, [r3, #8]
 80082d6:	2300      	movs	r3, #0
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	460b      	mov	r3, r1
 80082dc:	68b9      	ldr	r1, [r7, #8]
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f000 fa8c 	bl	80087fc <xQueueGenericCreateStatic>
 80082e4:	6278      	str	r0, [r7, #36]	; 0x24
 80082e6:	e008      	b.n	80082fa <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80082e8:	6a3b      	ldr	r3, [r7, #32]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d105      	bne.n	80082fa <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80082ee:	2200      	movs	r2, #0
 80082f0:	68b9      	ldr	r1, [r7, #8]
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 faff 	bl	80088f6 <xQueueGenericCreate>
 80082f8:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00c      	beq.n	800831a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d003      	beq.n	800830e <osMessageQueueNew+0xf2>
        name = attr->name;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	61fb      	str	r3, [r7, #28]
 800830c:	e001      	b.n	8008312 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800830e:	2300      	movs	r3, #0
 8008310:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8008312:	69f9      	ldr	r1, [r7, #28]
 8008314:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008316:	f001 f9f1 	bl	80096fc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800831a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800831c:	4618      	mov	r0, r3
 800831e:	3728      	adds	r7, #40	; 0x28
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	200000d0 	.word	0x200000d0

08008328 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008328:	b580      	push	{r7, lr}
 800832a:	b08a      	sub	sp, #40	; 0x28
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	603b      	str	r3, [r7, #0]
 8008334:	4613      	mov	r3, r2
 8008336:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800833c:	2300      	movs	r3, #0
 800833e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008340:	f3ef 8305 	mrs	r3, IPSR
 8008344:	61fb      	str	r3, [r7, #28]
  return(result);
 8008346:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10f      	bne.n	800836c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800834c:	f3ef 8310 	mrs	r3, PRIMASK
 8008350:	61bb      	str	r3, [r7, #24]
  return(result);
 8008352:	69bb      	ldr	r3, [r7, #24]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d105      	bne.n	8008364 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008358:	f3ef 8311 	mrs	r3, BASEPRI
 800835c:	617b      	str	r3, [r7, #20]
  return(result);
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d02c      	beq.n	80083be <osMessageQueuePut+0x96>
 8008364:	4b28      	ldr	r3, [pc, #160]	; (8008408 <osMessageQueuePut+0xe0>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	2b02      	cmp	r3, #2
 800836a:	d128      	bne.n	80083be <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800836c:	6a3b      	ldr	r3, [r7, #32]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d005      	beq.n	800837e <osMessageQueuePut+0x56>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d002      	beq.n	800837e <osMessageQueuePut+0x56>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d003      	beq.n	8008386 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800837e:	f06f 0303 	mvn.w	r3, #3
 8008382:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008384:	e039      	b.n	80083fa <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8008386:	2300      	movs	r3, #0
 8008388:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800838a:	f107 0210 	add.w	r2, r7, #16
 800838e:	2300      	movs	r3, #0
 8008390:	68b9      	ldr	r1, [r7, #8]
 8008392:	6a38      	ldr	r0, [r7, #32]
 8008394:	f000 fc84 	bl	8008ca0 <xQueueGenericSendFromISR>
 8008398:	4603      	mov	r3, r0
 800839a:	2b01      	cmp	r3, #1
 800839c:	d003      	beq.n	80083a6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800839e:	f06f 0302 	mvn.w	r3, #2
 80083a2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80083a4:	e029      	b.n	80083fa <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d026      	beq.n	80083fa <osMessageQueuePut+0xd2>
 80083ac:	4b17      	ldr	r3, [pc, #92]	; (800840c <osMessageQueuePut+0xe4>)
 80083ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80083bc:	e01d      	b.n	80083fa <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80083be:	6a3b      	ldr	r3, [r7, #32]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <osMessageQueuePut+0xa2>
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d103      	bne.n	80083d2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80083ca:	f06f 0303 	mvn.w	r3, #3
 80083ce:	627b      	str	r3, [r7, #36]	; 0x24
 80083d0:	e014      	b.n	80083fc <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80083d2:	2300      	movs	r3, #0
 80083d4:	683a      	ldr	r2, [r7, #0]
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	6a38      	ldr	r0, [r7, #32]
 80083da:	f000 fb5f 	bl	8008a9c <xQueueGenericSend>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d00b      	beq.n	80083fc <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80083ea:	f06f 0301 	mvn.w	r3, #1
 80083ee:	627b      	str	r3, [r7, #36]	; 0x24
 80083f0:	e004      	b.n	80083fc <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80083f2:	f06f 0302 	mvn.w	r3, #2
 80083f6:	627b      	str	r3, [r7, #36]	; 0x24
 80083f8:	e000      	b.n	80083fc <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80083fa:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3728      	adds	r7, #40	; 0x28
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	200000d0 	.word	0x200000d0
 800840c:	e000ed04 	.word	0xe000ed04

08008410 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008410:	b580      	push	{r7, lr}
 8008412:	b08a      	sub	sp, #40	; 0x28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
 800841c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008422:	2300      	movs	r3, #0
 8008424:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008426:	f3ef 8305 	mrs	r3, IPSR
 800842a:	61fb      	str	r3, [r7, #28]
  return(result);
 800842c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10f      	bne.n	8008452 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008432:	f3ef 8310 	mrs	r3, PRIMASK
 8008436:	61bb      	str	r3, [r7, #24]
  return(result);
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d105      	bne.n	800844a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800843e:	f3ef 8311 	mrs	r3, BASEPRI
 8008442:	617b      	str	r3, [r7, #20]
  return(result);
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d02c      	beq.n	80084a4 <osMessageQueueGet+0x94>
 800844a:	4b28      	ldr	r3, [pc, #160]	; (80084ec <osMessageQueueGet+0xdc>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b02      	cmp	r3, #2
 8008450:	d128      	bne.n	80084a4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d005      	beq.n	8008464 <osMessageQueueGet+0x54>
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d002      	beq.n	8008464 <osMessageQueueGet+0x54>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8008464:	f06f 0303 	mvn.w	r3, #3
 8008468:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800846a:	e038      	b.n	80084de <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800846c:	2300      	movs	r3, #0
 800846e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008470:	f107 0310 	add.w	r3, r7, #16
 8008474:	461a      	mov	r2, r3
 8008476:	68b9      	ldr	r1, [r7, #8]
 8008478:	6a38      	ldr	r0, [r7, #32]
 800847a:	f000 ff31 	bl	80092e0 <xQueueReceiveFromISR>
 800847e:	4603      	mov	r3, r0
 8008480:	2b01      	cmp	r3, #1
 8008482:	d003      	beq.n	800848c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8008484:	f06f 0302 	mvn.w	r3, #2
 8008488:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800848a:	e028      	b.n	80084de <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d025      	beq.n	80084de <osMessageQueueGet+0xce>
 8008492:	4b17      	ldr	r3, [pc, #92]	; (80084f0 <osMessageQueueGet+0xe0>)
 8008494:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008498:	601a      	str	r2, [r3, #0]
 800849a:	f3bf 8f4f 	dsb	sy
 800849e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80084a2:	e01c      	b.n	80084de <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d002      	beq.n	80084b0 <osMessageQueueGet+0xa0>
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d103      	bne.n	80084b8 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80084b0:	f06f 0303 	mvn.w	r3, #3
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
 80084b6:	e013      	b.n	80084e0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80084b8:	683a      	ldr	r2, [r7, #0]
 80084ba:	68b9      	ldr	r1, [r7, #8]
 80084bc:	6a38      	ldr	r0, [r7, #32]
 80084be:	f000 fd1d 	bl	8008efc <xQueueReceive>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d00b      	beq.n	80084e0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d003      	beq.n	80084d6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80084ce:	f06f 0301 	mvn.w	r3, #1
 80084d2:	627b      	str	r3, [r7, #36]	; 0x24
 80084d4:	e004      	b.n	80084e0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80084d6:	f06f 0302 	mvn.w	r3, #2
 80084da:	627b      	str	r3, [r7, #36]	; 0x24
 80084dc:	e000      	b.n	80084e0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80084de:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80084e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3728      	adds	r7, #40	; 0x28
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	200000d0 	.word	0x200000d0
 80084f0:	e000ed04 	.word	0xe000ed04

080084f4 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b088      	sub	sp, #32
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d102      	bne.n	800850c <osMessageQueueGetCount+0x18>
    count = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	61fb      	str	r3, [r7, #28]
 800850a:	e01e      	b.n	800854a <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800850c:	f3ef 8305 	mrs	r3, IPSR
 8008510:	617b      	str	r3, [r7, #20]
  return(result);
 8008512:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10f      	bne.n	8008538 <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008518:	f3ef 8310 	mrs	r3, PRIMASK
 800851c:	613b      	str	r3, [r7, #16]
  return(result);
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d105      	bne.n	8008530 <osMessageQueueGetCount+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008524:	f3ef 8311 	mrs	r3, BASEPRI
 8008528:	60fb      	str	r3, [r7, #12]
  return(result);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d008      	beq.n	8008542 <osMessageQueueGetCount+0x4e>
 8008530:	4b08      	ldr	r3, [pc, #32]	; (8008554 <osMessageQueueGetCount+0x60>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b02      	cmp	r3, #2
 8008536:	d104      	bne.n	8008542 <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8008538:	69b8      	ldr	r0, [r7, #24]
 800853a:	f000 ff73 	bl	8009424 <uxQueueMessagesWaitingFromISR>
 800853e:	61f8      	str	r0, [r7, #28]
 8008540:	e003      	b.n	800854a <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8008542:	69b8      	ldr	r0, [r7, #24]
 8008544:	f000 ff4f 	bl	80093e6 <uxQueueMessagesWaiting>
 8008548:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 800854a:	69fb      	ldr	r3, [r7, #28]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3720      	adds	r7, #32
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	200000d0 	.word	0x200000d0

08008558 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	4a07      	ldr	r2, [pc, #28]	; (8008584 <vApplicationGetIdleTaskMemory+0x2c>)
 8008568:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	4a06      	ldr	r2, [pc, #24]	; (8008588 <vApplicationGetIdleTaskMemory+0x30>)
 800856e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2280      	movs	r2, #128	; 0x80
 8008574:	601a      	str	r2, [r3, #0]
}
 8008576:	bf00      	nop
 8008578:	3714      	adds	r7, #20
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	200000d4 	.word	0x200000d4
 8008588:	20000130 	.word	0x20000130

0800858c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	4a07      	ldr	r2, [pc, #28]	; (80085b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800859c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	4a06      	ldr	r2, [pc, #24]	; (80085bc <vApplicationGetTimerTaskMemory+0x30>)
 80085a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80085aa:	601a      	str	r2, [r3, #0]
}
 80085ac:	bf00      	nop
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr
 80085b8:	20000330 	.word	0x20000330
 80085bc:	2000038c 	.word	0x2000038c

080085c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f103 0208 	add.w	r2, r3, #8
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f103 0208 	add.w	r2, r3, #8
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f103 0208 	add.w	r2, r3, #8
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80085f4:	bf00      	nop
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800860e:	bf00      	nop
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800861a:	b480      	push	{r7}
 800861c:	b085      	sub	sp, #20
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
 8008622:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	689a      	ldr	r2, [r3, #8]
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	683a      	ldr	r2, [r7, #0]
 800863e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	1c5a      	adds	r2, r3, #1
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	601a      	str	r2, [r3, #0]
}
 8008656:	bf00      	nop
 8008658:	3714      	adds	r7, #20
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008662:	b480      	push	{r7}
 8008664:	b085      	sub	sp, #20
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
 800866a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008678:	d103      	bne.n	8008682 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	60fb      	str	r3, [r7, #12]
 8008680:	e00c      	b.n	800869c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	3308      	adds	r3, #8
 8008686:	60fb      	str	r3, [r7, #12]
 8008688:	e002      	b.n	8008690 <vListInsert+0x2e>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	429a      	cmp	r2, r3
 800869a:	d2f6      	bcs.n	800868a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	685a      	ldr	r2, [r3, #4]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	601a      	str	r2, [r3, #0]
}
 80086c8:	bf00      	nop
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	6892      	ldr	r2, [r2, #8]
 80086ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	6852      	ldr	r2, [r2, #4]
 80086f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d103      	bne.n	8008708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	1e5a      	subs	r2, r3, #1
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
}
 800871c:	4618      	mov	r0, r3
 800871e:	3714      	adds	r7, #20
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d10b      	bne.n	8008754 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800873c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008740:	b672      	cpsid	i
 8008742:	f383 8811 	msr	BASEPRI, r3
 8008746:	f3bf 8f6f 	isb	sy
 800874a:	f3bf 8f4f 	dsb	sy
 800874e:	b662      	cpsie	i
 8008750:	60bb      	str	r3, [r7, #8]
 8008752:	e7fe      	b.n	8008752 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8008754:	f002 fcc0 	bl	800b0d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008760:	68f9      	ldr	r1, [r7, #12]
 8008762:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008764:	fb01 f303 	mul.w	r3, r1, r3
 8008768:	441a      	add	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008784:	3b01      	subs	r3, #1
 8008786:	68f9      	ldr	r1, [r7, #12]
 8008788:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800878a:	fb01 f303 	mul.w	r3, r1, r3
 800878e:	441a      	add	r2, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	22ff      	movs	r2, #255	; 0xff
 8008798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	22ff      	movs	r2, #255	; 0xff
 80087a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d114      	bne.n	80087d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d01a      	beq.n	80087e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	3310      	adds	r3, #16
 80087b6:	4618      	mov	r0, r3
 80087b8:	f001 fc90 	bl	800a0dc <xTaskRemoveFromEventList>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d012      	beq.n	80087e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80087c2:	4b0d      	ldr	r3, [pc, #52]	; (80087f8 <xQueueGenericReset+0xd0>)
 80087c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087c8:	601a      	str	r2, [r3, #0]
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	e009      	b.n	80087e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	3310      	adds	r3, #16
 80087d8:	4618      	mov	r0, r3
 80087da:	f7ff fef1 	bl	80085c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3324      	adds	r3, #36	; 0x24
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7ff feec 	bl	80085c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80087e8:	f002 fca8 	bl	800b13c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80087ec:	2301      	movs	r3, #1
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	e000ed04 	.word	0xe000ed04

080087fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b08e      	sub	sp, #56	; 0x38
 8008800:	af02      	add	r7, sp, #8
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d10b      	bne.n	8008828 <xQueueGenericCreateStatic+0x2c>
 8008810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008814:	b672      	cpsid	i
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	b662      	cpsie	i
 8008824:	62bb      	str	r3, [r7, #40]	; 0x28
 8008826:	e7fe      	b.n	8008826 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10b      	bne.n	8008846 <xQueueGenericCreateStatic+0x4a>
 800882e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008832:	b672      	cpsid	i
 8008834:	f383 8811 	msr	BASEPRI, r3
 8008838:	f3bf 8f6f 	isb	sy
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	b662      	cpsie	i
 8008842:	627b      	str	r3, [r7, #36]	; 0x24
 8008844:	e7fe      	b.n	8008844 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d002      	beq.n	8008852 <xQueueGenericCreateStatic+0x56>
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d001      	beq.n	8008856 <xQueueGenericCreateStatic+0x5a>
 8008852:	2301      	movs	r3, #1
 8008854:	e000      	b.n	8008858 <xQueueGenericCreateStatic+0x5c>
 8008856:	2300      	movs	r3, #0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10b      	bne.n	8008874 <xQueueGenericCreateStatic+0x78>
 800885c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008860:	b672      	cpsid	i
 8008862:	f383 8811 	msr	BASEPRI, r3
 8008866:	f3bf 8f6f 	isb	sy
 800886a:	f3bf 8f4f 	dsb	sy
 800886e:	b662      	cpsie	i
 8008870:	623b      	str	r3, [r7, #32]
 8008872:	e7fe      	b.n	8008872 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d102      	bne.n	8008880 <xQueueGenericCreateStatic+0x84>
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <xQueueGenericCreateStatic+0x88>
 8008880:	2301      	movs	r3, #1
 8008882:	e000      	b.n	8008886 <xQueueGenericCreateStatic+0x8a>
 8008884:	2300      	movs	r3, #0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d10b      	bne.n	80088a2 <xQueueGenericCreateStatic+0xa6>
 800888a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800888e:	b672      	cpsid	i
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	b662      	cpsie	i
 800889e:	61fb      	str	r3, [r7, #28]
 80088a0:	e7fe      	b.n	80088a0 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80088a2:	2350      	movs	r3, #80	; 0x50
 80088a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	2b50      	cmp	r3, #80	; 0x50
 80088aa:	d00b      	beq.n	80088c4 <xQueueGenericCreateStatic+0xc8>
 80088ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b0:	b672      	cpsid	i
 80088b2:	f383 8811 	msr	BASEPRI, r3
 80088b6:	f3bf 8f6f 	isb	sy
 80088ba:	f3bf 8f4f 	dsb	sy
 80088be:	b662      	cpsie	i
 80088c0:	61bb      	str	r3, [r7, #24]
 80088c2:	e7fe      	b.n	80088c2 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80088c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80088ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00d      	beq.n	80088ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80088d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80088d8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80088dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088de:	9300      	str	r3, [sp, #0]
 80088e0:	4613      	mov	r3, r2
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	68b9      	ldr	r1, [r7, #8]
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f000 f846 	bl	8008978 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80088ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3730      	adds	r7, #48	; 0x30
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b08a      	sub	sp, #40	; 0x28
 80088fa:	af02      	add	r7, sp, #8
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	4613      	mov	r3, r2
 8008902:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d10b      	bne.n	8008922 <xQueueGenericCreate+0x2c>
 800890a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890e:	b672      	cpsid	i
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	b662      	cpsie	i
 800891e:	613b      	str	r3, [r7, #16]
 8008920:	e7fe      	b.n	8008920 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d102      	bne.n	800892e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008928:	2300      	movs	r3, #0
 800892a:	61fb      	str	r3, [r7, #28]
 800892c:	e004      	b.n	8008938 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	fb02 f303 	mul.w	r3, r2, r3
 8008936:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	3350      	adds	r3, #80	; 0x50
 800893c:	4618      	mov	r0, r3
 800893e:	f002 fced 	bl	800b31c <pvPortMalloc>
 8008942:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d011      	beq.n	800896e <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	3350      	adds	r3, #80	; 0x50
 8008952:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	2200      	movs	r2, #0
 8008958:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800895c:	79fa      	ldrb	r2, [r7, #7]
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	4613      	mov	r3, r2
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	68b9      	ldr	r1, [r7, #8]
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 f805 	bl	8008978 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800896e:	69bb      	ldr	r3, [r7, #24]
	}
 8008970:	4618      	mov	r0, r3
 8008972:	3720      	adds	r7, #32
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}

08008978 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	607a      	str	r2, [r7, #4]
 8008984:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d103      	bne.n	8008994 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800898c:	69bb      	ldr	r3, [r7, #24]
 800898e:	69ba      	ldr	r2, [r7, #24]
 8008990:	601a      	str	r2, [r3, #0]
 8008992:	e002      	b.n	800899a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80089a6:	2101      	movs	r1, #1
 80089a8:	69b8      	ldr	r0, [r7, #24]
 80089aa:	f7ff febd 	bl	8008728 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	78fa      	ldrb	r2, [r7, #3]
 80089b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80089b6:	bf00      	nop
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80089be:	b580      	push	{r7, lr}
 80089c0:	b08a      	sub	sp, #40	; 0x28
 80089c2:	af02      	add	r7, sp, #8
 80089c4:	60f8      	str	r0, [r7, #12]
 80089c6:	60b9      	str	r1, [r7, #8]
 80089c8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d10b      	bne.n	80089e8 <xQueueCreateCountingSemaphoreStatic+0x2a>
 80089d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d4:	b672      	cpsid	i
 80089d6:	f383 8811 	msr	BASEPRI, r3
 80089da:	f3bf 8f6f 	isb	sy
 80089de:	f3bf 8f4f 	dsb	sy
 80089e2:	b662      	cpsie	i
 80089e4:	61bb      	str	r3, [r7, #24]
 80089e6:	e7fe      	b.n	80089e6 <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d90b      	bls.n	8008a08 <xQueueCreateCountingSemaphoreStatic+0x4a>
 80089f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f4:	b672      	cpsid	i
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	b662      	cpsie	i
 8008a04:	617b      	str	r3, [r7, #20]
 8008a06:	e7fe      	b.n	8008a06 <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008a08:	2302      	movs	r3, #2
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	2100      	movs	r1, #0
 8008a12:	68f8      	ldr	r0, [r7, #12]
 8008a14:	f7ff fef2 	bl	80087fc <xQueueGenericCreateStatic>
 8008a18:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d002      	beq.n	8008a26 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008a26:	69fb      	ldr	r3, [r7, #28]
	}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3720      	adds	r7, #32
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10b      	bne.n	8008a58 <xQueueCreateCountingSemaphore+0x28>
 8008a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a44:	b672      	cpsid	i
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	b662      	cpsie	i
 8008a54:	613b      	str	r3, [r7, #16]
 8008a56:	e7fe      	b.n	8008a56 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008a58:	683a      	ldr	r2, [r7, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d90b      	bls.n	8008a78 <xQueueCreateCountingSemaphore+0x48>
 8008a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a64:	b672      	cpsid	i
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	b662      	cpsie	i
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	e7fe      	b.n	8008a76 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008a78:	2202      	movs	r2, #2
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7ff ff3a 	bl	80088f6 <xQueueGenericCreate>
 8008a82:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d002      	beq.n	8008a90 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	683a      	ldr	r2, [r7, #0]
 8008a8e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008a90:	697b      	ldr	r3, [r7, #20]
	}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3718      	adds	r7, #24
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b08e      	sub	sp, #56	; 0x38
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	607a      	str	r2, [r7, #4]
 8008aa8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d10b      	bne.n	8008ad0 <xQueueGenericSend+0x34>
 8008ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008abc:	b672      	cpsid	i
 8008abe:	f383 8811 	msr	BASEPRI, r3
 8008ac2:	f3bf 8f6f 	isb	sy
 8008ac6:	f3bf 8f4f 	dsb	sy
 8008aca:	b662      	cpsie	i
 8008acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ace:	e7fe      	b.n	8008ace <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d103      	bne.n	8008ade <xQueueGenericSend+0x42>
 8008ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <xQueueGenericSend+0x46>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e000      	b.n	8008ae4 <xQueueGenericSend+0x48>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10b      	bne.n	8008b00 <xQueueGenericSend+0x64>
 8008ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aec:	b672      	cpsid	i
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	b662      	cpsie	i
 8008afc:	627b      	str	r3, [r7, #36]	; 0x24
 8008afe:	e7fe      	b.n	8008afe <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d103      	bne.n	8008b0e <xQueueGenericSend+0x72>
 8008b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d101      	bne.n	8008b12 <xQueueGenericSend+0x76>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e000      	b.n	8008b14 <xQueueGenericSend+0x78>
 8008b12:	2300      	movs	r3, #0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d10b      	bne.n	8008b30 <xQueueGenericSend+0x94>
 8008b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1c:	b672      	cpsid	i
 8008b1e:	f383 8811 	msr	BASEPRI, r3
 8008b22:	f3bf 8f6f 	isb	sy
 8008b26:	f3bf 8f4f 	dsb	sy
 8008b2a:	b662      	cpsie	i
 8008b2c:	623b      	str	r3, [r7, #32]
 8008b2e:	e7fe      	b.n	8008b2e <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b30:	f001 fc92 	bl	800a458 <xTaskGetSchedulerState>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d102      	bne.n	8008b40 <xQueueGenericSend+0xa4>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <xQueueGenericSend+0xa8>
 8008b40:	2301      	movs	r3, #1
 8008b42:	e000      	b.n	8008b46 <xQueueGenericSend+0xaa>
 8008b44:	2300      	movs	r3, #0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10b      	bne.n	8008b62 <xQueueGenericSend+0xc6>
 8008b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4e:	b672      	cpsid	i
 8008b50:	f383 8811 	msr	BASEPRI, r3
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	f3bf 8f4f 	dsb	sy
 8008b5c:	b662      	cpsie	i
 8008b5e:	61fb      	str	r3, [r7, #28]
 8008b60:	e7fe      	b.n	8008b60 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b62:	f002 fab9 	bl	800b0d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d302      	bcc.n	8008b78 <xQueueGenericSend+0xdc>
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	2b02      	cmp	r3, #2
 8008b76:	d129      	bne.n	8008bcc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	68b9      	ldr	r1, [r7, #8]
 8008b7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b7e:	f000 fcac 	bl	80094da <prvCopyDataToQueue>
 8008b82:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d010      	beq.n	8008bae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b8e:	3324      	adds	r3, #36	; 0x24
 8008b90:	4618      	mov	r0, r3
 8008b92:	f001 faa3 	bl	800a0dc <xTaskRemoveFromEventList>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d013      	beq.n	8008bc4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008b9c:	4b3f      	ldr	r3, [pc, #252]	; (8008c9c <xQueueGenericSend+0x200>)
 8008b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	f3bf 8f4f 	dsb	sy
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	e00a      	b.n	8008bc4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d007      	beq.n	8008bc4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008bb4:	4b39      	ldr	r3, [pc, #228]	; (8008c9c <xQueueGenericSend+0x200>)
 8008bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bba:	601a      	str	r2, [r3, #0]
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008bc4:	f002 faba 	bl	800b13c <vPortExitCritical>
				return pdPASS;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e063      	b.n	8008c94 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d103      	bne.n	8008bda <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008bd2:	f002 fab3 	bl	800b13c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	e05c      	b.n	8008c94 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d106      	bne.n	8008bee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008be0:	f107 0314 	add.w	r3, r7, #20
 8008be4:	4618      	mov	r0, r3
 8008be6:	f001 fadd 	bl	800a1a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008bea:	2301      	movs	r3, #1
 8008bec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008bee:	f002 faa5 	bl	800b13c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008bf2:	f001 f84d 	bl	8009c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008bf6:	f002 fa6f 	bl	800b0d8 <vPortEnterCritical>
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bfc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c00:	b25b      	sxtb	r3, r3
 8008c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c06:	d103      	bne.n	8008c10 <xQueueGenericSend+0x174>
 8008c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c16:	b25b      	sxtb	r3, r3
 8008c18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c1c:	d103      	bne.n	8008c26 <xQueueGenericSend+0x18a>
 8008c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c20:	2200      	movs	r2, #0
 8008c22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c26:	f002 fa89 	bl	800b13c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c2a:	1d3a      	adds	r2, r7, #4
 8008c2c:	f107 0314 	add.w	r3, r7, #20
 8008c30:	4611      	mov	r1, r2
 8008c32:	4618      	mov	r0, r3
 8008c34:	f001 facc 	bl	800a1d0 <xTaskCheckForTimeOut>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d124      	bne.n	8008c88 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c40:	f000 fd43 	bl	80096ca <prvIsQueueFull>
 8008c44:	4603      	mov	r3, r0
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d018      	beq.n	8008c7c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4c:	3310      	adds	r3, #16
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	4611      	mov	r1, r2
 8008c52:	4618      	mov	r0, r3
 8008c54:	f001 f9f0 	bl	800a038 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008c58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c5a:	f000 fcce 	bl	80095fa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008c5e:	f001 f825 	bl	8009cac <xTaskResumeAll>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f47f af7c 	bne.w	8008b62 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008c6a:	4b0c      	ldr	r3, [pc, #48]	; (8008c9c <xQueueGenericSend+0x200>)
 8008c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c70:	601a      	str	r2, [r3, #0]
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	e772      	b.n	8008b62 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008c7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c7e:	f000 fcbc 	bl	80095fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008c82:	f001 f813 	bl	8009cac <xTaskResumeAll>
 8008c86:	e76c      	b.n	8008b62 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008c88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c8a:	f000 fcb6 	bl	80095fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c8e:	f001 f80d 	bl	8009cac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008c92:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3738      	adds	r7, #56	; 0x38
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	e000ed04 	.word	0xe000ed04

08008ca0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b08e      	sub	sp, #56	; 0x38
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	60f8      	str	r0, [r7, #12]
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
 8008cac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10b      	bne.n	8008cd0 <xQueueGenericSendFromISR+0x30>
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	b672      	cpsid	i
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	b662      	cpsie	i
 8008ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8008cce:	e7fe      	b.n	8008cce <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d103      	bne.n	8008cde <xQueueGenericSendFromISR+0x3e>
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d101      	bne.n	8008ce2 <xQueueGenericSendFromISR+0x42>
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e000      	b.n	8008ce4 <xQueueGenericSendFromISR+0x44>
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10b      	bne.n	8008d00 <xQueueGenericSendFromISR+0x60>
 8008ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cec:	b672      	cpsid	i
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	b662      	cpsie	i
 8008cfc:	623b      	str	r3, [r7, #32]
 8008cfe:	e7fe      	b.n	8008cfe <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d103      	bne.n	8008d0e <xQueueGenericSendFromISR+0x6e>
 8008d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d101      	bne.n	8008d12 <xQueueGenericSendFromISR+0x72>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e000      	b.n	8008d14 <xQueueGenericSendFromISR+0x74>
 8008d12:	2300      	movs	r3, #0
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10b      	bne.n	8008d30 <xQueueGenericSendFromISR+0x90>
 8008d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1c:	b672      	cpsid	i
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	b662      	cpsie	i
 8008d2c:	61fb      	str	r3, [r7, #28]
 8008d2e:	e7fe      	b.n	8008d2e <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d30:	f002 fab2 	bl	800b298 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d34:	f3ef 8211 	mrs	r2, BASEPRI
 8008d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3c:	b672      	cpsid	i
 8008d3e:	f383 8811 	msr	BASEPRI, r3
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	f3bf 8f4f 	dsb	sy
 8008d4a:	b662      	cpsie	i
 8008d4c:	61ba      	str	r2, [r7, #24]
 8008d4e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008d50:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d52:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d302      	bcc.n	8008d66 <xQueueGenericSendFromISR+0xc6>
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d12c      	bne.n	8008dc0 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d70:	683a      	ldr	r2, [r7, #0]
 8008d72:	68b9      	ldr	r1, [r7, #8]
 8008d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d76:	f000 fbb0 	bl	80094da <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008d7a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008d7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d82:	d112      	bne.n	8008daa <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d016      	beq.n	8008dba <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d8e:	3324      	adds	r3, #36	; 0x24
 8008d90:	4618      	mov	r0, r3
 8008d92:	f001 f9a3 	bl	800a0dc <xTaskRemoveFromEventList>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00e      	beq.n	8008dba <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00b      	beq.n	8008dba <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2201      	movs	r2, #1
 8008da6:	601a      	str	r2, [r3, #0]
 8008da8:	e007      	b.n	8008dba <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008daa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008dae:	3301      	adds	r3, #1
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	b25a      	sxtb	r2, r3
 8008db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008db6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008dbe:	e001      	b.n	8008dc4 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	637b      	str	r3, [r7, #52]	; 0x34
 8008dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dc6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3738      	adds	r7, #56	; 0x38
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b08e      	sub	sp, #56	; 0x38
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d10b      	bne.n	8008e04 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df0:	b672      	cpsid	i
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	b662      	cpsie	i
 8008e00:	623b      	str	r3, [r7, #32]
 8008e02:	e7fe      	b.n	8008e02 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00b      	beq.n	8008e24 <xQueueGiveFromISR+0x4c>
 8008e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e10:	b672      	cpsid	i
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	b662      	cpsie	i
 8008e20:	61fb      	str	r3, [r7, #28]
 8008e22:	e7fe      	b.n	8008e22 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d103      	bne.n	8008e34 <xQueueGiveFromISR+0x5c>
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d101      	bne.n	8008e38 <xQueueGiveFromISR+0x60>
 8008e34:	2301      	movs	r3, #1
 8008e36:	e000      	b.n	8008e3a <xQueueGiveFromISR+0x62>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10b      	bne.n	8008e56 <xQueueGiveFromISR+0x7e>
 8008e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e42:	b672      	cpsid	i
 8008e44:	f383 8811 	msr	BASEPRI, r3
 8008e48:	f3bf 8f6f 	isb	sy
 8008e4c:	f3bf 8f4f 	dsb	sy
 8008e50:	b662      	cpsie	i
 8008e52:	61bb      	str	r3, [r7, #24]
 8008e54:	e7fe      	b.n	8008e54 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e56:	f002 fa1f 	bl	800b298 <vPortValidateInterruptPriority>
	__asm volatile
 8008e5a:	f3ef 8211 	mrs	r2, BASEPRI
 8008e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e62:	b672      	cpsid	i
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	b662      	cpsie	i
 8008e72:	617a      	str	r2, [r7, #20]
 8008e74:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008e76:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e78:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d22b      	bcs.n	8008ee2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e96:	1c5a      	adds	r2, r3, #1
 8008e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ea4:	d112      	bne.n	8008ecc <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d016      	beq.n	8008edc <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb0:	3324      	adds	r3, #36	; 0x24
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f001 f912 	bl	800a0dc <xTaskRemoveFromEventList>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00e      	beq.n	8008edc <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00b      	beq.n	8008edc <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	601a      	str	r2, [r3, #0]
 8008eca:	e007      	b.n	8008edc <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	b25a      	sxtb	r2, r3
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008edc:	2301      	movs	r3, #1
 8008ede:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee0:	e001      	b.n	8008ee6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3738      	adds	r7, #56	; 0x38
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
	...

08008efc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08c      	sub	sp, #48	; 0x30
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10b      	bne.n	8008f2e <xQueueReceive+0x32>
	__asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1a:	b672      	cpsid	i
 8008f1c:	f383 8811 	msr	BASEPRI, r3
 8008f20:	f3bf 8f6f 	isb	sy
 8008f24:	f3bf 8f4f 	dsb	sy
 8008f28:	b662      	cpsie	i
 8008f2a:	623b      	str	r3, [r7, #32]
 8008f2c:	e7fe      	b.n	8008f2c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d103      	bne.n	8008f3c <xQueueReceive+0x40>
 8008f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <xQueueReceive+0x44>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e000      	b.n	8008f42 <xQueueReceive+0x46>
 8008f40:	2300      	movs	r3, #0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10b      	bne.n	8008f5e <xQueueReceive+0x62>
 8008f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	61fb      	str	r3, [r7, #28]
 8008f5c:	e7fe      	b.n	8008f5c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f5e:	f001 fa7b 	bl	800a458 <xTaskGetSchedulerState>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d102      	bne.n	8008f6e <xQueueReceive+0x72>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <xQueueReceive+0x76>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e000      	b.n	8008f74 <xQueueReceive+0x78>
 8008f72:	2300      	movs	r3, #0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d10b      	bne.n	8008f90 <xQueueReceive+0x94>
 8008f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7c:	b672      	cpsid	i
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	b662      	cpsie	i
 8008f8c:	61bb      	str	r3, [r7, #24]
 8008f8e:	e7fe      	b.n	8008f8e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f90:	f002 f8a2 	bl	800b0d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f98:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d01f      	beq.n	8008fe0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008fa0:	68b9      	ldr	r1, [r7, #8]
 8008fa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fa4:	f000 fb03 	bl	80095ae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	1e5a      	subs	r2, r3, #1
 8008fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fae:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	691b      	ldr	r3, [r3, #16]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d00f      	beq.n	8008fd8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	3310      	adds	r3, #16
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f001 f88d 	bl	800a0dc <xTaskRemoveFromEventList>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d007      	beq.n	8008fd8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008fc8:	4b3c      	ldr	r3, [pc, #240]	; (80090bc <xQueueReceive+0x1c0>)
 8008fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	f3bf 8f4f 	dsb	sy
 8008fd4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008fd8:	f002 f8b0 	bl	800b13c <vPortExitCritical>
				return pdPASS;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e069      	b.n	80090b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d103      	bne.n	8008fee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008fe6:	f002 f8a9 	bl	800b13c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008fea:	2300      	movs	r3, #0
 8008fec:	e062      	b.n	80090b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d106      	bne.n	8009002 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ff4:	f107 0310 	add.w	r3, r7, #16
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f001 f8d3 	bl	800a1a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ffe:	2301      	movs	r3, #1
 8009000:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009002:	f002 f89b 	bl	800b13c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009006:	f000 fe43 	bl	8009c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800900a:	f002 f865 	bl	800b0d8 <vPortEnterCritical>
 800900e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009010:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009014:	b25b      	sxtb	r3, r3
 8009016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800901a:	d103      	bne.n	8009024 <xQueueReceive+0x128>
 800901c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901e:	2200      	movs	r2, #0
 8009020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009026:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800902a:	b25b      	sxtb	r3, r3
 800902c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009030:	d103      	bne.n	800903a <xQueueReceive+0x13e>
 8009032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800903a:	f002 f87f 	bl	800b13c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800903e:	1d3a      	adds	r2, r7, #4
 8009040:	f107 0310 	add.w	r3, r7, #16
 8009044:	4611      	mov	r1, r2
 8009046:	4618      	mov	r0, r3
 8009048:	f001 f8c2 	bl	800a1d0 <xTaskCheckForTimeOut>
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d123      	bne.n	800909a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009052:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009054:	f000 fb23 	bl	800969e <prvIsQueueEmpty>
 8009058:	4603      	mov	r3, r0
 800905a:	2b00      	cmp	r3, #0
 800905c:	d017      	beq.n	800908e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800905e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009060:	3324      	adds	r3, #36	; 0x24
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	4611      	mov	r1, r2
 8009066:	4618      	mov	r0, r3
 8009068:	f000 ffe6 	bl	800a038 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800906c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800906e:	f000 fac4 	bl	80095fa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009072:	f000 fe1b 	bl	8009cac <xTaskResumeAll>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d189      	bne.n	8008f90 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800907c:	4b0f      	ldr	r3, [pc, #60]	; (80090bc <xQueueReceive+0x1c0>)
 800907e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	f3bf 8f4f 	dsb	sy
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	e780      	b.n	8008f90 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800908e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009090:	f000 fab3 	bl	80095fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009094:	f000 fe0a 	bl	8009cac <xTaskResumeAll>
 8009098:	e77a      	b.n	8008f90 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800909a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800909c:	f000 faad 	bl	80095fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090a0:	f000 fe04 	bl	8009cac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090a6:	f000 fafa 	bl	800969e <prvIsQueueEmpty>
 80090aa:	4603      	mov	r3, r0
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f43f af6f 	beq.w	8008f90 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3730      	adds	r7, #48	; 0x30
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	e000ed04 	.word	0xe000ed04

080090c0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b08e      	sub	sp, #56	; 0x38
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80090ca:	2300      	movs	r3, #0
 80090cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80090d2:	2300      	movs	r3, #0
 80090d4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80090d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d10b      	bne.n	80090f4 <xQueueSemaphoreTake+0x34>
 80090dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e0:	b672      	cpsid	i
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	b662      	cpsie	i
 80090f0:	623b      	str	r3, [r7, #32]
 80090f2:	e7fe      	b.n	80090f2 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80090f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00b      	beq.n	8009114 <xQueueSemaphoreTake+0x54>
 80090fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009100:	b672      	cpsid	i
 8009102:	f383 8811 	msr	BASEPRI, r3
 8009106:	f3bf 8f6f 	isb	sy
 800910a:	f3bf 8f4f 	dsb	sy
 800910e:	b662      	cpsie	i
 8009110:	61fb      	str	r3, [r7, #28]
 8009112:	e7fe      	b.n	8009112 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009114:	f001 f9a0 	bl	800a458 <xTaskGetSchedulerState>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d102      	bne.n	8009124 <xQueueSemaphoreTake+0x64>
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d101      	bne.n	8009128 <xQueueSemaphoreTake+0x68>
 8009124:	2301      	movs	r3, #1
 8009126:	e000      	b.n	800912a <xQueueSemaphoreTake+0x6a>
 8009128:	2300      	movs	r3, #0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10b      	bne.n	8009146 <xQueueSemaphoreTake+0x86>
 800912e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009132:	b672      	cpsid	i
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	b662      	cpsie	i
 8009142:	61bb      	str	r3, [r7, #24]
 8009144:	e7fe      	b.n	8009144 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009146:	f001 ffc7 	bl	800b0d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800914a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800914c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009152:	2b00      	cmp	r3, #0
 8009154:	d024      	beq.n	80091a0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009158:	1e5a      	subs	r2, r3, #1
 800915a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800915c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800915e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d104      	bne.n	8009170 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009166:	f001 faf1 	bl	800a74c <pvTaskIncrementMutexHeldCount>
 800916a:	4602      	mov	r2, r0
 800916c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800916e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d00f      	beq.n	8009198 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800917a:	3310      	adds	r3, #16
 800917c:	4618      	mov	r0, r3
 800917e:	f000 ffad 	bl	800a0dc <xTaskRemoveFromEventList>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d007      	beq.n	8009198 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009188:	4b54      	ldr	r3, [pc, #336]	; (80092dc <xQueueSemaphoreTake+0x21c>)
 800918a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800918e:	601a      	str	r2, [r3, #0]
 8009190:	f3bf 8f4f 	dsb	sy
 8009194:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009198:	f001 ffd0 	bl	800b13c <vPortExitCritical>
				return pdPASS;
 800919c:	2301      	movs	r3, #1
 800919e:	e098      	b.n	80092d2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d112      	bne.n	80091cc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80091a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00b      	beq.n	80091c4 <xQueueSemaphoreTake+0x104>
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	b672      	cpsid	i
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	b662      	cpsie	i
 80091c0:	617b      	str	r3, [r7, #20]
 80091c2:	e7fe      	b.n	80091c2 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80091c4:	f001 ffba 	bl	800b13c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091c8:	2300      	movs	r3, #0
 80091ca:	e082      	b.n	80092d2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d106      	bne.n	80091e0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091d2:	f107 030c 	add.w	r3, r7, #12
 80091d6:	4618      	mov	r0, r3
 80091d8:	f000 ffe4 	bl	800a1a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091dc:	2301      	movs	r3, #1
 80091de:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091e0:	f001 ffac 	bl	800b13c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091e4:	f000 fd54 	bl	8009c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091e8:	f001 ff76 	bl	800b0d8 <vPortEnterCritical>
 80091ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091f2:	b25b      	sxtb	r3, r3
 80091f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091f8:	d103      	bne.n	8009202 <xQueueSemaphoreTake+0x142>
 80091fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009204:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009208:	b25b      	sxtb	r3, r3
 800920a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800920e:	d103      	bne.n	8009218 <xQueueSemaphoreTake+0x158>
 8009210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009212:	2200      	movs	r2, #0
 8009214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009218:	f001 ff90 	bl	800b13c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800921c:	463a      	mov	r2, r7
 800921e:	f107 030c 	add.w	r3, r7, #12
 8009222:	4611      	mov	r1, r2
 8009224:	4618      	mov	r0, r3
 8009226:	f000 ffd3 	bl	800a1d0 <xTaskCheckForTimeOut>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d132      	bne.n	8009296 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009230:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009232:	f000 fa34 	bl	800969e <prvIsQueueEmpty>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d026      	beq.n	800928a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800923c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d109      	bne.n	8009258 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009244:	f001 ff48 	bl	800b0d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	4618      	mov	r0, r3
 800924e:	f001 f921 	bl	800a494 <xTaskPriorityInherit>
 8009252:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009254:	f001 ff72 	bl	800b13c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925a:	3324      	adds	r3, #36	; 0x24
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	4611      	mov	r1, r2
 8009260:	4618      	mov	r0, r3
 8009262:	f000 fee9 	bl	800a038 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009266:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009268:	f000 f9c7 	bl	80095fa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800926c:	f000 fd1e 	bl	8009cac <xTaskResumeAll>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	f47f af67 	bne.w	8009146 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009278:	4b18      	ldr	r3, [pc, #96]	; (80092dc <xQueueSemaphoreTake+0x21c>)
 800927a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800927e:	601a      	str	r2, [r3, #0]
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	e75d      	b.n	8009146 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800928a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800928c:	f000 f9b5 	bl	80095fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009290:	f000 fd0c 	bl	8009cac <xTaskResumeAll>
 8009294:	e757      	b.n	8009146 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009296:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009298:	f000 f9af 	bl	80095fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800929c:	f000 fd06 	bl	8009cac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092a2:	f000 f9fc 	bl	800969e <prvIsQueueEmpty>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	f43f af4c 	beq.w	8009146 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80092ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00d      	beq.n	80092d0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80092b4:	f001 ff10 	bl	800b0d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80092b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092ba:	f000 f8f6 	bl	80094aa <prvGetDisinheritPriorityAfterTimeout>
 80092be:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80092c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092c6:	4618      	mov	r0, r3
 80092c8:	f001 f9bc 	bl	800a644 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80092cc:	f001 ff36 	bl	800b13c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80092d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3738      	adds	r7, #56	; 0x38
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	e000ed04 	.word	0xe000ed04

080092e0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b08e      	sub	sp, #56	; 0x38
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80092f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10b      	bne.n	800930e <xQueueReceiveFromISR+0x2e>
 80092f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fa:	b672      	cpsid	i
 80092fc:	f383 8811 	msr	BASEPRI, r3
 8009300:	f3bf 8f6f 	isb	sy
 8009304:	f3bf 8f4f 	dsb	sy
 8009308:	b662      	cpsie	i
 800930a:	623b      	str	r3, [r7, #32]
 800930c:	e7fe      	b.n	800930c <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d103      	bne.n	800931c <xQueueReceiveFromISR+0x3c>
 8009314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009318:	2b00      	cmp	r3, #0
 800931a:	d101      	bne.n	8009320 <xQueueReceiveFromISR+0x40>
 800931c:	2301      	movs	r3, #1
 800931e:	e000      	b.n	8009322 <xQueueReceiveFromISR+0x42>
 8009320:	2300      	movs	r3, #0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10b      	bne.n	800933e <xQueueReceiveFromISR+0x5e>
 8009326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932a:	b672      	cpsid	i
 800932c:	f383 8811 	msr	BASEPRI, r3
 8009330:	f3bf 8f6f 	isb	sy
 8009334:	f3bf 8f4f 	dsb	sy
 8009338:	b662      	cpsie	i
 800933a:	61fb      	str	r3, [r7, #28]
 800933c:	e7fe      	b.n	800933c <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800933e:	f001 ffab 	bl	800b298 <vPortValidateInterruptPriority>
	__asm volatile
 8009342:	f3ef 8211 	mrs	r2, BASEPRI
 8009346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934a:	b672      	cpsid	i
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	b662      	cpsie	i
 800935a:	61ba      	str	r2, [r7, #24]
 800935c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800935e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009360:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800936a:	2b00      	cmp	r3, #0
 800936c:	d02f      	beq.n	80093ce <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800936e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009370:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009378:	68b9      	ldr	r1, [r7, #8]
 800937a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800937c:	f000 f917 	bl	80095ae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009382:	1e5a      	subs	r2, r3, #1
 8009384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009386:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009388:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800938c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009390:	d112      	bne.n	80093b8 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d016      	beq.n	80093c8 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800939a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939c:	3310      	adds	r3, #16
 800939e:	4618      	mov	r0, r3
 80093a0:	f000 fe9c 	bl	800a0dc <xTaskRemoveFromEventList>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00e      	beq.n	80093c8 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00b      	beq.n	80093c8 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	601a      	str	r2, [r3, #0]
 80093b6:	e007      	b.n	80093c8 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80093b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093bc:	3301      	adds	r3, #1
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	b25a      	sxtb	r2, r3
 80093c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80093c8:	2301      	movs	r3, #1
 80093ca:	637b      	str	r3, [r7, #52]	; 0x34
 80093cc:	e001      	b.n	80093d2 <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 80093ce:	2300      	movs	r3, #0
 80093d0:	637b      	str	r3, [r7, #52]	; 0x34
 80093d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80093dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3738      	adds	r7, #56	; 0x38
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b084      	sub	sp, #16
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10b      	bne.n	800940c <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80093f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f8:	b672      	cpsid	i
 80093fa:	f383 8811 	msr	BASEPRI, r3
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	f3bf 8f4f 	dsb	sy
 8009406:	b662      	cpsie	i
 8009408:	60bb      	str	r3, [r7, #8]
 800940a:	e7fe      	b.n	800940a <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 800940c:	f001 fe64 	bl	800b0d8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009414:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8009416:	f001 fe91 	bl	800b13c <vPortExitCritical>

	return uxReturn;
 800941a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009424:	b480      	push	{r7}
 8009426:	b087      	sub	sp, #28
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d10b      	bne.n	800944e <uxQueueMessagesWaitingFromISR+0x2a>
 8009436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800943a:	b672      	cpsid	i
 800943c:	f383 8811 	msr	BASEPRI, r3
 8009440:	f3bf 8f6f 	isb	sy
 8009444:	f3bf 8f4f 	dsb	sy
 8009448:	b662      	cpsie	i
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	e7fe      	b.n	800944c <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009452:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8009454:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009456:	4618      	mov	r0, r3
 8009458:	371c      	adds	r7, #28
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009462:	b580      	push	{r7, lr}
 8009464:	b084      	sub	sp, #16
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10b      	bne.n	800948c <vQueueDelete+0x2a>
 8009474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009478:	b672      	cpsid	i
 800947a:	f383 8811 	msr	BASEPRI, r3
 800947e:	f3bf 8f6f 	isb	sy
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	b662      	cpsie	i
 8009488:	60bb      	str	r3, [r7, #8]
 800948a:	e7fe      	b.n	800948a <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 f95d 	bl	800974c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009498:	2b00      	cmp	r3, #0
 800949a:	d102      	bne.n	80094a2 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800949c:	68f8      	ldr	r0, [r7, #12]
 800949e:	f002 f805 	bl	800b4ac <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80094a2:	bf00      	nop
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80094aa:	b480      	push	{r7}
 80094ac:	b085      	sub	sp, #20
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d006      	beq.n	80094c8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80094c4:	60fb      	str	r3, [r7, #12]
 80094c6:	e001      	b.n	80094cc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80094c8:	2300      	movs	r3, #0
 80094ca:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80094cc:	68fb      	ldr	r3, [r7, #12]
	}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3714      	adds	r7, #20
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr

080094da <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b086      	sub	sp, #24
 80094de:	af00      	add	r7, sp, #0
 80094e0:	60f8      	str	r0, [r7, #12]
 80094e2:	60b9      	str	r1, [r7, #8]
 80094e4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80094e6:	2300      	movs	r3, #0
 80094e8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d10d      	bne.n	8009514 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d14d      	bne.n	800959c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	4618      	mov	r0, r3
 8009506:	f001 f82d 	bl	800a564 <xTaskPriorityDisinherit>
 800950a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	609a      	str	r2, [r3, #8]
 8009512:	e043      	b.n	800959c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d119      	bne.n	800954e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6858      	ldr	r0, [r3, #4]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009522:	461a      	mov	r2, r3
 8009524:	68b9      	ldr	r1, [r7, #8]
 8009526:	f002 f90b 	bl	800b740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009532:	441a      	add	r2, r3
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	685a      	ldr	r2, [r3, #4]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	429a      	cmp	r2, r3
 8009542:	d32b      	bcc.n	800959c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	605a      	str	r2, [r3, #4]
 800954c:	e026      	b.n	800959c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	68d8      	ldr	r0, [r3, #12]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009556:	461a      	mov	r2, r3
 8009558:	68b9      	ldr	r1, [r7, #8]
 800955a:	f002 f8f1 	bl	800b740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	68da      	ldr	r2, [r3, #12]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009566:	425b      	negs	r3, r3
 8009568:	441a      	add	r2, r3
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	68da      	ldr	r2, [r3, #12]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	429a      	cmp	r2, r3
 8009578:	d207      	bcs.n	800958a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	689a      	ldr	r2, [r3, #8]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009582:	425b      	negs	r3, r3
 8009584:	441a      	add	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2b02      	cmp	r3, #2
 800958e:	d105      	bne.n	800959c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d002      	beq.n	800959c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	3b01      	subs	r3, #1
 800959a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	1c5a      	adds	r2, r3, #1
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80095a4:	697b      	ldr	r3, [r7, #20]
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3718      	adds	r7, #24
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b082      	sub	sp, #8
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d018      	beq.n	80095f2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	68da      	ldr	r2, [r3, #12]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c8:	441a      	add	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	68da      	ldr	r2, [r3, #12]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d303      	bcc.n	80095e2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68d9      	ldr	r1, [r3, #12]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ea:	461a      	mov	r2, r3
 80095ec:	6838      	ldr	r0, [r7, #0]
 80095ee:	f002 f8a7 	bl	800b740 <memcpy>
	}
}
 80095f2:	bf00      	nop
 80095f4:	3708      	adds	r7, #8
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}

080095fa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b084      	sub	sp, #16
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009602:	f001 fd69 	bl	800b0d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800960c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800960e:	e011      	b.n	8009634 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009614:	2b00      	cmp	r3, #0
 8009616:	d012      	beq.n	800963e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	3324      	adds	r3, #36	; 0x24
 800961c:	4618      	mov	r0, r3
 800961e:	f000 fd5d 	bl	800a0dc <xTaskRemoveFromEventList>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d001      	beq.n	800962c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009628:	f000 fe36 	bl	800a298 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800962c:	7bfb      	ldrb	r3, [r7, #15]
 800962e:	3b01      	subs	r3, #1
 8009630:	b2db      	uxtb	r3, r3
 8009632:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009638:	2b00      	cmp	r3, #0
 800963a:	dce9      	bgt.n	8009610 <prvUnlockQueue+0x16>
 800963c:	e000      	b.n	8009640 <prvUnlockQueue+0x46>
					break;
 800963e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	22ff      	movs	r2, #255	; 0xff
 8009644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009648:	f001 fd78 	bl	800b13c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800964c:	f001 fd44 	bl	800b0d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009656:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009658:	e011      	b.n	800967e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d012      	beq.n	8009688 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	3310      	adds	r3, #16
 8009666:	4618      	mov	r0, r3
 8009668:	f000 fd38 	bl	800a0dc <xTaskRemoveFromEventList>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009672:	f000 fe11 	bl	800a298 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009676:	7bbb      	ldrb	r3, [r7, #14]
 8009678:	3b01      	subs	r3, #1
 800967a:	b2db      	uxtb	r3, r3
 800967c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800967e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009682:	2b00      	cmp	r3, #0
 8009684:	dce9      	bgt.n	800965a <prvUnlockQueue+0x60>
 8009686:	e000      	b.n	800968a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009688:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	22ff      	movs	r2, #255	; 0xff
 800968e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009692:	f001 fd53 	bl	800b13c <vPortExitCritical>
}
 8009696:	bf00      	nop
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800969e:	b580      	push	{r7, lr}
 80096a0:	b084      	sub	sp, #16
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80096a6:	f001 fd17 	bl	800b0d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d102      	bne.n	80096b8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80096b2:	2301      	movs	r3, #1
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	e001      	b.n	80096bc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80096b8:	2300      	movs	r3, #0
 80096ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096bc:	f001 fd3e 	bl	800b13c <vPortExitCritical>

	return xReturn;
 80096c0:	68fb      	ldr	r3, [r7, #12]
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b084      	sub	sp, #16
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80096d2:	f001 fd01 	bl	800b0d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096de:	429a      	cmp	r2, r3
 80096e0:	d102      	bne.n	80096e8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80096e2:	2301      	movs	r3, #1
 80096e4:	60fb      	str	r3, [r7, #12]
 80096e6:	e001      	b.n	80096ec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80096e8:	2300      	movs	r3, #0
 80096ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096ec:	f001 fd26 	bl	800b13c <vPortExitCritical>

	return xReturn;
 80096f0:	68fb      	ldr	r3, [r7, #12]
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
	...

080096fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009706:	2300      	movs	r3, #0
 8009708:	60fb      	str	r3, [r7, #12]
 800970a:	e014      	b.n	8009736 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800970c:	4a0e      	ldr	r2, [pc, #56]	; (8009748 <vQueueAddToRegistry+0x4c>)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d10b      	bne.n	8009730 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009718:	490b      	ldr	r1, [pc, #44]	; (8009748 <vQueueAddToRegistry+0x4c>)
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	683a      	ldr	r2, [r7, #0]
 800971e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009722:	4a09      	ldr	r2, [pc, #36]	; (8009748 <vQueueAddToRegistry+0x4c>)
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	00db      	lsls	r3, r3, #3
 8009728:	4413      	add	r3, r2
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800972e:	e005      	b.n	800973c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	3301      	adds	r3, #1
 8009734:	60fb      	str	r3, [r7, #12]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2b07      	cmp	r3, #7
 800973a:	d9e7      	bls.n	800970c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800973c:	bf00      	nop
 800973e:	3714      	adds	r7, #20
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr
 8009748:	20004cbc 	.word	0x20004cbc

0800974c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800974c:	b480      	push	{r7}
 800974e:	b085      	sub	sp, #20
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009754:	2300      	movs	r3, #0
 8009756:	60fb      	str	r3, [r7, #12]
 8009758:	e016      	b.n	8009788 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800975a:	4a10      	ldr	r2, [pc, #64]	; (800979c <vQueueUnregisterQueue+0x50>)
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	00db      	lsls	r3, r3, #3
 8009760:	4413      	add	r3, r2
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	429a      	cmp	r2, r3
 8009768:	d10b      	bne.n	8009782 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800976a:	4a0c      	ldr	r2, [pc, #48]	; (800979c <vQueueUnregisterQueue+0x50>)
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2100      	movs	r1, #0
 8009770:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009774:	4a09      	ldr	r2, [pc, #36]	; (800979c <vQueueUnregisterQueue+0x50>)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	00db      	lsls	r3, r3, #3
 800977a:	4413      	add	r3, r2
 800977c:	2200      	movs	r2, #0
 800977e:	605a      	str	r2, [r3, #4]
				break;
 8009780:	e005      	b.n	800978e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3301      	adds	r3, #1
 8009786:	60fb      	str	r3, [r7, #12]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2b07      	cmp	r3, #7
 800978c:	d9e5      	bls.n	800975a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800978e:	bf00      	nop
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	20004cbc 	.word	0x20004cbc

080097a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b086      	sub	sp, #24
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80097b0:	f001 fc92 	bl	800b0d8 <vPortEnterCritical>
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80097ba:	b25b      	sxtb	r3, r3
 80097bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097c0:	d103      	bne.n	80097ca <vQueueWaitForMessageRestricted+0x2a>
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097d0:	b25b      	sxtb	r3, r3
 80097d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097d6:	d103      	bne.n	80097e0 <vQueueWaitForMessageRestricted+0x40>
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097e0:	f001 fcac 	bl	800b13c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d106      	bne.n	80097fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	3324      	adds	r3, #36	; 0x24
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	68b9      	ldr	r1, [r7, #8]
 80097f4:	4618      	mov	r0, r3
 80097f6:	f000 fc45 	bl	800a084 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80097fa:	6978      	ldr	r0, [r7, #20]
 80097fc:	f7ff fefd 	bl	80095fa <prvUnlockQueue>
	}
 8009800:	bf00      	nop
 8009802:	3718      	adds	r7, #24
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009808:	b580      	push	{r7, lr}
 800980a:	b08e      	sub	sp, #56	; 0x38
 800980c:	af04      	add	r7, sp, #16
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
 8009814:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10b      	bne.n	8009834 <xTaskCreateStatic+0x2c>
 800981c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009820:	b672      	cpsid	i
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	b662      	cpsie	i
 8009830:	623b      	str	r3, [r7, #32]
 8009832:	e7fe      	b.n	8009832 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8009834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009836:	2b00      	cmp	r3, #0
 8009838:	d10b      	bne.n	8009852 <xTaskCreateStatic+0x4a>
 800983a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800983e:	b672      	cpsid	i
 8009840:	f383 8811 	msr	BASEPRI, r3
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	b662      	cpsie	i
 800984e:	61fb      	str	r3, [r7, #28]
 8009850:	e7fe      	b.n	8009850 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009852:	235c      	movs	r3, #92	; 0x5c
 8009854:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	2b5c      	cmp	r3, #92	; 0x5c
 800985a:	d00b      	beq.n	8009874 <xTaskCreateStatic+0x6c>
 800985c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009860:	b672      	cpsid	i
 8009862:	f383 8811 	msr	BASEPRI, r3
 8009866:	f3bf 8f6f 	isb	sy
 800986a:	f3bf 8f4f 	dsb	sy
 800986e:	b662      	cpsie	i
 8009870:	61bb      	str	r3, [r7, #24]
 8009872:	e7fe      	b.n	8009872 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009874:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009878:	2b00      	cmp	r3, #0
 800987a:	d01e      	beq.n	80098ba <xTaskCreateStatic+0xb2>
 800987c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800987e:	2b00      	cmp	r3, #0
 8009880:	d01b      	beq.n	80098ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009884:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009888:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800988a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800988c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800988e:	2202      	movs	r2, #2
 8009890:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009894:	2300      	movs	r3, #0
 8009896:	9303      	str	r3, [sp, #12]
 8009898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989a:	9302      	str	r3, [sp, #8]
 800989c:	f107 0314 	add.w	r3, r7, #20
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	68b9      	ldr	r1, [r7, #8]
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f000 f850 	bl	8009952 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098b4:	f000 f8de 	bl	8009a74 <prvAddNewTaskToReadyList>
 80098b8:	e001      	b.n	80098be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80098ba:	2300      	movs	r3, #0
 80098bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80098be:	697b      	ldr	r3, [r7, #20]
	}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3728      	adds	r7, #40	; 0x28
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b08c      	sub	sp, #48	; 0x30
 80098cc:	af04      	add	r7, sp, #16
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	603b      	str	r3, [r7, #0]
 80098d4:	4613      	mov	r3, r2
 80098d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80098d8:	88fb      	ldrh	r3, [r7, #6]
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4618      	mov	r0, r3
 80098de:	f001 fd1d 	bl	800b31c <pvPortMalloc>
 80098e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00e      	beq.n	8009908 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80098ea:	205c      	movs	r0, #92	; 0x5c
 80098ec:	f001 fd16 	bl	800b31c <pvPortMalloc>
 80098f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d003      	beq.n	8009900 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	631a      	str	r2, [r3, #48]	; 0x30
 80098fe:	e005      	b.n	800990c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009900:	6978      	ldr	r0, [r7, #20]
 8009902:	f001 fdd3 	bl	800b4ac <vPortFree>
 8009906:	e001      	b.n	800990c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009908:	2300      	movs	r3, #0
 800990a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800990c:	69fb      	ldr	r3, [r7, #28]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d017      	beq.n	8009942 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800991a:	88fa      	ldrh	r2, [r7, #6]
 800991c:	2300      	movs	r3, #0
 800991e:	9303      	str	r3, [sp, #12]
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	9302      	str	r3, [sp, #8]
 8009924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	68b9      	ldr	r1, [r7, #8]
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f000 f80e 	bl	8009952 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009936:	69f8      	ldr	r0, [r7, #28]
 8009938:	f000 f89c 	bl	8009a74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800993c:	2301      	movs	r3, #1
 800993e:	61bb      	str	r3, [r7, #24]
 8009940:	e002      	b.n	8009948 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009942:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009946:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009948:	69bb      	ldr	r3, [r7, #24]
	}
 800994a:	4618      	mov	r0, r3
 800994c:	3720      	adds	r7, #32
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b088      	sub	sp, #32
 8009956:	af00      	add	r7, sp, #0
 8009958:	60f8      	str	r0, [r7, #12]
 800995a:	60b9      	str	r1, [r7, #8]
 800995c:	607a      	str	r2, [r7, #4]
 800995e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009962:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	461a      	mov	r2, r3
 800996a:	21a5      	movs	r1, #165	; 0xa5
 800996c:	f001 fef3 	bl	800b756 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009974:	6879      	ldr	r1, [r7, #4]
 8009976:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800997a:	440b      	add	r3, r1
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	4413      	add	r3, r2
 8009980:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	f023 0307 	bic.w	r3, r3, #7
 8009988:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	f003 0307 	and.w	r3, r3, #7
 8009990:	2b00      	cmp	r3, #0
 8009992:	d00b      	beq.n	80099ac <prvInitialiseNewTask+0x5a>
 8009994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009998:	b672      	cpsid	i
 800999a:	f383 8811 	msr	BASEPRI, r3
 800999e:	f3bf 8f6f 	isb	sy
 80099a2:	f3bf 8f4f 	dsb	sy
 80099a6:	b662      	cpsie	i
 80099a8:	617b      	str	r3, [r7, #20]
 80099aa:	e7fe      	b.n	80099aa <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d01f      	beq.n	80099f2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099b2:	2300      	movs	r3, #0
 80099b4:	61fb      	str	r3, [r7, #28]
 80099b6:	e012      	b.n	80099de <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099b8:	68ba      	ldr	r2, [r7, #8]
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4413      	add	r3, r2
 80099be:	7819      	ldrb	r1, [r3, #0]
 80099c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4413      	add	r3, r2
 80099c6:	3334      	adds	r3, #52	; 0x34
 80099c8:	460a      	mov	r2, r1
 80099ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80099cc:	68ba      	ldr	r2, [r7, #8]
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	4413      	add	r3, r2
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d006      	beq.n	80099e6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	3301      	adds	r3, #1
 80099dc:	61fb      	str	r3, [r7, #28]
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	2b0f      	cmp	r3, #15
 80099e2:	d9e9      	bls.n	80099b8 <prvInitialiseNewTask+0x66>
 80099e4:	e000      	b.n	80099e8 <prvInitialiseNewTask+0x96>
			{
				break;
 80099e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099f0:	e003      	b.n	80099fa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80099f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f4:	2200      	movs	r2, #0
 80099f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80099fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099fc:	2b37      	cmp	r3, #55	; 0x37
 80099fe:	d901      	bls.n	8009a04 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a00:	2337      	movs	r3, #55	; 0x37
 8009a02:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a08:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a0e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a12:	2200      	movs	r2, #0
 8009a14:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a18:	3304      	adds	r3, #4
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7fe fdf0 	bl	8008600 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a22:	3318      	adds	r3, #24
 8009a24:	4618      	mov	r0, r3
 8009a26:	f7fe fdeb 	bl	8008600 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a2e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a32:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a38:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a3e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a42:	2200      	movs	r2, #0
 8009a44:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	68f9      	ldr	r1, [r7, #12]
 8009a52:	69b8      	ldr	r0, [r7, #24]
 8009a54:	f001 fa36 	bl	800aec4 <pxPortInitialiseStack>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d002      	beq.n	8009a6a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a6a:	bf00      	nop
 8009a6c:	3720      	adds	r7, #32
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b082      	sub	sp, #8
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009a7c:	f001 fb2c 	bl	800b0d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009a80:	4b2d      	ldr	r3, [pc, #180]	; (8009b38 <prvAddNewTaskToReadyList+0xc4>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	3301      	adds	r3, #1
 8009a86:	4a2c      	ldr	r2, [pc, #176]	; (8009b38 <prvAddNewTaskToReadyList+0xc4>)
 8009a88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a8a:	4b2c      	ldr	r3, [pc, #176]	; (8009b3c <prvAddNewTaskToReadyList+0xc8>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d109      	bne.n	8009aa6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009a92:	4a2a      	ldr	r2, [pc, #168]	; (8009b3c <prvAddNewTaskToReadyList+0xc8>)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a98:	4b27      	ldr	r3, [pc, #156]	; (8009b38 <prvAddNewTaskToReadyList+0xc4>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d110      	bne.n	8009ac2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009aa0:	f000 fc1e 	bl	800a2e0 <prvInitialiseTaskLists>
 8009aa4:	e00d      	b.n	8009ac2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009aa6:	4b26      	ldr	r3, [pc, #152]	; (8009b40 <prvAddNewTaskToReadyList+0xcc>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d109      	bne.n	8009ac2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009aae:	4b23      	ldr	r3, [pc, #140]	; (8009b3c <prvAddNewTaskToReadyList+0xc8>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d802      	bhi.n	8009ac2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009abc:	4a1f      	ldr	r2, [pc, #124]	; (8009b3c <prvAddNewTaskToReadyList+0xc8>)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009ac2:	4b20      	ldr	r3, [pc, #128]	; (8009b44 <prvAddNewTaskToReadyList+0xd0>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	4a1e      	ldr	r2, [pc, #120]	; (8009b44 <prvAddNewTaskToReadyList+0xd0>)
 8009aca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009acc:	4b1d      	ldr	r3, [pc, #116]	; (8009b44 <prvAddNewTaskToReadyList+0xd0>)
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad8:	4b1b      	ldr	r3, [pc, #108]	; (8009b48 <prvAddNewTaskToReadyList+0xd4>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d903      	bls.n	8009ae8 <prvAddNewTaskToReadyList+0x74>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae4:	4a18      	ldr	r2, [pc, #96]	; (8009b48 <prvAddNewTaskToReadyList+0xd4>)
 8009ae6:	6013      	str	r3, [r2, #0]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aec:	4613      	mov	r3, r2
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	4413      	add	r3, r2
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4a15      	ldr	r2, [pc, #84]	; (8009b4c <prvAddNewTaskToReadyList+0xd8>)
 8009af6:	441a      	add	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	3304      	adds	r3, #4
 8009afc:	4619      	mov	r1, r3
 8009afe:	4610      	mov	r0, r2
 8009b00:	f7fe fd8b 	bl	800861a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b04:	f001 fb1a 	bl	800b13c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b08:	4b0d      	ldr	r3, [pc, #52]	; (8009b40 <prvAddNewTaskToReadyList+0xcc>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00e      	beq.n	8009b2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b10:	4b0a      	ldr	r3, [pc, #40]	; (8009b3c <prvAddNewTaskToReadyList+0xc8>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d207      	bcs.n	8009b2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b1e:	4b0c      	ldr	r3, [pc, #48]	; (8009b50 <prvAddNewTaskToReadyList+0xdc>)
 8009b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b2e:	bf00      	nop
 8009b30:	3708      	adds	r7, #8
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	20000c60 	.word	0x20000c60
 8009b3c:	2000078c 	.word	0x2000078c
 8009b40:	20000c6c 	.word	0x20000c6c
 8009b44:	20000c7c 	.word	0x20000c7c
 8009b48:	20000c68 	.word	0x20000c68
 8009b4c:	20000790 	.word	0x20000790
 8009b50:	e000ed04 	.word	0xe000ed04

08009b54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d018      	beq.n	8009b98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b66:	4b14      	ldr	r3, [pc, #80]	; (8009bb8 <vTaskDelay+0x64>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <vTaskDelay+0x32>
 8009b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b72:	b672      	cpsid	i
 8009b74:	f383 8811 	msr	BASEPRI, r3
 8009b78:	f3bf 8f6f 	isb	sy
 8009b7c:	f3bf 8f4f 	dsb	sy
 8009b80:	b662      	cpsie	i
 8009b82:	60bb      	str	r3, [r7, #8]
 8009b84:	e7fe      	b.n	8009b84 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8009b86:	f000 f883 	bl	8009c90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fdf1 	bl	800a774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b92:	f000 f88b 	bl	8009cac <xTaskResumeAll>
 8009b96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d107      	bne.n	8009bae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009b9e:	4b07      	ldr	r3, [pc, #28]	; (8009bbc <vTaskDelay+0x68>)
 8009ba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ba4:	601a      	str	r2, [r3, #0]
 8009ba6:	f3bf 8f4f 	dsb	sy
 8009baa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009bae:	bf00      	nop
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20000c88 	.word	0x20000c88
 8009bbc:	e000ed04 	.word	0xe000ed04

08009bc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b08a      	sub	sp, #40	; 0x28
 8009bc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bce:	463a      	mov	r2, r7
 8009bd0:	1d39      	adds	r1, r7, #4
 8009bd2:	f107 0308 	add.w	r3, r7, #8
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fe fcbe 	bl	8008558 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009bdc:	6839      	ldr	r1, [r7, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	68ba      	ldr	r2, [r7, #8]
 8009be2:	9202      	str	r2, [sp, #8]
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	2300      	movs	r3, #0
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	2300      	movs	r3, #0
 8009bec:	460a      	mov	r2, r1
 8009bee:	4922      	ldr	r1, [pc, #136]	; (8009c78 <vTaskStartScheduler+0xb8>)
 8009bf0:	4822      	ldr	r0, [pc, #136]	; (8009c7c <vTaskStartScheduler+0xbc>)
 8009bf2:	f7ff fe09 	bl	8009808 <xTaskCreateStatic>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	4b21      	ldr	r3, [pc, #132]	; (8009c80 <vTaskStartScheduler+0xc0>)
 8009bfa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009bfc:	4b20      	ldr	r3, [pc, #128]	; (8009c80 <vTaskStartScheduler+0xc0>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d002      	beq.n	8009c0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c04:	2301      	movs	r3, #1
 8009c06:	617b      	str	r3, [r7, #20]
 8009c08:	e001      	b.n	8009c0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	d102      	bne.n	8009c1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009c14:	f000 fe02 	bl	800a81c <xTimerCreateTimerTask>
 8009c18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d117      	bne.n	8009c50 <vTaskStartScheduler+0x90>
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	b672      	cpsid	i
 8009c26:	f383 8811 	msr	BASEPRI, r3
 8009c2a:	f3bf 8f6f 	isb	sy
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	b662      	cpsie	i
 8009c34:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c36:	4b13      	ldr	r3, [pc, #76]	; (8009c84 <vTaskStartScheduler+0xc4>)
 8009c38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c3c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c3e:	4b12      	ldr	r3, [pc, #72]	; (8009c88 <vTaskStartScheduler+0xc8>)
 8009c40:	2201      	movs	r2, #1
 8009c42:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c44:	4b11      	ldr	r3, [pc, #68]	; (8009c8c <vTaskStartScheduler+0xcc>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c4a:	f001 f9c9 	bl	800afe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c4e:	e00f      	b.n	8009c70 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c56:	d10b      	bne.n	8009c70 <vTaskStartScheduler+0xb0>
 8009c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c5c:	b672      	cpsid	i
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	b662      	cpsie	i
 8009c6c:	60fb      	str	r3, [r7, #12]
 8009c6e:	e7fe      	b.n	8009c6e <vTaskStartScheduler+0xae>
}
 8009c70:	bf00      	nop
 8009c72:	3718      	adds	r7, #24
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	0800c220 	.word	0x0800c220
 8009c7c:	0800a2b1 	.word	0x0800a2b1
 8009c80:	20000c84 	.word	0x20000c84
 8009c84:	20000c80 	.word	0x20000c80
 8009c88:	20000c6c 	.word	0x20000c6c
 8009c8c:	20000c64 	.word	0x20000c64

08009c90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c90:	b480      	push	{r7}
 8009c92:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009c94:	4b04      	ldr	r3, [pc, #16]	; (8009ca8 <vTaskSuspendAll+0x18>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	4a03      	ldr	r2, [pc, #12]	; (8009ca8 <vTaskSuspendAll+0x18>)
 8009c9c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009c9e:	bf00      	nop
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	20000c88 	.word	0x20000c88

08009cac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009cba:	4b42      	ldr	r3, [pc, #264]	; (8009dc4 <xTaskResumeAll+0x118>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d10b      	bne.n	8009cda <xTaskResumeAll+0x2e>
 8009cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc6:	b672      	cpsid	i
 8009cc8:	f383 8811 	msr	BASEPRI, r3
 8009ccc:	f3bf 8f6f 	isb	sy
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	b662      	cpsie	i
 8009cd6:	603b      	str	r3, [r7, #0]
 8009cd8:	e7fe      	b.n	8009cd8 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009cda:	f001 f9fd 	bl	800b0d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009cde:	4b39      	ldr	r3, [pc, #228]	; (8009dc4 <xTaskResumeAll+0x118>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	4a37      	ldr	r2, [pc, #220]	; (8009dc4 <xTaskResumeAll+0x118>)
 8009ce6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ce8:	4b36      	ldr	r3, [pc, #216]	; (8009dc4 <xTaskResumeAll+0x118>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d162      	bne.n	8009db6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009cf0:	4b35      	ldr	r3, [pc, #212]	; (8009dc8 <xTaskResumeAll+0x11c>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d05e      	beq.n	8009db6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cf8:	e02f      	b.n	8009d5a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cfa:	4b34      	ldr	r3, [pc, #208]	; (8009dcc <xTaskResumeAll+0x120>)
 8009cfc:	68db      	ldr	r3, [r3, #12]
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	3318      	adds	r3, #24
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7fe fce4 	bl	80086d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	3304      	adds	r3, #4
 8009d10:	4618      	mov	r0, r3
 8009d12:	f7fe fcdf 	bl	80086d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d1a:	4b2d      	ldr	r3, [pc, #180]	; (8009dd0 <xTaskResumeAll+0x124>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d903      	bls.n	8009d2a <xTaskResumeAll+0x7e>
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d26:	4a2a      	ldr	r2, [pc, #168]	; (8009dd0 <xTaskResumeAll+0x124>)
 8009d28:	6013      	str	r3, [r2, #0]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d2e:	4613      	mov	r3, r2
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	4413      	add	r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	4a27      	ldr	r2, [pc, #156]	; (8009dd4 <xTaskResumeAll+0x128>)
 8009d38:	441a      	add	r2, r3
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	3304      	adds	r3, #4
 8009d3e:	4619      	mov	r1, r3
 8009d40:	4610      	mov	r0, r2
 8009d42:	f7fe fc6a 	bl	800861a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d4a:	4b23      	ldr	r3, [pc, #140]	; (8009dd8 <xTaskResumeAll+0x12c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d302      	bcc.n	8009d5a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009d54:	4b21      	ldr	r3, [pc, #132]	; (8009ddc <xTaskResumeAll+0x130>)
 8009d56:	2201      	movs	r2, #1
 8009d58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d5a:	4b1c      	ldr	r3, [pc, #112]	; (8009dcc <xTaskResumeAll+0x120>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d1cb      	bne.n	8009cfa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d001      	beq.n	8009d6c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d68:	f000 fb56 	bl	800a418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009d6c:	4b1c      	ldr	r3, [pc, #112]	; (8009de0 <xTaskResumeAll+0x134>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d010      	beq.n	8009d9a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d78:	f000 f846 	bl	8009e08 <xTaskIncrementTick>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009d82:	4b16      	ldr	r3, [pc, #88]	; (8009ddc <xTaskResumeAll+0x130>)
 8009d84:	2201      	movs	r2, #1
 8009d86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	3b01      	subs	r3, #1
 8009d8c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d1f1      	bne.n	8009d78 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8009d94:	4b12      	ldr	r3, [pc, #72]	; (8009de0 <xTaskResumeAll+0x134>)
 8009d96:	2200      	movs	r2, #0
 8009d98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d9a:	4b10      	ldr	r3, [pc, #64]	; (8009ddc <xTaskResumeAll+0x130>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d009      	beq.n	8009db6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009da2:	2301      	movs	r3, #1
 8009da4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009da6:	4b0f      	ldr	r3, [pc, #60]	; (8009de4 <xTaskResumeAll+0x138>)
 8009da8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dac:	601a      	str	r2, [r3, #0]
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009db6:	f001 f9c1 	bl	800b13c <vPortExitCritical>

	return xAlreadyYielded;
 8009dba:	68bb      	ldr	r3, [r7, #8]
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}
 8009dc4:	20000c88 	.word	0x20000c88
 8009dc8:	20000c60 	.word	0x20000c60
 8009dcc:	20000c20 	.word	0x20000c20
 8009dd0:	20000c68 	.word	0x20000c68
 8009dd4:	20000790 	.word	0x20000790
 8009dd8:	2000078c 	.word	0x2000078c
 8009ddc:	20000c74 	.word	0x20000c74
 8009de0:	20000c70 	.word	0x20000c70
 8009de4:	e000ed04 	.word	0xe000ed04

08009de8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009dee:	4b05      	ldr	r3, [pc, #20]	; (8009e04 <xTaskGetTickCount+0x1c>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009df4:	687b      	ldr	r3, [r7, #4]
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
 8009e02:	bf00      	nop
 8009e04:	20000c64 	.word	0x20000c64

08009e08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b086      	sub	sp, #24
 8009e0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e12:	4b4f      	ldr	r3, [pc, #316]	; (8009f50 <xTaskIncrementTick+0x148>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	f040 808a 	bne.w	8009f30 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e1c:	4b4d      	ldr	r3, [pc, #308]	; (8009f54 <xTaskIncrementTick+0x14c>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	3301      	adds	r3, #1
 8009e22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e24:	4a4b      	ldr	r2, [pc, #300]	; (8009f54 <xTaskIncrementTick+0x14c>)
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d121      	bne.n	8009e74 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e30:	4b49      	ldr	r3, [pc, #292]	; (8009f58 <xTaskIncrementTick+0x150>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00b      	beq.n	8009e52 <xTaskIncrementTick+0x4a>
 8009e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3e:	b672      	cpsid	i
 8009e40:	f383 8811 	msr	BASEPRI, r3
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	f3bf 8f4f 	dsb	sy
 8009e4c:	b662      	cpsie	i
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	e7fe      	b.n	8009e50 <xTaskIncrementTick+0x48>
 8009e52:	4b41      	ldr	r3, [pc, #260]	; (8009f58 <xTaskIncrementTick+0x150>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	60fb      	str	r3, [r7, #12]
 8009e58:	4b40      	ldr	r3, [pc, #256]	; (8009f5c <xTaskIncrementTick+0x154>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a3e      	ldr	r2, [pc, #248]	; (8009f58 <xTaskIncrementTick+0x150>)
 8009e5e:	6013      	str	r3, [r2, #0]
 8009e60:	4a3e      	ldr	r2, [pc, #248]	; (8009f5c <xTaskIncrementTick+0x154>)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6013      	str	r3, [r2, #0]
 8009e66:	4b3e      	ldr	r3, [pc, #248]	; (8009f60 <xTaskIncrementTick+0x158>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	4a3c      	ldr	r2, [pc, #240]	; (8009f60 <xTaskIncrementTick+0x158>)
 8009e6e:	6013      	str	r3, [r2, #0]
 8009e70:	f000 fad2 	bl	800a418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e74:	4b3b      	ldr	r3, [pc, #236]	; (8009f64 <xTaskIncrementTick+0x15c>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d349      	bcc.n	8009f12 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e7e:	4b36      	ldr	r3, [pc, #216]	; (8009f58 <xTaskIncrementTick+0x150>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d104      	bne.n	8009e92 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e88:	4b36      	ldr	r3, [pc, #216]	; (8009f64 <xTaskIncrementTick+0x15c>)
 8009e8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e8e:	601a      	str	r2, [r3, #0]
					break;
 8009e90:	e03f      	b.n	8009f12 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e92:	4b31      	ldr	r3, [pc, #196]	; (8009f58 <xTaskIncrementTick+0x150>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	68db      	ldr	r3, [r3, #12]
 8009e9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d203      	bcs.n	8009eb2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009eaa:	4a2e      	ldr	r2, [pc, #184]	; (8009f64 <xTaskIncrementTick+0x15c>)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009eb0:	e02f      	b.n	8009f12 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	3304      	adds	r3, #4
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7fe fc0c 	bl	80086d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d004      	beq.n	8009ece <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	3318      	adds	r3, #24
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f7fe fc03 	bl	80086d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ed2:	4b25      	ldr	r3, [pc, #148]	; (8009f68 <xTaskIncrementTick+0x160>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d903      	bls.n	8009ee2 <xTaskIncrementTick+0xda>
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ede:	4a22      	ldr	r2, [pc, #136]	; (8009f68 <xTaskIncrementTick+0x160>)
 8009ee0:	6013      	str	r3, [r2, #0]
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	4413      	add	r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	4a1f      	ldr	r2, [pc, #124]	; (8009f6c <xTaskIncrementTick+0x164>)
 8009ef0:	441a      	add	r2, r3
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	4610      	mov	r0, r2
 8009efa:	f7fe fb8e 	bl	800861a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f02:	4b1b      	ldr	r3, [pc, #108]	; (8009f70 <xTaskIncrementTick+0x168>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d3b8      	bcc.n	8009e7e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f10:	e7b5      	b.n	8009e7e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f12:	4b17      	ldr	r3, [pc, #92]	; (8009f70 <xTaskIncrementTick+0x168>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f18:	4914      	ldr	r1, [pc, #80]	; (8009f6c <xTaskIncrementTick+0x164>)
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	440b      	add	r3, r1
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d907      	bls.n	8009f3a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	617b      	str	r3, [r7, #20]
 8009f2e:	e004      	b.n	8009f3a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009f30:	4b10      	ldr	r3, [pc, #64]	; (8009f74 <xTaskIncrementTick+0x16c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	3301      	adds	r3, #1
 8009f36:	4a0f      	ldr	r2, [pc, #60]	; (8009f74 <xTaskIncrementTick+0x16c>)
 8009f38:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009f3a:	4b0f      	ldr	r3, [pc, #60]	; (8009f78 <xTaskIncrementTick+0x170>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d001      	beq.n	8009f46 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8009f42:	2301      	movs	r3, #1
 8009f44:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009f46:	697b      	ldr	r3, [r7, #20]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3718      	adds	r7, #24
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	20000c88 	.word	0x20000c88
 8009f54:	20000c64 	.word	0x20000c64
 8009f58:	20000c18 	.word	0x20000c18
 8009f5c:	20000c1c 	.word	0x20000c1c
 8009f60:	20000c78 	.word	0x20000c78
 8009f64:	20000c80 	.word	0x20000c80
 8009f68:	20000c68 	.word	0x20000c68
 8009f6c:	20000790 	.word	0x20000790
 8009f70:	2000078c 	.word	0x2000078c
 8009f74:	20000c70 	.word	0x20000c70
 8009f78:	20000c74 	.word	0x20000c74

08009f7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b085      	sub	sp, #20
 8009f80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f82:	4b28      	ldr	r3, [pc, #160]	; (800a024 <vTaskSwitchContext+0xa8>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d003      	beq.n	8009f92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f8a:	4b27      	ldr	r3, [pc, #156]	; (800a028 <vTaskSwitchContext+0xac>)
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f90:	e042      	b.n	800a018 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009f92:	4b25      	ldr	r3, [pc, #148]	; (800a028 <vTaskSwitchContext+0xac>)
 8009f94:	2200      	movs	r2, #0
 8009f96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f98:	4b24      	ldr	r3, [pc, #144]	; (800a02c <vTaskSwitchContext+0xb0>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	60fb      	str	r3, [r7, #12]
 8009f9e:	e011      	b.n	8009fc4 <vTaskSwitchContext+0x48>
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d10b      	bne.n	8009fbe <vTaskSwitchContext+0x42>
 8009fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009faa:	b672      	cpsid	i
 8009fac:	f383 8811 	msr	BASEPRI, r3
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	b662      	cpsie	i
 8009fba:	607b      	str	r3, [r7, #4]
 8009fbc:	e7fe      	b.n	8009fbc <vTaskSwitchContext+0x40>
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	3b01      	subs	r3, #1
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	491a      	ldr	r1, [pc, #104]	; (800a030 <vTaskSwitchContext+0xb4>)
 8009fc6:	68fa      	ldr	r2, [r7, #12]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	009b      	lsls	r3, r3, #2
 8009fd0:	440b      	add	r3, r1
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0e3      	beq.n	8009fa0 <vTaskSwitchContext+0x24>
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4a13      	ldr	r2, [pc, #76]	; (800a030 <vTaskSwitchContext+0xb4>)
 8009fe4:	4413      	add	r3, r2
 8009fe6:	60bb      	str	r3, [r7, #8]
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	605a      	str	r2, [r3, #4]
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	3308      	adds	r3, #8
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d104      	bne.n	800a008 <vTaskSwitchContext+0x8c>
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	685a      	ldr	r2, [r3, #4]
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	605a      	str	r2, [r3, #4]
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	4a09      	ldr	r2, [pc, #36]	; (800a034 <vTaskSwitchContext+0xb8>)
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	4a06      	ldr	r2, [pc, #24]	; (800a02c <vTaskSwitchContext+0xb0>)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6013      	str	r3, [r2, #0]
}
 800a018:	bf00      	nop
 800a01a:	3714      	adds	r7, #20
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr
 800a024:	20000c88 	.word	0x20000c88
 800a028:	20000c74 	.word	0x20000c74
 800a02c:	20000c68 	.word	0x20000c68
 800a030:	20000790 	.word	0x20000790
 800a034:	2000078c 	.word	0x2000078c

0800a038 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10b      	bne.n	800a060 <vTaskPlaceOnEventList+0x28>
 800a048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04c:	b672      	cpsid	i
 800a04e:	f383 8811 	msr	BASEPRI, r3
 800a052:	f3bf 8f6f 	isb	sy
 800a056:	f3bf 8f4f 	dsb	sy
 800a05a:	b662      	cpsie	i
 800a05c:	60fb      	str	r3, [r7, #12]
 800a05e:	e7fe      	b.n	800a05e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a060:	4b07      	ldr	r3, [pc, #28]	; (800a080 <vTaskPlaceOnEventList+0x48>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	3318      	adds	r3, #24
 800a066:	4619      	mov	r1, r3
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7fe fafa 	bl	8008662 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a06e:	2101      	movs	r1, #1
 800a070:	6838      	ldr	r0, [r7, #0]
 800a072:	f000 fb7f 	bl	800a774 <prvAddCurrentTaskToDelayedList>
}
 800a076:	bf00      	nop
 800a078:	3710      	adds	r7, #16
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	2000078c 	.word	0x2000078c

0800a084 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10b      	bne.n	800a0ae <vTaskPlaceOnEventListRestricted+0x2a>
 800a096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09a:	b672      	cpsid	i
 800a09c:	f383 8811 	msr	BASEPRI, r3
 800a0a0:	f3bf 8f6f 	isb	sy
 800a0a4:	f3bf 8f4f 	dsb	sy
 800a0a8:	b662      	cpsie	i
 800a0aa:	617b      	str	r3, [r7, #20]
 800a0ac:	e7fe      	b.n	800a0ac <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0ae:	4b0a      	ldr	r3, [pc, #40]	; (800a0d8 <vTaskPlaceOnEventListRestricted+0x54>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	3318      	adds	r3, #24
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	f7fe faaf 	bl	800861a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d002      	beq.n	800a0c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a0c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a0c8:	6879      	ldr	r1, [r7, #4]
 800a0ca:	68b8      	ldr	r0, [r7, #8]
 800a0cc:	f000 fb52 	bl	800a774 <prvAddCurrentTaskToDelayedList>
	}
 800a0d0:	bf00      	nop
 800a0d2:	3718      	adds	r7, #24
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}
 800a0d8:	2000078c 	.word	0x2000078c

0800a0dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d10b      	bne.n	800a10a <xTaskRemoveFromEventList+0x2e>
 800a0f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f6:	b672      	cpsid	i
 800a0f8:	f383 8811 	msr	BASEPRI, r3
 800a0fc:	f3bf 8f6f 	isb	sy
 800a100:	f3bf 8f4f 	dsb	sy
 800a104:	b662      	cpsie	i
 800a106:	60fb      	str	r3, [r7, #12]
 800a108:	e7fe      	b.n	800a108 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	3318      	adds	r3, #24
 800a10e:	4618      	mov	r0, r3
 800a110:	f7fe fae0 	bl	80086d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a114:	4b1d      	ldr	r3, [pc, #116]	; (800a18c <xTaskRemoveFromEventList+0xb0>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d11d      	bne.n	800a158 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	3304      	adds	r3, #4
 800a120:	4618      	mov	r0, r3
 800a122:	f7fe fad7 	bl	80086d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a12a:	4b19      	ldr	r3, [pc, #100]	; (800a190 <xTaskRemoveFromEventList+0xb4>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	429a      	cmp	r2, r3
 800a130:	d903      	bls.n	800a13a <xTaskRemoveFromEventList+0x5e>
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a136:	4a16      	ldr	r2, [pc, #88]	; (800a190 <xTaskRemoveFromEventList+0xb4>)
 800a138:	6013      	str	r3, [r2, #0]
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a13e:	4613      	mov	r3, r2
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	4413      	add	r3, r2
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	4a13      	ldr	r2, [pc, #76]	; (800a194 <xTaskRemoveFromEventList+0xb8>)
 800a148:	441a      	add	r2, r3
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	3304      	adds	r3, #4
 800a14e:	4619      	mov	r1, r3
 800a150:	4610      	mov	r0, r2
 800a152:	f7fe fa62 	bl	800861a <vListInsertEnd>
 800a156:	e005      	b.n	800a164 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	3318      	adds	r3, #24
 800a15c:	4619      	mov	r1, r3
 800a15e:	480e      	ldr	r0, [pc, #56]	; (800a198 <xTaskRemoveFromEventList+0xbc>)
 800a160:	f7fe fa5b 	bl	800861a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a168:	4b0c      	ldr	r3, [pc, #48]	; (800a19c <xTaskRemoveFromEventList+0xc0>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a16e:	429a      	cmp	r2, r3
 800a170:	d905      	bls.n	800a17e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a172:	2301      	movs	r3, #1
 800a174:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a176:	4b0a      	ldr	r3, [pc, #40]	; (800a1a0 <xTaskRemoveFromEventList+0xc4>)
 800a178:	2201      	movs	r2, #1
 800a17a:	601a      	str	r2, [r3, #0]
 800a17c:	e001      	b.n	800a182 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a17e:	2300      	movs	r3, #0
 800a180:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a182:	697b      	ldr	r3, [r7, #20]
}
 800a184:	4618      	mov	r0, r3
 800a186:	3718      	adds	r7, #24
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	20000c88 	.word	0x20000c88
 800a190:	20000c68 	.word	0x20000c68
 800a194:	20000790 	.word	0x20000790
 800a198:	20000c20 	.word	0x20000c20
 800a19c:	2000078c 	.word	0x2000078c
 800a1a0:	20000c74 	.word	0x20000c74

0800a1a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1ac:	4b06      	ldr	r3, [pc, #24]	; (800a1c8 <vTaskInternalSetTimeOutState+0x24>)
 800a1ae:	681a      	ldr	r2, [r3, #0]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1b4:	4b05      	ldr	r3, [pc, #20]	; (800a1cc <vTaskInternalSetTimeOutState+0x28>)
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	605a      	str	r2, [r3, #4]
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr
 800a1c8:	20000c78 	.word	0x20000c78
 800a1cc:	20000c64 	.word	0x20000c64

0800a1d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b088      	sub	sp, #32
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d10b      	bne.n	800a1f8 <xTaskCheckForTimeOut+0x28>
 800a1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1e4:	b672      	cpsid	i
 800a1e6:	f383 8811 	msr	BASEPRI, r3
 800a1ea:	f3bf 8f6f 	isb	sy
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	b662      	cpsie	i
 800a1f4:	613b      	str	r3, [r7, #16]
 800a1f6:	e7fe      	b.n	800a1f6 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d10b      	bne.n	800a216 <xTaskCheckForTimeOut+0x46>
 800a1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a202:	b672      	cpsid	i
 800a204:	f383 8811 	msr	BASEPRI, r3
 800a208:	f3bf 8f6f 	isb	sy
 800a20c:	f3bf 8f4f 	dsb	sy
 800a210:	b662      	cpsie	i
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e7fe      	b.n	800a214 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800a216:	f000 ff5f 	bl	800b0d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a21a:	4b1d      	ldr	r3, [pc, #116]	; (800a290 <xTaskCheckForTimeOut+0xc0>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	69ba      	ldr	r2, [r7, #24]
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a232:	d102      	bne.n	800a23a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a234:	2300      	movs	r3, #0
 800a236:	61fb      	str	r3, [r7, #28]
 800a238:	e023      	b.n	800a282 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	4b15      	ldr	r3, [pc, #84]	; (800a294 <xTaskCheckForTimeOut+0xc4>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	429a      	cmp	r2, r3
 800a244:	d007      	beq.n	800a256 <xTaskCheckForTimeOut+0x86>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	69ba      	ldr	r2, [r7, #24]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d302      	bcc.n	800a256 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a250:	2301      	movs	r3, #1
 800a252:	61fb      	str	r3, [r7, #28]
 800a254:	e015      	b.n	800a282 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d20b      	bcs.n	800a278 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	681a      	ldr	r2, [r3, #0]
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	1ad2      	subs	r2, r2, r3
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff ff99 	bl	800a1a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a272:	2300      	movs	r3, #0
 800a274:	61fb      	str	r3, [r7, #28]
 800a276:	e004      	b.n	800a282 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	2200      	movs	r2, #0
 800a27c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a27e:	2301      	movs	r3, #1
 800a280:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a282:	f000 ff5b 	bl	800b13c <vPortExitCritical>

	return xReturn;
 800a286:	69fb      	ldr	r3, [r7, #28]
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3720      	adds	r7, #32
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	20000c64 	.word	0x20000c64
 800a294:	20000c78 	.word	0x20000c78

0800a298 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a298:	b480      	push	{r7}
 800a29a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a29c:	4b03      	ldr	r3, [pc, #12]	; (800a2ac <vTaskMissedYield+0x14>)
 800a29e:	2201      	movs	r2, #1
 800a2a0:	601a      	str	r2, [r3, #0]
}
 800a2a2:	bf00      	nop
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr
 800a2ac:	20000c74 	.word	0x20000c74

0800a2b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2b8:	f000 f852 	bl	800a360 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2bc:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <prvIdleTask+0x28>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d9f9      	bls.n	800a2b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2c4:	4b05      	ldr	r3, [pc, #20]	; (800a2dc <prvIdleTask+0x2c>)
 800a2c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2ca:	601a      	str	r2, [r3, #0]
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2d4:	e7f0      	b.n	800a2b8 <prvIdleTask+0x8>
 800a2d6:	bf00      	nop
 800a2d8:	20000790 	.word	0x20000790
 800a2dc:	e000ed04 	.word	0xe000ed04

0800a2e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	607b      	str	r3, [r7, #4]
 800a2ea:	e00c      	b.n	800a306 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	4613      	mov	r3, r2
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	4413      	add	r3, r2
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	4a12      	ldr	r2, [pc, #72]	; (800a340 <prvInitialiseTaskLists+0x60>)
 800a2f8:	4413      	add	r3, r2
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7fe f960 	bl	80085c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	3301      	adds	r3, #1
 800a304:	607b      	str	r3, [r7, #4]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2b37      	cmp	r3, #55	; 0x37
 800a30a:	d9ef      	bls.n	800a2ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a30c:	480d      	ldr	r0, [pc, #52]	; (800a344 <prvInitialiseTaskLists+0x64>)
 800a30e:	f7fe f957 	bl	80085c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a312:	480d      	ldr	r0, [pc, #52]	; (800a348 <prvInitialiseTaskLists+0x68>)
 800a314:	f7fe f954 	bl	80085c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a318:	480c      	ldr	r0, [pc, #48]	; (800a34c <prvInitialiseTaskLists+0x6c>)
 800a31a:	f7fe f951 	bl	80085c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a31e:	480c      	ldr	r0, [pc, #48]	; (800a350 <prvInitialiseTaskLists+0x70>)
 800a320:	f7fe f94e 	bl	80085c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a324:	480b      	ldr	r0, [pc, #44]	; (800a354 <prvInitialiseTaskLists+0x74>)
 800a326:	f7fe f94b 	bl	80085c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a32a:	4b0b      	ldr	r3, [pc, #44]	; (800a358 <prvInitialiseTaskLists+0x78>)
 800a32c:	4a05      	ldr	r2, [pc, #20]	; (800a344 <prvInitialiseTaskLists+0x64>)
 800a32e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a330:	4b0a      	ldr	r3, [pc, #40]	; (800a35c <prvInitialiseTaskLists+0x7c>)
 800a332:	4a05      	ldr	r2, [pc, #20]	; (800a348 <prvInitialiseTaskLists+0x68>)
 800a334:	601a      	str	r2, [r3, #0]
}
 800a336:	bf00      	nop
 800a338:	3708      	adds	r7, #8
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	20000790 	.word	0x20000790
 800a344:	20000bf0 	.word	0x20000bf0
 800a348:	20000c04 	.word	0x20000c04
 800a34c:	20000c20 	.word	0x20000c20
 800a350:	20000c34 	.word	0x20000c34
 800a354:	20000c4c 	.word	0x20000c4c
 800a358:	20000c18 	.word	0x20000c18
 800a35c:	20000c1c 	.word	0x20000c1c

0800a360 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a366:	e019      	b.n	800a39c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a368:	f000 feb6 	bl	800b0d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a36c:	4b0f      	ldr	r3, [pc, #60]	; (800a3ac <prvCheckTasksWaitingTermination+0x4c>)
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	3304      	adds	r3, #4
 800a378:	4618      	mov	r0, r3
 800a37a:	f7fe f9ab 	bl	80086d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a37e:	4b0c      	ldr	r3, [pc, #48]	; (800a3b0 <prvCheckTasksWaitingTermination+0x50>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	3b01      	subs	r3, #1
 800a384:	4a0a      	ldr	r2, [pc, #40]	; (800a3b0 <prvCheckTasksWaitingTermination+0x50>)
 800a386:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a388:	4b0a      	ldr	r3, [pc, #40]	; (800a3b4 <prvCheckTasksWaitingTermination+0x54>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	3b01      	subs	r3, #1
 800a38e:	4a09      	ldr	r2, [pc, #36]	; (800a3b4 <prvCheckTasksWaitingTermination+0x54>)
 800a390:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a392:	f000 fed3 	bl	800b13c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 f80e 	bl	800a3b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a39c:	4b05      	ldr	r3, [pc, #20]	; (800a3b4 <prvCheckTasksWaitingTermination+0x54>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1e1      	bne.n	800a368 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a3a4:	bf00      	nop
 800a3a6:	3708      	adds	r7, #8
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}
 800a3ac:	20000c34 	.word	0x20000c34
 800a3b0:	20000c60 	.word	0x20000c60
 800a3b4:	20000c48 	.word	0x20000c48

0800a3b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d108      	bne.n	800a3dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f001 f86c 	bl	800b4ac <vPortFree>
				vPortFree( pxTCB );
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f001 f869 	bl	800b4ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a3da:	e019      	b.n	800a410 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d103      	bne.n	800a3ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f001 f860 	bl	800b4ac <vPortFree>
	}
 800a3ec:	e010      	b.n	800a410 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d00b      	beq.n	800a410 <prvDeleteTCB+0x58>
 800a3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fc:	b672      	cpsid	i
 800a3fe:	f383 8811 	msr	BASEPRI, r3
 800a402:	f3bf 8f6f 	isb	sy
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	b662      	cpsie	i
 800a40c:	60fb      	str	r3, [r7, #12]
 800a40e:	e7fe      	b.n	800a40e <prvDeleteTCB+0x56>
	}
 800a410:	bf00      	nop
 800a412:	3710      	adds	r7, #16
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a41e:	4b0c      	ldr	r3, [pc, #48]	; (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d104      	bne.n	800a432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a428:	4b0a      	ldr	r3, [pc, #40]	; (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a42a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a42e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a430:	e008      	b.n	800a444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a432:	4b07      	ldr	r3, [pc, #28]	; (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	4a04      	ldr	r2, [pc, #16]	; (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a442:	6013      	str	r3, [r2, #0]
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	20000c18 	.word	0x20000c18
 800a454:	20000c80 	.word	0x20000c80

0800a458 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a45e:	4b0b      	ldr	r3, [pc, #44]	; (800a48c <xTaskGetSchedulerState+0x34>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a466:	2301      	movs	r3, #1
 800a468:	607b      	str	r3, [r7, #4]
 800a46a:	e008      	b.n	800a47e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a46c:	4b08      	ldr	r3, [pc, #32]	; (800a490 <xTaskGetSchedulerState+0x38>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d102      	bne.n	800a47a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a474:	2302      	movs	r3, #2
 800a476:	607b      	str	r3, [r7, #4]
 800a478:	e001      	b.n	800a47e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a47a:	2300      	movs	r3, #0
 800a47c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a47e:	687b      	ldr	r3, [r7, #4]
	}
 800a480:	4618      	mov	r0, r3
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	20000c6c 	.word	0x20000c6c
 800a490:	20000c88 	.word	0x20000c88

0800a494 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d051      	beq.n	800a54e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ae:	4b2a      	ldr	r3, [pc, #168]	; (800a558 <xTaskPriorityInherit+0xc4>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d241      	bcs.n	800a53c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	699b      	ldr	r3, [r3, #24]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	db06      	blt.n	800a4ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4c0:	4b25      	ldr	r3, [pc, #148]	; (800a558 <xTaskPriorityInherit+0xc4>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	6959      	ldr	r1, [r3, #20]
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4d6:	4613      	mov	r3, r2
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	4413      	add	r3, r2
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	4a1f      	ldr	r2, [pc, #124]	; (800a55c <xTaskPriorityInherit+0xc8>)
 800a4e0:	4413      	add	r3, r2
 800a4e2:	4299      	cmp	r1, r3
 800a4e4:	d122      	bne.n	800a52c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	3304      	adds	r3, #4
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fe f8f2 	bl	80086d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a4f0:	4b19      	ldr	r3, [pc, #100]	; (800a558 <xTaskPriorityInherit+0xc4>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4fe:	4b18      	ldr	r3, [pc, #96]	; (800a560 <xTaskPriorityInherit+0xcc>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	429a      	cmp	r2, r3
 800a504:	d903      	bls.n	800a50e <xTaskPriorityInherit+0x7a>
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a50a:	4a15      	ldr	r2, [pc, #84]	; (800a560 <xTaskPriorityInherit+0xcc>)
 800a50c:	6013      	str	r3, [r2, #0]
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a512:	4613      	mov	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	4413      	add	r3, r2
 800a518:	009b      	lsls	r3, r3, #2
 800a51a:	4a10      	ldr	r2, [pc, #64]	; (800a55c <xTaskPriorityInherit+0xc8>)
 800a51c:	441a      	add	r2, r3
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	3304      	adds	r3, #4
 800a522:	4619      	mov	r1, r3
 800a524:	4610      	mov	r0, r2
 800a526:	f7fe f878 	bl	800861a <vListInsertEnd>
 800a52a:	e004      	b.n	800a536 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a52c:	4b0a      	ldr	r3, [pc, #40]	; (800a558 <xTaskPriorityInherit+0xc4>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a536:	2301      	movs	r3, #1
 800a538:	60fb      	str	r3, [r7, #12]
 800a53a:	e008      	b.n	800a54e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a540:	4b05      	ldr	r3, [pc, #20]	; (800a558 <xTaskPriorityInherit+0xc4>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a546:	429a      	cmp	r2, r3
 800a548:	d201      	bcs.n	800a54e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a54a:	2301      	movs	r3, #1
 800a54c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a54e:	68fb      	ldr	r3, [r7, #12]
	}
 800a550:	4618      	mov	r0, r3
 800a552:	3710      	adds	r7, #16
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	2000078c 	.word	0x2000078c
 800a55c:	20000790 	.word	0x20000790
 800a560:	20000c68 	.word	0x20000c68

0800a564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a564:	b580      	push	{r7, lr}
 800a566:	b086      	sub	sp, #24
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a570:	2300      	movs	r3, #0
 800a572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d058      	beq.n	800a62c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a57a:	4b2f      	ldr	r3, [pc, #188]	; (800a638 <xTaskPriorityDisinherit+0xd4>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	693a      	ldr	r2, [r7, #16]
 800a580:	429a      	cmp	r2, r3
 800a582:	d00b      	beq.n	800a59c <xTaskPriorityDisinherit+0x38>
 800a584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a588:	b672      	cpsid	i
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	b662      	cpsie	i
 800a598:	60fb      	str	r3, [r7, #12]
 800a59a:	e7fe      	b.n	800a59a <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d10b      	bne.n	800a5bc <xTaskPriorityDisinherit+0x58>
 800a5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a8:	b672      	cpsid	i
 800a5aa:	f383 8811 	msr	BASEPRI, r3
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	b662      	cpsie	i
 800a5b8:	60bb      	str	r3, [r7, #8]
 800a5ba:	e7fe      	b.n	800a5ba <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5c0:	1e5a      	subs	r2, r3, #1
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d02c      	beq.n	800a62c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d128      	bne.n	800a62c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	3304      	adds	r3, #4
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fe f878 	bl	80086d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5f0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a5f8:	693b      	ldr	r3, [r7, #16]
 800a5fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5fc:	4b0f      	ldr	r3, [pc, #60]	; (800a63c <xTaskPriorityDisinherit+0xd8>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	429a      	cmp	r2, r3
 800a602:	d903      	bls.n	800a60c <xTaskPriorityDisinherit+0xa8>
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a608:	4a0c      	ldr	r2, [pc, #48]	; (800a63c <xTaskPriorityDisinherit+0xd8>)
 800a60a:	6013      	str	r3, [r2, #0]
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a610:	4613      	mov	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4413      	add	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	4a09      	ldr	r2, [pc, #36]	; (800a640 <xTaskPriorityDisinherit+0xdc>)
 800a61a:	441a      	add	r2, r3
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	3304      	adds	r3, #4
 800a620:	4619      	mov	r1, r3
 800a622:	4610      	mov	r0, r2
 800a624:	f7fd fff9 	bl	800861a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a628:	2301      	movs	r3, #1
 800a62a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a62c:	697b      	ldr	r3, [r7, #20]
	}
 800a62e:	4618      	mov	r0, r3
 800a630:	3718      	adds	r7, #24
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	2000078c 	.word	0x2000078c
 800a63c:	20000c68 	.word	0x20000c68
 800a640:	20000790 	.word	0x20000790

0800a644 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a644:	b580      	push	{r7, lr}
 800a646:	b088      	sub	sp, #32
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a652:	2301      	movs	r3, #1
 800a654:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d06c      	beq.n	800a736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10b      	bne.n	800a67c <vTaskPriorityDisinheritAfterTimeout+0x38>
 800a664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a668:	b672      	cpsid	i
 800a66a:	f383 8811 	msr	BASEPRI, r3
 800a66e:	f3bf 8f6f 	isb	sy
 800a672:	f3bf 8f4f 	dsb	sy
 800a676:	b662      	cpsie	i
 800a678:	60fb      	str	r3, [r7, #12]
 800a67a:	e7fe      	b.n	800a67a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a680:	683a      	ldr	r2, [r7, #0]
 800a682:	429a      	cmp	r2, r3
 800a684:	d902      	bls.n	800a68c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	61fb      	str	r3, [r7, #28]
 800a68a:	e002      	b.n	800a692 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a68c:	69bb      	ldr	r3, [r7, #24]
 800a68e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a690:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a696:	69fa      	ldr	r2, [r7, #28]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d04c      	beq.n	800a736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6a0:	697a      	ldr	r2, [r7, #20]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d147      	bne.n	800a736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a6a6:	4b26      	ldr	r3, [pc, #152]	; (800a740 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69ba      	ldr	r2, [r7, #24]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d10b      	bne.n	800a6c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
 800a6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b4:	b672      	cpsid	i
 800a6b6:	f383 8811 	msr	BASEPRI, r3
 800a6ba:	f3bf 8f6f 	isb	sy
 800a6be:	f3bf 8f4f 	dsb	sy
 800a6c2:	b662      	cpsie	i
 800a6c4:	60bb      	str	r3, [r7, #8]
 800a6c6:	e7fe      	b.n	800a6c6 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a6c8:	69bb      	ldr	r3, [r7, #24]
 800a6ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a6ce:	69bb      	ldr	r3, [r7, #24]
 800a6d0:	69fa      	ldr	r2, [r7, #28]
 800a6d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	699b      	ldr	r3, [r3, #24]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	db04      	blt.n	800a6e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	6959      	ldr	r1, [r3, #20]
 800a6ea:	693a      	ldr	r2, [r7, #16]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	4413      	add	r3, r2
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	4a13      	ldr	r2, [pc, #76]	; (800a744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a6f6:	4413      	add	r3, r2
 800a6f8:	4299      	cmp	r1, r3
 800a6fa:	d11c      	bne.n	800a736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6fc:	69bb      	ldr	r3, [r7, #24]
 800a6fe:	3304      	adds	r3, #4
 800a700:	4618      	mov	r0, r3
 800a702:	f7fd ffe7 	bl	80086d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a70a:	4b0f      	ldr	r3, [pc, #60]	; (800a748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d903      	bls.n	800a71a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a716:	4a0c      	ldr	r2, [pc, #48]	; (800a748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a718:	6013      	str	r3, [r2, #0]
 800a71a:	69bb      	ldr	r3, [r7, #24]
 800a71c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4a07      	ldr	r2, [pc, #28]	; (800a744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a728:	441a      	add	r2, r3
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	3304      	adds	r3, #4
 800a72e:	4619      	mov	r1, r3
 800a730:	4610      	mov	r0, r2
 800a732:	f7fd ff72 	bl	800861a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a736:	bf00      	nop
 800a738:	3720      	adds	r7, #32
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	2000078c 	.word	0x2000078c
 800a744:	20000790 	.word	0x20000790
 800a748:	20000c68 	.word	0x20000c68

0800a74c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a74c:	b480      	push	{r7}
 800a74e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a750:	4b07      	ldr	r3, [pc, #28]	; (800a770 <pvTaskIncrementMutexHeldCount+0x24>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d004      	beq.n	800a762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a758:	4b05      	ldr	r3, [pc, #20]	; (800a770 <pvTaskIncrementMutexHeldCount+0x24>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a75e:	3201      	adds	r2, #1
 800a760:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a762:	4b03      	ldr	r3, [pc, #12]	; (800a770 <pvTaskIncrementMutexHeldCount+0x24>)
 800a764:	681b      	ldr	r3, [r3, #0]
	}
 800a766:	4618      	mov	r0, r3
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr
 800a770:	2000078c 	.word	0x2000078c

0800a774 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a77e:	4b21      	ldr	r3, [pc, #132]	; (800a804 <prvAddCurrentTaskToDelayedList+0x90>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a784:	4b20      	ldr	r3, [pc, #128]	; (800a808 <prvAddCurrentTaskToDelayedList+0x94>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	3304      	adds	r3, #4
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fd ffa2 	bl	80086d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a796:	d10a      	bne.n	800a7ae <prvAddCurrentTaskToDelayedList+0x3a>
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d007      	beq.n	800a7ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a79e:	4b1a      	ldr	r3, [pc, #104]	; (800a808 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	3304      	adds	r3, #4
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	4819      	ldr	r0, [pc, #100]	; (800a80c <prvAddCurrentTaskToDelayedList+0x98>)
 800a7a8:	f7fd ff37 	bl	800861a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a7ac:	e026      	b.n	800a7fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a7ae:	68fa      	ldr	r2, [r7, #12]
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a7b6:	4b14      	ldr	r3, [pc, #80]	; (800a808 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a7be:	68ba      	ldr	r2, [r7, #8]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d209      	bcs.n	800a7da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7c6:	4b12      	ldr	r3, [pc, #72]	; (800a810 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	4b0f      	ldr	r3, [pc, #60]	; (800a808 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	3304      	adds	r3, #4
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	4610      	mov	r0, r2
 800a7d4:	f7fd ff45 	bl	8008662 <vListInsert>
}
 800a7d8:	e010      	b.n	800a7fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7da:	4b0e      	ldr	r3, [pc, #56]	; (800a814 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	4b0a      	ldr	r3, [pc, #40]	; (800a808 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	3304      	adds	r3, #4
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	4610      	mov	r0, r2
 800a7e8:	f7fd ff3b 	bl	8008662 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a7ec:	4b0a      	ldr	r3, [pc, #40]	; (800a818 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	68ba      	ldr	r2, [r7, #8]
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	d202      	bcs.n	800a7fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a7f6:	4a08      	ldr	r2, [pc, #32]	; (800a818 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	6013      	str	r3, [r2, #0]
}
 800a7fc:	bf00      	nop
 800a7fe:	3710      	adds	r7, #16
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	20000c64 	.word	0x20000c64
 800a808:	2000078c 	.word	0x2000078c
 800a80c:	20000c4c 	.word	0x20000c4c
 800a810:	20000c1c 	.word	0x20000c1c
 800a814:	20000c18 	.word	0x20000c18
 800a818:	20000c80 	.word	0x20000c80

0800a81c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08a      	sub	sp, #40	; 0x28
 800a820:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a822:	2300      	movs	r3, #0
 800a824:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a826:	f000 fb0d 	bl	800ae44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a82a:	4b1d      	ldr	r3, [pc, #116]	; (800a8a0 <xTimerCreateTimerTask+0x84>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d021      	beq.n	800a876 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a832:	2300      	movs	r3, #0
 800a834:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a836:	2300      	movs	r3, #0
 800a838:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a83a:	1d3a      	adds	r2, r7, #4
 800a83c:	f107 0108 	add.w	r1, r7, #8
 800a840:	f107 030c 	add.w	r3, r7, #12
 800a844:	4618      	mov	r0, r3
 800a846:	f7fd fea1 	bl	800858c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a84a:	6879      	ldr	r1, [r7, #4]
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	68fa      	ldr	r2, [r7, #12]
 800a850:	9202      	str	r2, [sp, #8]
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	2332      	movs	r3, #50	; 0x32
 800a856:	9300      	str	r3, [sp, #0]
 800a858:	2300      	movs	r3, #0
 800a85a:	460a      	mov	r2, r1
 800a85c:	4911      	ldr	r1, [pc, #68]	; (800a8a4 <xTimerCreateTimerTask+0x88>)
 800a85e:	4812      	ldr	r0, [pc, #72]	; (800a8a8 <xTimerCreateTimerTask+0x8c>)
 800a860:	f7fe ffd2 	bl	8009808 <xTaskCreateStatic>
 800a864:	4602      	mov	r2, r0
 800a866:	4b11      	ldr	r3, [pc, #68]	; (800a8ac <xTimerCreateTimerTask+0x90>)
 800a868:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a86a:	4b10      	ldr	r3, [pc, #64]	; (800a8ac <xTimerCreateTimerTask+0x90>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d001      	beq.n	800a876 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a872:	2301      	movs	r3, #1
 800a874:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d10b      	bne.n	800a894 <xTimerCreateTimerTask+0x78>
 800a87c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a880:	b672      	cpsid	i
 800a882:	f383 8811 	msr	BASEPRI, r3
 800a886:	f3bf 8f6f 	isb	sy
 800a88a:	f3bf 8f4f 	dsb	sy
 800a88e:	b662      	cpsie	i
 800a890:	613b      	str	r3, [r7, #16]
 800a892:	e7fe      	b.n	800a892 <xTimerCreateTimerTask+0x76>
	return xReturn;
 800a894:	697b      	ldr	r3, [r7, #20]
}
 800a896:	4618      	mov	r0, r3
 800a898:	3718      	adds	r7, #24
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	20000cbc 	.word	0x20000cbc
 800a8a4:	0800c228 	.word	0x0800c228
 800a8a8:	0800a9e9 	.word	0x0800a9e9
 800a8ac:	20000cc0 	.word	0x20000cc0

0800a8b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b08a      	sub	sp, #40	; 0x28
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10b      	bne.n	800a8e0 <xTimerGenericCommand+0x30>
 800a8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8cc:	b672      	cpsid	i
 800a8ce:	f383 8811 	msr	BASEPRI, r3
 800a8d2:	f3bf 8f6f 	isb	sy
 800a8d6:	f3bf 8f4f 	dsb	sy
 800a8da:	b662      	cpsie	i
 800a8dc:	623b      	str	r3, [r7, #32]
 800a8de:	e7fe      	b.n	800a8de <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a8e0:	4b19      	ldr	r3, [pc, #100]	; (800a948 <xTimerGenericCommand+0x98>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d02a      	beq.n	800a93e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	2b05      	cmp	r3, #5
 800a8f8:	dc18      	bgt.n	800a92c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a8fa:	f7ff fdad 	bl	800a458 <xTaskGetSchedulerState>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b02      	cmp	r3, #2
 800a902:	d109      	bne.n	800a918 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a904:	4b10      	ldr	r3, [pc, #64]	; (800a948 <xTimerGenericCommand+0x98>)
 800a906:	6818      	ldr	r0, [r3, #0]
 800a908:	f107 0110 	add.w	r1, r7, #16
 800a90c:	2300      	movs	r3, #0
 800a90e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a910:	f7fe f8c4 	bl	8008a9c <xQueueGenericSend>
 800a914:	6278      	str	r0, [r7, #36]	; 0x24
 800a916:	e012      	b.n	800a93e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a918:	4b0b      	ldr	r3, [pc, #44]	; (800a948 <xTimerGenericCommand+0x98>)
 800a91a:	6818      	ldr	r0, [r3, #0]
 800a91c:	f107 0110 	add.w	r1, r7, #16
 800a920:	2300      	movs	r3, #0
 800a922:	2200      	movs	r2, #0
 800a924:	f7fe f8ba 	bl	8008a9c <xQueueGenericSend>
 800a928:	6278      	str	r0, [r7, #36]	; 0x24
 800a92a:	e008      	b.n	800a93e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a92c:	4b06      	ldr	r3, [pc, #24]	; (800a948 <xTimerGenericCommand+0x98>)
 800a92e:	6818      	ldr	r0, [r3, #0]
 800a930:	f107 0110 	add.w	r1, r7, #16
 800a934:	2300      	movs	r3, #0
 800a936:	683a      	ldr	r2, [r7, #0]
 800a938:	f7fe f9b2 	bl	8008ca0 <xQueueGenericSendFromISR>
 800a93c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a940:	4618      	mov	r0, r3
 800a942:	3728      	adds	r7, #40	; 0x28
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	20000cbc 	.word	0x20000cbc

0800a94c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b088      	sub	sp, #32
 800a950:	af02      	add	r7, sp, #8
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a956:	4b23      	ldr	r3, [pc, #140]	; (800a9e4 <prvProcessExpiredTimer+0x98>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	68db      	ldr	r3, [r3, #12]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	3304      	adds	r3, #4
 800a964:	4618      	mov	r0, r3
 800a966:	f7fd feb5 	bl	80086d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a970:	f003 0304 	and.w	r3, r3, #4
 800a974:	2b00      	cmp	r3, #0
 800a976:	d023      	beq.n	800a9c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	699a      	ldr	r2, [r3, #24]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	18d1      	adds	r1, r2, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	683a      	ldr	r2, [r7, #0]
 800a984:	6978      	ldr	r0, [r7, #20]
 800a986:	f000 f8d3 	bl	800ab30 <prvInsertTimerInActiveList>
 800a98a:	4603      	mov	r3, r0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d020      	beq.n	800a9d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a990:	2300      	movs	r3, #0
 800a992:	9300      	str	r3, [sp, #0]
 800a994:	2300      	movs	r3, #0
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	2100      	movs	r1, #0
 800a99a:	6978      	ldr	r0, [r7, #20]
 800a99c:	f7ff ff88 	bl	800a8b0 <xTimerGenericCommand>
 800a9a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d114      	bne.n	800a9d2 <prvProcessExpiredTimer+0x86>
 800a9a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ac:	b672      	cpsid	i
 800a9ae:	f383 8811 	msr	BASEPRI, r3
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	f3bf 8f4f 	dsb	sy
 800a9ba:	b662      	cpsie	i
 800a9bc:	60fb      	str	r3, [r7, #12]
 800a9be:	e7fe      	b.n	800a9be <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9c6:	f023 0301 	bic.w	r3, r3, #1
 800a9ca:	b2da      	uxtb	r2, r3
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	6a1b      	ldr	r3, [r3, #32]
 800a9d6:	6978      	ldr	r0, [r7, #20]
 800a9d8:	4798      	blx	r3
}
 800a9da:	bf00      	nop
 800a9dc:	3718      	adds	r7, #24
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	20000cb4 	.word	0x20000cb4

0800a9e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a9f0:	f107 0308 	add.w	r3, r7, #8
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f000 f857 	bl	800aaa8 <prvGetNextExpireTime>
 800a9fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	4619      	mov	r1, r3
 800aa00:	68f8      	ldr	r0, [r7, #12]
 800aa02:	f000 f803 	bl	800aa0c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aa06:	f000 f8d5 	bl	800abb4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa0a:	e7f1      	b.n	800a9f0 <prvTimerTask+0x8>

0800aa0c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aa16:	f7ff f93b 	bl	8009c90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aa1a:	f107 0308 	add.w	r3, r7, #8
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 f866 	bl	800aaf0 <prvSampleTimeNow>
 800aa24:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d130      	bne.n	800aa8e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10a      	bne.n	800aa48 <prvProcessTimerOrBlockTask+0x3c>
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d806      	bhi.n	800aa48 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aa3a:	f7ff f937 	bl	8009cac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aa3e:	68f9      	ldr	r1, [r7, #12]
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f7ff ff83 	bl	800a94c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aa46:	e024      	b.n	800aa92 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d008      	beq.n	800aa60 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aa4e:	4b13      	ldr	r3, [pc, #76]	; (800aa9c <prvProcessTimerOrBlockTask+0x90>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d101      	bne.n	800aa5c <prvProcessTimerOrBlockTask+0x50>
 800aa58:	2301      	movs	r3, #1
 800aa5a:	e000      	b.n	800aa5e <prvProcessTimerOrBlockTask+0x52>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aa60:	4b0f      	ldr	r3, [pc, #60]	; (800aaa0 <prvProcessTimerOrBlockTask+0x94>)
 800aa62:	6818      	ldr	r0, [r3, #0]
 800aa64:	687a      	ldr	r2, [r7, #4]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	1ad3      	subs	r3, r2, r3
 800aa6a:	683a      	ldr	r2, [r7, #0]
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	f7fe fe97 	bl	80097a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aa72:	f7ff f91b 	bl	8009cac <xTaskResumeAll>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d10a      	bne.n	800aa92 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aa7c:	4b09      	ldr	r3, [pc, #36]	; (800aaa4 <prvProcessTimerOrBlockTask+0x98>)
 800aa7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa82:	601a      	str	r2, [r3, #0]
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	f3bf 8f6f 	isb	sy
}
 800aa8c:	e001      	b.n	800aa92 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aa8e:	f7ff f90d 	bl	8009cac <xTaskResumeAll>
}
 800aa92:	bf00      	nop
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20000cb8 	.word	0x20000cb8
 800aaa0:	20000cbc 	.word	0x20000cbc
 800aaa4:	e000ed04 	.word	0xe000ed04

0800aaa8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aab0:	4b0e      	ldr	r3, [pc, #56]	; (800aaec <prvGetNextExpireTime+0x44>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <prvGetNextExpireTime+0x16>
 800aaba:	2201      	movs	r2, #1
 800aabc:	e000      	b.n	800aac0 <prvGetNextExpireTime+0x18>
 800aabe:	2200      	movs	r2, #0
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d105      	bne.n	800aad8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aacc:	4b07      	ldr	r3, [pc, #28]	; (800aaec <prvGetNextExpireTime+0x44>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	60fb      	str	r3, [r7, #12]
 800aad6:	e001      	b.n	800aadc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aad8:	2300      	movs	r3, #0
 800aada:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aadc:	68fb      	ldr	r3, [r7, #12]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	20000cb4 	.word	0x20000cb4

0800aaf0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aaf8:	f7ff f976 	bl	8009de8 <xTaskGetTickCount>
 800aafc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aafe:	4b0b      	ldr	r3, [pc, #44]	; (800ab2c <prvSampleTimeNow+0x3c>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	68fa      	ldr	r2, [r7, #12]
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d205      	bcs.n	800ab14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ab08:	f000 f936 	bl	800ad78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	601a      	str	r2, [r3, #0]
 800ab12:	e002      	b.n	800ab1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ab1a:	4a04      	ldr	r2, [pc, #16]	; (800ab2c <prvSampleTimeNow+0x3c>)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ab20:	68fb      	ldr	r3, [r7, #12]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3710      	adds	r7, #16
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	20000cc4 	.word	0x20000cc4

0800ab30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b086      	sub	sp, #24
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	60f8      	str	r0, [r7, #12]
 800ab38:	60b9      	str	r1, [r7, #8]
 800ab3a:	607a      	str	r2, [r7, #4]
 800ab3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	68ba      	ldr	r2, [r7, #8]
 800ab46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d812      	bhi.n	800ab7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	1ad2      	subs	r2, r2, r3
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d302      	bcc.n	800ab6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ab64:	2301      	movs	r3, #1
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	e01b      	b.n	800aba2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ab6a:	4b10      	ldr	r3, [pc, #64]	; (800abac <prvInsertTimerInActiveList+0x7c>)
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	3304      	adds	r3, #4
 800ab72:	4619      	mov	r1, r3
 800ab74:	4610      	mov	r0, r2
 800ab76:	f7fd fd74 	bl	8008662 <vListInsert>
 800ab7a:	e012      	b.n	800aba2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d206      	bcs.n	800ab92 <prvInsertTimerInActiveList+0x62>
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d302      	bcc.n	800ab92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	617b      	str	r3, [r7, #20]
 800ab90:	e007      	b.n	800aba2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab92:	4b07      	ldr	r3, [pc, #28]	; (800abb0 <prvInsertTimerInActiveList+0x80>)
 800ab94:	681a      	ldr	r2, [r3, #0]
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3304      	adds	r3, #4
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	4610      	mov	r0, r2
 800ab9e:	f7fd fd60 	bl	8008662 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800aba2:	697b      	ldr	r3, [r7, #20]
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3718      	adds	r7, #24
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}
 800abac:	20000cb8 	.word	0x20000cb8
 800abb0:	20000cb4 	.word	0x20000cb4

0800abb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b08e      	sub	sp, #56	; 0x38
 800abb8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800abba:	e0cc      	b.n	800ad56 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	da19      	bge.n	800abf6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800abc2:	1d3b      	adds	r3, r7, #4
 800abc4:	3304      	adds	r3, #4
 800abc6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800abc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d10b      	bne.n	800abe6 <prvProcessReceivedCommands+0x32>
 800abce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd2:	b672      	cpsid	i
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	b662      	cpsie	i
 800abe2:	61fb      	str	r3, [r7, #28]
 800abe4:	e7fe      	b.n	800abe4 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800abe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abec:	6850      	ldr	r0, [r2, #4]
 800abee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abf0:	6892      	ldr	r2, [r2, #8]
 800abf2:	4611      	mov	r1, r2
 800abf4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f2c0 80ab 	blt.w	800ad54 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ac02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac04:	695b      	ldr	r3, [r3, #20]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d004      	beq.n	800ac14 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fd fd60 	bl	80086d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac14:	463b      	mov	r3, r7
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7ff ff6a 	bl	800aaf0 <prvSampleTimeNow>
 800ac1c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2b09      	cmp	r3, #9
 800ac22:	f200 8098 	bhi.w	800ad56 <prvProcessReceivedCommands+0x1a2>
 800ac26:	a201      	add	r2, pc, #4	; (adr r2, 800ac2c <prvProcessReceivedCommands+0x78>)
 800ac28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2c:	0800ac55 	.word	0x0800ac55
 800ac30:	0800ac55 	.word	0x0800ac55
 800ac34:	0800ac55 	.word	0x0800ac55
 800ac38:	0800accb 	.word	0x0800accb
 800ac3c:	0800acdf 	.word	0x0800acdf
 800ac40:	0800ad2b 	.word	0x0800ad2b
 800ac44:	0800ac55 	.word	0x0800ac55
 800ac48:	0800ac55 	.word	0x0800ac55
 800ac4c:	0800accb 	.word	0x0800accb
 800ac50:	0800acdf 	.word	0x0800acdf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac5a:	f043 0301 	orr.w	r3, r3, #1
 800ac5e:	b2da      	uxtb	r2, r3
 800ac60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ac66:	68ba      	ldr	r2, [r7, #8]
 800ac68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac6a:	699b      	ldr	r3, [r3, #24]
 800ac6c:	18d1      	adds	r1, r2, r3
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac74:	f7ff ff5c 	bl	800ab30 <prvInsertTimerInActiveList>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d06b      	beq.n	800ad56 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac80:	6a1b      	ldr	r3, [r3, #32]
 800ac82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac84:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac8c:	f003 0304 	and.w	r3, r3, #4
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d060      	beq.n	800ad56 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac94:	68ba      	ldr	r2, [r7, #8]
 800ac96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac98:	699b      	ldr	r3, [r3, #24]
 800ac9a:	441a      	add	r2, r3
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	2300      	movs	r3, #0
 800aca2:	2100      	movs	r1, #0
 800aca4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aca6:	f7ff fe03 	bl	800a8b0 <xTimerGenericCommand>
 800acaa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800acac:	6a3b      	ldr	r3, [r7, #32]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d151      	bne.n	800ad56 <prvProcessReceivedCommands+0x1a2>
 800acb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb6:	b672      	cpsid	i
 800acb8:	f383 8811 	msr	BASEPRI, r3
 800acbc:	f3bf 8f6f 	isb	sy
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	b662      	cpsie	i
 800acc6:	61bb      	str	r3, [r7, #24]
 800acc8:	e7fe      	b.n	800acc8 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800accc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800acd0:	f023 0301 	bic.w	r3, r3, #1
 800acd4:	b2da      	uxtb	r2, r3
 800acd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800acdc:	e03b      	b.n	800ad56 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ace4:	f043 0301 	orr.w	r3, r3, #1
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800acf0:	68ba      	ldr	r2, [r7, #8]
 800acf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acf4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800acf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acf8:	699b      	ldr	r3, [r3, #24]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10b      	bne.n	800ad16 <prvProcessReceivedCommands+0x162>
 800acfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad02:	b672      	cpsid	i
 800ad04:	f383 8811 	msr	BASEPRI, r3
 800ad08:	f3bf 8f6f 	isb	sy
 800ad0c:	f3bf 8f4f 	dsb	sy
 800ad10:	b662      	cpsie	i
 800ad12:	617b      	str	r3, [r7, #20]
 800ad14:	e7fe      	b.n	800ad14 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ad16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad18:	699a      	ldr	r2, [r3, #24]
 800ad1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1c:	18d1      	adds	r1, r2, r3
 800ad1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad24:	f7ff ff04 	bl	800ab30 <prvInsertTimerInActiveList>
					break;
 800ad28:	e015      	b.n	800ad56 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ad2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad30:	f003 0302 	and.w	r3, r3, #2
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d103      	bne.n	800ad40 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ad38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad3a:	f000 fbb7 	bl	800b4ac <vPortFree>
 800ad3e:	e00a      	b.n	800ad56 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad46:	f023 0301 	bic.w	r3, r3, #1
 800ad4a:	b2da      	uxtb	r2, r3
 800ad4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ad52:	e000      	b.n	800ad56 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ad54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad56:	4b07      	ldr	r3, [pc, #28]	; (800ad74 <prvProcessReceivedCommands+0x1c0>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	1d39      	adds	r1, r7, #4
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f7fe f8cc 	bl	8008efc <xQueueReceive>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	f47f af28 	bne.w	800abbc <prvProcessReceivedCommands+0x8>
	}
}
 800ad6c:	bf00      	nop
 800ad6e:	3730      	adds	r7, #48	; 0x30
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20000cbc 	.word	0x20000cbc

0800ad78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b088      	sub	sp, #32
 800ad7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad7e:	e049      	b.n	800ae14 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad80:	4b2e      	ldr	r3, [pc, #184]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad8a:	4b2c      	ldr	r3, [pc, #176]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	3304      	adds	r3, #4
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f7fd fc9b 	bl	80086d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6a1b      	ldr	r3, [r3, #32]
 800ada2:	68f8      	ldr	r0, [r7, #12]
 800ada4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adac:	f003 0304 	and.w	r3, r3, #4
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d02f      	beq.n	800ae14 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	693a      	ldr	r2, [r7, #16]
 800adba:	4413      	add	r3, r2
 800adbc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800adbe:	68ba      	ldr	r2, [r7, #8]
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d90e      	bls.n	800ade4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	68ba      	ldr	r2, [r7, #8]
 800adca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800add2:	4b1a      	ldr	r3, [pc, #104]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	3304      	adds	r3, #4
 800adda:	4619      	mov	r1, r3
 800addc:	4610      	mov	r0, r2
 800adde:	f7fd fc40 	bl	8008662 <vListInsert>
 800ade2:	e017      	b.n	800ae14 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ade4:	2300      	movs	r3, #0
 800ade6:	9300      	str	r3, [sp, #0]
 800ade8:	2300      	movs	r3, #0
 800adea:	693a      	ldr	r2, [r7, #16]
 800adec:	2100      	movs	r1, #0
 800adee:	68f8      	ldr	r0, [r7, #12]
 800adf0:	f7ff fd5e 	bl	800a8b0 <xTimerGenericCommand>
 800adf4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d10b      	bne.n	800ae14 <prvSwitchTimerLists+0x9c>
 800adfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae00:	b672      	cpsid	i
 800ae02:	f383 8811 	msr	BASEPRI, r3
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	f3bf 8f4f 	dsb	sy
 800ae0e:	b662      	cpsie	i
 800ae10:	603b      	str	r3, [r7, #0]
 800ae12:	e7fe      	b.n	800ae12 <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae14:	4b09      	ldr	r3, [pc, #36]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d1b0      	bne.n	800ad80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ae1e:	4b07      	ldr	r3, [pc, #28]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ae24:	4b06      	ldr	r3, [pc, #24]	; (800ae40 <prvSwitchTimerLists+0xc8>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4a04      	ldr	r2, [pc, #16]	; (800ae3c <prvSwitchTimerLists+0xc4>)
 800ae2a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ae2c:	4a04      	ldr	r2, [pc, #16]	; (800ae40 <prvSwitchTimerLists+0xc8>)
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	6013      	str	r3, [r2, #0]
}
 800ae32:	bf00      	nop
 800ae34:	3718      	adds	r7, #24
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	20000cb4 	.word	0x20000cb4
 800ae40:	20000cb8 	.word	0x20000cb8

0800ae44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b082      	sub	sp, #8
 800ae48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ae4a:	f000 f945 	bl	800b0d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ae4e:	4b15      	ldr	r3, [pc, #84]	; (800aea4 <prvCheckForValidListAndQueue+0x60>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d120      	bne.n	800ae98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ae56:	4814      	ldr	r0, [pc, #80]	; (800aea8 <prvCheckForValidListAndQueue+0x64>)
 800ae58:	f7fd fbb2 	bl	80085c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ae5c:	4813      	ldr	r0, [pc, #76]	; (800aeac <prvCheckForValidListAndQueue+0x68>)
 800ae5e:	f7fd fbaf 	bl	80085c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ae62:	4b13      	ldr	r3, [pc, #76]	; (800aeb0 <prvCheckForValidListAndQueue+0x6c>)
 800ae64:	4a10      	ldr	r2, [pc, #64]	; (800aea8 <prvCheckForValidListAndQueue+0x64>)
 800ae66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ae68:	4b12      	ldr	r3, [pc, #72]	; (800aeb4 <prvCheckForValidListAndQueue+0x70>)
 800ae6a:	4a10      	ldr	r2, [pc, #64]	; (800aeac <prvCheckForValidListAndQueue+0x68>)
 800ae6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ae6e:	2300      	movs	r3, #0
 800ae70:	9300      	str	r3, [sp, #0]
 800ae72:	4b11      	ldr	r3, [pc, #68]	; (800aeb8 <prvCheckForValidListAndQueue+0x74>)
 800ae74:	4a11      	ldr	r2, [pc, #68]	; (800aebc <prvCheckForValidListAndQueue+0x78>)
 800ae76:	2110      	movs	r1, #16
 800ae78:	200a      	movs	r0, #10
 800ae7a:	f7fd fcbf 	bl	80087fc <xQueueGenericCreateStatic>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	4b08      	ldr	r3, [pc, #32]	; (800aea4 <prvCheckForValidListAndQueue+0x60>)
 800ae82:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae84:	4b07      	ldr	r3, [pc, #28]	; (800aea4 <prvCheckForValidListAndQueue+0x60>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d005      	beq.n	800ae98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae8c:	4b05      	ldr	r3, [pc, #20]	; (800aea4 <prvCheckForValidListAndQueue+0x60>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	490b      	ldr	r1, [pc, #44]	; (800aec0 <prvCheckForValidListAndQueue+0x7c>)
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fe fc32 	bl	80096fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae98:	f000 f950 	bl	800b13c <vPortExitCritical>
}
 800ae9c:	bf00      	nop
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20000cbc 	.word	0x20000cbc
 800aea8:	20000c8c 	.word	0x20000c8c
 800aeac:	20000ca0 	.word	0x20000ca0
 800aeb0:	20000cb4 	.word	0x20000cb4
 800aeb4:	20000cb8 	.word	0x20000cb8
 800aeb8:	20000d68 	.word	0x20000d68
 800aebc:	20000cc8 	.word	0x20000cc8
 800aec0:	0800c230 	.word	0x0800c230

0800aec4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aec4:	b480      	push	{r7}
 800aec6:	b085      	sub	sp, #20
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	3b04      	subs	r3, #4
 800aed4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aedc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	3b04      	subs	r3, #4
 800aee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	f023 0201 	bic.w	r2, r3, #1
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	3b04      	subs	r3, #4
 800aef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aef4:	4a0c      	ldr	r2, [pc, #48]	; (800af28 <pxPortInitialiseStack+0x64>)
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	3b14      	subs	r3, #20
 800aefe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	3b04      	subs	r3, #4
 800af0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f06f 0202 	mvn.w	r2, #2
 800af12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3b20      	subs	r3, #32
 800af18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af1a:	68fb      	ldr	r3, [r7, #12]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3714      	adds	r7, #20
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr
 800af28:	0800af2d 	.word	0x0800af2d

0800af2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800af32:	2300      	movs	r3, #0
 800af34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800af36:	4b13      	ldr	r3, [pc, #76]	; (800af84 <prvTaskExitError+0x58>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af3e:	d00b      	beq.n	800af58 <prvTaskExitError+0x2c>
 800af40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af44:	b672      	cpsid	i
 800af46:	f383 8811 	msr	BASEPRI, r3
 800af4a:	f3bf 8f6f 	isb	sy
 800af4e:	f3bf 8f4f 	dsb	sy
 800af52:	b662      	cpsie	i
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	e7fe      	b.n	800af56 <prvTaskExitError+0x2a>
 800af58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af5c:	b672      	cpsid	i
 800af5e:	f383 8811 	msr	BASEPRI, r3
 800af62:	f3bf 8f6f 	isb	sy
 800af66:	f3bf 8f4f 	dsb	sy
 800af6a:	b662      	cpsie	i
 800af6c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800af6e:	bf00      	nop
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d0fc      	beq.n	800af70 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af76:	bf00      	nop
 800af78:	3714      	adds	r7, #20
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	2000003c 	.word	0x2000003c
	...

0800af90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <pxCurrentTCBConst2>)
 800af92:	6819      	ldr	r1, [r3, #0]
 800af94:	6808      	ldr	r0, [r1, #0]
 800af96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9a:	f380 8809 	msr	PSP, r0
 800af9e:	f3bf 8f6f 	isb	sy
 800afa2:	f04f 0000 	mov.w	r0, #0
 800afa6:	f380 8811 	msr	BASEPRI, r0
 800afaa:	4770      	bx	lr
 800afac:	f3af 8000 	nop.w

0800afb0 <pxCurrentTCBConst2>:
 800afb0:	2000078c 	.word	0x2000078c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800afb4:	bf00      	nop
 800afb6:	bf00      	nop

0800afb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800afb8:	4808      	ldr	r0, [pc, #32]	; (800afdc <prvPortStartFirstTask+0x24>)
 800afba:	6800      	ldr	r0, [r0, #0]
 800afbc:	6800      	ldr	r0, [r0, #0]
 800afbe:	f380 8808 	msr	MSP, r0
 800afc2:	f04f 0000 	mov.w	r0, #0
 800afc6:	f380 8814 	msr	CONTROL, r0
 800afca:	b662      	cpsie	i
 800afcc:	b661      	cpsie	f
 800afce:	f3bf 8f4f 	dsb	sy
 800afd2:	f3bf 8f6f 	isb	sy
 800afd6:	df00      	svc	0
 800afd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800afda:	bf00      	nop
 800afdc:	e000ed08 	.word	0xe000ed08

0800afe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800afe6:	4b36      	ldr	r3, [pc, #216]	; (800b0c0 <xPortStartScheduler+0xe0>)
 800afe8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	22ff      	movs	r2, #255	; 0xff
 800aff6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	b2db      	uxtb	r3, r3
 800affe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b000:	78fb      	ldrb	r3, [r7, #3]
 800b002:	b2db      	uxtb	r3, r3
 800b004:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	4b2e      	ldr	r3, [pc, #184]	; (800b0c4 <xPortStartScheduler+0xe4>)
 800b00c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b00e:	4b2e      	ldr	r3, [pc, #184]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b010:	2207      	movs	r2, #7
 800b012:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b014:	e009      	b.n	800b02a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b016:	4b2c      	ldr	r3, [pc, #176]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	3b01      	subs	r3, #1
 800b01c:	4a2a      	ldr	r2, [pc, #168]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b01e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b020:	78fb      	ldrb	r3, [r7, #3]
 800b022:	b2db      	uxtb	r3, r3
 800b024:	005b      	lsls	r3, r3, #1
 800b026:	b2db      	uxtb	r3, r3
 800b028:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b02a:	78fb      	ldrb	r3, [r7, #3]
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b032:	2b80      	cmp	r3, #128	; 0x80
 800b034:	d0ef      	beq.n	800b016 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b036:	4b24      	ldr	r3, [pc, #144]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f1c3 0307 	rsb	r3, r3, #7
 800b03e:	2b04      	cmp	r3, #4
 800b040:	d00b      	beq.n	800b05a <xPortStartScheduler+0x7a>
 800b042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b046:	b672      	cpsid	i
 800b048:	f383 8811 	msr	BASEPRI, r3
 800b04c:	f3bf 8f6f 	isb	sy
 800b050:	f3bf 8f4f 	dsb	sy
 800b054:	b662      	cpsie	i
 800b056:	60bb      	str	r3, [r7, #8]
 800b058:	e7fe      	b.n	800b058 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b05a:	4b1b      	ldr	r3, [pc, #108]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	021b      	lsls	r3, r3, #8
 800b060:	4a19      	ldr	r2, [pc, #100]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b062:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b064:	4b18      	ldr	r3, [pc, #96]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b06c:	4a16      	ldr	r2, [pc, #88]	; (800b0c8 <xPortStartScheduler+0xe8>)
 800b06e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	b2da      	uxtb	r2, r3
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b078:	4b14      	ldr	r3, [pc, #80]	; (800b0cc <xPortStartScheduler+0xec>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a13      	ldr	r2, [pc, #76]	; (800b0cc <xPortStartScheduler+0xec>)
 800b07e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b082:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b084:	4b11      	ldr	r3, [pc, #68]	; (800b0cc <xPortStartScheduler+0xec>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a10      	ldr	r2, [pc, #64]	; (800b0cc <xPortStartScheduler+0xec>)
 800b08a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b08e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b090:	f000 f8d4 	bl	800b23c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b094:	4b0e      	ldr	r3, [pc, #56]	; (800b0d0 <xPortStartScheduler+0xf0>)
 800b096:	2200      	movs	r2, #0
 800b098:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b09a:	f000 f8f3 	bl	800b284 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b09e:	4b0d      	ldr	r3, [pc, #52]	; (800b0d4 <xPortStartScheduler+0xf4>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4a0c      	ldr	r2, [pc, #48]	; (800b0d4 <xPortStartScheduler+0xf4>)
 800b0a4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b0a8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b0aa:	f7ff ff85 	bl	800afb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b0ae:	f7fe ff65 	bl	8009f7c <vTaskSwitchContext>
	prvTaskExitError();
 800b0b2:	f7ff ff3b 	bl	800af2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b0b6:	2300      	movs	r3, #0
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3710      	adds	r7, #16
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}
 800b0c0:	e000e400 	.word	0xe000e400
 800b0c4:	20000db8 	.word	0x20000db8
 800b0c8:	20000dbc 	.word	0x20000dbc
 800b0cc:	e000ed20 	.word	0xe000ed20
 800b0d0:	2000003c 	.word	0x2000003c
 800b0d4:	e000ef34 	.word	0xe000ef34

0800b0d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e2:	b672      	cpsid	i
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	b662      	cpsie	i
 800b0f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b0f4:	4b0f      	ldr	r3, [pc, #60]	; (800b134 <vPortEnterCritical+0x5c>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3301      	adds	r3, #1
 800b0fa:	4a0e      	ldr	r2, [pc, #56]	; (800b134 <vPortEnterCritical+0x5c>)
 800b0fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b0fe:	4b0d      	ldr	r3, [pc, #52]	; (800b134 <vPortEnterCritical+0x5c>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2b01      	cmp	r3, #1
 800b104:	d110      	bne.n	800b128 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b106:	4b0c      	ldr	r3, [pc, #48]	; (800b138 <vPortEnterCritical+0x60>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d00b      	beq.n	800b128 <vPortEnterCritical+0x50>
 800b110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b114:	b672      	cpsid	i
 800b116:	f383 8811 	msr	BASEPRI, r3
 800b11a:	f3bf 8f6f 	isb	sy
 800b11e:	f3bf 8f4f 	dsb	sy
 800b122:	b662      	cpsie	i
 800b124:	603b      	str	r3, [r7, #0]
 800b126:	e7fe      	b.n	800b126 <vPortEnterCritical+0x4e>
	}
}
 800b128:	bf00      	nop
 800b12a:	370c      	adds	r7, #12
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr
 800b134:	2000003c 	.word	0x2000003c
 800b138:	e000ed04 	.word	0xe000ed04

0800b13c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b142:	4b12      	ldr	r3, [pc, #72]	; (800b18c <vPortExitCritical+0x50>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d10b      	bne.n	800b162 <vPortExitCritical+0x26>
 800b14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b14e:	b672      	cpsid	i
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	b662      	cpsie	i
 800b15e:	607b      	str	r3, [r7, #4]
 800b160:	e7fe      	b.n	800b160 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800b162:	4b0a      	ldr	r3, [pc, #40]	; (800b18c <vPortExitCritical+0x50>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	3b01      	subs	r3, #1
 800b168:	4a08      	ldr	r2, [pc, #32]	; (800b18c <vPortExitCritical+0x50>)
 800b16a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b16c:	4b07      	ldr	r3, [pc, #28]	; (800b18c <vPortExitCritical+0x50>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d104      	bne.n	800b17e <vPortExitCritical+0x42>
 800b174:	2300      	movs	r3, #0
 800b176:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b17e:	bf00      	nop
 800b180:	370c      	adds	r7, #12
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr
 800b18a:	bf00      	nop
 800b18c:	2000003c 	.word	0x2000003c

0800b190 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b190:	f3ef 8009 	mrs	r0, PSP
 800b194:	f3bf 8f6f 	isb	sy
 800b198:	4b15      	ldr	r3, [pc, #84]	; (800b1f0 <pxCurrentTCBConst>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	f01e 0f10 	tst.w	lr, #16
 800b1a0:	bf08      	it	eq
 800b1a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b1a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1aa:	6010      	str	r0, [r2, #0]
 800b1ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b1b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b1b4:	b672      	cpsid	i
 800b1b6:	f380 8811 	msr	BASEPRI, r0
 800b1ba:	f3bf 8f4f 	dsb	sy
 800b1be:	f3bf 8f6f 	isb	sy
 800b1c2:	b662      	cpsie	i
 800b1c4:	f7fe feda 	bl	8009f7c <vTaskSwitchContext>
 800b1c8:	f04f 0000 	mov.w	r0, #0
 800b1cc:	f380 8811 	msr	BASEPRI, r0
 800b1d0:	bc09      	pop	{r0, r3}
 800b1d2:	6819      	ldr	r1, [r3, #0]
 800b1d4:	6808      	ldr	r0, [r1, #0]
 800b1d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1da:	f01e 0f10 	tst.w	lr, #16
 800b1de:	bf08      	it	eq
 800b1e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b1e4:	f380 8809 	msr	PSP, r0
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	4770      	bx	lr
 800b1ee:	bf00      	nop

0800b1f0 <pxCurrentTCBConst>:
 800b1f0:	2000078c 	.word	0x2000078c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop

0800b1f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b202:	b672      	cpsid	i
 800b204:	f383 8811 	msr	BASEPRI, r3
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	b662      	cpsie	i
 800b212:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b214:	f7fe fdf8 	bl	8009e08 <xTaskIncrementTick>
 800b218:	4603      	mov	r3, r0
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d003      	beq.n	800b226 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b21e:	4b06      	ldr	r3, [pc, #24]	; (800b238 <SysTick_Handler+0x40>)
 800b220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b224:	601a      	str	r2, [r3, #0]
 800b226:	2300      	movs	r3, #0
 800b228:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b230:	bf00      	nop
 800b232:	3708      	adds	r7, #8
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}
 800b238:	e000ed04 	.word	0xe000ed04

0800b23c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b23c:	b480      	push	{r7}
 800b23e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b240:	4b0b      	ldr	r3, [pc, #44]	; (800b270 <vPortSetupTimerInterrupt+0x34>)
 800b242:	2200      	movs	r2, #0
 800b244:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b246:	4b0b      	ldr	r3, [pc, #44]	; (800b274 <vPortSetupTimerInterrupt+0x38>)
 800b248:	2200      	movs	r2, #0
 800b24a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b24c:	4b0a      	ldr	r3, [pc, #40]	; (800b278 <vPortSetupTimerInterrupt+0x3c>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a0a      	ldr	r2, [pc, #40]	; (800b27c <vPortSetupTimerInterrupt+0x40>)
 800b252:	fba2 2303 	umull	r2, r3, r2, r3
 800b256:	099b      	lsrs	r3, r3, #6
 800b258:	4a09      	ldr	r2, [pc, #36]	; (800b280 <vPortSetupTimerInterrupt+0x44>)
 800b25a:	3b01      	subs	r3, #1
 800b25c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b25e:	4b04      	ldr	r3, [pc, #16]	; (800b270 <vPortSetupTimerInterrupt+0x34>)
 800b260:	2207      	movs	r2, #7
 800b262:	601a      	str	r2, [r3, #0]
}
 800b264:	bf00      	nop
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	e000e010 	.word	0xe000e010
 800b274:	e000e018 	.word	0xe000e018
 800b278:	20000030 	.word	0x20000030
 800b27c:	10624dd3 	.word	0x10624dd3
 800b280:	e000e014 	.word	0xe000e014

0800b284 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b284:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b294 <vPortEnableVFP+0x10>
 800b288:	6801      	ldr	r1, [r0, #0]
 800b28a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b28e:	6001      	str	r1, [r0, #0]
 800b290:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b292:	bf00      	nop
 800b294:	e000ed88 	.word	0xe000ed88

0800b298 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b298:	b480      	push	{r7}
 800b29a:	b085      	sub	sp, #20
 800b29c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b29e:	f3ef 8305 	mrs	r3, IPSR
 800b2a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2b0f      	cmp	r3, #15
 800b2a8:	d915      	bls.n	800b2d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b2aa:	4a18      	ldr	r2, [pc, #96]	; (800b30c <vPortValidateInterruptPriority+0x74>)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	4413      	add	r3, r2
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b2b4:	4b16      	ldr	r3, [pc, #88]	; (800b310 <vPortValidateInterruptPriority+0x78>)
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	7afa      	ldrb	r2, [r7, #11]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d20b      	bcs.n	800b2d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c2:	b672      	cpsid	i
 800b2c4:	f383 8811 	msr	BASEPRI, r3
 800b2c8:	f3bf 8f6f 	isb	sy
 800b2cc:	f3bf 8f4f 	dsb	sy
 800b2d0:	b662      	cpsie	i
 800b2d2:	607b      	str	r3, [r7, #4]
 800b2d4:	e7fe      	b.n	800b2d4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b2d6:	4b0f      	ldr	r3, [pc, #60]	; (800b314 <vPortValidateInterruptPriority+0x7c>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b2de:	4b0e      	ldr	r3, [pc, #56]	; (800b318 <vPortValidateInterruptPriority+0x80>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d90b      	bls.n	800b2fe <vPortValidateInterruptPriority+0x66>
 800b2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ea:	b672      	cpsid	i
 800b2ec:	f383 8811 	msr	BASEPRI, r3
 800b2f0:	f3bf 8f6f 	isb	sy
 800b2f4:	f3bf 8f4f 	dsb	sy
 800b2f8:	b662      	cpsie	i
 800b2fa:	603b      	str	r3, [r7, #0]
 800b2fc:	e7fe      	b.n	800b2fc <vPortValidateInterruptPriority+0x64>
	}
 800b2fe:	bf00      	nop
 800b300:	3714      	adds	r7, #20
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	e000e3f0 	.word	0xe000e3f0
 800b310:	20000db8 	.word	0x20000db8
 800b314:	e000ed0c 	.word	0xe000ed0c
 800b318:	20000dbc 	.word	0x20000dbc

0800b31c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b08a      	sub	sp, #40	; 0x28
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b324:	2300      	movs	r3, #0
 800b326:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b328:	f7fe fcb2 	bl	8009c90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b32c:	4b5a      	ldr	r3, [pc, #360]	; (800b498 <pvPortMalloc+0x17c>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b334:	f000 f916 	bl	800b564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b338:	4b58      	ldr	r3, [pc, #352]	; (800b49c <pvPortMalloc+0x180>)
 800b33a:	681a      	ldr	r2, [r3, #0]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4013      	ands	r3, r2
 800b340:	2b00      	cmp	r3, #0
 800b342:	f040 8090 	bne.w	800b466 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d01e      	beq.n	800b38a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b34c:	2208      	movs	r2, #8
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	4413      	add	r3, r2
 800b352:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f003 0307 	and.w	r3, r3, #7
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d015      	beq.n	800b38a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f023 0307 	bic.w	r3, r3, #7
 800b364:	3308      	adds	r3, #8
 800b366:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f003 0307 	and.w	r3, r3, #7
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00b      	beq.n	800b38a <pvPortMalloc+0x6e>
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	b672      	cpsid	i
 800b378:	f383 8811 	msr	BASEPRI, r3
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	b662      	cpsie	i
 800b386:	617b      	str	r3, [r7, #20]
 800b388:	e7fe      	b.n	800b388 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d06a      	beq.n	800b466 <pvPortMalloc+0x14a>
 800b390:	4b43      	ldr	r3, [pc, #268]	; (800b4a0 <pvPortMalloc+0x184>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	429a      	cmp	r2, r3
 800b398:	d865      	bhi.n	800b466 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b39a:	4b42      	ldr	r3, [pc, #264]	; (800b4a4 <pvPortMalloc+0x188>)
 800b39c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b39e:	4b41      	ldr	r3, [pc, #260]	; (800b4a4 <pvPortMalloc+0x188>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3a4:	e004      	b.n	800b3b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d903      	bls.n	800b3c2 <pvPortMalloc+0xa6>
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f1      	bne.n	800b3a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b3c2:	4b35      	ldr	r3, [pc, #212]	; (800b498 <pvPortMalloc+0x17c>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d04c      	beq.n	800b466 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b3cc:	6a3b      	ldr	r3, [r7, #32]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2208      	movs	r2, #8
 800b3d2:	4413      	add	r3, r2
 800b3d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	6a3b      	ldr	r3, [r7, #32]
 800b3dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e0:	685a      	ldr	r2, [r3, #4]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	1ad2      	subs	r2, r2, r3
 800b3e6:	2308      	movs	r3, #8
 800b3e8:	005b      	lsls	r3, r3, #1
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d920      	bls.n	800b430 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b3ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3f6:	69bb      	ldr	r3, [r7, #24]
 800b3f8:	f003 0307 	and.w	r3, r3, #7
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d00b      	beq.n	800b418 <pvPortMalloc+0xfc>
 800b400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b404:	b672      	cpsid	i
 800b406:	f383 8811 	msr	BASEPRI, r3
 800b40a:	f3bf 8f6f 	isb	sy
 800b40e:	f3bf 8f4f 	dsb	sy
 800b412:	b662      	cpsie	i
 800b414:	613b      	str	r3, [r7, #16]
 800b416:	e7fe      	b.n	800b416 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	1ad2      	subs	r2, r2, r3
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b42a:	69b8      	ldr	r0, [r7, #24]
 800b42c:	f000 f8fc 	bl	800b628 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b430:	4b1b      	ldr	r3, [pc, #108]	; (800b4a0 <pvPortMalloc+0x184>)
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	4a19      	ldr	r2, [pc, #100]	; (800b4a0 <pvPortMalloc+0x184>)
 800b43c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b43e:	4b18      	ldr	r3, [pc, #96]	; (800b4a0 <pvPortMalloc+0x184>)
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b19      	ldr	r3, [pc, #100]	; (800b4a8 <pvPortMalloc+0x18c>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	429a      	cmp	r2, r3
 800b448:	d203      	bcs.n	800b452 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b44a:	4b15      	ldr	r3, [pc, #84]	; (800b4a0 <pvPortMalloc+0x184>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	4a16      	ldr	r2, [pc, #88]	; (800b4a8 <pvPortMalloc+0x18c>)
 800b450:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b454:	685a      	ldr	r2, [r3, #4]
 800b456:	4b11      	ldr	r3, [pc, #68]	; (800b49c <pvPortMalloc+0x180>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	431a      	orrs	r2, r3
 800b45c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b45e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b462:	2200      	movs	r2, #0
 800b464:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b466:	f7fe fc21 	bl	8009cac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b46a:	69fb      	ldr	r3, [r7, #28]
 800b46c:	f003 0307 	and.w	r3, r3, #7
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00b      	beq.n	800b48c <pvPortMalloc+0x170>
 800b474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b478:	b672      	cpsid	i
 800b47a:	f383 8811 	msr	BASEPRI, r3
 800b47e:	f3bf 8f6f 	isb	sy
 800b482:	f3bf 8f4f 	dsb	sy
 800b486:	b662      	cpsie	i
 800b488:	60fb      	str	r3, [r7, #12]
 800b48a:	e7fe      	b.n	800b48a <pvPortMalloc+0x16e>
	return pvReturn;
 800b48c:	69fb      	ldr	r3, [r7, #28]
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3728      	adds	r7, #40	; 0x28
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop
 800b498:	200049c8 	.word	0x200049c8
 800b49c:	200049d4 	.word	0x200049d4
 800b4a0:	200049cc 	.word	0x200049cc
 800b4a4:	200049c0 	.word	0x200049c0
 800b4a8:	200049d0 	.word	0x200049d0

0800b4ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b086      	sub	sp, #24
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d04a      	beq.n	800b554 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b4be:	2308      	movs	r3, #8
 800b4c0:	425b      	negs	r3, r3
 800b4c2:	697a      	ldr	r2, [r7, #20]
 800b4c4:	4413      	add	r3, r2
 800b4c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	685a      	ldr	r2, [r3, #4]
 800b4d0:	4b22      	ldr	r3, [pc, #136]	; (800b55c <vPortFree+0xb0>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4013      	ands	r3, r2
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d10b      	bne.n	800b4f2 <vPortFree+0x46>
 800b4da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4de:	b672      	cpsid	i
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	b662      	cpsie	i
 800b4ee:	60fb      	str	r3, [r7, #12]
 800b4f0:	e7fe      	b.n	800b4f0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d00b      	beq.n	800b512 <vPortFree+0x66>
 800b4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4fe:	b672      	cpsid	i
 800b500:	f383 8811 	msr	BASEPRI, r3
 800b504:	f3bf 8f6f 	isb	sy
 800b508:	f3bf 8f4f 	dsb	sy
 800b50c:	b662      	cpsie	i
 800b50e:	60bb      	str	r3, [r7, #8]
 800b510:	e7fe      	b.n	800b510 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	685a      	ldr	r2, [r3, #4]
 800b516:	4b11      	ldr	r3, [pc, #68]	; (800b55c <vPortFree+0xb0>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4013      	ands	r3, r2
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d019      	beq.n	800b554 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d115      	bne.n	800b554 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	685a      	ldr	r2, [r3, #4]
 800b52c:	4b0b      	ldr	r3, [pc, #44]	; (800b55c <vPortFree+0xb0>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	43db      	mvns	r3, r3
 800b532:	401a      	ands	r2, r3
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b538:	f7fe fbaa 	bl	8009c90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	685a      	ldr	r2, [r3, #4]
 800b540:	4b07      	ldr	r3, [pc, #28]	; (800b560 <vPortFree+0xb4>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4413      	add	r3, r2
 800b546:	4a06      	ldr	r2, [pc, #24]	; (800b560 <vPortFree+0xb4>)
 800b548:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b54a:	6938      	ldr	r0, [r7, #16]
 800b54c:	f000 f86c 	bl	800b628 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b550:	f7fe fbac 	bl	8009cac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b554:	bf00      	nop
 800b556:	3718      	adds	r7, #24
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}
 800b55c:	200049d4 	.word	0x200049d4
 800b560:	200049cc 	.word	0x200049cc

0800b564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b564:	b480      	push	{r7}
 800b566:	b085      	sub	sp, #20
 800b568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b56a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b56e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b570:	4b27      	ldr	r3, [pc, #156]	; (800b610 <prvHeapInit+0xac>)
 800b572:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00c      	beq.n	800b598 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	3307      	adds	r3, #7
 800b582:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f023 0307 	bic.w	r3, r3, #7
 800b58a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b58c:	68ba      	ldr	r2, [r7, #8]
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	1ad3      	subs	r3, r2, r3
 800b592:	4a1f      	ldr	r2, [pc, #124]	; (800b610 <prvHeapInit+0xac>)
 800b594:	4413      	add	r3, r2
 800b596:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b59c:	4a1d      	ldr	r2, [pc, #116]	; (800b614 <prvHeapInit+0xb0>)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b5a2:	4b1c      	ldr	r3, [pc, #112]	; (800b614 <prvHeapInit+0xb0>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	4413      	add	r3, r2
 800b5ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b5b0:	2208      	movs	r2, #8
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	1a9b      	subs	r3, r3, r2
 800b5b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	f023 0307 	bic.w	r3, r3, #7
 800b5be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	4a15      	ldr	r2, [pc, #84]	; (800b618 <prvHeapInit+0xb4>)
 800b5c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b5c6:	4b14      	ldr	r3, [pc, #80]	; (800b618 <prvHeapInit+0xb4>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b5ce:	4b12      	ldr	r3, [pc, #72]	; (800b618 <prvHeapInit+0xb4>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	68fa      	ldr	r2, [r7, #12]
 800b5de:	1ad2      	subs	r2, r2, r3
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b5e4:	4b0c      	ldr	r3, [pc, #48]	; (800b618 <prvHeapInit+0xb4>)
 800b5e6:	681a      	ldr	r2, [r3, #0]
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	4a0a      	ldr	r2, [pc, #40]	; (800b61c <prvHeapInit+0xb8>)
 800b5f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	4a09      	ldr	r2, [pc, #36]	; (800b620 <prvHeapInit+0xbc>)
 800b5fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b5fc:	4b09      	ldr	r3, [pc, #36]	; (800b624 <prvHeapInit+0xc0>)
 800b5fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b602:	601a      	str	r2, [r3, #0]
}
 800b604:	bf00      	nop
 800b606:	3714      	adds	r7, #20
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr
 800b610:	20000dc0 	.word	0x20000dc0
 800b614:	200049c0 	.word	0x200049c0
 800b618:	200049c8 	.word	0x200049c8
 800b61c:	200049d0 	.word	0x200049d0
 800b620:	200049cc 	.word	0x200049cc
 800b624:	200049d4 	.word	0x200049d4

0800b628 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b630:	4b28      	ldr	r3, [pc, #160]	; (800b6d4 <prvInsertBlockIntoFreeList+0xac>)
 800b632:	60fb      	str	r3, [r7, #12]
 800b634:	e002      	b.n	800b63c <prvInsertBlockIntoFreeList+0x14>
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	60fb      	str	r3, [r7, #12]
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	429a      	cmp	r2, r3
 800b644:	d8f7      	bhi.n	800b636 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	4413      	add	r3, r2
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	429a      	cmp	r2, r3
 800b656:	d108      	bne.n	800b66a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	685a      	ldr	r2, [r3, #4]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	441a      	add	r2, r3
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	68ba      	ldr	r2, [r7, #8]
 800b674:	441a      	add	r2, r3
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d118      	bne.n	800b6b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681a      	ldr	r2, [r3, #0]
 800b682:	4b15      	ldr	r3, [pc, #84]	; (800b6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	429a      	cmp	r2, r3
 800b688:	d00d      	beq.n	800b6a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	685a      	ldr	r2, [r3, #4]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	441a      	add	r2, r3
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	601a      	str	r2, [r3, #0]
 800b6a4:	e008      	b.n	800b6b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b6a6:	4b0c      	ldr	r3, [pc, #48]	; (800b6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	601a      	str	r2, [r3, #0]
 800b6ae:	e003      	b.n	800b6b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681a      	ldr	r2, [r3, #0]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b6b8:	68fa      	ldr	r2, [r7, #12]
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d002      	beq.n	800b6c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6c6:	bf00      	nop
 800b6c8:	3714      	adds	r7, #20
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d0:	4770      	bx	lr
 800b6d2:	bf00      	nop
 800b6d4:	200049c0 	.word	0x200049c0
 800b6d8:	200049c8 	.word	0x200049c8

0800b6dc <__errno>:
 800b6dc:	4b01      	ldr	r3, [pc, #4]	; (800b6e4 <__errno+0x8>)
 800b6de:	6818      	ldr	r0, [r3, #0]
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	20000040 	.word	0x20000040

0800b6e8 <__libc_init_array>:
 800b6e8:	b570      	push	{r4, r5, r6, lr}
 800b6ea:	4e0d      	ldr	r6, [pc, #52]	; (800b720 <__libc_init_array+0x38>)
 800b6ec:	4c0d      	ldr	r4, [pc, #52]	; (800b724 <__libc_init_array+0x3c>)
 800b6ee:	1ba4      	subs	r4, r4, r6
 800b6f0:	10a4      	asrs	r4, r4, #2
 800b6f2:	2500      	movs	r5, #0
 800b6f4:	42a5      	cmp	r5, r4
 800b6f6:	d109      	bne.n	800b70c <__libc_init_array+0x24>
 800b6f8:	4e0b      	ldr	r6, [pc, #44]	; (800b728 <__libc_init_array+0x40>)
 800b6fa:	4c0c      	ldr	r4, [pc, #48]	; (800b72c <__libc_init_array+0x44>)
 800b6fc:	f000 fc30 	bl	800bf60 <_init>
 800b700:	1ba4      	subs	r4, r4, r6
 800b702:	10a4      	asrs	r4, r4, #2
 800b704:	2500      	movs	r5, #0
 800b706:	42a5      	cmp	r5, r4
 800b708:	d105      	bne.n	800b716 <__libc_init_array+0x2e>
 800b70a:	bd70      	pop	{r4, r5, r6, pc}
 800b70c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b710:	4798      	blx	r3
 800b712:	3501      	adds	r5, #1
 800b714:	e7ee      	b.n	800b6f4 <__libc_init_array+0xc>
 800b716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b71a:	4798      	blx	r3
 800b71c:	3501      	adds	r5, #1
 800b71e:	e7f2      	b.n	800b706 <__libc_init_array+0x1e>
 800b720:	0800c2dc 	.word	0x0800c2dc
 800b724:	0800c2dc 	.word	0x0800c2dc
 800b728:	0800c2dc 	.word	0x0800c2dc
 800b72c:	0800c2e0 	.word	0x0800c2e0

0800b730 <malloc>:
 800b730:	4b02      	ldr	r3, [pc, #8]	; (800b73c <malloc+0xc>)
 800b732:	4601      	mov	r1, r0
 800b734:	6818      	ldr	r0, [r3, #0]
 800b736:	f000 b865 	b.w	800b804 <_malloc_r>
 800b73a:	bf00      	nop
 800b73c:	20000040 	.word	0x20000040

0800b740 <memcpy>:
 800b740:	b510      	push	{r4, lr}
 800b742:	1e43      	subs	r3, r0, #1
 800b744:	440a      	add	r2, r1
 800b746:	4291      	cmp	r1, r2
 800b748:	d100      	bne.n	800b74c <memcpy+0xc>
 800b74a:	bd10      	pop	{r4, pc}
 800b74c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b750:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b754:	e7f7      	b.n	800b746 <memcpy+0x6>

0800b756 <memset>:
 800b756:	4402      	add	r2, r0
 800b758:	4603      	mov	r3, r0
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d100      	bne.n	800b760 <memset+0xa>
 800b75e:	4770      	bx	lr
 800b760:	f803 1b01 	strb.w	r1, [r3], #1
 800b764:	e7f9      	b.n	800b75a <memset+0x4>
	...

0800b768 <_free_r>:
 800b768:	b538      	push	{r3, r4, r5, lr}
 800b76a:	4605      	mov	r5, r0
 800b76c:	2900      	cmp	r1, #0
 800b76e:	d045      	beq.n	800b7fc <_free_r+0x94>
 800b770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b774:	1f0c      	subs	r4, r1, #4
 800b776:	2b00      	cmp	r3, #0
 800b778:	bfb8      	it	lt
 800b77a:	18e4      	addlt	r4, r4, r3
 800b77c:	f000 f8cc 	bl	800b918 <__malloc_lock>
 800b780:	4a1f      	ldr	r2, [pc, #124]	; (800b800 <_free_r+0x98>)
 800b782:	6813      	ldr	r3, [r2, #0]
 800b784:	4610      	mov	r0, r2
 800b786:	b933      	cbnz	r3, 800b796 <_free_r+0x2e>
 800b788:	6063      	str	r3, [r4, #4]
 800b78a:	6014      	str	r4, [r2, #0]
 800b78c:	4628      	mov	r0, r5
 800b78e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b792:	f000 b8c2 	b.w	800b91a <__malloc_unlock>
 800b796:	42a3      	cmp	r3, r4
 800b798:	d90c      	bls.n	800b7b4 <_free_r+0x4c>
 800b79a:	6821      	ldr	r1, [r4, #0]
 800b79c:	1862      	adds	r2, r4, r1
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	bf04      	itt	eq
 800b7a2:	681a      	ldreq	r2, [r3, #0]
 800b7a4:	685b      	ldreq	r3, [r3, #4]
 800b7a6:	6063      	str	r3, [r4, #4]
 800b7a8:	bf04      	itt	eq
 800b7aa:	1852      	addeq	r2, r2, r1
 800b7ac:	6022      	streq	r2, [r4, #0]
 800b7ae:	6004      	str	r4, [r0, #0]
 800b7b0:	e7ec      	b.n	800b78c <_free_r+0x24>
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	685a      	ldr	r2, [r3, #4]
 800b7b6:	b10a      	cbz	r2, 800b7bc <_free_r+0x54>
 800b7b8:	42a2      	cmp	r2, r4
 800b7ba:	d9fa      	bls.n	800b7b2 <_free_r+0x4a>
 800b7bc:	6819      	ldr	r1, [r3, #0]
 800b7be:	1858      	adds	r0, r3, r1
 800b7c0:	42a0      	cmp	r0, r4
 800b7c2:	d10b      	bne.n	800b7dc <_free_r+0x74>
 800b7c4:	6820      	ldr	r0, [r4, #0]
 800b7c6:	4401      	add	r1, r0
 800b7c8:	1858      	adds	r0, r3, r1
 800b7ca:	4282      	cmp	r2, r0
 800b7cc:	6019      	str	r1, [r3, #0]
 800b7ce:	d1dd      	bne.n	800b78c <_free_r+0x24>
 800b7d0:	6810      	ldr	r0, [r2, #0]
 800b7d2:	6852      	ldr	r2, [r2, #4]
 800b7d4:	605a      	str	r2, [r3, #4]
 800b7d6:	4401      	add	r1, r0
 800b7d8:	6019      	str	r1, [r3, #0]
 800b7da:	e7d7      	b.n	800b78c <_free_r+0x24>
 800b7dc:	d902      	bls.n	800b7e4 <_free_r+0x7c>
 800b7de:	230c      	movs	r3, #12
 800b7e0:	602b      	str	r3, [r5, #0]
 800b7e2:	e7d3      	b.n	800b78c <_free_r+0x24>
 800b7e4:	6820      	ldr	r0, [r4, #0]
 800b7e6:	1821      	adds	r1, r4, r0
 800b7e8:	428a      	cmp	r2, r1
 800b7ea:	bf04      	itt	eq
 800b7ec:	6811      	ldreq	r1, [r2, #0]
 800b7ee:	6852      	ldreq	r2, [r2, #4]
 800b7f0:	6062      	str	r2, [r4, #4]
 800b7f2:	bf04      	itt	eq
 800b7f4:	1809      	addeq	r1, r1, r0
 800b7f6:	6021      	streq	r1, [r4, #0]
 800b7f8:	605c      	str	r4, [r3, #4]
 800b7fa:	e7c7      	b.n	800b78c <_free_r+0x24>
 800b7fc:	bd38      	pop	{r3, r4, r5, pc}
 800b7fe:	bf00      	nop
 800b800:	200049d8 	.word	0x200049d8

0800b804 <_malloc_r>:
 800b804:	b570      	push	{r4, r5, r6, lr}
 800b806:	1ccd      	adds	r5, r1, #3
 800b808:	f025 0503 	bic.w	r5, r5, #3
 800b80c:	3508      	adds	r5, #8
 800b80e:	2d0c      	cmp	r5, #12
 800b810:	bf38      	it	cc
 800b812:	250c      	movcc	r5, #12
 800b814:	2d00      	cmp	r5, #0
 800b816:	4606      	mov	r6, r0
 800b818:	db01      	blt.n	800b81e <_malloc_r+0x1a>
 800b81a:	42a9      	cmp	r1, r5
 800b81c:	d903      	bls.n	800b826 <_malloc_r+0x22>
 800b81e:	230c      	movs	r3, #12
 800b820:	6033      	str	r3, [r6, #0]
 800b822:	2000      	movs	r0, #0
 800b824:	bd70      	pop	{r4, r5, r6, pc}
 800b826:	f000 f877 	bl	800b918 <__malloc_lock>
 800b82a:	4a21      	ldr	r2, [pc, #132]	; (800b8b0 <_malloc_r+0xac>)
 800b82c:	6814      	ldr	r4, [r2, #0]
 800b82e:	4621      	mov	r1, r4
 800b830:	b991      	cbnz	r1, 800b858 <_malloc_r+0x54>
 800b832:	4c20      	ldr	r4, [pc, #128]	; (800b8b4 <_malloc_r+0xb0>)
 800b834:	6823      	ldr	r3, [r4, #0]
 800b836:	b91b      	cbnz	r3, 800b840 <_malloc_r+0x3c>
 800b838:	4630      	mov	r0, r6
 800b83a:	f000 f83d 	bl	800b8b8 <_sbrk_r>
 800b83e:	6020      	str	r0, [r4, #0]
 800b840:	4629      	mov	r1, r5
 800b842:	4630      	mov	r0, r6
 800b844:	f000 f838 	bl	800b8b8 <_sbrk_r>
 800b848:	1c43      	adds	r3, r0, #1
 800b84a:	d124      	bne.n	800b896 <_malloc_r+0x92>
 800b84c:	230c      	movs	r3, #12
 800b84e:	6033      	str	r3, [r6, #0]
 800b850:	4630      	mov	r0, r6
 800b852:	f000 f862 	bl	800b91a <__malloc_unlock>
 800b856:	e7e4      	b.n	800b822 <_malloc_r+0x1e>
 800b858:	680b      	ldr	r3, [r1, #0]
 800b85a:	1b5b      	subs	r3, r3, r5
 800b85c:	d418      	bmi.n	800b890 <_malloc_r+0x8c>
 800b85e:	2b0b      	cmp	r3, #11
 800b860:	d90f      	bls.n	800b882 <_malloc_r+0x7e>
 800b862:	600b      	str	r3, [r1, #0]
 800b864:	50cd      	str	r5, [r1, r3]
 800b866:	18cc      	adds	r4, r1, r3
 800b868:	4630      	mov	r0, r6
 800b86a:	f000 f856 	bl	800b91a <__malloc_unlock>
 800b86e:	f104 000b 	add.w	r0, r4, #11
 800b872:	1d23      	adds	r3, r4, #4
 800b874:	f020 0007 	bic.w	r0, r0, #7
 800b878:	1ac3      	subs	r3, r0, r3
 800b87a:	d0d3      	beq.n	800b824 <_malloc_r+0x20>
 800b87c:	425a      	negs	r2, r3
 800b87e:	50e2      	str	r2, [r4, r3]
 800b880:	e7d0      	b.n	800b824 <_malloc_r+0x20>
 800b882:	428c      	cmp	r4, r1
 800b884:	684b      	ldr	r3, [r1, #4]
 800b886:	bf16      	itet	ne
 800b888:	6063      	strne	r3, [r4, #4]
 800b88a:	6013      	streq	r3, [r2, #0]
 800b88c:	460c      	movne	r4, r1
 800b88e:	e7eb      	b.n	800b868 <_malloc_r+0x64>
 800b890:	460c      	mov	r4, r1
 800b892:	6849      	ldr	r1, [r1, #4]
 800b894:	e7cc      	b.n	800b830 <_malloc_r+0x2c>
 800b896:	1cc4      	adds	r4, r0, #3
 800b898:	f024 0403 	bic.w	r4, r4, #3
 800b89c:	42a0      	cmp	r0, r4
 800b89e:	d005      	beq.n	800b8ac <_malloc_r+0xa8>
 800b8a0:	1a21      	subs	r1, r4, r0
 800b8a2:	4630      	mov	r0, r6
 800b8a4:	f000 f808 	bl	800b8b8 <_sbrk_r>
 800b8a8:	3001      	adds	r0, #1
 800b8aa:	d0cf      	beq.n	800b84c <_malloc_r+0x48>
 800b8ac:	6025      	str	r5, [r4, #0]
 800b8ae:	e7db      	b.n	800b868 <_malloc_r+0x64>
 800b8b0:	200049d8 	.word	0x200049d8
 800b8b4:	200049dc 	.word	0x200049dc

0800b8b8 <_sbrk_r>:
 800b8b8:	b538      	push	{r3, r4, r5, lr}
 800b8ba:	4c06      	ldr	r4, [pc, #24]	; (800b8d4 <_sbrk_r+0x1c>)
 800b8bc:	2300      	movs	r3, #0
 800b8be:	4605      	mov	r5, r0
 800b8c0:	4608      	mov	r0, r1
 800b8c2:	6023      	str	r3, [r4, #0]
 800b8c4:	f7f8 f982 	bl	8003bcc <_sbrk>
 800b8c8:	1c43      	adds	r3, r0, #1
 800b8ca:	d102      	bne.n	800b8d2 <_sbrk_r+0x1a>
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	b103      	cbz	r3, 800b8d2 <_sbrk_r+0x1a>
 800b8d0:	602b      	str	r3, [r5, #0]
 800b8d2:	bd38      	pop	{r3, r4, r5, pc}
 800b8d4:	20004cfc 	.word	0x20004cfc

0800b8d8 <siprintf>:
 800b8d8:	b40e      	push	{r1, r2, r3}
 800b8da:	b500      	push	{lr}
 800b8dc:	b09c      	sub	sp, #112	; 0x70
 800b8de:	ab1d      	add	r3, sp, #116	; 0x74
 800b8e0:	9002      	str	r0, [sp, #8]
 800b8e2:	9006      	str	r0, [sp, #24]
 800b8e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b8e8:	4809      	ldr	r0, [pc, #36]	; (800b910 <siprintf+0x38>)
 800b8ea:	9107      	str	r1, [sp, #28]
 800b8ec:	9104      	str	r1, [sp, #16]
 800b8ee:	4909      	ldr	r1, [pc, #36]	; (800b914 <siprintf+0x3c>)
 800b8f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8f4:	9105      	str	r1, [sp, #20]
 800b8f6:	6800      	ldr	r0, [r0, #0]
 800b8f8:	9301      	str	r3, [sp, #4]
 800b8fa:	a902      	add	r1, sp, #8
 800b8fc:	f000 f868 	bl	800b9d0 <_svfiprintf_r>
 800b900:	9b02      	ldr	r3, [sp, #8]
 800b902:	2200      	movs	r2, #0
 800b904:	701a      	strb	r2, [r3, #0]
 800b906:	b01c      	add	sp, #112	; 0x70
 800b908:	f85d eb04 	ldr.w	lr, [sp], #4
 800b90c:	b003      	add	sp, #12
 800b90e:	4770      	bx	lr
 800b910:	20000040 	.word	0x20000040
 800b914:	ffff0208 	.word	0xffff0208

0800b918 <__malloc_lock>:
 800b918:	4770      	bx	lr

0800b91a <__malloc_unlock>:
 800b91a:	4770      	bx	lr

0800b91c <__ssputs_r>:
 800b91c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b920:	688e      	ldr	r6, [r1, #8]
 800b922:	429e      	cmp	r6, r3
 800b924:	4682      	mov	sl, r0
 800b926:	460c      	mov	r4, r1
 800b928:	4690      	mov	r8, r2
 800b92a:	4699      	mov	r9, r3
 800b92c:	d837      	bhi.n	800b99e <__ssputs_r+0x82>
 800b92e:	898a      	ldrh	r2, [r1, #12]
 800b930:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b934:	d031      	beq.n	800b99a <__ssputs_r+0x7e>
 800b936:	6825      	ldr	r5, [r4, #0]
 800b938:	6909      	ldr	r1, [r1, #16]
 800b93a:	1a6f      	subs	r7, r5, r1
 800b93c:	6965      	ldr	r5, [r4, #20]
 800b93e:	2302      	movs	r3, #2
 800b940:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b944:	fb95 f5f3 	sdiv	r5, r5, r3
 800b948:	f109 0301 	add.w	r3, r9, #1
 800b94c:	443b      	add	r3, r7
 800b94e:	429d      	cmp	r5, r3
 800b950:	bf38      	it	cc
 800b952:	461d      	movcc	r5, r3
 800b954:	0553      	lsls	r3, r2, #21
 800b956:	d530      	bpl.n	800b9ba <__ssputs_r+0x9e>
 800b958:	4629      	mov	r1, r5
 800b95a:	f7ff ff53 	bl	800b804 <_malloc_r>
 800b95e:	4606      	mov	r6, r0
 800b960:	b950      	cbnz	r0, 800b978 <__ssputs_r+0x5c>
 800b962:	230c      	movs	r3, #12
 800b964:	f8ca 3000 	str.w	r3, [sl]
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b96e:	81a3      	strh	r3, [r4, #12]
 800b970:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b978:	463a      	mov	r2, r7
 800b97a:	6921      	ldr	r1, [r4, #16]
 800b97c:	f7ff fee0 	bl	800b740 <memcpy>
 800b980:	89a3      	ldrh	r3, [r4, #12]
 800b982:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b98a:	81a3      	strh	r3, [r4, #12]
 800b98c:	6126      	str	r6, [r4, #16]
 800b98e:	6165      	str	r5, [r4, #20]
 800b990:	443e      	add	r6, r7
 800b992:	1bed      	subs	r5, r5, r7
 800b994:	6026      	str	r6, [r4, #0]
 800b996:	60a5      	str	r5, [r4, #8]
 800b998:	464e      	mov	r6, r9
 800b99a:	454e      	cmp	r6, r9
 800b99c:	d900      	bls.n	800b9a0 <__ssputs_r+0x84>
 800b99e:	464e      	mov	r6, r9
 800b9a0:	4632      	mov	r2, r6
 800b9a2:	4641      	mov	r1, r8
 800b9a4:	6820      	ldr	r0, [r4, #0]
 800b9a6:	f000 fa93 	bl	800bed0 <memmove>
 800b9aa:	68a3      	ldr	r3, [r4, #8]
 800b9ac:	1b9b      	subs	r3, r3, r6
 800b9ae:	60a3      	str	r3, [r4, #8]
 800b9b0:	6823      	ldr	r3, [r4, #0]
 800b9b2:	441e      	add	r6, r3
 800b9b4:	6026      	str	r6, [r4, #0]
 800b9b6:	2000      	movs	r0, #0
 800b9b8:	e7dc      	b.n	800b974 <__ssputs_r+0x58>
 800b9ba:	462a      	mov	r2, r5
 800b9bc:	f000 faa1 	bl	800bf02 <_realloc_r>
 800b9c0:	4606      	mov	r6, r0
 800b9c2:	2800      	cmp	r0, #0
 800b9c4:	d1e2      	bne.n	800b98c <__ssputs_r+0x70>
 800b9c6:	6921      	ldr	r1, [r4, #16]
 800b9c8:	4650      	mov	r0, sl
 800b9ca:	f7ff fecd 	bl	800b768 <_free_r>
 800b9ce:	e7c8      	b.n	800b962 <__ssputs_r+0x46>

0800b9d0 <_svfiprintf_r>:
 800b9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d4:	461d      	mov	r5, r3
 800b9d6:	898b      	ldrh	r3, [r1, #12]
 800b9d8:	061f      	lsls	r7, r3, #24
 800b9da:	b09d      	sub	sp, #116	; 0x74
 800b9dc:	4680      	mov	r8, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	4616      	mov	r6, r2
 800b9e2:	d50f      	bpl.n	800ba04 <_svfiprintf_r+0x34>
 800b9e4:	690b      	ldr	r3, [r1, #16]
 800b9e6:	b96b      	cbnz	r3, 800ba04 <_svfiprintf_r+0x34>
 800b9e8:	2140      	movs	r1, #64	; 0x40
 800b9ea:	f7ff ff0b 	bl	800b804 <_malloc_r>
 800b9ee:	6020      	str	r0, [r4, #0]
 800b9f0:	6120      	str	r0, [r4, #16]
 800b9f2:	b928      	cbnz	r0, 800ba00 <_svfiprintf_r+0x30>
 800b9f4:	230c      	movs	r3, #12
 800b9f6:	f8c8 3000 	str.w	r3, [r8]
 800b9fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9fe:	e0c8      	b.n	800bb92 <_svfiprintf_r+0x1c2>
 800ba00:	2340      	movs	r3, #64	; 0x40
 800ba02:	6163      	str	r3, [r4, #20]
 800ba04:	2300      	movs	r3, #0
 800ba06:	9309      	str	r3, [sp, #36]	; 0x24
 800ba08:	2320      	movs	r3, #32
 800ba0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba0e:	2330      	movs	r3, #48	; 0x30
 800ba10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba14:	9503      	str	r5, [sp, #12]
 800ba16:	f04f 0b01 	mov.w	fp, #1
 800ba1a:	4637      	mov	r7, r6
 800ba1c:	463d      	mov	r5, r7
 800ba1e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba22:	b10b      	cbz	r3, 800ba28 <_svfiprintf_r+0x58>
 800ba24:	2b25      	cmp	r3, #37	; 0x25
 800ba26:	d13e      	bne.n	800baa6 <_svfiprintf_r+0xd6>
 800ba28:	ebb7 0a06 	subs.w	sl, r7, r6
 800ba2c:	d00b      	beq.n	800ba46 <_svfiprintf_r+0x76>
 800ba2e:	4653      	mov	r3, sl
 800ba30:	4632      	mov	r2, r6
 800ba32:	4621      	mov	r1, r4
 800ba34:	4640      	mov	r0, r8
 800ba36:	f7ff ff71 	bl	800b91c <__ssputs_r>
 800ba3a:	3001      	adds	r0, #1
 800ba3c:	f000 80a4 	beq.w	800bb88 <_svfiprintf_r+0x1b8>
 800ba40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba42:	4453      	add	r3, sl
 800ba44:	9309      	str	r3, [sp, #36]	; 0x24
 800ba46:	783b      	ldrb	r3, [r7, #0]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f000 809d 	beq.w	800bb88 <_svfiprintf_r+0x1b8>
 800ba4e:	2300      	movs	r3, #0
 800ba50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba58:	9304      	str	r3, [sp, #16]
 800ba5a:	9307      	str	r3, [sp, #28]
 800ba5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba60:	931a      	str	r3, [sp, #104]	; 0x68
 800ba62:	462f      	mov	r7, r5
 800ba64:	2205      	movs	r2, #5
 800ba66:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ba6a:	4850      	ldr	r0, [pc, #320]	; (800bbac <_svfiprintf_r+0x1dc>)
 800ba6c:	f7f4 fbf0 	bl	8000250 <memchr>
 800ba70:	9b04      	ldr	r3, [sp, #16]
 800ba72:	b9d0      	cbnz	r0, 800baaa <_svfiprintf_r+0xda>
 800ba74:	06d9      	lsls	r1, r3, #27
 800ba76:	bf44      	itt	mi
 800ba78:	2220      	movmi	r2, #32
 800ba7a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ba7e:	071a      	lsls	r2, r3, #28
 800ba80:	bf44      	itt	mi
 800ba82:	222b      	movmi	r2, #43	; 0x2b
 800ba84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ba88:	782a      	ldrb	r2, [r5, #0]
 800ba8a:	2a2a      	cmp	r2, #42	; 0x2a
 800ba8c:	d015      	beq.n	800baba <_svfiprintf_r+0xea>
 800ba8e:	9a07      	ldr	r2, [sp, #28]
 800ba90:	462f      	mov	r7, r5
 800ba92:	2000      	movs	r0, #0
 800ba94:	250a      	movs	r5, #10
 800ba96:	4639      	mov	r1, r7
 800ba98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba9c:	3b30      	subs	r3, #48	; 0x30
 800ba9e:	2b09      	cmp	r3, #9
 800baa0:	d94d      	bls.n	800bb3e <_svfiprintf_r+0x16e>
 800baa2:	b1b8      	cbz	r0, 800bad4 <_svfiprintf_r+0x104>
 800baa4:	e00f      	b.n	800bac6 <_svfiprintf_r+0xf6>
 800baa6:	462f      	mov	r7, r5
 800baa8:	e7b8      	b.n	800ba1c <_svfiprintf_r+0x4c>
 800baaa:	4a40      	ldr	r2, [pc, #256]	; (800bbac <_svfiprintf_r+0x1dc>)
 800baac:	1a80      	subs	r0, r0, r2
 800baae:	fa0b f000 	lsl.w	r0, fp, r0
 800bab2:	4318      	orrs	r0, r3
 800bab4:	9004      	str	r0, [sp, #16]
 800bab6:	463d      	mov	r5, r7
 800bab8:	e7d3      	b.n	800ba62 <_svfiprintf_r+0x92>
 800baba:	9a03      	ldr	r2, [sp, #12]
 800babc:	1d11      	adds	r1, r2, #4
 800babe:	6812      	ldr	r2, [r2, #0]
 800bac0:	9103      	str	r1, [sp, #12]
 800bac2:	2a00      	cmp	r2, #0
 800bac4:	db01      	blt.n	800baca <_svfiprintf_r+0xfa>
 800bac6:	9207      	str	r2, [sp, #28]
 800bac8:	e004      	b.n	800bad4 <_svfiprintf_r+0x104>
 800baca:	4252      	negs	r2, r2
 800bacc:	f043 0302 	orr.w	r3, r3, #2
 800bad0:	9207      	str	r2, [sp, #28]
 800bad2:	9304      	str	r3, [sp, #16]
 800bad4:	783b      	ldrb	r3, [r7, #0]
 800bad6:	2b2e      	cmp	r3, #46	; 0x2e
 800bad8:	d10c      	bne.n	800baf4 <_svfiprintf_r+0x124>
 800bada:	787b      	ldrb	r3, [r7, #1]
 800badc:	2b2a      	cmp	r3, #42	; 0x2a
 800bade:	d133      	bne.n	800bb48 <_svfiprintf_r+0x178>
 800bae0:	9b03      	ldr	r3, [sp, #12]
 800bae2:	1d1a      	adds	r2, r3, #4
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	9203      	str	r2, [sp, #12]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	bfb8      	it	lt
 800baec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800baf0:	3702      	adds	r7, #2
 800baf2:	9305      	str	r3, [sp, #20]
 800baf4:	4d2e      	ldr	r5, [pc, #184]	; (800bbb0 <_svfiprintf_r+0x1e0>)
 800baf6:	7839      	ldrb	r1, [r7, #0]
 800baf8:	2203      	movs	r2, #3
 800bafa:	4628      	mov	r0, r5
 800bafc:	f7f4 fba8 	bl	8000250 <memchr>
 800bb00:	b138      	cbz	r0, 800bb12 <_svfiprintf_r+0x142>
 800bb02:	2340      	movs	r3, #64	; 0x40
 800bb04:	1b40      	subs	r0, r0, r5
 800bb06:	fa03 f000 	lsl.w	r0, r3, r0
 800bb0a:	9b04      	ldr	r3, [sp, #16]
 800bb0c:	4303      	orrs	r3, r0
 800bb0e:	3701      	adds	r7, #1
 800bb10:	9304      	str	r3, [sp, #16]
 800bb12:	7839      	ldrb	r1, [r7, #0]
 800bb14:	4827      	ldr	r0, [pc, #156]	; (800bbb4 <_svfiprintf_r+0x1e4>)
 800bb16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb1a:	2206      	movs	r2, #6
 800bb1c:	1c7e      	adds	r6, r7, #1
 800bb1e:	f7f4 fb97 	bl	8000250 <memchr>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	d038      	beq.n	800bb98 <_svfiprintf_r+0x1c8>
 800bb26:	4b24      	ldr	r3, [pc, #144]	; (800bbb8 <_svfiprintf_r+0x1e8>)
 800bb28:	bb13      	cbnz	r3, 800bb70 <_svfiprintf_r+0x1a0>
 800bb2a:	9b03      	ldr	r3, [sp, #12]
 800bb2c:	3307      	adds	r3, #7
 800bb2e:	f023 0307 	bic.w	r3, r3, #7
 800bb32:	3308      	adds	r3, #8
 800bb34:	9303      	str	r3, [sp, #12]
 800bb36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb38:	444b      	add	r3, r9
 800bb3a:	9309      	str	r3, [sp, #36]	; 0x24
 800bb3c:	e76d      	b.n	800ba1a <_svfiprintf_r+0x4a>
 800bb3e:	fb05 3202 	mla	r2, r5, r2, r3
 800bb42:	2001      	movs	r0, #1
 800bb44:	460f      	mov	r7, r1
 800bb46:	e7a6      	b.n	800ba96 <_svfiprintf_r+0xc6>
 800bb48:	2300      	movs	r3, #0
 800bb4a:	3701      	adds	r7, #1
 800bb4c:	9305      	str	r3, [sp, #20]
 800bb4e:	4619      	mov	r1, r3
 800bb50:	250a      	movs	r5, #10
 800bb52:	4638      	mov	r0, r7
 800bb54:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb58:	3a30      	subs	r2, #48	; 0x30
 800bb5a:	2a09      	cmp	r2, #9
 800bb5c:	d903      	bls.n	800bb66 <_svfiprintf_r+0x196>
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d0c8      	beq.n	800baf4 <_svfiprintf_r+0x124>
 800bb62:	9105      	str	r1, [sp, #20]
 800bb64:	e7c6      	b.n	800baf4 <_svfiprintf_r+0x124>
 800bb66:	fb05 2101 	mla	r1, r5, r1, r2
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	e7f0      	b.n	800bb52 <_svfiprintf_r+0x182>
 800bb70:	ab03      	add	r3, sp, #12
 800bb72:	9300      	str	r3, [sp, #0]
 800bb74:	4622      	mov	r2, r4
 800bb76:	4b11      	ldr	r3, [pc, #68]	; (800bbbc <_svfiprintf_r+0x1ec>)
 800bb78:	a904      	add	r1, sp, #16
 800bb7a:	4640      	mov	r0, r8
 800bb7c:	f3af 8000 	nop.w
 800bb80:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800bb84:	4681      	mov	r9, r0
 800bb86:	d1d6      	bne.n	800bb36 <_svfiprintf_r+0x166>
 800bb88:	89a3      	ldrh	r3, [r4, #12]
 800bb8a:	065b      	lsls	r3, r3, #25
 800bb8c:	f53f af35 	bmi.w	800b9fa <_svfiprintf_r+0x2a>
 800bb90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb92:	b01d      	add	sp, #116	; 0x74
 800bb94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb98:	ab03      	add	r3, sp, #12
 800bb9a:	9300      	str	r3, [sp, #0]
 800bb9c:	4622      	mov	r2, r4
 800bb9e:	4b07      	ldr	r3, [pc, #28]	; (800bbbc <_svfiprintf_r+0x1ec>)
 800bba0:	a904      	add	r1, sp, #16
 800bba2:	4640      	mov	r0, r8
 800bba4:	f000 f882 	bl	800bcac <_printf_i>
 800bba8:	e7ea      	b.n	800bb80 <_svfiprintf_r+0x1b0>
 800bbaa:	bf00      	nop
 800bbac:	0800c2a0 	.word	0x0800c2a0
 800bbb0:	0800c2a6 	.word	0x0800c2a6
 800bbb4:	0800c2aa 	.word	0x0800c2aa
 800bbb8:	00000000 	.word	0x00000000
 800bbbc:	0800b91d 	.word	0x0800b91d

0800bbc0 <_printf_common>:
 800bbc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc4:	4691      	mov	r9, r2
 800bbc6:	461f      	mov	r7, r3
 800bbc8:	688a      	ldr	r2, [r1, #8]
 800bbca:	690b      	ldr	r3, [r1, #16]
 800bbcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	bfb8      	it	lt
 800bbd4:	4613      	movlt	r3, r2
 800bbd6:	f8c9 3000 	str.w	r3, [r9]
 800bbda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bbde:	4606      	mov	r6, r0
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	b112      	cbz	r2, 800bbea <_printf_common+0x2a>
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	f8c9 3000 	str.w	r3, [r9]
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	0699      	lsls	r1, r3, #26
 800bbee:	bf42      	ittt	mi
 800bbf0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bbf4:	3302      	addmi	r3, #2
 800bbf6:	f8c9 3000 	strmi.w	r3, [r9]
 800bbfa:	6825      	ldr	r5, [r4, #0]
 800bbfc:	f015 0506 	ands.w	r5, r5, #6
 800bc00:	d107      	bne.n	800bc12 <_printf_common+0x52>
 800bc02:	f104 0a19 	add.w	sl, r4, #25
 800bc06:	68e3      	ldr	r3, [r4, #12]
 800bc08:	f8d9 2000 	ldr.w	r2, [r9]
 800bc0c:	1a9b      	subs	r3, r3, r2
 800bc0e:	42ab      	cmp	r3, r5
 800bc10:	dc28      	bgt.n	800bc64 <_printf_common+0xa4>
 800bc12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bc16:	6822      	ldr	r2, [r4, #0]
 800bc18:	3300      	adds	r3, #0
 800bc1a:	bf18      	it	ne
 800bc1c:	2301      	movne	r3, #1
 800bc1e:	0692      	lsls	r2, r2, #26
 800bc20:	d42d      	bmi.n	800bc7e <_printf_common+0xbe>
 800bc22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc26:	4639      	mov	r1, r7
 800bc28:	4630      	mov	r0, r6
 800bc2a:	47c0      	blx	r8
 800bc2c:	3001      	adds	r0, #1
 800bc2e:	d020      	beq.n	800bc72 <_printf_common+0xb2>
 800bc30:	6823      	ldr	r3, [r4, #0]
 800bc32:	68e5      	ldr	r5, [r4, #12]
 800bc34:	f8d9 2000 	ldr.w	r2, [r9]
 800bc38:	f003 0306 	and.w	r3, r3, #6
 800bc3c:	2b04      	cmp	r3, #4
 800bc3e:	bf08      	it	eq
 800bc40:	1aad      	subeq	r5, r5, r2
 800bc42:	68a3      	ldr	r3, [r4, #8]
 800bc44:	6922      	ldr	r2, [r4, #16]
 800bc46:	bf0c      	ite	eq
 800bc48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc4c:	2500      	movne	r5, #0
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	bfc4      	itt	gt
 800bc52:	1a9b      	subgt	r3, r3, r2
 800bc54:	18ed      	addgt	r5, r5, r3
 800bc56:	f04f 0900 	mov.w	r9, #0
 800bc5a:	341a      	adds	r4, #26
 800bc5c:	454d      	cmp	r5, r9
 800bc5e:	d11a      	bne.n	800bc96 <_printf_common+0xd6>
 800bc60:	2000      	movs	r0, #0
 800bc62:	e008      	b.n	800bc76 <_printf_common+0xb6>
 800bc64:	2301      	movs	r3, #1
 800bc66:	4652      	mov	r2, sl
 800bc68:	4639      	mov	r1, r7
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	47c0      	blx	r8
 800bc6e:	3001      	adds	r0, #1
 800bc70:	d103      	bne.n	800bc7a <_printf_common+0xba>
 800bc72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc7a:	3501      	adds	r5, #1
 800bc7c:	e7c3      	b.n	800bc06 <_printf_common+0x46>
 800bc7e:	18e1      	adds	r1, r4, r3
 800bc80:	1c5a      	adds	r2, r3, #1
 800bc82:	2030      	movs	r0, #48	; 0x30
 800bc84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bc88:	4422      	add	r2, r4
 800bc8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bc8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bc92:	3302      	adds	r3, #2
 800bc94:	e7c5      	b.n	800bc22 <_printf_common+0x62>
 800bc96:	2301      	movs	r3, #1
 800bc98:	4622      	mov	r2, r4
 800bc9a:	4639      	mov	r1, r7
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	47c0      	blx	r8
 800bca0:	3001      	adds	r0, #1
 800bca2:	d0e6      	beq.n	800bc72 <_printf_common+0xb2>
 800bca4:	f109 0901 	add.w	r9, r9, #1
 800bca8:	e7d8      	b.n	800bc5c <_printf_common+0x9c>
	...

0800bcac <_printf_i>:
 800bcac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bcb0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	7e09      	ldrb	r1, [r1, #24]
 800bcb8:	b085      	sub	sp, #20
 800bcba:	296e      	cmp	r1, #110	; 0x6e
 800bcbc:	4617      	mov	r7, r2
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	4698      	mov	r8, r3
 800bcc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bcc4:	f000 80b3 	beq.w	800be2e <_printf_i+0x182>
 800bcc8:	d822      	bhi.n	800bd10 <_printf_i+0x64>
 800bcca:	2963      	cmp	r1, #99	; 0x63
 800bccc:	d036      	beq.n	800bd3c <_printf_i+0x90>
 800bcce:	d80a      	bhi.n	800bce6 <_printf_i+0x3a>
 800bcd0:	2900      	cmp	r1, #0
 800bcd2:	f000 80b9 	beq.w	800be48 <_printf_i+0x19c>
 800bcd6:	2958      	cmp	r1, #88	; 0x58
 800bcd8:	f000 8083 	beq.w	800bde2 <_printf_i+0x136>
 800bcdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bce0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bce4:	e032      	b.n	800bd4c <_printf_i+0xa0>
 800bce6:	2964      	cmp	r1, #100	; 0x64
 800bce8:	d001      	beq.n	800bcee <_printf_i+0x42>
 800bcea:	2969      	cmp	r1, #105	; 0x69
 800bcec:	d1f6      	bne.n	800bcdc <_printf_i+0x30>
 800bcee:	6820      	ldr	r0, [r4, #0]
 800bcf0:	6813      	ldr	r3, [r2, #0]
 800bcf2:	0605      	lsls	r5, r0, #24
 800bcf4:	f103 0104 	add.w	r1, r3, #4
 800bcf8:	d52a      	bpl.n	800bd50 <_printf_i+0xa4>
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	6011      	str	r1, [r2, #0]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	da03      	bge.n	800bd0a <_printf_i+0x5e>
 800bd02:	222d      	movs	r2, #45	; 0x2d
 800bd04:	425b      	negs	r3, r3
 800bd06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bd0a:	486f      	ldr	r0, [pc, #444]	; (800bec8 <_printf_i+0x21c>)
 800bd0c:	220a      	movs	r2, #10
 800bd0e:	e039      	b.n	800bd84 <_printf_i+0xd8>
 800bd10:	2973      	cmp	r1, #115	; 0x73
 800bd12:	f000 809d 	beq.w	800be50 <_printf_i+0x1a4>
 800bd16:	d808      	bhi.n	800bd2a <_printf_i+0x7e>
 800bd18:	296f      	cmp	r1, #111	; 0x6f
 800bd1a:	d020      	beq.n	800bd5e <_printf_i+0xb2>
 800bd1c:	2970      	cmp	r1, #112	; 0x70
 800bd1e:	d1dd      	bne.n	800bcdc <_printf_i+0x30>
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	f043 0320 	orr.w	r3, r3, #32
 800bd26:	6023      	str	r3, [r4, #0]
 800bd28:	e003      	b.n	800bd32 <_printf_i+0x86>
 800bd2a:	2975      	cmp	r1, #117	; 0x75
 800bd2c:	d017      	beq.n	800bd5e <_printf_i+0xb2>
 800bd2e:	2978      	cmp	r1, #120	; 0x78
 800bd30:	d1d4      	bne.n	800bcdc <_printf_i+0x30>
 800bd32:	2378      	movs	r3, #120	; 0x78
 800bd34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd38:	4864      	ldr	r0, [pc, #400]	; (800becc <_printf_i+0x220>)
 800bd3a:	e055      	b.n	800bde8 <_printf_i+0x13c>
 800bd3c:	6813      	ldr	r3, [r2, #0]
 800bd3e:	1d19      	adds	r1, r3, #4
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	6011      	str	r1, [r2, #0]
 800bd44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	e08c      	b.n	800be6a <_printf_i+0x1be>
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	6011      	str	r1, [r2, #0]
 800bd54:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bd58:	bf18      	it	ne
 800bd5a:	b21b      	sxthne	r3, r3
 800bd5c:	e7cf      	b.n	800bcfe <_printf_i+0x52>
 800bd5e:	6813      	ldr	r3, [r2, #0]
 800bd60:	6825      	ldr	r5, [r4, #0]
 800bd62:	1d18      	adds	r0, r3, #4
 800bd64:	6010      	str	r0, [r2, #0]
 800bd66:	0628      	lsls	r0, r5, #24
 800bd68:	d501      	bpl.n	800bd6e <_printf_i+0xc2>
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	e002      	b.n	800bd74 <_printf_i+0xc8>
 800bd6e:	0668      	lsls	r0, r5, #25
 800bd70:	d5fb      	bpl.n	800bd6a <_printf_i+0xbe>
 800bd72:	881b      	ldrh	r3, [r3, #0]
 800bd74:	4854      	ldr	r0, [pc, #336]	; (800bec8 <_printf_i+0x21c>)
 800bd76:	296f      	cmp	r1, #111	; 0x6f
 800bd78:	bf14      	ite	ne
 800bd7a:	220a      	movne	r2, #10
 800bd7c:	2208      	moveq	r2, #8
 800bd7e:	2100      	movs	r1, #0
 800bd80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bd84:	6865      	ldr	r5, [r4, #4]
 800bd86:	60a5      	str	r5, [r4, #8]
 800bd88:	2d00      	cmp	r5, #0
 800bd8a:	f2c0 8095 	blt.w	800beb8 <_printf_i+0x20c>
 800bd8e:	6821      	ldr	r1, [r4, #0]
 800bd90:	f021 0104 	bic.w	r1, r1, #4
 800bd94:	6021      	str	r1, [r4, #0]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d13d      	bne.n	800be16 <_printf_i+0x16a>
 800bd9a:	2d00      	cmp	r5, #0
 800bd9c:	f040 808e 	bne.w	800bebc <_printf_i+0x210>
 800bda0:	4665      	mov	r5, ip
 800bda2:	2a08      	cmp	r2, #8
 800bda4:	d10b      	bne.n	800bdbe <_printf_i+0x112>
 800bda6:	6823      	ldr	r3, [r4, #0]
 800bda8:	07db      	lsls	r3, r3, #31
 800bdaa:	d508      	bpl.n	800bdbe <_printf_i+0x112>
 800bdac:	6923      	ldr	r3, [r4, #16]
 800bdae:	6862      	ldr	r2, [r4, #4]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	bfde      	ittt	le
 800bdb4:	2330      	movle	r3, #48	; 0x30
 800bdb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bdba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800bdbe:	ebac 0305 	sub.w	r3, ip, r5
 800bdc2:	6123      	str	r3, [r4, #16]
 800bdc4:	f8cd 8000 	str.w	r8, [sp]
 800bdc8:	463b      	mov	r3, r7
 800bdca:	aa03      	add	r2, sp, #12
 800bdcc:	4621      	mov	r1, r4
 800bdce:	4630      	mov	r0, r6
 800bdd0:	f7ff fef6 	bl	800bbc0 <_printf_common>
 800bdd4:	3001      	adds	r0, #1
 800bdd6:	d14d      	bne.n	800be74 <_printf_i+0x1c8>
 800bdd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bddc:	b005      	add	sp, #20
 800bdde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bde2:	4839      	ldr	r0, [pc, #228]	; (800bec8 <_printf_i+0x21c>)
 800bde4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800bde8:	6813      	ldr	r3, [r2, #0]
 800bdea:	6821      	ldr	r1, [r4, #0]
 800bdec:	1d1d      	adds	r5, r3, #4
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6015      	str	r5, [r2, #0]
 800bdf2:	060a      	lsls	r2, r1, #24
 800bdf4:	d50b      	bpl.n	800be0e <_printf_i+0x162>
 800bdf6:	07ca      	lsls	r2, r1, #31
 800bdf8:	bf44      	itt	mi
 800bdfa:	f041 0120 	orrmi.w	r1, r1, #32
 800bdfe:	6021      	strmi	r1, [r4, #0]
 800be00:	b91b      	cbnz	r3, 800be0a <_printf_i+0x15e>
 800be02:	6822      	ldr	r2, [r4, #0]
 800be04:	f022 0220 	bic.w	r2, r2, #32
 800be08:	6022      	str	r2, [r4, #0]
 800be0a:	2210      	movs	r2, #16
 800be0c:	e7b7      	b.n	800bd7e <_printf_i+0xd2>
 800be0e:	064d      	lsls	r5, r1, #25
 800be10:	bf48      	it	mi
 800be12:	b29b      	uxthmi	r3, r3
 800be14:	e7ef      	b.n	800bdf6 <_printf_i+0x14a>
 800be16:	4665      	mov	r5, ip
 800be18:	fbb3 f1f2 	udiv	r1, r3, r2
 800be1c:	fb02 3311 	mls	r3, r2, r1, r3
 800be20:	5cc3      	ldrb	r3, [r0, r3]
 800be22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800be26:	460b      	mov	r3, r1
 800be28:	2900      	cmp	r1, #0
 800be2a:	d1f5      	bne.n	800be18 <_printf_i+0x16c>
 800be2c:	e7b9      	b.n	800bda2 <_printf_i+0xf6>
 800be2e:	6813      	ldr	r3, [r2, #0]
 800be30:	6825      	ldr	r5, [r4, #0]
 800be32:	6961      	ldr	r1, [r4, #20]
 800be34:	1d18      	adds	r0, r3, #4
 800be36:	6010      	str	r0, [r2, #0]
 800be38:	0628      	lsls	r0, r5, #24
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	d501      	bpl.n	800be42 <_printf_i+0x196>
 800be3e:	6019      	str	r1, [r3, #0]
 800be40:	e002      	b.n	800be48 <_printf_i+0x19c>
 800be42:	066a      	lsls	r2, r5, #25
 800be44:	d5fb      	bpl.n	800be3e <_printf_i+0x192>
 800be46:	8019      	strh	r1, [r3, #0]
 800be48:	2300      	movs	r3, #0
 800be4a:	6123      	str	r3, [r4, #16]
 800be4c:	4665      	mov	r5, ip
 800be4e:	e7b9      	b.n	800bdc4 <_printf_i+0x118>
 800be50:	6813      	ldr	r3, [r2, #0]
 800be52:	1d19      	adds	r1, r3, #4
 800be54:	6011      	str	r1, [r2, #0]
 800be56:	681d      	ldr	r5, [r3, #0]
 800be58:	6862      	ldr	r2, [r4, #4]
 800be5a:	2100      	movs	r1, #0
 800be5c:	4628      	mov	r0, r5
 800be5e:	f7f4 f9f7 	bl	8000250 <memchr>
 800be62:	b108      	cbz	r0, 800be68 <_printf_i+0x1bc>
 800be64:	1b40      	subs	r0, r0, r5
 800be66:	6060      	str	r0, [r4, #4]
 800be68:	6863      	ldr	r3, [r4, #4]
 800be6a:	6123      	str	r3, [r4, #16]
 800be6c:	2300      	movs	r3, #0
 800be6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be72:	e7a7      	b.n	800bdc4 <_printf_i+0x118>
 800be74:	6923      	ldr	r3, [r4, #16]
 800be76:	462a      	mov	r2, r5
 800be78:	4639      	mov	r1, r7
 800be7a:	4630      	mov	r0, r6
 800be7c:	47c0      	blx	r8
 800be7e:	3001      	adds	r0, #1
 800be80:	d0aa      	beq.n	800bdd8 <_printf_i+0x12c>
 800be82:	6823      	ldr	r3, [r4, #0]
 800be84:	079b      	lsls	r3, r3, #30
 800be86:	d413      	bmi.n	800beb0 <_printf_i+0x204>
 800be88:	68e0      	ldr	r0, [r4, #12]
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	4298      	cmp	r0, r3
 800be8e:	bfb8      	it	lt
 800be90:	4618      	movlt	r0, r3
 800be92:	e7a3      	b.n	800bddc <_printf_i+0x130>
 800be94:	2301      	movs	r3, #1
 800be96:	464a      	mov	r2, r9
 800be98:	4639      	mov	r1, r7
 800be9a:	4630      	mov	r0, r6
 800be9c:	47c0      	blx	r8
 800be9e:	3001      	adds	r0, #1
 800bea0:	d09a      	beq.n	800bdd8 <_printf_i+0x12c>
 800bea2:	3501      	adds	r5, #1
 800bea4:	68e3      	ldr	r3, [r4, #12]
 800bea6:	9a03      	ldr	r2, [sp, #12]
 800bea8:	1a9b      	subs	r3, r3, r2
 800beaa:	42ab      	cmp	r3, r5
 800beac:	dcf2      	bgt.n	800be94 <_printf_i+0x1e8>
 800beae:	e7eb      	b.n	800be88 <_printf_i+0x1dc>
 800beb0:	2500      	movs	r5, #0
 800beb2:	f104 0919 	add.w	r9, r4, #25
 800beb6:	e7f5      	b.n	800bea4 <_printf_i+0x1f8>
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d1ac      	bne.n	800be16 <_printf_i+0x16a>
 800bebc:	7803      	ldrb	r3, [r0, #0]
 800bebe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bec2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bec6:	e76c      	b.n	800bda2 <_printf_i+0xf6>
 800bec8:	0800c2b1 	.word	0x0800c2b1
 800becc:	0800c2c2 	.word	0x0800c2c2

0800bed0 <memmove>:
 800bed0:	4288      	cmp	r0, r1
 800bed2:	b510      	push	{r4, lr}
 800bed4:	eb01 0302 	add.w	r3, r1, r2
 800bed8:	d807      	bhi.n	800beea <memmove+0x1a>
 800beda:	1e42      	subs	r2, r0, #1
 800bedc:	4299      	cmp	r1, r3
 800bede:	d00a      	beq.n	800bef6 <memmove+0x26>
 800bee0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bee4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bee8:	e7f8      	b.n	800bedc <memmove+0xc>
 800beea:	4283      	cmp	r3, r0
 800beec:	d9f5      	bls.n	800beda <memmove+0xa>
 800beee:	1881      	adds	r1, r0, r2
 800bef0:	1ad2      	subs	r2, r2, r3
 800bef2:	42d3      	cmn	r3, r2
 800bef4:	d100      	bne.n	800bef8 <memmove+0x28>
 800bef6:	bd10      	pop	{r4, pc}
 800bef8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800befc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bf00:	e7f7      	b.n	800bef2 <memmove+0x22>

0800bf02 <_realloc_r>:
 800bf02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf04:	4607      	mov	r7, r0
 800bf06:	4614      	mov	r4, r2
 800bf08:	460e      	mov	r6, r1
 800bf0a:	b921      	cbnz	r1, 800bf16 <_realloc_r+0x14>
 800bf0c:	4611      	mov	r1, r2
 800bf0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bf12:	f7ff bc77 	b.w	800b804 <_malloc_r>
 800bf16:	b922      	cbnz	r2, 800bf22 <_realloc_r+0x20>
 800bf18:	f7ff fc26 	bl	800b768 <_free_r>
 800bf1c:	4625      	mov	r5, r4
 800bf1e:	4628      	mov	r0, r5
 800bf20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf22:	f000 f814 	bl	800bf4e <_malloc_usable_size_r>
 800bf26:	42a0      	cmp	r0, r4
 800bf28:	d20f      	bcs.n	800bf4a <_realloc_r+0x48>
 800bf2a:	4621      	mov	r1, r4
 800bf2c:	4638      	mov	r0, r7
 800bf2e:	f7ff fc69 	bl	800b804 <_malloc_r>
 800bf32:	4605      	mov	r5, r0
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d0f2      	beq.n	800bf1e <_realloc_r+0x1c>
 800bf38:	4631      	mov	r1, r6
 800bf3a:	4622      	mov	r2, r4
 800bf3c:	f7ff fc00 	bl	800b740 <memcpy>
 800bf40:	4631      	mov	r1, r6
 800bf42:	4638      	mov	r0, r7
 800bf44:	f7ff fc10 	bl	800b768 <_free_r>
 800bf48:	e7e9      	b.n	800bf1e <_realloc_r+0x1c>
 800bf4a:	4635      	mov	r5, r6
 800bf4c:	e7e7      	b.n	800bf1e <_realloc_r+0x1c>

0800bf4e <_malloc_usable_size_r>:
 800bf4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf52:	1f18      	subs	r0, r3, #4
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	bfbc      	itt	lt
 800bf58:	580b      	ldrlt	r3, [r1, r0]
 800bf5a:	18c0      	addlt	r0, r0, r3
 800bf5c:	4770      	bx	lr
	...

0800bf60 <_init>:
 800bf60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf62:	bf00      	nop
 800bf64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf66:	bc08      	pop	{r3}
 800bf68:	469e      	mov	lr, r3
 800bf6a:	4770      	bx	lr

0800bf6c <_fini>:
 800bf6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6e:	bf00      	nop
 800bf70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf72:	bc08      	pop	{r3}
 800bf74:	469e      	mov	lr, r3
 800bf76:	4770      	bx	lr
