// Seed: 3284274124
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
    , id_3
);
  reg id_4;
  always @(id_1 or id_3) begin
    id_4 <= id_1;
  end
endmodule
