ThSystemVerilog_ES
This repository contains my SystemVerilog projects, all executed using ModelSim. These projects include various assignments and personal work I have completed as part of my engineering studies at Mines Saint-Etienne, with a focus on Embedded Systems and digital design.

Technologies Used
SystemVerilog: HDL (Hardware Description Language) for digital design and verification.
ModelSim: Tool for HDL simulation and verification.
Feel free to explore the repository.
