============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  04:01:37 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (84 ps) Late External Delay Assertion at pin xif_out[31][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19         

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  control_bit[15] -       -     -     (net)          -     -     -     -       -    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  n_10            -       -     -     (net)          -     -     -     -       -    (-,-) 
  g120969/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  n_508           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g120269/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  n_981           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g119856/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  n_1523          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g119343/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  n_2044          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g118756/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  n_2310          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g118201/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  n_2667          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g118177/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  n_3207          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g117398__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  n_4368          -       -     -     (net)          -     -     -     -       -    (-,-) 
  g116774__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][15] -       -     -     (net)          -     -     -     -       -    (-,-) 
  xif_out[31][15] <<<     -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------


