# Reading D:/modeltech_10.1a/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1a Feb 22 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {fft_2pt_co_sim_cosim_cw.tcl} 
# Connected to Xilinx System Generator Block ModelSim 
# sock1620
# 0
# 1
# sec
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE vcom 10.1a Compiler 2012.02 Feb 22 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Loading package VCOMPONENTS
# -- Loading package conv_pkg
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Compiling entity adder_half_bit1
# -- Compiling architecture Behavioral of adder_half_bit1
# -- Compiling entity adder_bit1
# -- Compiling architecture Behavioral of adder_bit1
# -- Compiling entity Dff_preload_reg1
# -- Compiling architecture Behavioral of Dff_preload_reg1
# -- Compiling entity Dff_preload_reg1_init_1
# -- Compiling architecture Behavioral of Dff_preload_reg1_init_1
# -- Compiling entity fft_pt2
# -- Compiling architecture Behavioral of fft_pt2
# -- Compiling entity fft_2pt_co_sim_cosim
# -- Compiling architecture structural of fft_2pt_co_sim_cosim
# -- Loading entity fft_pt2
# Model Technology ModelSim SE vcom 10.1a Compiler 2012.02 Feb 22 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package conv_pkg
# -- Compiling entity fft_2pt_co_sim_cosim_clk_drvr
# -- Compiling architecture behavioral of fft_2pt_co_sim_cosim_clk_drvr
# -- Compiling entity fft_2pt_co_sim_cosim_cw
# -- Compiling architecture structural of fft_2pt_co_sim_cosim_cw
# -- Loading entity fft_2pt_co_sim_cosim
# -- Loading entity fft_2pt_co_sim_cosim_clk_drvr
# vsim -t ps work.fft_2pt_co_sim_cosim_cw 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.fft_2pt_co_sim_cosim_cw(structural)#1
# .main_pane.wave.interior.cs.body.pw.wf
# simstats: 
