Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spimaster.v" into library work
Parsing module <SPImaster>.
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spiinterface.v" into library work
Parsing module <SPIinterface>.
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\slaveselect.v" into library work
Parsing module <slaveSelect>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_SignalGen.v" into library work
Parsing module <VGA_SignalGen>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_Dispatch.v" into library work
Parsing module <VGA_Dispatch>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ipcore_dir\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Encoder.v" into library work
Parsing module <Encoder>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spicomponent.v" into library work
Parsing module <SPIcomponent>.
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\sel_data.v" into library work
Parsing module <sel_Data>.
Analyzing Verilog file "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\clkdiv_5hz.v" into library work
Parsing module <ClkDiv_5Hz>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_Controller.v" into library work
Parsing module <VGA_Controller>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Pmod.v" into library work
Parsing module <PmodEnc>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\EncCounter.v" into library work
Parsing module <EncCounter>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\DispatchAndRam.v" into library work
Parsing module <DispatchAndRam>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\CoreI.v" into library work
Parsing module <CoreI>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ACL_Controller.v" into library work
Parsing module <ACL_Controller>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ACL.v" into library work
Parsing module <ACL>.
Analyzing Verilog file "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <VGA_Controller>.

Elaborating module <VGA_SignalGen>.

Elaborating module <DispatchAndRam>.

Elaborating module <VGA_Dispatch>.

Elaborating module <ram>.
WARNING:HDLCompiler:1499 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ipcore_dir\ram.v" Line 39: Empty module <ram> remains a black box.

Elaborating module <CoreI>.

Elaborating module <PmodEnc>.

Elaborating module <Debouncer>.

Elaborating module <Encoder>.

Elaborating module <EncCounter(max=160)>.
WARNING:HDLCompiler:1127 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 70: Assignment to xPixelPos ignored, since the identifier is never used

Elaborating module <EncCounter(max=120)>.
WARNING:HDLCompiler:1127 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 71: Assignment to yPixelPos ignored, since the identifier is never used

Elaborating module <ACL>.

Elaborating module <sel_Data>.

Elaborating module <SPIcomponent>.

Elaborating module <SPImaster>.

Elaborating module <SPIinterface>.

Elaborating module <slaveSelect>.

Elaborating module <ClkDiv_5Hz>.

Elaborating module <ACL_Controller>.
WARNING:HDLCompiler:1127 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 79: Assignment to aclOut ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 52: Net <aclRead> does not have a driver.
WARNING:Xst:2972 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 67. All outputs of instance <xEnc> of block <PmodEnc> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 68. All outputs of instance <yEnc> of block <PmodEnc> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 70. All outputs of instance <xPos> of block <EncCounter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 71. All outputs of instance <yPos> of block <EncCounter> are unconnected in block <Top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v".
INFO:Xst:3210 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 70: Output port <pixel> of the instance <xPos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 71: Output port <pixel> of the instance <yPos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 79: Output port <aclOut> of the instance <aclCon> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <aclRead> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_Controller.v".
WARNING:Xst:647 - Input <ASCIIColChar<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <n0020[13:0]> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <PixelOnOff> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <VGA_SignalGen>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_SignalGen.v".
        HorzPixelCount = 800
        HorzPixNBITS = 10
        VertPixelCount = 525
        VertPixNBITS = 10
        subPixelCountNBITS = 2
        subPixFreqDivision = 4
        HorzBackPorch = 48
        HorzFrontPorch = 16
        HorzActiveReg = 640
        VertBackPorch = 33
        VertFrontPorch = 10
        VertActiveReg = 480
        HSyncReg = 96
        VSyncReg = 2
    Found 10-bit register for signal <PixelCount>.
    Found 10-bit register for signal <LineCount>.
    Found 1-bit register for signal <Vsync>.
    Found 1-bit register for signal <Hsync>.
    Found 8-bit register for signal <ColorOut>.
    Found 2-bit register for signal <subPixelCount>.
    Found 2-bit adder for signal <subPixelCount[1]_GND_5_o_add_2_OUT> created at line 68.
    Found 10-bit adder for signal <PixelCount[9]_GND_5_o_add_6_OUT> created at line 76.
    Found 10-bit adder for signal <LineCount[9]_GND_5_o_add_10_OUT> created at line 86.
    Found 10-bit comparator lessequal for signal <n0010> created at line 89
    Found 10-bit comparator greater for signal <LineCount[9]_GND_5_o_LessThan_14_o> created at line 89
    Found 10-bit comparator lessequal for signal <n0017> created at line 91
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_5_o_LessThan_17_o> created at line 91
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_5_o_LessThan_19_o> created at line 92
    Found 10-bit comparator greater for signal <LineCount[9]_GND_5_o_LessThan_21_o> created at line 92
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_SignalGen> synthesized.

Synthesizing Unit <DispatchAndRam>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\DispatchAndRam.v".
WARNING:Xst:647 - Input <addressB<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DispatchAndRam> synthesized.

Synthesizing Unit <VGA_Dispatch>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\VGA_Dispatch.v".
    Found 16-bit register for signal <ASCIIColChar>.
    Found 16-bit register for signal <AddressA>.
    Found 11-bit adder for signal <n0026[10:0]> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <VGA_Dispatch> synthesized.

Synthesizing Unit <CoreI>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\CoreI.v".
        Fetch = 4'b0000
        Receive = 4'b0001
        Reset = 4'b0010
        Load = 4'b0011
        Store = 4'b0100
        Advance = 4'b0101
        Increment = 4'b0110
        Pause = 4'b0111
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <MemAddress>.
    Found 16-bit register for signal <WriteData>.
    Found 16-bit register for signal <Count>.
    Found 3-bit register for signal <PS>.
    Found 16-bit adder for signal <PC[15]_GND_9_o_add_7_OUT> created at line 105.
    Found 16-bit adder for signal <MemAddress[15]_GND_9_o_add_8_OUT> created at line 139.
    Found 16-bit adder for signal <Data[15]_GND_9_o_add_9_OUT> created at line 148.
    Found 16-bit adder for signal <Count[15]_GND_9_o_add_10_OUT> created at line 156.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <PS> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <CoreI> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Debouncer.v".
    Found 1-bit register for signal <sampledB>.
    Found 1-bit register for signal <Aout>.
    Found 1-bit register for signal <Bout>.
    Found 1-bit register for signal <sclk<6>>.
    Found 1-bit register for signal <sclk<5>>.
    Found 1-bit register for signal <sclk<4>>.
    Found 1-bit register for signal <sclk<3>>.
    Found 1-bit register for signal <sclk<2>>.
    Found 1-bit register for signal <sclk<1>>.
    Found 1-bit register for signal <sclk<0>>.
    Found 1-bit register for signal <sampledA>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <Encoder>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\Encoder.v".
    Found 32-bit register for signal <curState>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Encoder> synthesized.

Synthesizing Unit <ACL>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ACL.v".
    Summary:
	no macro.
Unit <ACL> synthesized.

Synthesizing Unit <sel_Data>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\sel_data.v".
    Found 10-bit register for signal <DOUT>.
    Found 9-bit subtractor for signal <GND_17_o_xAxis[8]_sub_12_OUT> created at line 88.
    Found 9-bit subtractor for signal <GND_17_o_yAxis[8]_sub_7_OUT> created at line 74.
    Found 9-bit subtractor for signal <GND_17_o_zAxis[8]_sub_10_OUT> created at line 81.
    Found 10-bit 4-to-1 multiplexer for signal <xAxis[9]_xAxis[9]_mux_14_OUT> created at line 72.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <sel_Data> synthesized.

Synthesizing Unit <SPIcomponent>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spicomponent.v".
    Summary:
	no macro.
Unit <SPIcomponent> synthesized.

Synthesizing Unit <SPImaster>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spimaster.v".
        state_type_idle = 3'b000
        state_type_configure = 3'b001
        state_type_transmitting = 3'b010
        state_type_recieving = 3'b011
        state_type_finished = 3'b100
        state_type_break = 3'b101
        state_type_holding = 3'b110
        data_type_x_axis = 2'b00
        data_type_y_axis = 2'b01
        data_type_z_axis = 2'b10
        configure_type_powerCtl = 2'b00
        configure_type_bwRate = 2'b01
        configure_type_dataFormat = 2'b10
        POWER_CTL = 16'b0010110100001000
        BW_RATE = 16'b0010110000001000
        DATA_FORMAT = 16'b0011000100000000
        xAxis0 = 16'b1011001000000000
        xAxis1 = 16'b1011001100000000
        yAxis0 = 16'b1011010000000000
        yAxis1 = 16'b1011010100000000
        zAxis0 = 16'b1011011000000000
        zAxis1 = 16'b1011011100000000
    Found 1-bit register for signal <transmit>.
    Found 3-bit register for signal <STATE>.
    Found 2-bit register for signal <DATA>.
    Found 12-bit register for signal <break_count>.
    Found 21-bit register for signal <hold_count>.
    Found 1-bit register for signal <done_configure>.
    Found 2-bit register for signal <CONFIGUREsel>.
    Found 16-bit register for signal <txdata>.
    Found 1-bit register for signal <register_select>.
    Found 1-bit register for signal <sample_done>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <x_axis_data<9>>.
    Found 1-bit register for signal <x_axis_data<8>>.
    Found 1-bit register for signal <x_axis_data<7>>.
    Found 1-bit register for signal <x_axis_data<6>>.
    Found 1-bit register for signal <x_axis_data<5>>.
    Found 1-bit register for signal <x_axis_data<4>>.
    Found 1-bit register for signal <x_axis_data<3>>.
    Found 1-bit register for signal <x_axis_data<2>>.
    Found 1-bit register for signal <x_axis_data<1>>.
    Found 1-bit register for signal <x_axis_data<0>>.
    Found 1-bit register for signal <y_axis_data<9>>.
    Found 1-bit register for signal <y_axis_data<8>>.
    Found 1-bit register for signal <y_axis_data<7>>.
    Found 1-bit register for signal <y_axis_data<6>>.
    Found 1-bit register for signal <y_axis_data<5>>.
    Found 1-bit register for signal <y_axis_data<4>>.
    Found 1-bit register for signal <y_axis_data<3>>.
    Found 1-bit register for signal <y_axis_data<2>>.
    Found 1-bit register for signal <y_axis_data<1>>.
    Found 1-bit register for signal <y_axis_data<0>>.
    Found 1-bit register for signal <z_axis_data<9>>.
    Found 1-bit register for signal <z_axis_data<8>>.
    Found 1-bit register for signal <z_axis_data<7>>.
    Found 1-bit register for signal <z_axis_data<6>>.
    Found 1-bit register for signal <z_axis_data<5>>.
    Found 1-bit register for signal <z_axis_data<4>>.
    Found 1-bit register for signal <z_axis_data<3>>.
    Found 1-bit register for signal <z_axis_data<2>>.
    Found 1-bit register for signal <z_axis_data<1>>.
    Found 1-bit register for signal <z_axis_data<0>>.
    Found 1-bit register for signal <end_configure>.
    Found 4-bit register for signal <prevstart>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 27                                             |
    | Inputs             | 14                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <DATA>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <CONFIGUREsel>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <break_count[11]_GND_19_o_add_83_OUT> created at line 391.
    Found 21-bit adder for signal <hold_count[20]_GND_19_o_add_89_OUT> created at line 405.
    Found 1-bit comparator greater for signal <n0118> created at line 399
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <SPImaster> synthesized.

Synthesizing Unit <SPIinterface>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\spiinterface.v".
        CLKDIVIDER = 8'b11111111
        TxType_idle = 2'b00
        TxType_transmitting = 2'b01
        RxType_idle = 2'b00
        RxType_recieving = 2'b01
        SCLKType_idle = 2'b00
        SCLKType_running = 2'b01
    Found 4-bit register for signal <tx_count>.
    Found 1-bit register for signal <sdo>.
    Found 2-bit register for signal <TxSTATE>.
    Found 8-bit register for signal <rx_shift_register>.
    Found 4-bit register for signal <rx_count>.
    Found 1-bit register for signal <done>.
    Found 2-bit register for signal <RxSTATE>.
    Found 8-bit register for signal <clk_count>.
    Found 2-bit register for signal <SCLKSTATE>.
    Found 1-bit register for signal <sck_previous>.
    Found 1-bit register for signal <sck_buffer>.
    Found 1-bit register for signal <clk_edge_buffer>.
    Found 16-bit register for signal <tx_shift_register>.
    Found finite state machine <FSM_5> for signal <TxSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <RxSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <SCLKSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <tx_count[3]_GND_20_o_add_8_OUT> created at line 141.
    Found 4-bit adder for signal <rx_count[3]_GND_20_o_add_37_OUT> created at line 191.
    Found 8-bit adder for signal <clk_count[7]_GND_20_o_add_64_OUT> created at line 247.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <SPIinterface> synthesized.

Synthesizing Unit <slaveSelect>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\slaveselect.v".
    Found 1-bit register for signal <ss>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <slaveSelect> synthesized.

Synthesizing Unit <ClkDiv_5Hz>.
    Related source file is "C:\Users\Kara\Desktop\pmodacl_demo_verilog\PmodACL_Demo\clkdiv_5hz.v".
        cntEndVal = 24'b100110001001011010000000
    Found 1-bit register for signal <CLKOUT>.
    Found 24-bit register for signal <clkCount>.
    Found 24-bit adder for signal <clkCount[23]_GND_22_o_add_2_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_5Hz> synthesized.

Synthesizing Unit <ACL_Controller>.
    Related source file is "C:\Users\Kara\Documents\GitHub\Assignment4_TextDisplay\ACL_Controller.v".
        receive = 1'b0
        send = 1'b1
    Found 1-bit register for signal <PS>.
WARNING:Xst:737 - Found 1-bit latch for signal <aclOut<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aclOut<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <GND_23_o_aclIn[9]_LessThan_2_o> created at line 46
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ACL_Controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 4
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Registers                                            : 41
 1-bit register                                        : 16
 10-bit register                                       : 6
 12-bit register                                       : 1
 16-bit register                                       : 8
 2-bit register                                        : 1
 21-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 8-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 8
 1-bit comparator greater                              : 1
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 118
 1-bit 2-to-1 multiplexer                              : 82
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 15
 21-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram.ngc>.
Loading core <ram> for timing and area information for instance <R>.
INFO:Xst:2261 - The FF/Latch <aclOut_0> in Unit <aclCon> is equivalent to the following FF/Latch, which will be removed : <NS> 
WARNING:Xst:2677 - Node <AddressA_15> of sequential type is unconnected in block <Dispatch>.

Synthesizing (advanced) Unit <ClkDiv_5Hz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_5Hz> synthesized (advanced).

Synthesizing (advanced) Unit <CoreI>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
The following registers are absorbed into counter <MemAddress>: 1 register on signal <MemAddress>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <CoreI> synthesized (advanced).

Synthesizing (advanced) Unit <SPIinterface>.
The following registers are absorbed into counter <tx_count>: 1 register on signal <tx_count>.
The following registers are absorbed into counter <rx_count>: 1 register on signal <rx_count>.
Unit <SPIinterface> synthesized (advanced).

Synthesizing (advanced) Unit <SPImaster>.
The following registers are absorbed into counter <break_count>: 1 register on signal <break_count>.
Unit <SPImaster> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SignalGen>.
The following registers are absorbed into counter <subPixelCount>: 1 register on signal <subPixelCount>.
The following registers are absorbed into counter <PixelCount>: 1 register on signal <PixelCount>.
The following registers are absorbed into counter <LineCount>: 1 register on signal <LineCount>.
Unit <VGA_SignalGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 21-bit adder                                          : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Counters                                             : 10
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 188
 Flip-Flops                                            : 188
# Comparators                                          : 8
 1-bit comparator greater                              : 1
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 82
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 13
 21-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <aclOut_2> has a constant value of 0 in block <ACL_Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <aclOut_0> in Unit <ACL_Controller> is equivalent to the following FF/Latch, which will be removed : <NS> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_4> on signal <CONFIGUREsel[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_3> on signal <DATA[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_2> on signal <STATE[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 100   | 100
 011   | 011
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_5> on signal <TxSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_6> on signal <RxSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_7> on signal <SCLKSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
WARNING:Xst:1710 - FF/Latch <txdata_0> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_1> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_2> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_4> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_5> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_6> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_7> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_14> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <txdata_3> in Unit <SPImaster> is equivalent to the following FF/Latch, which will be removed : <txdata_11> 

Optimizing unit <Top> ...

Optimizing unit <sel_Data> ...

Optimizing unit <SPImaster> ...

Optimizing unit <SPIinterface> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <VGA_SignalGen> ...

Optimizing unit <VGA_Dispatch> ...

Optimizing unit <CoreI> ...
WARNING:Xst:1710 - FF/Latch <DAR/Dispatch/AddressA_14> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_ACL/SPI/C1/tx_shift_register_2> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_ACL/SPI/C1/tx_shift_register_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_ACL/SPI/C1/tx_shift_register_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DAR/Dispatch/AddressA_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c/PC_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:1293 - FF/Latch <c/MemAddress_15> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c/MemAddress_14> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c/MemAddress_13> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 10.
Latch aclCon/aclOut_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1239
#      GND                         : 2
#      INV                         : 27
#      LUT1                        : 115
#      LUT2                        : 23
#      LUT3                        : 90
#      LUT4                        : 83
#      LUT5                        : 132
#      LUT6                        : 436
#      MUXCY                       : 141
#      MUXF7                       : 38
#      VCC                         : 2
#      XORCY                       : 150
# FlipFlops/Latches                : 306
#      FD                          : 22
#      FDC                         : 34
#      FDCE                        : 1
#      FDE                         : 89
#      FDR                         : 43
#      FDRE                        : 111
#      FDS                         : 4
#      LD                          : 2
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 19
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             305  out of  18224     1%  
 Number of Slice LUTs:                  906  out of   9112     9%  
    Number used as Logic:               906  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    931
   Number with an unused Flip Flop:     626  out of    931    67%  
   Number with an unused LUT:            25  out of    931     2%  
   Number of fully used LUT-FF pairs:   280  out of    931    30%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  19  out of    232     8%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)   | Load  |
--------------------------------------------------------------------+-------------------------+-------+
extClk                                                              | IBUFG+BUFG              | 336   |
aclCon/PS_hasBeenRead_Mux_6_o(aclCon/Mmux_PS_hasBeenRead_Mux_6_o1:O)| NONE(*)(aclCon/aclOut_0)| 2     |
--------------------------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.230ns (Maximum Frequency: 121.506MHz)
   Minimum input arrival time before clock: 6.204ns
   Maximum output required time after clock: 4.045ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'extClk'
  Clock period: 8.230ns (frequency: 121.506MHz)
  Total number of paths / destination ports: 170356 / 1877
-------------------------------------------------------------------------
Delay:               8.230ns (Levels of Logic = 6)
  Source:            DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:       DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Source Clock:      extClk rising
  Destination Clock: extClk rising

  Data Path: DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            128   0.447   2.315  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>)
     LUT6:I0->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81)
     LUT6:I2->O            1   0.203   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3)
     MUXF7:I1->O          10   0.140   1.085  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7 (doutb<0>)
     end scope: 'DAR/R:doutb<0>'
     LUT6:I3->O           10   0.205   0.961  c/Mmux_Address191 (c/Mmux_Address19)
     LUT4:I2->O           32   0.203   1.291  c/Mmux_Address91 (addressB<2>)
     begin scope: 'DAR/R:addrb<2>'
     RAMB16BWER:ADDRB6         0.350          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      8.230ns (1.751ns logic, 6.479ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'extClk'
  Total number of paths / destination ports: 271 / 216
-------------------------------------------------------------------------
Offset:              6.204ns (Levels of Logic = 5)
  Source:            sw<1> (PAD)
  Destination:       _ACL/SDATA/DOUT_7 (FF)
  Destination Clock: extClk rising

  Data Path: sw<1> to _ACL/SDATA/DOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.457  sw_1_IBUF (sw_1_IBUF)
     LUT6:I0->O            4   0.203   0.684  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT961 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT96)
     LUT3:I2->O            2   0.205   0.981  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT91311 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT9131)
     LUT6:I0->O            1   0.203   0.944  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT84 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT83)
     LUT6:I0->O            1   0.203   0.000  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_14_OUT87 (_ACL/SDATA/xAxis[9]_xAxis[9]_mux_14_OUT<7>)
     FDC:D                     0.102          _ACL/SDATA/DOUT_7
    ----------------------------------------
    Total                      6.204ns (2.138ns logic, 4.066ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'extClk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 1)
  Source:            _ACL/SPI/C1/sck_buffer (FF)
  Destination:       sclk (PAD)
  Source Clock:      extClk rising

  Data Path: _ACL/SPI/C1/sck_buffer to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             17   0.447   1.027  _ACL/SPI/C1/sck_buffer (_ACL/SPI/C1/sck_buffer)
     OBUF:I->O                 2.571          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.045ns (3.018ns logic, 1.027ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclCon/PS_hasBeenRead_Mux_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            aclCon/aclOut_0_1 (LATCH)
  Destination:       led (PAD)
  Source Clock:      aclCon/PS_hasBeenRead_Mux_6_o falling

  Data Path: aclCon/aclOut_0_1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  aclCon/aclOut_0_1 (aclCon/aclOut_0_1)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclCon/PS_hasBeenRead_Mux_6_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
extClk         |         |         |    1.923|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock extClk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
aclCon/PS_hasBeenRead_Mux_6_o|         |    1.179|         |         |
extClk                       |    8.230|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.21 secs
 
--> 

Total memory usage is 295736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    7 (   0 filtered)

