{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736174574979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174574984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:42:54 2025 " "Processing started: Mon Jan 06 22:42:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174574984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174574984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_rgb_char -c lcd_rgb_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174574984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736174575603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736174575603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_top " "Found entity 1: seg_led_top" {  } { { "../rtl/SEG_LED/seg_led_top.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/SEG_LED/count.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/RS485/uart_tx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/RS485/uart_rx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/rs485_key_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/rs485_key_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485_key_led " "Found entity 1: rs485_key_led" {  } { { "../rtl/RS485/rs485_key_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/RS485/led_ctrl.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_trig " "Found entity 1: key_trig" {  } { { "../rtl/RS485/key_trig.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/RS485/key_debounce.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174582994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174582994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_rgb_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_rgb_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_char " "Found entity 1: lcd_rgb_char" {  } { { "../rtl/LCD/lcd_rgb_char.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/LCD/lcd_driver.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_10000x16b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_10000x16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_10000x16b " "Found entity 1: rom_10000x16b" {  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736174583219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_char lcd_rgb_char:u_lcd_rgb_char " "Elaborating entity \"lcd_rgb_char\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\"" {  } { { "../rtl/top_file.v" "u_lcd_rgb_char" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id " "Elaborating entity \"rd_id\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_rd_id" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_clk_div" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_lcd_display" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(83) " "Verilog HDL assignment warning at lcd_display.v(83): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583238 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(84) " "Verilog HDL assignment warning at lcd_display.v(84): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583238 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(85) " "Verilog HDL assignment warning at lcd_display.v(85): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583238 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_display.v(95) " "Verilog HDL assignment warning at lcd_display.v(95): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583238 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_display.v(155) " "Verilog HDL Case Statement information at lcd_display.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736174583241 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_en lcd_display.v(196) " "Verilog HDL Always Construct warning at lcd_display.v(196): inferring latch(es) for variable \"number_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736174583260 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_en lcd_display.v(196) " "Inferred latch for \"number_en\" at lcd_display.v(196)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583294 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_10000x16b lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst " "Elaborating entity \"rom_10000x16b\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\"" {  } { { "../rtl/LCD/lcd_display.v" "rom_10000x16b_inst" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_10000x16b.v" "altsyncram_component" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../doc/ZDYZ.mif " "Parameter \"init_file\" = \"../doc/ZDYZ.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174583517 ""}  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174583517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2b1 " "Found entity 1: altsyncram_f2b1" {  } { { "db/altsyncram_f2b1.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2b1 lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated " "Elaborating entity \"altsyncram_f2b1\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus180/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_f2b1.tdf" "rden_decode" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174583646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174583646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_f2b1.tdf" "mux2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_lcd_driver" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 lcd_driver.v(110) " "Verilog HDL assignment warning at lcd_driver.v(110): truncated value with size 24 to match size of target (16)" {  } { { "../rtl/LCD/lcd_driver.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583702 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_driver:u_lcd_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485_key_led rs485_key_led:u_rs485_key_led " "Elaborating entity \"rs485_key_led\" for hierarchy \"rs485_key_led:u_rs485_key_led\"" {  } { { "../rtl/top_file.v" "u_rs485_key_led" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx rs485_key_led:u_rs485_key_led\|uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"rs485_key_led:u_rs485_key_led\|uart_rx:u_uart_rx\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_uart_rx" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl rs485_key_led:u_rs485_key_led\|led_ctrl:u_led_ctrl " "Elaborating entity \"led_ctrl\" for hierarchy \"rs485_key_led:u_rs485_key_led\|led_ctrl:u_led_ctrl\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_led_ctrl" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_trig rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig " "Elaborating entity \"key_trig\" for hierarchy \"rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_key_trig" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\|key_debounce:u_key_debounce_0 " "Elaborating entity \"key_debounce\" for hierarchy \"rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\|key_debounce:u_key_debounce_0\"" {  } { { "../rtl/RS485/key_trig.v" "u_key_debounce_0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx rs485_key_led:u_rs485_key_led\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"rs485_key_led:u_rs485_key_led\|uart_tx:u_uart_tx\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_uart_tx" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_top seg_led_top:u_seg_led_top " "Elaborating entity \"seg_led_top\" for hierarchy \"seg_led_top:u_seg_led_top\"" {  } { { "../rtl/top_file.v" "u_seg_led_top" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count seg_led_top:u_seg_led_top\|count:u_count " "Elaborating entity \"count\" for hierarchy \"seg_led_top:u_seg_led_top\|count:u_count\"" {  } { { "../rtl/SEG_LED/seg_led_top.v" "u_count" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led_top:u_seg_led_top\|seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\"" {  } { { "../rtl/SEG_LED/seg_led_top.v" "u_seg_led" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174583737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(41) " "Verilog HDL assignment warning at seg_led.v(41): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(42) " "Verilog HDL assignment warning at seg_led.v(42): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(43) " "Verilog HDL assignment warning at seg_led.v(43): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(44) " "Verilog HDL assignment warning at seg_led.v(44): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(45) " "Verilog HDL assignment warning at seg_led.v(45): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(46) " "Verilog HDL assignment warning at seg_led.v(46): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174583738 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Div0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Div1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod0\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div1\"" {  } { { "../rtl/LCD/lcd_display.v" "Div1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod2\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div0\"" {  } { { "../rtl/LCD/lcd_display.v" "Div0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod1\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174584936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736174584936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585007 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585228 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585300 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585333 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod0\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585494 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585615 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174585787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174585787 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174585787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174585829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174585829 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736174586239 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/RS485/uart_tx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_tx.v" 6 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 168 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 220 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "../rtl/RS485/key_debounce.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_debounce.v" 7 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 311 -1 0 } } { "../rtl/RS485/key_trig.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 26 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 232 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736174586266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736174586266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174586797 "|top_file|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174586797 "|top_file|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174586797 "|top_file|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174586797 "|top_file|lcd_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174586797 "|top_file|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736174586797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736174586873 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736174589321 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[1\]~14" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174589329 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\|pixel_xpos\[0\]~25 " "Logic cell \"lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\|pixel_xpos\[0\]~25\"" {  } { { "../rtl/LCD/lcd_driver.v" "pixel_xpos\[0\]~25" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 116 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174589329 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174589329 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1736174589329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736174589593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174589593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2032 " "Implemented 2032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736174589763 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736174589763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736174589763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1952 " "Implemented 1952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736174589763 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736174589763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736174589763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174589789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:43:09 2025 " "Processing ended: Mon Jan 06 22:43:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174589789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174589789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174589789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174589789 ""}
