Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 18 17:47:53 2024
| Host         : LAPTOP-CJ972H0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TL_timing_summary_routed.rpt -pb TL_timing_summary_routed.pb -rpx TL_timing_summary_routed.rpx -warn_on_violation
| Design       : TL
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        2           
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: en_i (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/shift_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.057        0.000                      0                   49        0.165        0.000                      0                   49        2.633        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_i               {0.000 5.000}        10.000          100.000         
  clk_o_Int_PLL     {0.000 50.000}       100.000         10.000          
  clkfbout_Int_PLL  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_o_Int_PLL          46.057        0.000                      0                   49        0.165        0.000                      0                   49       49.500        0.000                       0                    52  
  clkfbout_Int_PLL                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_o_Int_PLL                       
(none)            clkfbout_Int_PLL                    
(none)                              clk_o_Int_PLL     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_Int_PLL
  To Clock:  clk_o_Int_PLL

Setup :            0  Failing Endpoints,  Worst Slack       46.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.057ns  (required time - arrival time)
  Source:                 comp2/PISO[7].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.272%)  route 0.649ns (58.728%))
  Logic Levels:           0  
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 49.013 - 50.000 ) 
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    -1.790    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.666 r  shift_s_i_3/O
                         net (fo=1, routed)           0.731    -0.934    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.833 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.864     1.031    comp2/PISO[7].PISO_reg/clk_and_en_s
    SLICE_X113Y62        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     1.487 r  comp2/PISO[7].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.649     2.135    comp1/SIPO[1].SIPO_reg/Q_o_reg_1
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.430    49.013    comp1/SIPO[1].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.528    48.486    
                         clock uncertainty           -0.226    48.259    
    SLICE_X111Y60        FDCE (Setup_fdce_C_D)       -0.067    48.192    comp1/SIPO[1].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         48.192    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 46.057    

Slack (MET) :             47.471ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        2.010ns  (logic 0.611ns (30.399%)  route 1.399ns (69.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.802    52.293    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.152    52.445 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.597    53.041    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[2].PISO_reg/clk_and_en_s
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)       -0.266   100.512    comp2/PISO[2].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.512    
                         arrival time                         -53.041    
  -------------------------------------------------------------------
                         slack                                 47.471    

Slack (MET) :             48.053ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.775%)  route 1.143ns (66.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           1.143    52.634    comp3/shift_s
    SLICE_X113Y64        LUT4 (Prop_lut4_I1_O)        0.124    52.758 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000    52.758    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[6].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y64        FDCE (Setup_fdce_C_D)        0.032   100.810    comp2/PISO[6].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.810    
                         arrival time                         -52.758    
  -------------------------------------------------------------------
                         slack                                 48.053    

Slack (MET) :             48.057ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.721ns  (logic 0.583ns (33.873%)  route 1.138ns (66.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           1.138    52.629    comp3/shift_s
    SLICE_X113Y64        LUT4 (Prop_lut4_I1_O)        0.124    52.753 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000    52.753    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[5].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y64        FDCE (Setup_fdce_C_D)        0.031   100.809    comp2/PISO[5].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.809    
                         arrival time                         -52.753    
  -------------------------------------------------------------------
                         slack                                 48.057    

Slack (MET) :             48.228ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.548ns  (logic 0.583ns (37.658%)  route 0.965ns (62.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.965    52.456    comp3/shift_s
    SLICE_X113Y64        LUT4 (Prop_lut4_I1_O)        0.124    52.580 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000    52.580    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[3].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y64        FDCE (Setup_fdce_C_D)        0.029   100.807    comp2/PISO[3].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.807    
                         arrival time                         -52.580    
  -------------------------------------------------------------------
                         slack                                 48.228    

Slack (MET) :             48.458ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.320ns  (logic 0.583ns (44.162%)  route 0.737ns (55.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.737    52.228    comp3/shift_s
    SLICE_X113Y64        LUT4 (Prop_lut4_I1_O)        0.124    52.352 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000    52.352    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[4].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y64        FDCE (Setup_fdce_C_D)        0.031   100.809    comp2/PISO[4].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.809    
                         arrival time                         -52.352    
  -------------------------------------------------------------------
                         slack                                 48.458    

Slack (MET) :             48.617ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.160ns  (logic 0.583ns (50.256%)  route 0.577ns (49.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 100.945 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.577    52.068    comp3/shift_s
    SLICE_X113Y62        LUT4 (Prop_lut4_I1_O)        0.124    52.192 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000    52.192    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X113Y62        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.685   100.945    comp2/PISO[7].PISO_reg/clk_and_en_s
    SLICE_X113Y62        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.006    
                         clock uncertainty           -0.226   100.779    
    SLICE_X113Y62        FDCE (Setup_fdce_C_D)        0.029   100.808    comp2/PISO[7].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.808    
                         arrival time                         -52.192    
  -------------------------------------------------------------------
                         slack                                 48.617    

Slack (MET) :             48.628ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.148ns  (logic 0.583ns (50.784%)  route 0.565ns (49.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.565    52.056    comp3/shift_s
    SLICE_X113Y63        LUT3 (Prop_lut3_I1_O)        0.124    52.180 r  comp3/Q_o_i_1__6/O
                         net (fo=1, routed)           0.000    52.180    comp2/PISO[0].PISO_reg/PISO_data_after_mux_s_0
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[0].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y63        FDCE (Setup_fdce_C_D)        0.029   100.807    comp2/PISO[0].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.807    
                         arrival time                         -52.180    
  -------------------------------------------------------------------
                         slack                                 48.628    

Slack (MET) :             48.680ns  (required time - arrival time)
  Source:                 comp3/shift_s_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        1.142ns  (logic 0.577ns (50.525%)  route 0.565ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 100.944 - 100.000 ) 
    Source Clock Delay      (SCD):    1.032ns = ( 51.032 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.865    51.032    comp3/clk_and_en_s
    SLICE_X111Y61        FDCE                                         r  comp3/shift_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.459    51.491 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.565    52.056    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.118    52.174 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000    52.174    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    98.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    98.530 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    99.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.261 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   100.944    comp2/PISO[1].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C
                         clock pessimism              0.060   101.005    
                         clock uncertainty           -0.226   100.778    
    SLICE_X113Y63        FDCE (Setup_fdce_C_D)        0.075   100.853    comp2/PISO[1].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        100.853    
                         arrival time                         -52.174    
  -------------------------------------------------------------------
                         slack                                 48.680    

Slack (MET) :             91.963ns  (required time - arrival time)
  Source:                 comp3/nClk_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/nClk_s_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL fall@150.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        7.847ns  (logic 4.534ns (57.781%)  route 3.313ns (42.219%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 150.944 - 150.000 ) 
    Source Clock Delay      (SCD):    1.034ns = ( 51.034 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    43.930 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    45.779    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.880 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.330    48.210    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    48.334 f  shift_s_i_3/O
                         net (fo=1, routed)           0.731    49.066    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.167 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.867    51.034    comp3/clk_and_en_s
    SLICE_X110Y57        FDCE                                         r  comp3/nClk_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.459    51.493 r  comp3/nClk_s_reg[1]/Q
                         net (fo=2, routed)           0.668    52.161    comp3/nClk_s_reg[1]
    SLICE_X112Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    52.798 r  comp3/shift_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    52.798    comp3/shift_s1_carry_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.915 r  comp3/shift_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.915    comp3/shift_s1_carry__0_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.032 r  comp3/shift_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    53.032    comp3/shift_s1_carry__1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  comp3/shift_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    53.149    comp3/shift_s1_carry__2_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  comp3/shift_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    53.266    comp3/shift_s1_carry__3_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  comp3/shift_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    53.383    comp3/shift_s1_carry__4_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.706 f  comp3/shift_s1_carry__5/O[1]
                         net (fo=2, routed)           0.946    54.652    comp3/shift_s1[26]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.306    54.958 r  comp3/shift_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    54.958    comp3/shift_s0_carry__2_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.508 f  comp3/shift_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.698    57.206    comp3/load
    SLICE_X110Y57        LUT2 (Prop_lut2_I1_O)        0.124    57.330 r  comp3/nClk_s[0]_i_6/O
                         net (fo=1, routed)           0.000    57.330    comp3/nClk_s[0]_i_6_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.862 r  comp3/nClk_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.862    comp3/nClk_s_reg[0]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.976 r  comp3/nClk_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.976    comp3/nClk_s_reg[4]_i_1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.090 r  comp3/nClk_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.090    comp3/nClk_s_reg[8]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.204 r  comp3/nClk_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.204    comp3/nClk_s_reg[12]_i_1_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.318 r  comp3/nClk_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.318    comp3/nClk_s_reg[16]_i_1_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.432 r  comp3/nClk_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.432    comp3/nClk_s_reg[20]_i_1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.546 r  comp3/nClk_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.546    comp3/nClk_s_reg[24]_i_1_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.880 r  comp3/nClk_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    58.880    comp3/nClk_s_reg[28]_i_1_n_6
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                    150.000   150.000 f  
    Y9                                                0.000   150.000 f  clk_i (IN)
                         net (fo=0)                   0.000   150.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   151.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   152.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   144.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686   146.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   146.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022   148.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100   148.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639   149.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   149.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684   150.944    comp3/clk_and_en_s
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.060   151.005    
                         clock uncertainty           -0.226   150.778    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)        0.065   150.843    comp3/nClk_s_reg[29]
  -------------------------------------------------------------------
                         required time                        150.843    
                         arrival time                         -58.880    
  -------------------------------------------------------------------
                         slack                                 91.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 50.229 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.084ns = ( 49.916 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.204    49.916    comp1/SIPO[4].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.141    50.057 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.129    50.185    comp1/SIPO[5].SIPO_reg/Q_o_reg_1
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[5].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.279    49.950    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.070    50.020    comp1/SIPO[5].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -50.020    
                         arrival time                          50.185    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 comp2/PISO[2].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.787    -0.339    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  shift_s_i_3/O
                         net (fo=1, routed)           0.267    -0.027    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.001 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.634     0.633    comp2/PISO[2].PISO_reg/clk_and_en_s
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     0.797 r  comp2/PISO[2].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.082     0.879    comp3/PISO_data_before_mux_s_3
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.045     0.924 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.924    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[3].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.589     0.646    
    SLICE_X113Y64        FDCE (Hold_fdce_C_D)         0.091     0.737    comp2/PISO[3].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 comp2/PISO[0].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.787    -0.339    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  shift_s_i_3/O
                         net (fo=1, routed)           0.267    -0.027    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.001 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.634     0.633    comp2/PISO[0].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  comp2/PISO[0].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.156     0.930    comp3/PISO_data_before_mux_s_1
    SLICE_X113Y63        LUT4 (Prop_lut4_I3_O)        0.042     0.972 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000     0.972    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[1].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.602     0.633    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.107     0.740    comp2/PISO[1].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 comp2/PISO[3].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.787    -0.339    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  shift_s_i_3/O
                         net (fo=1, routed)           0.267    -0.027    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.001 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.634     0.633    comp2/PISO[3].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  comp2/PISO[3].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.158     0.932    comp3/PISO_data_before_mux_s_4
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.045     0.977 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.977    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[4].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.602     0.633    
    SLICE_X113Y64        FDCE (Hold_fdce_C_D)         0.092     0.725    comp2/PISO[4].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 50.226 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.084ns = ( 49.916 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.204    49.916    comp1/SIPO[1].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.141    50.057 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.182    50.239    comp1/SIPO[2].SIPO_reg/Q_o_reg_1
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[2].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.310    49.916    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.066    49.982    comp1/SIPO[2].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -49.982    
                         arrival time                          50.239    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 50.229 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.083ns = ( 49.917 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.205    49.917    comp1/SIPO[6].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.141    50.058 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.189    50.247    comp1/SIPO[7].SIPO_reg/Q_o_reg_1
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[7].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.312    49.917    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.070    49.987    comp1/SIPO[7].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -49.987    
                         arrival time                          50.247    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.926%)  route 0.212ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 50.226 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.084ns = ( 49.916 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.204    49.916    comp1/SIPO[2].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.141    50.057 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.212    50.269    comp1/SIPO[3].SIPO_reg/Q_o_reg_1
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[3].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.310    49.916    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.070    49.986    comp1/SIPO[3].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -49.986    
                         arrival time                          50.269    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.062%)  route 0.211ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 50.229 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.083ns = ( 49.917 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.205    49.917    comp1/SIPO[5].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.141    50.058 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.211    50.269    comp1/SIPO[6].SIPO_reg/Q_o_reg_1
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[6].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.312    49.917    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.066    49.983    comp1/SIPO[6].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -49.983    
                         arrival time                          50.269    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 comp2/PISO[4].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.787    -0.339    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  shift_s_i_3/O
                         net (fo=1, routed)           0.267    -0.027    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.001 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.634     0.633    comp2/PISO[4].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  comp2/PISO[4].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.196     0.971    comp3/PISO_data_before_mux_s_5
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.045     1.016 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     1.016    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[5].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.602     0.633    
    SLICE_X113Y64        FDCE (Hold_fdce_C_D)         0.092     0.725    comp2/PISO[5].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL fall@50.000ns - clk_o_Int_PLL fall@50.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.944%)  route 0.231ns (62.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 50.229 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.083ns = ( 49.917 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    50.258 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    48.315 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    48.848    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.874 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           0.793    49.667    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.045    49.712 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.205    49.917    comp1/SIPO[7].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.141    50.058 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.231    50.289    comp1/SIPO[8].SIPO_reg/Q_o_reg_1
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[8].SIPO_reg/en_i
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.312    49.917    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.072    49.989    comp1/SIPO[8].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                        -49.989    
                         arrival time                          50.289    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_Int_PLL
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { comp4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   shift_s_reg_i_1/I
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1   comp4/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X111Y60   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X111Y60   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X111Y60   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X111Y60   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y61   comp1/SIPO[6].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y61   comp1/SIPO[7].SIPO_reg/Q_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X111Y60   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Int_PLL
  To Clock:  clkfbout_Int_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Int_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { comp4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   comp4/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[8].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.020ns (50.854%)  route 3.885ns (49.146%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[8].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[8].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           3.885     4.403    led_o_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.905 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.905    led_o[7]
    U14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.055ns (64.165%)  route 2.265ns (35.835%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.265     2.783    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.319 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.319    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 4.049ns (64.105%)  route 2.267ns (35.895%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.267     2.785    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.316 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.316    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 4.048ns (64.597%)  route 2.218ns (35.403%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.218     2.736    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     6.266 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.266    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.049ns (65.404%)  route 2.142ns (34.596%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.142     2.660    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.191 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.191    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.040ns (65.647%)  route 2.114ns (34.353%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.114     2.632    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     6.155 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.155    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.030ns (66.050%)  route 2.072ns (33.950%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.072     2.590    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     6.102 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.102    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.032ns (67.549%)  route 1.937ns (32.451%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           1.937     2.455    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.968 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.968    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.760ns  (logic 0.124ns (2.605%)  route 4.636ns (97.395%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.327     4.760    comp1/SIPO[5].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.760ns  (logic 0.124ns (2.605%)  route 4.636ns (97.395%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.327     4.760    comp1/SIPO[6].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.379ns (75.236%)  route 0.454ns (24.764%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.454     0.618    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.833 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.833    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.377ns (73.111%)  route 0.507ns (26.889%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.507     0.671    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.884 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.884    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.387ns (72.612%)  route 0.523ns (27.388%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.523     0.687    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.911 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.911    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.116%)  route 0.540ns (27.884%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.540     0.704    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.936 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.936    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.395ns (71.886%)  route 0.545ns (28.114%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.545     0.709    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.940 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.940    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 0.045ns (2.296%)  route 1.915ns (97.704%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.440     1.960    comp1/SIPO[1].memory_reg/Q_o_reg_2
    SLICE_X112Y60        FDCE                                         f  comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 0.045ns (2.296%)  route 1.915ns (97.704%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.440     1.960    comp1/SIPO[2].memory_reg/Q_o_reg_2
    SLICE_X112Y60        FDCE                                         f  comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 0.045ns (2.296%)  route 1.915ns (97.704%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.440     1.960    comp1/SIPO[3].memory_reg/Q_o_reg_2
    SLICE_X112Y60        FDCE                                         f  comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 0.045ns (2.296%)  route 1.915ns (97.704%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.440     1.960    comp1/SIPO[4].memory_reg/Q_o_reg_2
    SLICE_X112Y60        FDCE                                         f  comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.396ns (70.425%)  route 0.586ns (29.575%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.586     0.750    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.982 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.982    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_o_Int_PLL
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.175ns (29.702%)  route 0.414ns (70.298%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[4].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.175    50.401 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.414    50.815    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.175ns (33.176%)  route 0.352ns (66.824%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[7].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.175    50.404 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.352    50.756    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.175ns (38.247%)  route 0.283ns (61.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[5].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.175    50.404 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.283    50.686    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.175ns (39.830%)  route 0.264ns (60.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[2].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.175    50.401 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.264    50.665    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.175ns (40.954%)  route 0.252ns (59.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[6].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.175    50.404 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.252    50.656    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.175ns (42.444%)  route 0.237ns (57.556%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[1].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.175    50.401 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.237    50.638    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.175ns (49.238%)  route 0.180ns (50.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.238    50.229    comp1/SIPO[8].SIPO_reg/en_i
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.175    50.404 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.180    50.584    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.175ns (50.090%)  route 0.174ns (49.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.099    49.935    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.056    49.991 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.235    50.226    comp1/SIPO[3].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.175    50.401 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.174    50.575    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.685ns  (logic 0.367ns (53.544%)  route 0.318ns (46.456%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.462    49.046    comp1/SIPO[8].SIPO_reg/en_i
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.367    49.413 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.318    49.731    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.722ns  (logic 0.367ns (50.805%)  route 0.355ns (49.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.430    49.013    comp1/SIPO[3].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.367    49.380 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.355    49.736    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.367ns (42.610%)  route 0.494ns (57.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.430    49.013    comp1/SIPO[1].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.367    49.380 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.494    49.875    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.870ns  (logic 0.367ns (42.169%)  route 0.503ns (57.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.462    49.046    comp1/SIPO[6].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.367    49.413 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.503    49.916    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.915ns  (logic 0.367ns (40.093%)  route 0.548ns (59.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.430    49.013    comp1/SIPO[2].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.367    49.380 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.548    49.929    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.930ns  (logic 0.367ns (39.482%)  route 0.563ns (60.519%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.462    49.046    comp1/SIPO[5].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.367    49.413 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.563    49.975    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.040ns  (logic 0.367ns (35.282%)  route 0.673ns (64.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.430    49.013    comp1/SIPO[4].SIPO_reg/Q_o_reg_2
    SLICE_X111Y60        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.367    49.380 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.673    50.054    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X112Y60        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.031ns  (logic 0.367ns (35.580%)  route 0.664ns (64.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.075    48.484    comp1/SIPO[8].SIPO_reg/clk_o
    SLICE_X109Y61        LUT2 (Prop_lut2_I0_O)        0.100    48.584 r  comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O
                         net (fo=8, routed)           0.462    49.046    comp1/SIPO[7].SIPO_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.367    49.413 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.664    50.077    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Int_PLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk_i (IN)
                         net (fo=0)                   0.000    25.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    25.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.927    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700    23.227 f  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580    23.807    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.836 f  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           0.849    24.685    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_o_Int_PLL

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.790     5.223    comp3/bbstub_locked
    SLICE_X110Y64        FDCE                                         f  comp3/nClk_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    48.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    48.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639    49.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684    50.944    comp3/clk_and_en_s
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[29]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.790     5.223    comp3/bbstub_locked
    SLICE_X110Y64        FDCE                                         f  comp3/nClk_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    48.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    48.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639    49.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684    50.944    comp3/clk_and_en_s
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[29]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[30]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.790     5.223    comp3/bbstub_locked
    SLICE_X110Y64        FDCE                                         f  comp3/nClk_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    48.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    48.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639    49.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684    50.944    comp3/clk_and_en_s
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[31]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.790     5.223    comp3/bbstub_locked
    SLICE_X110Y64        FDCE                                         f  comp3/nClk_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    48.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    48.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639    49.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684    50.944    comp3/clk_and_en_s
    SLICE_X110Y64        FDCE                                         r  comp3/nClk_s_reg[31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 0.124ns (2.384%)  route 5.078ns (97.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.769     5.202    comp2/PISO[2].PISO_reg/Q_o_reg_0
    SLICE_X112Y64        FDCE                                         f  comp2/PISO[2].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    -1.570    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    -1.470 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    -0.830    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.739 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684     0.944    comp2/PISO[2].PISO_reg/clk_and_en_s
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 0.124ns (2.384%)  route 5.078ns (97.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.769     5.202    comp2/PISO[3].PISO_reg/Q_o_reg_0
    SLICE_X113Y64        FDCE                                         f  comp2/PISO[3].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    -1.570    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    -1.470 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    -0.830    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.739 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684     0.944    comp2/PISO[3].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 0.124ns (2.384%)  route 5.078ns (97.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.769     5.202    comp2/PISO[4].PISO_reg/Q_o_reg_0
    SLICE_X113Y64        FDCE                                         f  comp2/PISO[4].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    -1.570    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    -1.470 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    -0.830    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.739 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684     0.944    comp2/PISO[4].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 0.124ns (2.384%)  route 5.078ns (97.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.769     5.202    comp2/PISO[5].PISO_reg/Q_o_reg_0
    SLICE_X113Y64        FDCE                                         f  comp2/PISO[5].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    -1.570    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    -1.470 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    -0.830    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.739 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684     0.944    comp2/PISO[5].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 0.124ns (2.384%)  route 5.078ns (97.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.769     5.202    comp2/PISO[6].PISO_reg/Q_o_reg_0
    SLICE_X113Y64        FDCE                                         f  comp2/PISO[6].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    -1.570    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    -1.470 r  shift_s_i_3/O
                         net (fo=1, routed)           0.639    -0.830    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.739 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684     0.944    comp2/PISO[6].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[24]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 0.124ns (2.439%)  route 4.961ns (97.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           3.309     3.309    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.124     3.433 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          1.652     5.085    comp3/bbstub_locked
    SLICE_X110Y63        FDCE                                         f  comp3/nClk_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    44.631 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    46.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.408 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           2.022    48.430    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100    48.530 f  shift_s_i_3/O
                         net (fo=1, routed)           0.639    49.170    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.261 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          1.684    50.944    comp3/clk_and_en_s
    SLICE_X110Y63        FDCE                                         r  comp3/nClk_s_reg[24]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.282ns (29.392%)  route 0.679ns (70.608%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.679     0.916    comp3/en_i_IBUF
    SLICE_X113Y64        LUT4 (Prop_lut4_I2_O)        0.045     0.961 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.961    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[5].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.282ns (29.392%)  route 0.679ns (70.608%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.679     0.916    comp3/en_i_IBUF
    SLICE_X113Y64        LUT4 (Prop_lut4_I2_O)        0.045     0.961 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.961    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[6].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.281ns (29.228%)  route 0.682ns (70.772%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.682     0.919    comp3/en_i_IBUF
    SLICE_X113Y63        LUT4 (Prop_lut4_I2_O)        0.044     0.963 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000     0.963    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[1].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.282ns (29.301%)  route 0.682ns (70.699%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.682     0.919    comp3/en_i_IBUF
    SLICE_X113Y63        LUT3 (Prop_lut3_I0_O)        0.045     0.964 r  comp3/Q_o_i_1__6/O
                         net (fo=1, routed)           0.000     0.964    comp2/PISO[0].PISO_reg/PISO_data_after_mux_s_0
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[0].PISO_reg/clk_and_en_s
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.282ns (27.719%)  route 0.737ns (72.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.737     0.974    comp3/en_i_IBUF
    SLICE_X113Y62        LUT4 (Prop_lut4_I2_O)        0.045     1.019 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000     1.019    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X113Y62        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.906     1.236    comp2/PISO[7].PISO_reg/clk_and_en_s
    SLICE_X113Y62        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.286ns (27.814%)  route 0.744ns (72.186%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.546     0.783    comp3/en_i_IBUF
    SLICE_X113Y63        LUT4 (Prop_lut4_I2_O)        0.049     0.832 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.198     1.030    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[2].PISO_reg/clk_and_en_s
    SLICE_X112Y64        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.282ns (25.701%)  route 0.817ns (74.299%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.817     1.054    comp3/en_i_IBUF
    SLICE_X113Y64        LUT4 (Prop_lut4_I2_O)        0.045     1.099 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     1.099    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[4].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.282ns (25.678%)  route 0.818ns (74.322%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  en_i_IBUF_inst/O
                         net (fo=11, routed)          0.818     1.055    comp3/en_i_IBUF
    SLICE_X113Y64        LUT4 (Prop_lut4_I2_O)        0.045     1.100 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     1.100    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    -0.055    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.001 r  shift_s_i_3/O
                         net (fo=1, routed)           0.300     0.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.330 r  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.905     1.235    comp2/PISO[3].PISO_reg/clk_and_en_s
    SLICE_X113Y64        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.523%)  route 1.738ns (97.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.263     1.783    comp3/bbstub_locked
    SLICE_X110Y57        FDCE                                         f  comp3/nClk_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    49.945    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    50.001 f  shift_s_i_3/O
                         net (fo=1, routed)           0.300    50.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.330 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.909    51.239    comp3/clk_and_en_s
    SLICE_X110Y57        FDCE                                         r  comp3/nClk_s_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/nClk_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.523%)  route 1.738ns (97.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.475     1.475    comp3/locked
    SLICE_X108Y55        LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  comp3/shift_s_i_2/O
                         net (fo=57, routed)          0.263     1.783    comp3/bbstub_locked
    SLICE_X110Y57        FDCE                                         f  comp3/nClk_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk_i (IN)
                         net (fo=0)                   0.000    50.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    50.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    48.227 f  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    48.807    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    48.836 f  comp4/inst/clkout1_buf/O
                         net (fo=2, routed)           1.109    49.945    clk_s
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    50.001 f  shift_s_i_3/O
                         net (fo=1, routed)           0.300    50.301    shift_s_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.330 f  shift_s_reg_i_1/O
                         net (fo=41, routed)          0.909    51.239    comp3/clk_and_en_s
    SLICE_X110Y57        FDCE                                         r  comp3/nClk_s_reg[1]/C  (IS_INVERTED)





