# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do vga_char_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL {C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:38:16 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL" C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v 
# -- Compiling module vga_pic
# 
# Top level modules:
# 	vga_pic
# End time: 13:38:16 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim {C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim/tb_vga_ctrl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:38:16 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim" C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim/tb_vga_ctrl.v 
# -- Compiling module tb_vga_ctrl
# 
# Top level modules:
# 	tb_vga_ctrl
# End time: 13:38:16 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL {C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL/vga_ctrl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:38:16 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL" C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 13:38:16 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ip_core/clk_gen {C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ip_core/clk_gen/clk_gen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:38:17 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ip_core/clk_gen" C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ip_core/clk_gen/clk_gen.v 
# -- Compiling module clk_gen
# 
# Top level modules:
# 	clk_gen
# End time: 13:38:17 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_vga_ctrl
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_vga_ctrl 
# Start time: 13:38:17 on Nov 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_vga_ctrl(fast)
# Loading work.clk_gen(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.vga_ctrl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'pix_x'. The port definition is at: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL/vga_ctrl.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_vga_ctrl/vga_ctrl_inst File: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim/tb_vga_ctrl.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'pix_y'. The port definition is at: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL/vga_ctrl.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_vga_ctrl/vga_ctrl_inst File: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim/tb_vga_ctrl.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rgb'. The port definition is at: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../RTL/vga_ctrl.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_vga_ctrl/vga_ctrl_inst File: C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/../Sim/tb_vga_ctrl.v Line: 56
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_vga_ctrl.clk_gen_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: tb_vga_ctrl.clk_gen_inst.altpll_component.cycloneiii_pll.pll3
