

================================================================
== Vitis HLS Report for 'bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Apr  1 07:33:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bcd_4-digit_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2287|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      136|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      136|     2332|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln12_fu_220_p2     |         +|   0|  0|   39|          32|           5|
    |add_ln26_fu_268_p2     |         +|   0|  0|   10|           3|           1|
    |add_ln5_fu_180_p2      |         +|   0|  0|   32|          32|          32|
    |add_ln8_fu_198_p2      |         +|   0|  0|    9|           2|           2|
    |temp_sum_fu_186_p2     |         +|   0|  0|   32|          32|          32|
    |and_ln16_fu_256_p2     |       and|   0|  0|  128|         128|         128|
    |ap_condition_244       |       and|   0|  0|    2|           1|           1|
    |cout_tmp_3_fu_192_p2   |      icmp|   0|  0|   39|          32|           4|
    |icmp_ln26_fu_130_p2    |      icmp|   0|  0|   12|           3|           4|
    |lshr_ln27_1_fu_167_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln27_fu_158_p2    |      lshr|   0|  0|  423|         128|         128|
    |or_ln16_fu_262_p2      |        or|   0|  0|  128|         128|         128|
    |select_ln8_fu_212_p3   |    select|   0|  0|    2|           1|           1|
    |temp_sum_1_fu_226_p3   |    select|   0|  0|   32|           1|          32|
    |shl_ln16_1_fu_244_p2   |       shl|   0|  0|  423|         128|         128|
    |shl_ln16_fu_234_p2     |       shl|   0|  0|  423|          32|         128|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |xor_ln16_fu_250_p2     |       xor|   0|  0|  128|         128|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 2287|         940|         886|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cin_assign_reg_108       |   9|          2|    1|          2|
    |empty_fu_66              |   9|          2|  128|        256|
    |i_fu_62                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  134|        268|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |cin_assign_reg_108       |    1|   0|    1|          0|
    |cout_tmp_3_015_fu_58     |    1|   0|    1|          0|
    |empty_fu_66              |  128|   0|  128|          0|
    |i_fu_62                  |    3|   0|    3|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  136|   0|  136|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1|  return value|
|icmp_ln8                   |   in|    1|     ap_none|                                    icmp_ln8|        scalar|
|or_ln                      |   in|  128|     ap_none|                                       or_ln|        scalar|
|a_load                     |   in|  128|     ap_none|                                      a_load|        scalar|
|b_load                     |   in|  128|     ap_none|                                      b_load|        scalar|
|cout_tmp_3_015_out         |  out|    1|      ap_vld|                          cout_tmp_3_015_out|       pointer|
|cout_tmp_3_015_out_ap_vld  |  out|    1|      ap_vld|                          cout_tmp_3_015_out|       pointer|
|p_out                      |  out|  128|      ap_vld|                                       p_out|       pointer|
|p_out_ap_vld               |  out|    1|      ap_vld|                                       p_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+

