$date
	Tue Oct 15 16:23:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_tb $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & set $end
$scope module jk_ff $end
$var wire 1 # CLK $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 & set $end
$var wire 1 ' w1 $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$scope module F1 $end
$var wire 1 ( CLK $end
$var wire 1 ' D $end
$var wire 1 & set $end
$var wire 1 ) w4 $end
$var wire 1 * w3 $end
$var wire 1 + w2 $end
$var wire 1 , w1 $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$scope module L1 $end
$var wire 1 , Q $end
$var wire 1 + nQ $end
$var wire 1 - r $end
$var wire 1 . s $end
$upscope $end
$scope module L2 $end
$var wire 1 * Q $end
$var wire 1 ) nQ $end
$var wire 1 / r $end
$var wire 1 0 s $end
$upscope $end
$scope module L3 $end
$var wire 1 " Q $end
$var wire 1 ! nQ $end
$var wire 1 * r $end
$var wire 1 + s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
x/
x.
0-
x,
1+
1*
x)
0(
x'
0&
0%
0$
1#
x"
x!
$end
#250
x*
x+
x0
1-
1(
0#
#500
1*
1+
00
0-
0(
1#
#750
x*
x+
x0
1-
1(
0#
#1000
0,
1.
1)
1*
1+
0/
00
0'
0-
0(
1#
1%
#1250
0"
1!
0*
10
1-
1(
0#
#1500
1*
00
0-
0(
1#
#1750
0*
10
1-
1(
0#
#2000
1,
0.
0)
1*
00
1/
0-
1'
0(
1#
0%
1$
#2250
0!
1"
0+
00
1-
1(
0#
#2500
1+
0-
0(
1#
#2750
0+
00
1-
1(
0#
#3000
0,
1.
1)
1+
0/
0'
0-
0(
1#
1%
#3250
1/
0"
1'
1!
0*
10
1-
1(
0#
#3500
1,
0.
0)
1*
00
0-
0(
1#
#3750
1.
1)
0/
0'
0!
1"
0+
00
1-
1(
0#
#4000
0.
1,
0)
1+
1/
1'
0-
0(
1#
0%
0$
#4250
0+
00
1-
1(
0#
#4500
1+
0-
0(
1#
#4750
0+
00
1-
1(
0#
#5000
0,
1.
1)
1+
0/
0'
0-
0(
1#
1%
#5250
0"
1!
0*
10
1-
1(
0#
#5500
1*
00
0-
0(
1#
#5750
0*
10
1-
1(
0#
#6000
1,
0.
0)
1*
00
1/
0-
1'
0(
1#
0%
1$
#6250
0!
1"
0+
00
1-
1(
0#
#6500
1+
0-
0(
1#
#6750
0+
00
1-
1(
0#
#7000
0,
1.
1)
1+
0/
0'
0-
0(
1#
1%
#7250
1/
0"
1'
1!
0*
10
1-
1(
0#
#7500
1,
0.
0)
1*
00
0-
0(
1#
#7750
1.
1)
0/
0'
0!
1"
0+
00
1-
1(
0#
#8000
0,
1+
0-
0(
1#
