// Seed: 3283186723
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output uwire id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7
);
  assign id_3[1'b0*1] = id_4;
endmodule
