Info: Starting: Create simulation model
Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --simulation=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module AV_Config
Progress: Adding Bus_master_video [altera_up_external_bus_to_avalon_bridge 15.1]
Progress: Parameterizing module Bus_master_video
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge
Info: Bus_master_video: "Computer_System" instantiated altera_up_external_bus_to_avalon_bridge "Bus_master_video"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen/  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: Generating simgen model
Error: sys_pll: Execution of script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/proj.tcl failed
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Shell
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:35 2018
Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/proj.tcl
Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/proj.tcl was successful
Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
Error: sys_pll: Info: Peak virtual memory: 991 megabytes
Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:35 2018
Error: sys_pll: Info: Elapsed time: 00:00:00
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:00
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Error: sys_pll: Execution of script run_simgen_cmd.tcl failed
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Shell
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:40 2018
Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:44 2018
Error: sys_pll: Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG
Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled
Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v
Error: sys_pll: Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2
Error: sys_pll: Info (12127): Elaborating entity "Computer_System_System_PLL_sys_pll" for the top level hierarchy
Error: sys_pll: Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88
Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Error: sys_pll: Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88
Error: sys_pll: Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88
Error: sys_pll: Info (12134): Parameter "fractional_vco_multiplier" = "false"
Error: sys_pll: Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
Error: sys_pll: Info (12134): Parameter "operation_mode" = "direct"
Error: sys_pll: Info (12134): Parameter "number_of_clocks" = "2"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift0" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle0" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift1" = "-3000 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle1" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift2" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle2" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift3" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle3" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift4" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle4" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift5" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle5" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift6" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle6" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift7" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle7" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift8" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle8" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift9" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle9" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift10" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle10" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift11" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle11" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift12" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle12" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift13" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle13" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift14" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle14" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift15" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle15" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift16" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle16" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift17" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle17" = "50"
Error: sys_pll: Info (12134): Parameter "pll_type" = "General"
Error: sys_pll: Info (12134): Parameter "pll_subtype" = "General"
Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen
Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Error: sys_pll: Info: Peak virtual memory: 1174 megabytes
Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018
Error: sys_pll: Info: Elapsed time: 00:00:14
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:33
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful
Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
Error: sys_pll: Info: Peak virtual memory: 979 megabytes
Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018
Error: sys_pll: Info: Elapsed time: 00:00:18
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:38
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Feb 25 15:13:40 2018 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Feb 25 15:13:44 2018 Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v     Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2 Info (12127): Elaborating entity "Computer_System_System_PLL_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 1174 megabytes     Info: Processing ended: Sun Feb 25 15:13:58 2018     Info: Elapsed time: 00:00:14     Info: Total CPU time (on all processors): 00:00:33 Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed! Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 979 megabytes     Info: Processing ended: Sun Feb 25 15:13:58 2018     Info: Elapsed time: 00:00:18     Info: Total CPU time (on all processors): 00:00:38 Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: sys_pll: Simgen was successful
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Error: Generation stopped, 126 or more modules remaining
Info: Computer_System: Done "Computer_System" with 64 modules, 44 files
Error: qsys-generate failed with exit code 1: 154 Errors, 11 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	17 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --block-symbol-file --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module AV_Config
Progress: Adding Bus_master_video [altera_up_external_bus_to_avalon_bridge 15.1]
Progress: Parameterizing module Bus_master_video
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --synthesis=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module AV_Config
Progress: Adding Bus_master_video [altera_up_external_bus_to_avalon_bridge 15.1]
Progress: Parameterizing module Bus_master_video
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge
Info: Bus_master_video: "Computer_System" instantiated altera_up_external_bus_to_avalon_bridge "Bus_master_video"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: Bus_master_video_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Bus_master_video_avalon_master_translator"
Info: Onchip_SRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Onchip_SRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Bus_master_video_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Bus_master_video_avalon_master_agent"
Info: Onchip_SRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Onchip_SRAM_s1_agent"
Info: Onchip_SRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Onchip_SRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Onchip_SRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Onchip_SRAM_s1_burst_adapter"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 68 modules, 148 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
