

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k5'
================================================================
* Date:           Sat Sep  2 22:11:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15368|    15368|  0.154 ms|  0.154 ms|  15368|  15368|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k5  |    15366|    15366|        12|          5|          1|  3072|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    112|    -|
|Register         |        -|    -|     339|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     339|    266|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln341_fu_156_p2   |         +|   0|  0|  12|          12|           1|
    |add_ln342_fu_181_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln343_fu_170_p2   |         +|   0|  0|  29|          22|          22|
    |icmp_ln341_fu_150_p2  |      icmp|   0|  0|  12|          12|          12|
    |ifzero65_fu_192_p2    |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  90|          75|          65|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k5_1             |   9|          2|   12|         24|
    |ap_sig_allocacmp_v195_load        |   9|          2|   32|         64|
    |k5_fu_58                          |   9|          2|   12|         24|
    |v195_fu_54                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   94|        192|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln341_reg_237                 |  12|   0|   12|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln341_reg_233                |   1|   0|    1|          0|
    |icmp_ln341_reg_233_pp0_iter1_reg  |   1|   0|    1|          0|
    |ifzero65_reg_252                  |   1|   0|    1|          0|
    |k5_fu_58                          |  12|   0|   12|          0|
    |v192_reg_256                      |  32|   0|   32|          0|
    |v194_reg_271                      |  32|   0|   32|          0|
    |v195_fu_54                        |  32|   0|   32|          0|
    |v196_reg_281                      |  32|   0|   32|          0|
    |v213_load_reg_261                 |  32|   0|   32|          0|
    |v229_addr_reg_228                 |  14|   0|   14|          0|
    |ifzero65_reg_252                  |  64|  32|    1|          0|
    |v229_addr_reg_228                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 339|  64|  226|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k5|  return value|
|v229_load             |   in|   32|     ap_none|                       v229_load|        scalar|
|v229_address0         |  out|   14|   ap_memory|                            v229|         array|
|v229_ce0              |  out|    1|   ap_memory|                            v229|         array|
|v229_we0              |  out|    1|   ap_memory|                            v229|         array|
|v229_d0               |  out|   32|   ap_memory|                            v229|         array|
|empty                 |   in|   14|     ap_none|                           empty|        scalar|
|sub_ln343             |   in|   22|     ap_none|                       sub_ln343|        scalar|
|v213_address0         |  out|   22|   ap_memory|                            v213|         array|
|v213_ce0              |  out|    1|   ap_memory|                            v213|         array|
|v213_q0               |   in|   32|   ap_memory|                            v213|         array|
|sub_ln342             |   in|   16|     ap_none|                       sub_ln342|        scalar|
|v228_address0         |  out|   16|   ap_memory|                            v228|         array|
|v228_ce0              |  out|    1|   ap_memory|                            v228|         array|
|v228_q0               |   in|   32|   ap_memory|                            v228|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

