

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_131_2'
================================================================
* Date:           Sun Aug 31 16:41:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_2  |        8|        8|         7|          2|          2|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_imag_V_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_22"   --->   Operation 11 'read' 'r_imag_V_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_imag_V_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_21"   --->   Operation 12 'read' 'r_imag_V_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_real_V_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_18"   --->   Operation 13 'read' 'r_real_V_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_real_V_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_17"   --->   Operation 14 'read' 'r_real_V_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_imag_V_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_20"   --->   Operation 15 'read' 'r_imag_V_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_imag_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V"   --->   Operation 16 'read' 'r_imag_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_real_V_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_16"   --->   Operation 17 'read' 'r_real_V_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_real_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V"   --->   Operation 18 'read' 'r_real_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_imag_V_76_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_76"   --->   Operation 19 'read' 'r_imag_V_76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_imag_V_75_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_75"   --->   Operation 20 'read' 'r_imag_V_75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_real_V_66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_66"   --->   Operation 21 'read' 'r_real_V_66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_real_V_65_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_65"   --->   Operation 22 'read' 'r_real_V_65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_imag_V_74_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_74"   --->   Operation 23 'read' 'r_imag_V_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_imag_V_73_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_73"   --->   Operation 24 'read' 'r_imag_V_73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_real_V_64_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_64"   --->   Operation 25 'read' 'r_real_V_64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_real_V_63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_63"   --->   Operation 26 'read' 'r_real_V_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_3 = load i2 %k"   --->   Operation 29 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp_eq  i2 %k_3, i2 2" [radixfft/core.cpp:131]   --->   Operation 30 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln131 = add i2 %k_3, i2 1" [radixfft/core.cpp:131]   --->   Operation 32 'add' 'add_ln131' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body23.i.split, void %for.body.i1622.preheader.exitStub" [radixfft/core.cpp:131]   --->   Operation 33 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_56 = trunc i2 %k_3"   --->   Operation 34 'trunc' 'empty_56' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_56, i3 0"   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 36 'zext' 'zext_ln79' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 37 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%wk_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 38 'load' 'wk_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 39 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 40 'load' 'wk_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln131 = store i2 %add_ln131, i2 %k" [radixfft/core.cpp:131]   --->   Operation 41 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 42 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%wk_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 43 'load' 'wk_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 44 'load' 'wk_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %empty_56, i5 0"   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%empty_57 = sub i6 %p_shl, i6 %zext_ln79_1" [radixfft/core.cpp:79]   --->   Operation 46 'sub' 'empty_57' <Predicate = (!icmp_ln131)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i6 %empty_57" [radixfft/core.cpp:79]   --->   Operation 47 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_2 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_2" [radixfft/core.cpp:79]   --->   Operation 48 'getelementptr' 'TWIDDLE_REAL_V_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_2" [radixfft/core.cpp:79]   --->   Operation 49 'load' 'w3k_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_2 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_2" [radixfft/core.cpp:80]   --->   Operation 50 'getelementptr' 'TWIDDLE_IMAG_V_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_2" [radixfft/core.cpp:80]   --->   Operation 51 'load' 'w3k_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln136 = icmp_eq  i2 %k_3, i2 0" [radixfft/core.cpp:136]   --->   Operation 52 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.69ns)   --->   "%b_real_V_8 = select i1 %icmp_ln136, i32 %r_real_V_63_read, i32 %r_real_V_64_read" [radixfft/core.cpp:136]   --->   Operation 53 'select' 'b_real_V_8' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%b_imag_V_12 = select i1 %icmp_ln136, i32 %r_imag_V_73_read, i32 %r_imag_V_74_read" [radixfft/core.cpp:136]   --->   Operation 54 'select' 'b_imag_V_12' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_2" [radixfft/core.cpp:79]   --->   Operation 55 'load' 'w3k_real_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_2" [radixfft/core.cpp:80]   --->   Operation 56 'load' 'w3k_imag_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %wk_real_V"   --->   Operation 57 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i32 %b_real_V_8"   --->   Operation 58 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i18 %wk_imag_V"   --->   Operation 59 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i32 %b_imag_V_12"   --->   Operation 60 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8"   --->   Operation 61 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10"   --->   Operation 62 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln813_4 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8"   --->   Operation 63 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_10"   --->   Operation 64 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.69ns)   --->   "%b_real_V_9 = select i1 %icmp_ln136, i32 %r_real_V_65_read, i32 %r_real_V_66_read" [radixfft/core.cpp:136]   --->   Operation 65 'select' 'b_real_V_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%b_imag_V_13 = select i1 %icmp_ln136, i32 %r_imag_V_75_read, i32 %r_imag_V_76_read" [radixfft/core.cpp:136]   --->   Operation 66 'select' 'b_imag_V_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8"   --->   Operation 67 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10"   --->   Operation 68 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln813_4 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8"   --->   Operation 69 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_10"   --->   Operation 70 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i18 %w3k_real_V"   --->   Operation 71 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i32 %b_real_V_9"   --->   Operation 72 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i18 %w3k_imag_V"   --->   Operation 73 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i32 %b_imag_V_13"   --->   Operation 74 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12"   --->   Operation 75 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14"   --->   Operation 76 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (6.91ns)   --->   "%mul_ln813_6 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12"   --->   Operation 77 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14"   --->   Operation 78 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 79 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 79 'sub' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%c_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 80 'partselect' 'c_real_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.10ns)   --->   "%ret_V_10 = add i48 %mul_ln813_4, i48 %mul_ln1347"   --->   Operation 81 'add' 'ret_V_10' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%c_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_10, i32 16, i32 47"   --->   Operation 82 'partselect' 'c_imag_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12"   --->   Operation 83 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14"   --->   Operation 84 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln813_6 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12"   --->   Operation 85 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14"   --->   Operation 86 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 87 [1/1] (3.10ns)   --->   "%ret_V_11 = sub i48 %mul_ln813_5, i48 %mul_ln1348_2"   --->   Operation 87 'sub' 'ret_V_11' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%d_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_11, i32 16, i32 47"   --->   Operation 88 'partselect' 'd_real_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.10ns)   --->   "%ret_V_12 = add i48 %mul_ln813_6, i48 %mul_ln1347_2"   --->   Operation 89 'add' 'ret_V_12' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%d_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_12, i32 16, i32 47"   --->   Operation 90 'partselect' 'd_imag_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%cpd_real_V = add i32 %d_real_V, i32 %c_real_V"   --->   Operation 91 'add' 'cpd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%cpd_imag_V = add i32 %d_imag_V, i32 %c_imag_V"   --->   Operation 92 'add' 'cpd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.55ns)   --->   "%cmd_real_V = sub i32 %c_real_V, i32 %d_real_V"   --->   Operation 93 'sub' 'cmd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%cmd_imag_V = sub i32 %c_imag_V, i32 %d_imag_V"   --->   Operation 94 'sub' 'cmd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i2 %k_3" [radixfft/core.cpp:131]   --->   Operation 95 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:132]   --->   Operation 96 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [radixfft/core.cpp:75]   --->   Operation 97 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.58ns)   --->   "%a_real_V_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_read, i32 %r_real_V_16_read, i1 %empty_56"   --->   Operation 98 'mux' 'a_real_V_16' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.58ns)   --->   "%a_imag_V_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_read, i32 %r_imag_V_20_read, i1 %empty_56"   --->   Operation 99 'mux' 'a_imag_V_10' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%r_real_V_24 = add i32 %cpd_real_V, i32 %a_real_V_16"   --->   Operation 100 'add' 'r_real_V_24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.55ns)   --->   "%r_imag_V_31 = add i32 %cpd_imag_V, i32 %a_imag_V_10"   --->   Operation 101 'add' 'r_imag_V_31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln131" [radixfft/core.cpp:142]   --->   Operation 102 'getelementptr' 'o1_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln131" [radixfft/core.cpp:142]   --->   Operation 103 'getelementptr' 'o1_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 %r_real_V_24, i2 %o1_out_real_V_addr" [radixfft/core.cpp:142]   --->   Operation 104 'store' 'store_ln142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 %r_imag_V_31, i2 %o1_out_imag_V_addr" [radixfft/core.cpp:142]   --->   Operation 105 'store' 'store_ln142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 106 [1/1] (0.97ns)   --->   "%xor_ln143 = xor i2 %k_3, i2 2" [radixfft/core.cpp:143]   --->   Operation 106 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%add_ln143_cast = zext i2 %xor_ln143" [radixfft/core.cpp:143]   --->   Operation 107 'zext' 'add_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.58ns)   --->   "%a_real_V_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_17_read, i32 %r_real_V_18_read, i1 %empty_56"   --->   Operation 108 'mux' 'a_real_V_18' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%a_imag_V_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_21_read, i32 %r_imag_V_22_read, i1 %empty_56"   --->   Operation 109 'mux' 'a_imag_V_12' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (2.55ns)   --->   "%r_real_V_25 = add i32 %cmd_imag_V, i32 %a_real_V_18"   --->   Operation 110 'add' 'r_real_V_25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (2.55ns)   --->   "%r_imag_V_33 = sub i32 %a_imag_V_12, i32 %cmd_real_V"   --->   Operation 111 'sub' 'r_imag_V_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%o1_out_real_V_addr_1 = getelementptr i32 %o1_out_real_V, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:143]   --->   Operation 112 'getelementptr' 'o1_out_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%o1_out_imag_V_addr_1 = getelementptr i32 %o1_out_imag_V, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:143]   --->   Operation 113 'getelementptr' 'o1_out_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 %r_real_V_25, i2 %o1_out_real_V_addr_1" [radixfft/core.cpp:143]   --->   Operation 114 'store' 'store_ln143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 %r_imag_V_33, i2 %o1_out_imag_V_addr_1" [radixfft/core.cpp:143]   --->   Operation 115 'store' 'store_ln143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 116 [1/1] (2.55ns)   --->   "%r_real_V_26 = sub i32 %a_real_V_16, i32 %cpd_real_V"   --->   Operation 116 'sub' 'r_real_V_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (2.55ns)   --->   "%r_imag_V_34 = sub i32 %a_imag_V_10, i32 %cpd_imag_V"   --->   Operation 117 'sub' 'r_imag_V_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%o1_out_real_V_4_addr = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %zext_ln131" [radixfft/core.cpp:144]   --->   Operation 118 'getelementptr' 'o1_out_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%o1_out_imag_V_4_addr = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %zext_ln131" [radixfft/core.cpp:144]   --->   Operation 119 'getelementptr' 'o1_out_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln144 = store i32 %r_real_V_26, i2 %o1_out_real_V_4_addr" [radixfft/core.cpp:144]   --->   Operation 120 'store' 'store_ln144' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln144 = store i32 %r_imag_V_34, i2 %o1_out_imag_V_4_addr" [radixfft/core.cpp:144]   --->   Operation 121 'store' 'store_ln144' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 122 [1/1] (2.55ns)   --->   "%r_real_V_27 = sub i32 %a_real_V_18, i32 %cmd_imag_V"   --->   Operation 122 'sub' 'r_real_V_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (2.55ns)   --->   "%r_imag_V_35 = add i32 %a_imag_V_12, i32 %cmd_real_V"   --->   Operation 123 'add' 'r_imag_V_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%o1_out_real_V_4_addr_1 = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:145]   --->   Operation 124 'getelementptr' 'o1_out_real_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%o1_out_imag_V_4_addr_1 = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:145]   --->   Operation 125 'getelementptr' 'o1_out_imag_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %r_real_V_27, i2 %o1_out_real_V_4_addr_1" [radixfft/core.cpp:145]   --->   Operation 126 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %r_imag_V_35, i2 %o1_out_imag_V_4_addr_1" [radixfft/core.cpp:145]   --->   Operation 127 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body23.i" [radixfft/core.cpp:131]   --->   Operation 128 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('k') [23]  (0 ns)
	'load' operation ('k') on local variable 'k' [43]  (0 ns)
	'getelementptr' operation ('TWIDDLE_REAL_V_addr', radixfft/core.cpp:79) [56]  (0 ns)
	'load' operation ('wk.real.V', radixfft/core.cpp:79) on array 'TWIDDLE_REAL_V' [57]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'sub' operation ('empty_57', radixfft/core.cpp:79) [61]  (1.83 ns)
	'getelementptr' operation ('TWIDDLE_REAL_V_addr_2', radixfft/core.cpp:79) [63]  (0 ns)
	'load' operation ('w3k.real.V', radixfft/core.cpp:79) on array 'TWIDDLE_REAL_V' [64]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [74]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [74]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813_5') [88]  (6.91 ns)

 <State 6>: 5.65ns
The critical path consists of the following:
	'sub' operation ('ret.V') [90]  (3.1 ns)
	'add' operation ('cpd.real.V') [96]  (2.55 ns)

 <State 7>: 6.46ns
The critical path consists of the following:
	'mux' operation ('a.real.V') [100]  (1.59 ns)
	'add' operation ('r.real.V') [102]  (2.55 ns)
	'store' operation ('store_ln142', radixfft/core.cpp:142) of variable 'r.real.V' on array 'o1_out_real_V' [106]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
