---
title:          "Live Demonstration: An Agile FPGA-Overlayed CGRA SoC for High-Efficiency Computing"
date:           2026-01-10 00:00:00 +0800
selected:       true
pub:            "IEEE International Symposium on Circuits and Systems (ISCAS)"
# pub_pre:        "Submitted to "
# pub_post:       'Under review.'
pub_last:       ' <span class="badge badge-pill badge-publication badge-success">CCF-C</span>'
pub_date:       "2026"
#semantic_scholar_id: b7f7c9912089092229ba8a87cfae996a36517020  # use this to retrieve citation count
abstract: >-
  As the demand for efficient and flexible acceleration grows in AI and embedded domains, Coarse-Grained Reconfigurable Array (CGRA) have emerged as a promising architecture that balances performance and reconfigurability. This demo presents an agile CGRA system implemented as an FPGA overlay, together with a fully automated toolchain that compiles high-level inputs into executable binaries. Visitors will experience end-to-end deployment of AI models and high-performance computing kernels on a CGRA-overlayed Zynq UltraScale+ MPSoC platform, demonstrating the systemâ€™s efficiency, flexibility, and debugging capability.

cover: /assets/images/covers/livedemoISCAS26.png
authors:
  - Jiahang Lou*
  - Jianrong Zhang*
  - Yuan Dai
  - Zewei Zhong
  - Huan Lin
  - Wenbo Yin
  - Lingli Wang
#links:
  #paper: https://ieeexplore.ieee.org/document/11132704
---
