  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.825 seconds; current allocated memory: 273.117 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.419 seconds; current allocated memory: 276.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,896 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,244 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,196 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,568 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:35:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:29:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (FIR_HLS.cpp:35:22) in function 'FIR_filter' completely with a factor of 391 (FIR_HLS.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (FIR_HLS.cpp:29:22) in function 'FIR_filter' completely with a factor of 195 (FIR_HLS.cpp:19:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR1' due to pipeline pragma (./FIR_HLS.h:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11H_accu_FIR1': Complete partitioning on dimension 1. (./FIR_HLS.h:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.942 seconds; current allocated memory: 278.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 278.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 283.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 286.398 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:19:65)...77 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 309.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 314.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 81, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.611 seconds; current allocated memory: 324.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.356 seconds; current allocated memory: 326.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 326.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 330.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_196' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_32s_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_32s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11ns_25s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11ns_32s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_32s_32_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12s_32s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_31s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_32s_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_19s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_23s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_32s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_32s_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_32s_32_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_32s_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_32s_32_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_32s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_32s_32_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_32s_32_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.791 seconds; current allocated memory: 345.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.714 seconds; current allocated memory: 358.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 361.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 362.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
INFO: [HLS 200-789] **** Estimated Fmax: 178.48 MHz
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.073 seconds; peak allocated memory: 363.828 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 50s
