# Sign-off-Timing-Analysis---Basics-to-advanced

OpenSTA is a gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats like :-

* Verilog netlist

* Liberty library

* SDC timing constraints

* SDF delay annotation

* SPEF parasitics

OpenSTA is architected to be easily bolted on to other tools as a timing engine.

By using a network adapter, OpenSTAcan access the host netlist data structures without duplicating them.

Query based incremental update of delays, arrival and required times & Simulator to propagate constants from constraints and netlist tie high/low

Reference for commands used in OpenSTA :

https://github.com/Bharti-Navlani/VSD-IAT-Sign-off-Timing-Analysis_Basics-to-Advance/files/10786440/OpenSTA.pdf

# Lab_1 : Inputs to OpenSTA
## Verilog Model : Contains the Standard Cells
![image](https://user-images.githubusercontent.com/83442608/220420361-589268d3-4c73-4a47-8e73-0eecbd3aa375.png)
## Synopsys Constrain File : SDC which contains design constraints & timing constraints
![image](https://user-images.githubusercontent.com/83442608/220420565-92c732fa-0699-451c-b618-f6c88b8e01e6.png)
## run OpenSTA
Following the command use to run OpenSTA
 > sta run.tcl -exit | tee run1.log

![image](https://user-images.githubusercontent.com/83442608/220420734-3d132b80-552b-492d-9926-e6a720c454db.png)
![image](https://user-images.githubusercontent.com/83442608/220420876-3ca0e933-a408-40cb-9560-d9ebd5254db3.png)


**Reports the Timing results:**

![image](https://user-images.githubusercontent.com/83442608/220420989-ae1beda9-1441-426a-a065-f1d0f83c497c.png)
![image](https://user-images.githubusercontent.com/83442608/220421049-286e3834-de8e-4d7d-ab77-5c4efe148a98.png)

# Lab 2
## 1.Find all the cells in simple_max.lib.
![image](https://user-images.githubusercontent.com/83442608/220421721-806b410d-2d0b-4122-b9f5-914de4031214.png)
![image](https://user-images.githubusercontent.com/83442608/220421772-4dcd7dc5-3702-4bb8-aaac-f1e6815c5861.png)

## 2.Find all the pins of the cell NAND2_X1 in simple_max.lib
![image](https://user-images.githubusercontent.com/83442608/220421939-88f5d6bf-2417-4dfb-ac06-b9930309b8b6.png)
![image](https://user-images.githubusercontent.com/83442608/220422049-0bc35eda-3ff0-4013-ba64-fddc116d3f64.png)

## 3.What difference you see between NAND2_X1 and NAND3_X1
![image](https://user-images.githubusercontent.com/83442608/220546337-25cf6bd3-b6f8-4821-b5ed-e57fbfe9116b.png)
![image](https://user-images.githubusercontent.com/83442608/220546572-34b33c80-c988-4c1f-bc6f-372b43fbedfe.png)

## Spef Files
Standard Parasitic Exchange Format(SPEF) file describe parasitic information w.r.t design

It is automatically generated by the tool

Following the command to read spef file:
> read_spef

![image](https://user-images.githubusercontent.com/83442608/220568881-11d1dd1e-070f-4521-8e09-72c3530f5db9.png)



## run OpenSTA
![image](https://user-images.githubusercontent.com/83442608/220507925-6a185466-982f-4f46-a391-7a7fadc27763.png)


# Lab 3
## Running the lab
![image](https://user-images.githubusercontent.com/83442608/220558493-8088a1eb-d9f5-4f26-b554-5b20f4358ec0.png)


![image](https://user-images.githubusercontent.com/83442608/220558692-19880894-969d-442e-8d60-e2ef250b7728.png)

## Exercises

Change the number of paths being reported to 100
* report_checks from F1/CK endpoint_count 100
![image](https://user-images.githubusercontent.com/83442608/220559563-b02ce078-02d3-493f-a032-1b2fea29bc1d.png)


* Analyze each path in detail and understand

![image](https://user-images.githubusercontent.com/83442608/220655451-b1580e03-3eb2-4b11-a9e1-e1d08628ddd0.png)


## Path 1
F1:CK -> U6 -> U4 -> U5:A1 -> U7:A2 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220559670-c78b858c-b041-4b61-aa9c-697c2079d448.png)

## Path 2
F1:CK -> U3 -> U4 -> U6:A2 -> U7:A1 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220559741-a7f7dae7-8436-4f60-bbf0-07608ec86339.png)

## Path 3
F1:CK-> U3 -> U5:A1 -> U7:A2 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220559844-a98592cd-2d1a-49c4-84ec-e0c3647ad637.png)

## Path 4
F1:CK -> U6:A1 -> U7:A1 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220559931-a7e56acf-5245-411e-9bdf-da9f835f34c2.png)

## Path 5
F1:CK -> U3 -> U5:A2 -> U7:A2 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220560004-7fe3028c-e20c-4293-8095-244806d84778.png)

## Path 6
F1:CK -> U3 -> U4 -> U6:A2 -> U7:A1 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220560084-c5852829-4c0b-46f6-b253-42c8786001d1.png)

## Path 7
F1:CK -> U6 -> U4 -> U5:A1 -> U7:A2 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220560205-0174ab16-c06f-4e0f-8171-567c516950ff.png)

## Path 8
F1:CK -> U6:A1 -> U7:A1 -> F2:D

![image](https://user-images.githubusercontent.com/83442608/220560295-408db0d8-3e97-412d-b2d9-a40c5e28e781.png)


# Lab 4

## Clock Gating Checks
![image](https://user-images.githubusercontent.com/83442608/220560936-25008efb-0b15-40cf-88ae-e980849e5be6.png)

![image](https://user-images.githubusercontent.com/83442608/220561088-7dc908d6-9e44-42f3-8c4a-1dfd0e2db7fb.png)

![image](https://user-images.githubusercontent.com/83442608/220561171-7f1d4bfb-69e9-40d3-bf01-5830b9cd1d27.png)

![image](https://user-images.githubusercontent.com/83442608/220561308-412571b2-a3e8-42df-a4dd-7cbe44d20061.png)


## Async Pin Checks

![image](https://user-images.githubusercontent.com/83442608/220561446-60cf33fb-b722-44f5-b5c3-d85b1949b72f.png)

![image](https://user-images.githubusercontent.com/83442608/220561523-1d0792a1-f665-4fe1-8dac-dac00db53ce1.png)

![image](https://user-images.githubusercontent.com/83442608/220561604-f0d6d381-4c78-47dc-9bf5-9387f2b68f1a.png)

# Lab 5
Common Path Pessimism Removal(CPPR) Common path pessimism removal (CPPR) is the removal of artificially-induced pessimism between a launch and capture flip-flop pair during timing analysis by identifying the common clock path between launch and capture clock paths.

## Timing Report before CPPR

> cd lab4
> sta run.tcl –exit | tee out.txt

![image](https://user-images.githubusercontent.com/83442608/220659775-dbb7b80f-fb04-4cb9-865c-d2deb670c443.png)

## Timing Report after CPPR

‘c2’ is node which requires CPPR
Now change (following from 0 to 1)

> set sta_crpr_enabled 1

![image](https://user-images.githubusercontent.com/83442608/220689726-dbfb6a11-b8d1-49d7-b4d5-f754b767d93d.png)

![image](https://user-images.githubusercontent.com/83442608/220689918-d8d85f76-eebf-44cd-902d-03acddebf430.png)

## ECO – Engineering Change Order
In the ECO cycle, we perform various analysis one by one for every check which we need to close but not closed till PnR stage. There are specialized signoff tools that help us to analyze the issue and also suggest the changes we need to do in order to close the issue. The suggested change is captured in an eco file.

Commands
> cd lab5
> run.tcl

![image](https://user-images.githubusercontent.com/83442608/220690264-3fc81b72-dea9-4f0e-b753-c111cc7c8542.png)

Run tcl
>  sta run.tcl –exit | tee run.log 

## EXERCISE

1. Open Verilog file s27_eco.v, what differences you find compared to s27.v
In a s27_eco.v file (verilog design code) an extra clk buffer_x3 u16 is added to design.

![image](https://user-images.githubusercontent.com/83442608/220696112-a31be738-b592-4f4c-a133-1a47d113467b.png)

2. Observe the change in slack values at timing report

![image](https://user-images.githubusercontent.com/83442608/220698798-a5b63fbb-1e8b-4b3c-983d-353bdf9327bf.png)




