# cpu
A RISC - V 5 stage piplined processor made with verilog

This was created as part of the Computer Architecture (2) course in PSUT
You may take ideas, but you may not copy the code (Even if something is faulty)
