# **[Manipal_codeRepo](https://github.com/shreejnanesh/Manipal_codeRepo)**

### **[Design:](https://github.com/shreejnanesh/Manipal_codeRepo/tree/writebranch/SemisterTwo/Project/DES_Design)**
1.	- **Encryption Block** : Design of DES Encryption module, with 115 Stages pipeline modules
	- **Decryption Block** : Design of DES Decryption module, with 115 Stages pipeline modules
	- **Memory Block** : Single port Dual Channel Memory with 8k memory Size

### **[Verification](https://github.com/shreejnanesh/Manipal_codeRepo/tree/writebranch/SemisterTwo/Project/DES_Verification)**
1. **Verification using System Verilog**
	- **Encryption Block** : Verification of DES Encryption module without coverage.
	- **Decryption Block** : Verification of DES Decryption module without coverage.
	- **ENC and DEC** : Verification of Integrated DES Block unit.
	- **Memory Block** : Verification of Dual Port Memory module with coverage.
2. **Verification Using UVM**
	- **Encryption Block** : Verification of Encryption Memory module with coverage.
	- **Decryption Block** : Verification of Decryption Memory module with coverage.
	- **Memory Block** : Verification of Dual Port Memory module with coverage.

### **Synthesis**
- Overview and Constrained synthesis for a frequency of 1Ghz for Encryption module.

### **Documenation**
- Synopsis Report and PPT for the entire Project.

>  Code by 
> - ***Bhuvan Chandra Deepak***
> - ***Raghav K K***
> - ***Satish Nayak***
> - ***Abhishek M H***
> - ***Shree Jnanesh***
