--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sch.twx sch.ncd -o sch.twr sch.pcf -ucf GenIO.ucf -ucf
LCD.ucf

Design file:              sch.ncd
Physical constraint file: sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1766 paths analyzed, 397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.404ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_2 (SLICE_X67Y53.F1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/state_FSM_FFd2 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.404ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/state_FSM_FFd2 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.YQ      Tcko                  0.652   XLXI_2/state_FSM_FFd3
                                                       XLXI_2/state_FSM_FFd2
    SLICE_X55Y75.G2      net (fanout=3)        1.113   XLXI_2/state_FSM_FFd2
    SLICE_X55Y75.F5      Tif5                  0.875   XLXI_4/Mmux_Digit_6_f51
                                                       XLXI_4/Mmux_Digit_81
                                                       XLXI_4/Mmux_Digit_6_f5_0
    SLICE_X55Y74.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_6_f51
    SLICE_X55Y74.FX      Tinbfx                0.463   XLXI_4/Mmux_Digit_5_f53
                                                       XLXI_4/Mmux_Digit_4_f6_0
    SLICE_X54Y75.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_4_f61
    SLICE_X54Y75.Y       Tif6y                 0.409   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X67Y53.G3      net (fanout=6)        2.579   XLXI_4/Digit<1>
    SLICE_X67Y53.Y       Tilo                  0.704   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X67Y53.F1      net (fanout=1)        0.772   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X67Y53.CLK     Tfck                  0.837   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (3.940ns logic, 4.464ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/cntDigit_1_1 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.028ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/cntDigit_1_1 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.YQ      Tcko                  0.652   XLXI_4/cntDigit_1_1
                                                       XLXI_4/cntDigit_1_1
    SLICE_X55Y74.BX      net (fanout=10)       1.023   XLXI_4/cntDigit_1_1
    SLICE_X55Y74.F5      Tbxf5                 0.589   XLXI_4/Mmux_Digit_5_f53
                                                       XLXI_4/Mmux_Digit_5_f5_2
    SLICE_X55Y74.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f53
    SLICE_X55Y74.FX      Tinafx                0.463   XLXI_4/Mmux_Digit_5_f53
                                                       XLXI_4/Mmux_Digit_4_f6_0
    SLICE_X54Y75.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_4_f61
    SLICE_X54Y75.Y       Tif6y                 0.409   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X67Y53.G3      net (fanout=6)        2.579   XLXI_4/Digit<1>
    SLICE_X67Y53.Y       Tilo                  0.704   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X67Y53.F1      net (fanout=1)        0.772   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X67Y53.CLK     Tfck                  0.837   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.028ns (3.654ns logic, 4.374ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/cntDigit_1_1 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.028ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/cntDigit_1_1 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.YQ      Tcko                  0.652   XLXI_4/cntDigit_1_1
                                                       XLXI_4/cntDigit_1_1
    SLICE_X55Y75.BX      net (fanout=10)       1.023   XLXI_4/cntDigit_1_1
    SLICE_X55Y75.F5      Tbxf5                 0.589   XLXI_4/Mmux_Digit_6_f51
                                                       XLXI_4/Mmux_Digit_6_f5_0
    SLICE_X55Y74.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_6_f51
    SLICE_X55Y74.FX      Tinbfx                0.463   XLXI_4/Mmux_Digit_5_f53
                                                       XLXI_4/Mmux_Digit_4_f6_0
    SLICE_X54Y75.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_4_f61
    SLICE_X54Y75.Y       Tif6y                 0.409   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X67Y53.G3      net (fanout=6)        2.579   XLXI_4/Digit<1>
    SLICE_X67Y53.Y       Tilo                  0.704   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X67Y53.F1      net (fanout=1)        0.772   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X67Y53.CLK     Tfck                  0.837   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.028ns (3.654ns logic, 4.374ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_5 (SLICE_X64Y53.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/State_16_1 (FF)
  Destination:          XLXI_4/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.102ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/State_16_1 to XLXI_4/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.YQ      Tcko                  0.587   XLXI_4/State<0>
                                                       XLXI_4/State_16_1
    SLICE_X54Y25.G1      net (fanout=8)        1.610   XLXI_4/State_16_1
    SLICE_X54Y25.Y       Tilo                  0.759   XLXI_4/nextState<24>110
                                                       XLXI_4/nextState<18>111_SW1
    SLICE_X55Y39.F4      net (fanout=1)        0.649   XLXI_4/N42
    SLICE_X55Y39.X       Tilo                  0.704   XLXI_4/regDI_or0002
                                                       XLXI_4/regDI_or00021
    SLICE_X65Y52.F3      net (fanout=7)        1.296   XLXI_4/regDI_or0002
    SLICE_X65Y52.X       Tilo                  0.704   XLXI_4/regDI_mux0001<2>43
                                                       XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.SR      net (fanout=1)        0.883   XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.CLK     Tsrck                 0.910   XLXI_4/regDI<5>
                                                       XLXI_4/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      8.102ns (3.664ns logic, 4.438ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/State_11 (FF)
  Destination:          XLXI_4/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/State_11 to XLXI_4/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y35.XQ      Tcko                  0.592   XLXI_4/State<11>
                                                       XLXI_4/State_11
    SLICE_X55Y39.G2      net (fanout=3)        1.240   XLXI_4/State<11>
    SLICE_X55Y39.Y       Tilo                  0.704   XLXI_4/regDI_or0002
                                                       XLXI_4/nextState<18>111_SW0
    SLICE_X55Y39.F1      net (fanout=2)        0.780   XLXI_4/N32
    SLICE_X55Y39.X       Tilo                  0.704   XLXI_4/regDI_or0002
                                                       XLXI_4/regDI_or00021
    SLICE_X65Y52.F3      net (fanout=7)        1.296   XLXI_4/regDI_or0002
    SLICE_X65Y52.X       Tilo                  0.704   XLXI_4/regDI_mux0001<2>43
                                                       XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.SR      net (fanout=1)        0.883   XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.CLK     Tsrck                 0.910   XLXI_4/regDI<5>
                                                       XLXI_4/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (3.614ns logic, 4.199ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/State_13 (FF)
  Destination:          XLXI_4/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/State_13 to XLXI_4/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y40.XQ      Tcko                  0.592   XLXI_4/State<13>
                                                       XLXI_4/State_13
    SLICE_X54Y25.G3      net (fanout=5)        1.089   XLXI_4/State<13>
    SLICE_X54Y25.Y       Tilo                  0.759   XLXI_4/nextState<24>110
                                                       XLXI_4/nextState<18>111_SW1
    SLICE_X55Y39.F4      net (fanout=1)        0.649   XLXI_4/N42
    SLICE_X55Y39.X       Tilo                  0.704   XLXI_4/regDI_or0002
                                                       XLXI_4/regDI_or00021
    SLICE_X65Y52.F3      net (fanout=7)        1.296   XLXI_4/regDI_or0002
    SLICE_X65Y52.X       Tilo                  0.704   XLXI_4/regDI_mux0001<2>43
                                                       XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.SR      net (fanout=1)        0.883   XLXI_4/regDI_mux0001<2>43
    SLICE_X64Y53.CLK     Tsrck                 0.910   XLXI_4/regDI<5>
                                                       XLXI_4/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (3.669ns logic, 3.917ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_6 (SLICE_X66Y53.F3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/state_FSM_FFd2 (FF)
  Destination:          XLXI_4/regDI_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/state_FSM_FFd2 to XLXI_4/regDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y91.YQ      Tcko                  0.652   XLXI_2/state_FSM_FFd3
                                                       XLXI_2/state_FSM_FFd2
    SLICE_X55Y75.G2      net (fanout=3)        1.113   XLXI_2/state_FSM_FFd2
    SLICE_X55Y75.F5      Tif5                  0.875   XLXI_4/Mmux_Digit_6_f51
                                                       XLXI_4/Mmux_Digit_81
                                                       XLXI_4/Mmux_Digit_6_f5_0
    SLICE_X55Y74.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_6_f51
    SLICE_X55Y74.FX      Tinbfx                0.463   XLXI_4/Mmux_Digit_5_f53
                                                       XLXI_4/Mmux_Digit_4_f6_0
    SLICE_X54Y75.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_4_f61
    SLICE_X54Y75.Y       Tif6y                 0.409   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X66Y53.G2      net (fanout=6)        2.634   XLXI_4/Digit<1>
    SLICE_X66Y53.Y       Tilo                  0.759   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781_SW0
    SLICE_X66Y53.F3      net (fanout=1)        0.023   XLXI_4/regDI_mux0001<1>781_SW0/O
    SLICE_X66Y53.CLK     Tfck                  0.892   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781
                                                       XLXI_4/regDI_6
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (4.050ns logic, 3.770ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/cntDigit_1_2 (FF)
  Destination:          XLXI_4/regDI_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/cntDigit_1_2 to XLXI_4/regDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y73.YQ      Tcko                  0.652   XLXI_4/cntDigit_1_2
                                                       XLXI_4/cntDigit_1_2
    SLICE_X67Y55.BX      net (fanout=10)       3.194   XLXI_4/cntDigit_1_2
    SLICE_X67Y55.F5      Tbxf5                 0.589   XLXI_4/Mmux_Blank_mux0000_6_f5
                                                       XLXI_4/Mmux_Blank_mux0000_6_f5
    SLICE_X67Y54.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Blank_mux0000_6_f5
    SLICE_X67Y54.FX      Tinbfx                0.463   XLXI_4/Mmux_Blank_mux0000_5_f51
                                                       XLXI_4/Mmux_Blank_mux0000_4_f6
    SLICE_X66Y55.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Blank_mux0000_4_f6
    SLICE_X66Y55.Y       Tif6y                 0.409   XLXI_4/Blank_mux0000
                                                       XLXI_4/Mmux_Blank_mux0000_2_f7
    SLICE_X66Y53.G4      net (fanout=7)        0.484   XLXI_4/Blank_mux0000
    SLICE_X66Y53.Y       Tilo                  0.759   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781_SW0
    SLICE_X66Y53.F3      net (fanout=1)        0.023   XLXI_4/regDI_mux0001<1>781_SW0/O
    SLICE_X66Y53.CLK     Tfck                  0.892   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781
                                                       XLXI_4/regDI_6
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (3.764ns logic, 3.701ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/cntDigit_1_2 (FF)
  Destination:          XLXI_4/regDI_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/cntDigit_1_2 to XLXI_4/regDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y73.YQ      Tcko                  0.652   XLXI_4/cntDigit_1_2
                                                       XLXI_4/cntDigit_1_2
    SLICE_X67Y54.BX      net (fanout=10)       3.194   XLXI_4/cntDigit_1_2
    SLICE_X67Y54.F5      Tbxf5                 0.589   XLXI_4/Mmux_Blank_mux0000_5_f51
                                                       XLXI_4/Mmux_Blank_mux0000_5_f5_0
    SLICE_X67Y54.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Blank_mux0000_5_f51
    SLICE_X67Y54.FX      Tinafx                0.463   XLXI_4/Mmux_Blank_mux0000_5_f51
                                                       XLXI_4/Mmux_Blank_mux0000_4_f6
    SLICE_X66Y55.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Blank_mux0000_4_f6
    SLICE_X66Y55.Y       Tif6y                 0.409   XLXI_4/Blank_mux0000
                                                       XLXI_4/Mmux_Blank_mux0000_2_f7
    SLICE_X66Y53.G4      net (fanout=7)        0.484   XLXI_4/Blank_mux0000
    SLICE_X66Y53.Y       Tilo                  0.759   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781_SW0
    SLICE_X66Y53.F3      net (fanout=1)        0.023   XLXI_4/regDI_mux0001<1>781_SW0/O
    SLICE_X66Y53.CLK     Tfck                  0.892   XLXI_4/regDI<6>
                                                       XLXI_4/regDI_mux0001<1>781
                                                       XLXI_4/regDI_6
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (3.764ns logic, 3.701ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/reg11b_8 (SLICE_X67Y89.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/reg11b_9 (FF)
  Destination:          XLXI_3/reg11b_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/reg11b_9 to XLXI_3/reg11b_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y88.YQ      Tcko                  0.470   XLXI_3/reg11b<10>
                                                       XLXI_3/reg11b_9
    SLICE_X67Y89.BX      net (fanout=2)        0.405   XLXI_3/reg11b<9>
    SLICE_X67Y89.CLK     Tckdi       (-Th)    -0.093   XLXN_7<7>
                                                       XLXI_3/reg11b_8
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/F0 (SLICE_X59Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qF0 (FF)
  Destination:          XLXI_3/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.044 - 0.051)
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qF0 to XLXI_3/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y91.YQ      Tcko                  0.470   XLXI_3/qF0
                                                       XLXI_3/qF0
    SLICE_X59Y91.BY      net (fanout=1)        0.379   XLXI_3/qF0
    SLICE_X59Y91.CLK     Tckdi       (-Th)    -0.135   XLXN_15
                                                       XLXI_3/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/qPS_Clk_Prev (SLICE_X53Y82.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qPS_Clk (FF)
  Destination:          XLXI_3/qPS_Clk_Prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.008 - 0.005)
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qPS_Clk to XLXI_3/qPS_Clk_Prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.470   XLXI_3/qPS_Clk
                                                       XLXI_3/qPS_Clk
    SLICE_X53Y82.BY      net (fanout=3)        0.403   XLXI_3/qPS_Clk
    SLICE_X53Y82.CLK     Tckdi       (-Th)    -0.135   XLXI_3/qPS_Clk_Prev
                                                       XLXI_3/qPS_Clk_Prev
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.605ns logic, 0.403ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_4/regDI<3>/CLK
  Logical resource: XLXI_4/regDI_3/CK
  Location pin: SLICE_X54Y52.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_4/regDI<3>/CLK
  Logical resource: XLXI_4/regDI_3/CK
  Location pin: SLICE_X54Y52.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_4/regDI<3>/CLK
  Logical resource: XLXI_4/regDI_3/CK
  Location pin: SLICE_X54Y52.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_XT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_XT         |    8.404|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1766 paths, 0 nets, and 751 connections

Design statistics:
   Minimum period:   8.404ns{1}   (Maximum frequency: 118.991MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 16:04:22 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



