## RISC-V


### Specification
- [RISC-V RV32I specification](https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf)


### Articles
- 2021/04/09 [Announcing ESP32-C6, a Wi-Fi 6 + Bluetooth 5 (LE) SoC](https://www.espressif.com/en/news/ESP32_C6)
- 2021/04/07 [RISC-V Star Rises Among Chip Developers Worldwide](https://spectrum.ieee.org/tech-talk/semiconductors/design/riscv-rises-among-chip-developers-worldwide.amp.htm)
- 2020/11/20 [BBC Picks SiFiveâ€™s RISC-V-Powered HiFive Inventor for Doctor Who Coding Push](https://abopen.com/news/bbc-picks-sifives-risc-v-powered-hifive-inventor-for-doctor-who-coding-push/)
- 2020/05/20 [MiG-V: First RISC-V Made in Germany with HW security features](https://www.ice.rwth-aachen.de/news/news-article/first-risc-v-made-in-germany-with-hw-security-features/)


### Information
- [Open Source Hardware](https://jaywang.info/on-open-source-hardware/)
- [BeagleV](https://beagleboard.org/beaglev)
- [Doctor Who HiFive Inventor Coding Kit](https://www.hifiveinventor.com/)


### Open Source
- [sylefeb/Silice/tree/draft/projects/ice-v](https://github.com/sylefeb/Silice/tree/draft/projects/ice-v) - The Ice-V: a simple, compact RISC-V RV32I implementation in Silice
- [Victrid/RISC-V-simulator](https://github.com/Victrid/RISC-V-simulator) - A sequential and pipelined CPU simulator over the RISC-V ISA. Part of Principle and Practice of Computer Algorithms project



### Papers
- 2021 [A First Look at RISC-V Virtualization from an Embedded Systems Perspective](https://arxiv.org/pdf/2103.14951.pdf)
- 2020 [No RISC No Reward: Return-Oriented Programming on RISC-V](https://arxiv.org/pdf/2007.14995.pdf)
