
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:45:07
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.13.466
   Kernels:                systolic_fpga
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          cf36964c-787a-034a-f64f-21a8acaf3c77
   Sections:               DEBUG_DATA, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Scalable Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 10 MHz

System Clocks
------
   No system clock data available.

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x400000
   Bank Used:    No
==============================================================================
Kernel: systolic_fpga

Definition
----------
   Signature: systolic_fpga (uint slv_reg0_out, uint slv_reg1_out, uint slv_reg2_out, uint slv_reg3_out, uint slv_reg4_out, uint slv_reg5_out, uint slv_reg6_out, uint slv_reg7_out, uint slv_reg8_out, uint slv_reg9_out, uint slv_reg10_out, uint slv_reg11_out, uint slv_reg12_out, uint slv_reg13_out, uint slv_reg14_out, int* axi00_imem_ptr0, int* axi01_parambuf_ptr0, int* axi02_ibuf_ptr0, int* axi03_obuf_ptr0, int* axi04_simd_ptr0)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_imem_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          m01_parambuf_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          m02_ibuf_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          m03_obuf_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          m04_simd_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

--------------------------
Instance:        systolic_fpga_1
   Base Address: 0x0

   Argument:          slv_reg0_out
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg1_out
   Register Offset:   0x018
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg2_out
   Register Offset:   0x020
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg3_out
   Register Offset:   0x028
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg4_out
   Register Offset:   0x030
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg5_out
   Register Offset:   0x038
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg6_out
   Register Offset:   0x040
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg7_out
   Register Offset:   0x048
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg8_out
   Register Offset:   0x050
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg9_out
   Register Offset:   0x058
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg10_out
   Register Offset:   0x060
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg11_out
   Register Offset:   0x068
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg12_out
   Register Offset:   0x070
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg13_out
   Register Offset:   0x078
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          slv_reg14_out
   Register Offset:   0x080
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          axi00_imem_ptr0
   Register Offset:   0x088
   Port:              m00_imem_axi
   Memory:            bank0 (MEM_DRAM)
   Memory:            bank1 (MEM_DRAM)

   Argument:          axi01_parambuf_ptr0
   Register Offset:   0x094
   Port:              m01_parambuf_axi
   Memory:            bank0 (MEM_DRAM)
   Memory:            bank1 (MEM_DRAM)

   Argument:          axi02_ibuf_ptr0
   Register Offset:   0x0a0
   Port:              m02_ibuf_axi
   Memory:            bank0 (MEM_DRAM)
   Memory:            bank1 (MEM_DRAM)

   Argument:          axi03_obuf_ptr0
   Register Offset:   0x0ac
   Port:              m03_obuf_axi
   Memory:            bank0 (MEM_DRAM)
   Memory:            bank1 (MEM_DRAM)

   Argument:          axi04_simd_ptr0
   Register Offset:   0x0b8
   Port:              m04_simd_axi
   Memory:            bank0 (MEM_DRAM)
   Memory:            bank1 (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --advanced.param compiler.skipTimingCheckAndFrequencyScaling=1 --config systolic_fpga.cfg --connectivity.sp systolic_fpga_1.axi00_imem_ptr0:DDR[0:1] --connectivity.sp systolic_fpga_1.axi01_parambuf_ptr0:DDR[0:1] --connectivity.sp systolic_fpga_1.axi02_ibuf_ptr0:DDR[0:1] --connectivity.sp systolic_fpga_1.axi03_obuf_ptr0:DDR[0:1] --connectivity.sp systolic_fpga_1.axi04_simd_ptr0:DDR[0:1] --debug --input_files systolic_fpga.xo --kernel_frequency 0:10 --link --log_dir build/logs --messageDb build/krnl_vadd.mdb --optimize quick --output systolic_fpga.hw_emu.xclbin --platform xilinx_u280_xdma_201920_3 --report_dir build/reports --report_level 0 --save-temps --target hw_emu --temp_dir build --vivado.impl.jobs 1 --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=./systolic_fpga.xdc --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE}={AlternateRoutability} --vivado.synth.jobs 1 
   Options:       --advanced.param compiler.skipTimingCheckAndFrequencyScaling=1
                  --config systolic_fpga.cfg
                  --connectivity.sp systolic_fpga_1.axi00_imem_ptr0:DDR[0:1]
                  --connectivity.sp systolic_fpga_1.axi01_parambuf_ptr0:DDR[0:1]
                  --connectivity.sp systolic_fpga_1.axi02_ibuf_ptr0:DDR[0:1]
                  --connectivity.sp systolic_fpga_1.axi03_obuf_ptr0:DDR[0:1]
                  --connectivity.sp systolic_fpga_1.axi04_simd_ptr0:DDR[0:1]
                  --debug
                  --input_files systolic_fpga.xo
                  --kernel_frequency 0:10
                  --link
                  --log_dir build/logs
                  --messageDb build/krnl_vadd.mdb
                  --optimize quick
                  --output systolic_fpga.hw_emu.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_dir build/reports
                  --report_level 0
                  --save-temps
                  --target hw_emu
                  --temp_dir build
                  --vivado.impl.jobs 1
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=./systolic_fpga.xdc
                  --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE}={AlternateRoutability}
                  --vivado.synth.jobs 1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
