Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Sun May 27 14:35:29 2018
| Host             : mitsuaki-X550LD running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.743  |
| Dynamic (W)              | 1.590  |
| Device Static (W)        | 0.153  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.9   |
| Junction Temperature (C) | 45.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        3 |       --- |             --- |
| Slice Logic             |     0.016 |     6734 |       --- |             --- |
|   LUT as Logic          |     0.012 |     1895 |     53200 |            3.56 |
|   CARRY4                |     0.002 |      249 |     13300 |            1.87 |
|   Register              |     0.001 |     3453 |    106400 |            3.25 |
|   LUT as Shift Register |    <0.001 |      111 |     17400 |            0.64 |
|   F7/F8 Muxes           |    <0.001 |       97 |     53200 |            0.18 |
|   Others                |     0.000 |      637 |       --- |             --- |
| Signals                 |     0.015 |     4438 |       --- |             --- |
| Block RAM               |     0.017 |        8 |       140 |            5.71 |
| DSPs                    |     0.001 |        2 |       220 |            0.91 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.153 |          |           |                 |
| Total                   |     1.743 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.059 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| system_wrapper                                                   |     1.590 |
|   system_i                                                       |     1.590 |
|     axi_ip_demo_0                                                |     0.055 |
|       U0                                                         |     0.055 |
|         axi_ip_demo_v1_0_S00_AXI_inst                            |     0.003 |
|         bram_inst                                                |     0.017 |
|         controller_inst                                          |     0.036 |
|           quant                                                  |     0.035 |
|             adder                                                |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         CIN_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                         LRG_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SHIFT_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_ADD_IP_DELAY                         |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         VALID_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         VALID_LRG_DELAY                          |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.001 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DEC_STATE_PRE_OP_DELAY                   |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         SIGN_SIG_UP_DELAY                        |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                         merged_sub_mux.mux_DELAY                 |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                           DIST_DELAY                             |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           LEAD16_DELAY                           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           NORM_DELAY                             |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           SHIFT_DELAY                            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |    <0.001 |
|                         FULL_USAGE_DSP.mant_in_delay             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.mod_lod_delay             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.zeros_delay               |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       OP                                         |    <0.001 |
|                   i_nd_to_rdy                                    |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner    |    <0.001 |
|             divider                                              |     0.022 |
|               U0                                                 |     0.022 |
|                 i_synth                                          |     0.022 |
|                   DIV_OP.SPD.OP                                  |     0.021 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_SIG_DEL                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FLOW_DEC_DEL                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FLOW_UP_DEL                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       PROD_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIGN_UP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DEC_DELAY                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_UP_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MANT_DIV                                     |     0.019 |
|                       RT[0].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[0].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[10].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[10].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[11].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[11].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[12].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[12].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[13].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[13].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[14].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[14].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[15].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[15].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[16].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[16].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[17].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[17].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[18].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[18].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[19].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[19].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[1].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[1].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[1].Q_DEL                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[20].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[20].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[21].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[21].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[22].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[22].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[23].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[23].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[24].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[24].MANT_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[24].Q_DEL                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[25].ADDSUB                              |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[25].Q_DEL                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[2].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[2].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[2].Q_DEL                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[3].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[3].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[4].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[4].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[5].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[5].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[6].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[6].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[7].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[7].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[8].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[8].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       RT[9].ADDSUB                               |    <0.001 |
|                         ADDSUB                                   |    <0.001 |
|                           Q_DEL                                  |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                       RT[9].MANT_DEL                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     OP                                           |    <0.001 |
|                     ROUND                                        |    <0.001 |
|                       EXP_ADD.ADD                                |    <0.001 |
|                       EXP_IN_DELAY.EXP_IN_DEL                    |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_IN_DELAY.EXP_OFF_OP_DEL                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       LOGIC.RND1                                 |    <0.001 |
|                         Q_DEL                                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       LOGIC.RND2                                 |    <0.001 |
|                         Q_DEL                                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       RND_BIT_GEN                                |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |    <0.001 |
|                   i_nd_to_rdy                                    |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner    |    <0.001 |
|             floattofixed                                         |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   FLT_TO_FIX_OP.SPD.OP                           |     0.004 |
|                     ALIGN_DIST_DEL                               |    <0.001 |
|                       DEL                                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ALIGN_SHIFT                                  |     0.002 |
|                       MUX_LOOP[0].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ALIGN_Z_D                                    |    <0.001 |
|                       EQ_ZERO                                    |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                       |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     COND_DET                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DEL_SIGN                                     |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     MANT_P0_REG                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     OP_STATE_P1_REG                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ROUND                                        |    <0.001 |
|                       Q_DEL                                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     SIGN_DEL                                     |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIGN_P0_REG                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ZERO_DET_DIST_DEL                            |    <0.001 |
|                       DEL                                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                   i_nd_to_rdy                                    |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner    |    <0.001 |
|     processing_system7_0                                         |     1.530 |
|       inst                                                       |     1.530 |
|     ps7_0_axi_periph                                             |     0.005 |
|       s00_couplers                                               |     0.005 |
|         auto_pc                                                  |     0.005 |
|           inst                                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                 |     0.005 |
|               RD.ar_channel_0                                    |    <0.001 |
|                 ar_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               RD.r_channel_0                                     |    <0.001 |
|                 rd_data_fifo_0                                   |    <0.001 |
|                 transaction_fifo_0                               |    <0.001 |
|               SI_REG                                             |     0.001 |
|                 ar_pipe                                          |    <0.001 |
|                 aw_pipe                                          |    <0.001 |
|                 b_pipe                                           |    <0.001 |
|                 r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                    |     0.001 |
|                 aw_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               WR.b_channel_0                                     |    <0.001 |
|                 bid_fifo_0                                       |    <0.001 |
|                 bresp_fifo_0                                     |    <0.001 |
|     rst_ps7_0_100M                                               |    <0.001 |
|       U0                                                         |    <0.001 |
|         EXT_LPF                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                              |    <0.001 |
|         SEQ                                                      |    <0.001 |
|           SEQ_COUNTER                                            |    <0.001 |
+------------------------------------------------------------------+-----------+


