{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 09:20:03 2017 " "Info: Processing started: Tue Oct 17 09:20:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP2 -c EXP2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP2 -c EXP2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMAR " "Info: Assuming node \"CPMAR\" is an undefined clock" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 112 32 200 128 "CPMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 704 608 624 872 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 -32 136 608 "CPR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPPC " "Info: Assuming node \"CPPC\" is an undefined clock" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 784 952 608 "CPPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 568 136 200 616 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 104 200 264 152 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMAR " "Info: No valid register-to-register data paths exist for clock \"CPMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register uPC:inst1\|74161:inst\|f74161:sub\|9 uPC:inst1\|74161:inst\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"uPC:inst1\|74161:inst\|f74161:sub\|9\" and destination register \"uPC:inst1\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.580 ns + Longest register register " "Info: + Longest register to register delay is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uPC:inst1\|74161:inst\|f74161:sub\|9 1 REG LCFF_X29_Y16_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.651 ns) 1.428 ns uPC:inst1\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X29_Y16_N6 1 " "Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 2.472 ns uPC:inst1\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X29_Y16_N30 1 " "Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.580 ns uPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y16_N31 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.580 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 54.65 % ) " "Info: Total cell delay = 1.410 ns ( 54.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 45.35 % ) " "Info: Total interconnect delay = 1.170 ns ( 45.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 {} uPC:inst1|74161:inst|f74161:sub|110~6 {} uPC:inst1|74161:inst|f74161:sub|110~7 {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.777ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.977 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 704 608 624 872 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.370 ns) 2.980 ns inst24 2 COMB LCCOMB_X28_Y10_N18 1 " "Info: 2: + IC(1.460 ns) + CELL(0.370 ns) = 2.980 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { CLK inst24 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.000 ns) 4.383 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 5.977 ns uPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y16_N31 3 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 5.977 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 36.57 % ) " "Info: Total cell delay = 2.186 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 63.43 % ) " "Info: Total interconnect delay = 3.791 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.977 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 704 608 624 872 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.370 ns) 2.980 ns inst24 2 COMB LCCOMB_X28_Y10_N18 1 " "Info: 2: + IC(1.460 ns) + CELL(0.370 ns) = 2.980 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { CLK inst24 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.000 ns) 4.383 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 5.977 ns uPC:inst1\|74161:inst\|f74161:sub\|9 4 REG LCFF_X29_Y16_N23 6 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 5.977 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 36.57 % ) " "Info: Total cell delay = 2.186 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 63.43 % ) " "Info: Total interconnect delay = 3.791 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 {} uPC:inst1|74161:inst|f74161:sub|110~6 {} uPC:inst1|74161:inst|f74161:sub|110~7 {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.777ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { CLK inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.977 ns" { CLK {} CLK~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.460ns 1.403ns 0.928ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { uPC:inst1|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPPC register uPC:inst1\|74161:inst\|f74161:sub\|9 register uPC:inst1\|74161:inst\|f74161:sub\|110 351.62 MHz 2.844 ns Internal " "Info: Clock \"CPPC\" has Internal fmax of 351.62 MHz between source register \"uPC:inst1\|74161:inst\|f74161:sub\|9\" and destination register \"uPC:inst1\|74161:inst\|f74161:sub\|110\" (period= 2.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.580 ns + Longest register register " "Info: + Longest register to register delay is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uPC:inst1\|74161:inst\|f74161:sub\|9 1 REG LCFF_X29_Y16_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.651 ns) 1.428 ns uPC:inst1\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X29_Y16_N6 1 " "Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 2.472 ns uPC:inst1\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X29_Y16_N30 1 " "Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.580 ns uPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y16_N31 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.580 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 54.65 % ) " "Info: Total cell delay = 1.410 ns ( 54.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 45.35 % ) " "Info: Total interconnect delay = 1.170 ns ( 45.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 {} uPC:inst1|74161:inst|f74161:sub|110~6 {} uPC:inst1|74161:inst|f74161:sub|110~7 {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.777ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC destination 6.898 ns + Shortest register " "Info: + Shortest clock path from clock \"CPPC\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 784 952 608 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.623 ns) 3.901 ns inst24 2 COMB LCCOMB_X28_Y10_N18 1 " "Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CPPC inst24 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.000 ns) 5.304 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.898 ns uPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y16_N31 3 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 32.95 % ) " "Info: Total cell delay = 2.273 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.625 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC source 6.898 ns - Longest register " "Info: - Longest clock path from clock \"CPPC\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 784 952 608 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.623 ns) 3.901 ns inst24 2 COMB LCCOMB_X28_Y10_N18 1 " "Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CPPC inst24 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.000 ns) 5.304 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.898 ns uPC:inst1\|74161:inst\|f74161:sub\|9 4 REG LCFF_X29_Y16_N23 6 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 32.95 % ) " "Info: Total cell delay = 2.273 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.625 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 uPC:inst1|74161:inst|f74161:sub|110~6 uPC:inst1|74161:inst|f74161:sub|110~7 uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { uPC:inst1|74161:inst|f74161:sub|9 {} uPC:inst1|74161:inst|f74161:sub|110~6 {} uPC:inst1|74161:inst|f74161:sub|110~7 {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.777ns 0.393ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst4\|inst Q8 CLK 3.143 ns register " "Info: tsu for register \"Reg:inst4\|inst\" (data pin = \"Q8\", clock pin = \"CLK\") is 3.143 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.086 ns + Longest pin register " "Info: + Longest pin to register delay is 9.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q8 1 PIN PIN_201 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'Q8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q8 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 528 592 768 544 "Q8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns Q8~0 2 COMB IOC_X3_Y19_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 2; COMB Node = 'Q8~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Q8 Q8~0 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 528 592 768 544 "Q8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.632 ns) + CELL(0.460 ns) 9.086 ns Reg:inst4\|inst 3 REG LCFF_X29_Y14_N7 2 " "Info: 3: + IC(7.632 ns) + CELL(0.460 ns) = 9.086 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'Reg:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { Q8~0 Reg:inst4|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP2/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 16.00 % ) " "Info: Total cell delay = 1.454 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.632 ns ( 84.00 % ) " "Info: Total interconnect delay = 7.632 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.086 ns" { Q8 Q8~0 Reg:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.086 ns" { Q8 {} Q8~0 {} Reg:inst4|inst {} } { 0.000ns 0.000ns 7.632ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP2/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.903 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 5.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 704 608 624 872 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.370 ns) 2.978 ns inst19 2 COMB LCCOMB_X28_Y10_N0 1 " "Info: 2: + IC(1.458 ns) + CELL(0.370 ns) = 2.978 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { CLK inst19 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 104 200 264 152 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.000 ns) 4.318 ns inst19~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.340 ns) + CELL(0.000 ns) = 4.318 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 104 200 264 152 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.903 ns Reg:inst4\|inst 4 REG LCFF_X29_Y14_N7 2 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.903 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'Reg:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst19~clkctrl Reg:inst4|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP2/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 37.03 % ) " "Info: Total cell delay = 2.186 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.717 ns ( 62.97 % ) " "Info: Total interconnect delay = 3.717 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { CLK inst19 inst19~clkctrl Reg:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { CLK {} CLK~combout {} inst19 {} inst19~clkctrl {} Reg:inst4|inst {} } { 0.000ns 0.000ns 1.458ns 1.340ns 0.919ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.086 ns" { Q8 Q8~0 Reg:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.086 ns" { Q8 {} Q8~0 {} Reg:inst4|inst {} } { 0.000ns 0.000ns 7.632ns } { 0.000ns 0.994ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { CLK inst19 inst19~clkctrl Reg:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { CLK {} CLK~combout {} inst19 {} inst19~clkctrl {} Reg:inst4|inst {} } { 0.000ns 0.000ns 1.458ns 1.340ns 0.919ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPPC O8 uPC:inst1\|74161:inst\|f74161:sub\|110 14.923 ns register " "Info: tco from clock \"CPPC\" to destination pin \"O8\" through register \"uPC:inst1\|74161:inst\|f74161:sub\|110\" is 14.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC source 6.898 ns + Longest register " "Info: + Longest clock path from clock \"CPPC\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 784 952 608 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.623 ns) 3.901 ns inst24 2 COMB LCCOMB_X28_Y10_N18 1 " "Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CPPC inst24 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.000 ns) 5.304 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 520 944 992 584 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.898 ns uPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y16_N31 3 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 32.95 % ) " "Info: Total cell delay = 2.273 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.625 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.721 ns + Longest register pin " "Info: + Longest register to pin delay is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uPC:inst1\|74161:inst\|f74161:sub\|110 1 REG LCFF_X29_Y16_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.624 ns) 2.118 ns selector:inst3\|inst34 2 COMB LCCOMB_X29_Y14_N6 1 " "Info: 2: + IC(1.494 ns) + CELL(0.624 ns) = 2.118 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'selector:inst3\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { uPC:inst1|74161:inst|f74161:sub|110 selector:inst3|inst34 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "E:/EXP2/selector.bdf" { { 816 672 736 864 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(3.266 ns) 7.721 ns O8 3 PIN PIN_179 0 " "Info: 3: + IC(2.337 ns) + CELL(3.266 ns) = 7.721 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'O8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { selector:inst3|inst34 O8 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { -568 592 608 -392 "O8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.890 ns ( 50.38 % ) " "Info: Total cell delay = 3.890 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.831 ns ( 49.62 % ) " "Info: Total interconnect delay = 3.831 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { uPC:inst1|74161:inst|f74161:sub|110 selector:inst3|inst34 O8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { uPC:inst1|74161:inst|f74161:sub|110 {} selector:inst3|inst34 {} O8 {} } { 0.000ns 1.494ns 2.337ns } { 0.000ns 0.624ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { CPPC inst24 inst24~clkctrl uPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { CPPC {} CPPC~combout {} inst24 {} inst24~clkctrl {} uPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.294ns 1.403ns 0.928ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { uPC:inst1|74161:inst|f74161:sub|110 selector:inst3|inst34 O8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { uPC:inst1|74161:inst|f74161:sub|110 {} selector:inst3|inst34 {} O8 {} } { 0.000ns 1.494ns 2.337ns } { 0.000ns 0.624ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "XPC O8 13.666 ns Longest " "Info: Longest tpd from source pin \"XPC\" to destination pin \"O8\" is 13.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns XPC 1 PIN PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; PIN Node = 'XPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { XPC } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { -56 480 496 112 "XPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.419 ns) + CELL(0.650 ns) 8.063 ns selector:inst3\|inst34 2 COMB LCCOMB_X29_Y14_N6 1 " "Info: 2: + IC(6.419 ns) + CELL(0.650 ns) = 8.063 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'selector:inst3\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.069 ns" { XPC selector:inst3|inst34 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "E:/EXP2/selector.bdf" { { 816 672 736 864 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(3.266 ns) 13.666 ns O8 3 PIN PIN_179 0 " "Info: 3: + IC(2.337 ns) + CELL(3.266 ns) = 13.666 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'O8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { selector:inst3|inst34 O8 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { -568 592 608 -392 "O8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.910 ns ( 35.93 % ) " "Info: Total cell delay = 4.910 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.756 ns ( 64.07 % ) " "Info: Total interconnect delay = 8.756 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { XPC selector:inst3|inst34 O8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { XPC {} XPC~combout {} selector:inst3|inst34 {} O8 {} } { 0.000ns 0.000ns 6.419ns 2.337ns } { 0.000ns 0.994ns 0.650ns 3.266ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74374:inst\|18 Q6 CPR 0.497 ns register " "Info: th for register \"74374:inst\|18\" (data pin = \"Q6\", clock pin = \"CPR\") is 0.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR destination 7.399 ns + Longest register " "Info: + Longest clock path from clock \"CPR\" to destination register is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CPR 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'CPR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 592 -32 136 608 "CPR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.370 ns) 3.264 ns inst18 2 COMB LCCOMB_X28_Y10_N4 1 " "Info: 2: + IC(1.930 ns) + CELL(0.370 ns) = 3.264 ns; Loc. = LCCOMB_X28_Y10_N4; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CPR inst18 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 568 136 200 616 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 5.815 ns inst18~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.551 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 568 136 200 616 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 7.399 ns 74374:inst\|18 4 REG LCFF_X3_Y17_N9 1 " "Info: 4: + IC(0.918 ns) + CELL(0.666 ns) = 7.399 ns; Loc. = LCFF_X3_Y17_N9; Fanout = 1; REG Node = '74374:inst\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst18~clkctrl 74374:inst|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 27.03 % ) " "Info: Total cell delay = 2.000 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.399 ns ( 72.97 % ) " "Info: Total interconnect delay = 5.399 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { CPR inst18 inst18~clkctrl 74374:inst|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { CPR {} CPR~combout {} inst18 {} inst18~clkctrl {} 74374:inst|18 {} } { 0.000ns 0.000ns 1.930ns 2.551ns 0.918ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74374.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q6 1 PIN PIN_199 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_199; Fanout = 1; PIN Node = 'Q6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 496 592 768 512 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns Q6~0 2 COMB IOC_X3_Y19_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N0; Fanout = 2; COMB Node = 'Q6~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Q6 Q6~0 } "NODE_NAME" } } { "EXP2.bdf" "" { Schematic "E:/EXP2/EXP2.bdf" { { 496 592 768 512 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.754 ns) + CELL(0.460 ns) 7.208 ns 74374:inst\|18 3 REG LCFF_X3_Y17_N9 1 " "Info: 3: + IC(5.754 ns) + CELL(0.460 ns) = 7.208 ns; Loc. = LCFF_X3_Y17_N9; Fanout = 1; REG Node = '74374:inst\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { Q6~0 74374:inst|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 20.17 % ) " "Info: Total cell delay = 1.454 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 79.83 % ) " "Info: Total interconnect delay = 5.754 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { Q6 Q6~0 74374:inst|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { Q6 {} Q6~0 {} 74374:inst|18 {} } { 0.000ns 0.000ns 5.754ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { CPR inst18 inst18~clkctrl 74374:inst|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { CPR {} CPR~combout {} inst18 {} inst18~clkctrl {} 74374:inst|18 {} } { 0.000ns 0.000ns 1.930ns 2.551ns 0.918ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { Q6 Q6~0 74374:inst|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { Q6 {} Q6~0 {} 74374:inst|18 {} } { 0.000ns 0.000ns 5.754ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 09:20:03 2017 " "Info: Processing ended: Tue Oct 17 09:20:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
