LISA auto/WW-R+WW-R+WW-R+WW-R+WW-R
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=594996).
 * 
 * P0 goes back a bit less than one grace period (t=495996).
 * 
 * P1 goes back a bit less than one grace period (t=396997).
 * 
 * P2 goes back a bit less than one grace period (t=297998).
 * 
 * P3 goes back a bit less than one grace period (t=198999).
 * 
 * P4 goes back a bit less than one grace period (t=100000).
 * 
 * Process 0 start at t=594996, process 5 end at t=100000: Cycle allowed.
 *)
{
}
 P0           | P1           | P2           | P3           | P4           ;
 f[lock]      | f[lock]      | f[lock]      | f[lock]      | f[lock]      ;
 w[once] x0 2 | w[once] x1 2 | w[once] x2 2 | w[once] x3 2 | w[once] x4 2 ;
 w[once] x1 1 | w[once] x2 1 | w[once] x3 1 | w[once] x4 1 | w[once] x0 1 ;
 f[unlock]    | f[unlock]    | f[unlock]    | f[unlock]    | f[unlock]    ;
exists
(x0=2 /\ x1=2 /\ x2=2 /\ x3=2 /\ x4=2)
