// Seed: 3820814473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output tri id_1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd16,
    parameter id_2 = 32'd86
) (
    input  wire  _id_0,
    input  uwire _id_1,
    input  tri1  _id_2,
    output tri0  id_3,
    output uwire id_4,
    output wire  id_5,
    input  wor   id_6
);
  wire [id_2 : -1] id_8;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire [id_0 : id_1] id_9;
  logic id_10 = 1;
  assign id_4 = id_1;
endmodule
