#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  3 21:58:14 2023
# Process ID: 3103
# Current directory: /home/antonina/Desktop/hiwi2324
# Command line: vivado
# Log file: /home/antonina/Desktop/hiwi2324/vivado.log
# Journal file: /home/antonina/Desktop/hiwi2324/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 4108.266 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.xpr
update_compile_order -fileset sources_1
launch_simulation
close_project
open_project /home/antonina/Desktop/fpga_hiwi/project_2.xpr
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_signed_lead_count_log2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_signed_lead_count_log2.tcl
close_sim
close_project
create_project project_log /home/antonina/Desktop/hiwi2324/project_log -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
file mkdir /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new/tb_log2.vhd w ]
add_files -fileset sim_1 /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new/tb_log2.vhd
launch_simulation
launch_simulation
set_property file_type {VHDL 2008} [get_files  /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new/tb_log2.vhd]
launch_simulation
source tb_log2.tcl
close_sim
set_property file_type VHDL [get_files  /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new/tb_log2.vhd]
launch_simulation
