## W03-D3 Cheating e-dice controlled via RS232

Assume that we want to replace all switches and buttons in the cheating e-dice by control signals generated from ASCII codes received via RS232, according to the following specs:

<img src="/Resources/images/w3d3.jpg" width="600">

- An ASCII code representing a digit `≥ 1` and `≤ 6` shall drive the equivalent binary pattern to the result inputs (e.g. ASCII code `X"35"` for digit `5` will generate `101` at the result inputs)

- The ASCII codes of the remaining digits (`0`, `7`, `8` and `9`) shall drive the following binary patterns to the mode inputs: `00` for ASCII `X"30"` (no-cheating), `01` for ASCII `X"37"` (forbidden result), `10` for ASCII `X"38"` (predefined result), and `11` for ASCII `X"39"` (triple probability)

- ASCII codes `X"53"` (`S`) and `X"73"` (`s`) should set the stop input to `1` (to stop the e-dice), and ASCII code `X"20"` (space bar) should set it to `0` (running mode)

- Any other ASCII codes must be ignored, and shall not change the previous values driven to the result, mode and stop inputs.

---

#### 1. Represent a block diagram for the entire circuit. Is it an appropriate application for a small FSMD?

>***Answer***

Fsmd diagram is below. The desired operation can be done in one state, so fsmd isn't appropriate.

<img src="/Resources/images/w3d3_FSMD.png" width="600">


#### 2. Create a Vivado project to implement this architecture and check the correctness of your solution by simulation.

>***Answer***

Just showing code converter

```vhdl

entity code_converter is
  port ( i_en 	: in std_logic;
         reset 	: in std_logic;
         i_value 	: in std_logic_vector(7 downto 0);
         o_result 	: out std_logic_vector(2 downto 0);
         o_mode 	: out std_logic_vector(1 downto 0);
         o_stop 	: out std_logic );
end code_converter;
------------------------------------
architecture arch_code_converter of code_convertor is
	signal value:unsigned ( 7 downto 0);
begin
	value <= unsigned(i_value);
	process(reset,i_en) begin
		if (reset = '1') then
			o_result <= "001"; -- let it be 1 , as 0 is invalid
			o_mode <= "000";
			o_stop <= '1'; -- 1 means stop, 0 means start
		elsif (i_en = '1')
			if (value >=1 and value <= 6)
				o_result <= i_value( 2 downto 0);
			elsif (value = 0)
				o_mode <= "00";
			elsif (value = 7)
				o_mode <= "01";
			elsif (value = 8)
				o_mode <= "10";
			elsif (value = 9)
				o_mode <= "11";
			elsif (i_value = x"53" OR i_value = x"73" )
				o_stop = '1'
			elsif (i_value = x"20")
				o_stop <= '0';
			end if;
		end if;
	end process;
end arch_code_converter;
```
