Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/79-openroad-globalplacement/top.odb'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0058] Using max wire length 5786um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       384
       10 |       0 |       0 |             0 |       374
       20 |       0 |       0 |             0 |       364
       30 |       0 |       0 |             0 |       354
       40 |       0 |       0 |             0 |       344
       50 |       0 |       0 |             0 |       334
       60 |       0 |       0 |             0 |       324
       70 |       0 |       0 |             0 |       314
       80 |       0 |       0 |             0 |       304
       90 |       0 |       0 |             0 |       294
      100 |       0 |       0 |             0 |       284
      110 |       0 |       0 |             0 |       274
      120 |       0 |       0 |             0 |       264
      130 |       0 |       0 |             0 |       254
      140 |       0 |       0 |             0 |       244
      150 |       0 |       0 |             0 |       234
      160 |       0 |       0 |             0 |       224
      170 |       0 |       0 |             0 |       214
      180 |       0 |       0 |             0 |       204
      190 |       0 |       0 |             0 |       194
      200 |       0 |       0 |             0 |       184
      210 |       0 |       0 |             0 |       174
      220 |       0 |       0 |             0 |       164
      230 |       0 |       0 |             0 |       154
      240 |       0 |       0 |             0 |       144
      250 |       0 |       0 |             0 |       134
      260 |       0 |       0 |             0 |       124
      270 |       0 |       0 |             0 |       114
      280 |       0 |       0 |             0 |       104
      290 |       0 |       0 |             0 |        94
      300 |       0 |       0 |             0 |        84
      310 |       0 |       0 |             0 |        74
      320 |       0 |       0 |             0 |        64
      330 |       0 |       0 |             0 |        54
      340 |       0 |       0 |             0 |        44
      350 |       0 |       0 |             0 |        34
      360 |       0 |       0 |             0 |        24
      370 |       0 |       0 |             0 |        14
      380 |       0 |       0 |             0 |         4
    final |       0 |       0 |             0 |         0
---------------------------------------------------------
[INFO RSZ-0042] Inserted 24 tie sky130_fd_sc_hd__conb_1 instances.
[INFO RSZ-0042] Inserted 28 tie sky130_fd_sc_hd__conb_1 instances.
[WARNING RSZ-0095] found 448 floating pins.
 gen_east_pads[0].pad_gpio_in/ANALOG_POL
 gen_east_pads[0].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[0].pad_gpio_in/DM[0]
 gen_east_pads[0].pad_gpio_in/DM[1]
 gen_east_pads[0].pad_gpio_in/DM[2]
 gen_east_pads[0].pad_gpio_in/HLD_H_N
 gen_east_pads[0].pad_gpio_in/HLD_OVR
 gen_east_pads[0].pad_gpio_in/INP_DIS
 gen_east_pads[0].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[0].pad_gpio_in/VTRIP_SEL
 gen_east_pads[0].pad_gpio_in/OE_N
 gen_east_pads[0].pad_gpio_in/OUT
 gen_east_pads[0].pad_gpio_in/SLOW
 gen_east_pads[0].pad_gpio_in/ANALOG_SEL
 gen_east_pads[0].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[0].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[0].pad_gpio_in/ANALOG_EN
 gen_east_pads[1].pad_gpio_in/ANALOG_POL
 gen_east_pads[1].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[1].pad_gpio_in/DM[0]
 gen_east_pads[1].pad_gpio_in/DM[1]
 gen_east_pads[1].pad_gpio_in/DM[2]
 gen_east_pads[1].pad_gpio_in/HLD_H_N
 gen_east_pads[1].pad_gpio_in/HLD_OVR
 gen_east_pads[1].pad_gpio_in/INP_DIS
 gen_east_pads[1].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[1].pad_gpio_in/VTRIP_SEL
 gen_east_pads[1].pad_gpio_in/OE_N
 gen_east_pads[1].pad_gpio_in/OUT
 gen_east_pads[1].pad_gpio_in/SLOW
 gen_east_pads[1].pad_gpio_in/ANALOG_SEL
 gen_east_pads[1].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[1].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[1].pad_gpio_in/ANALOG_EN
 gen_east_pads[2].pad_gpio_in/ANALOG_POL
 gen_east_pads[2].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[2].pad_gpio_in/DM[0]
 gen_east_pads[2].pad_gpio_in/DM[1]
 gen_east_pads[2].pad_gpio_in/DM[2]
 gen_east_pads[2].pad_gpio_in/HLD_H_N
 gen_east_pads[2].pad_gpio_in/HLD_OVR
 gen_east_pads[2].pad_gpio_in/INP_DIS
 gen_east_pads[2].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[2].pad_gpio_in/VTRIP_SEL
 gen_east_pads[2].pad_gpio_in/OE_N
 gen_east_pads[2].pad_gpio_in/OUT
 gen_east_pads[2].pad_gpio_in/SLOW
 gen_east_pads[2].pad_gpio_in/ANALOG_SEL
 gen_east_pads[2].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[2].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[2].pad_gpio_in/ANALOG_EN
 gen_east_pads[3].pad_gpio_in/ANALOG_POL
 gen_east_pads[3].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[3].pad_gpio_in/DM[0]
 gen_east_pads[3].pad_gpio_in/DM[1]
 gen_east_pads[3].pad_gpio_in/DM[2]
 gen_east_pads[3].pad_gpio_in/HLD_H_N
 gen_east_pads[3].pad_gpio_in/HLD_OVR
 gen_east_pads[3].pad_gpio_in/INP_DIS
 gen_east_pads[3].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[3].pad_gpio_in/VTRIP_SEL
 gen_east_pads[3].pad_gpio_in/OE_N
 gen_east_pads[3].pad_gpio_in/OUT
 gen_east_pads[3].pad_gpio_in/SLOW
 gen_east_pads[3].pad_gpio_in/ANALOG_SEL
 gen_east_pads[3].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[3].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[3].pad_gpio_in/ANALOG_EN
 gen_east_pads[4].pad_gpio_in/ANALOG_POL
 gen_east_pads[4].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[4].pad_gpio_in/DM[0]
 gen_east_pads[4].pad_gpio_in/DM[1]
 gen_east_pads[4].pad_gpio_in/DM[2]
 gen_east_pads[4].pad_gpio_in/HLD_H_N
 gen_east_pads[4].pad_gpio_in/HLD_OVR
 gen_east_pads[4].pad_gpio_in/INP_DIS
 gen_east_pads[4].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[4].pad_gpio_in/VTRIP_SEL
 gen_east_pads[4].pad_gpio_in/OE_N
 gen_east_pads[4].pad_gpio_in/OUT
 gen_east_pads[4].pad_gpio_in/SLOW
 gen_east_pads[4].pad_gpio_in/ANALOG_SEL
 gen_east_pads[4].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[4].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[4].pad_gpio_in/ANALOG_EN
 gen_east_pads[5].pad_gpio_in/ANALOG_POL
 gen_east_pads[5].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[5].pad_gpio_in/DM[0]
 gen_east_pads[5].pad_gpio_in/DM[1]
 gen_east_pads[5].pad_gpio_in/DM[2]
 gen_east_pads[5].pad_gpio_in/HLD_H_N
 gen_east_pads[5].pad_gpio_in/HLD_OVR
 gen_east_pads[5].pad_gpio_in/INP_DIS
 gen_east_pads[5].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[5].pad_gpio_in/VTRIP_SEL
 gen_east_pads[5].pad_gpio_in/OE_N
 gen_east_pads[5].pad_gpio_in/OUT
 gen_east_pads[5].pad_gpio_in/SLOW
 gen_east_pads[5].pad_gpio_in/ANALOG_SEL
 gen_east_pads[5].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[5].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[5].pad_gpio_in/ANALOG_EN
 gen_east_pads[6].pad_gpio_in/ANALOG_POL
 gen_east_pads[6].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[6].pad_gpio_in/DM[0]
 gen_east_pads[6].pad_gpio_in/DM[1]
 gen_east_pads[6].pad_gpio_in/DM[2]
 gen_east_pads[6].pad_gpio_in/HLD_H_N
 gen_east_pads[6].pad_gpio_in/HLD_OVR
 gen_east_pads[6].pad_gpio_in/INP_DIS
 gen_east_pads[6].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[6].pad_gpio_in/VTRIP_SEL
 gen_east_pads[6].pad_gpio_in/OE_N
 gen_east_pads[6].pad_gpio_in/OUT
 gen_east_pads[6].pad_gpio_in/SLOW
 gen_east_pads[6].pad_gpio_in/ANALOG_SEL
 gen_east_pads[6].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[6].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[6].pad_gpio_in/ANALOG_EN
 gen_east_pads[7].pad_gpio_in/ANALOG_POL
 gen_east_pads[7].pad_gpio_in/ENABLE_VDDIO
 gen_east_pads[7].pad_gpio_in/DM[0]
 gen_east_pads[7].pad_gpio_in/DM[1]
 gen_east_pads[7].pad_gpio_in/DM[2]
 gen_east_pads[7].pad_gpio_in/HLD_H_N
 gen_east_pads[7].pad_gpio_in/HLD_OVR
 gen_east_pads[7].pad_gpio_in/INP_DIS
 gen_east_pads[7].pad_gpio_in/ENABLE_VDDA_H
 gen_east_pads[7].pad_gpio_in/VTRIP_SEL
 gen_east_pads[7].pad_gpio_in/OE_N
 gen_east_pads[7].pad_gpio_in/OUT
 gen_east_pads[7].pad_gpio_in/SLOW
 gen_east_pads[7].pad_gpio_in/ANALOG_SEL
 gen_east_pads[7].pad_gpio_in/IB_MODE_SEL
 gen_east_pads[7].pad_gpio_in/ENABLE_VSWITCH_H
 gen_east_pads[7].pad_gpio_in/ANALOG_EN
 gen_south_pads[0].pad_gpio_out/ANALOG_POL
 gen_south_pads[0].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[0].pad_gpio_out/DM[0]
 gen_south_pads[0].pad_gpio_out/DM[1]
 gen_south_pads[0].pad_gpio_out/DM[2]
 gen_south_pads[0].pad_gpio_out/HLD_H_N
 gen_south_pads[0].pad_gpio_out/HLD_OVR
 gen_south_pads[0].pad_gpio_out/INP_DIS
 gen_south_pads[0].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[0].pad_gpio_out/VTRIP_SEL
 gen_south_pads[0].pad_gpio_out/OE_N
 gen_south_pads[0].pad_gpio_out/OUT
 gen_south_pads[0].pad_gpio_out/SLOW
 gen_south_pads[0].pad_gpio_out/ANALOG_SEL
 gen_south_pads[0].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[0].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[0].pad_gpio_out/ANALOG_EN
 gen_south_pads[1].pad_gpio_out/ANALOG_POL
 gen_south_pads[1].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[1].pad_gpio_out/DM[0]
 gen_south_pads[1].pad_gpio_out/DM[1]
 gen_south_pads[1].pad_gpio_out/DM[2]
 gen_south_pads[1].pad_gpio_out/HLD_H_N
 gen_south_pads[1].pad_gpio_out/HLD_OVR
 gen_south_pads[1].pad_gpio_out/INP_DIS
 gen_south_pads[1].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[1].pad_gpio_out/VTRIP_SEL
 gen_south_pads[1].pad_gpio_out/OE_N
 gen_south_pads[1].pad_gpio_out/OUT
 gen_south_pads[1].pad_gpio_out/SLOW
 gen_south_pads[1].pad_gpio_out/ANALOG_SEL
 gen_south_pads[1].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[1].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[1].pad_gpio_out/ANALOG_EN
 gen_south_pads[2].pad_gpio_out/ANALOG_POL
 gen_south_pads[2].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[2].pad_gpio_out/DM[0]
 gen_south_pads[2].pad_gpio_out/DM[1]
 gen_south_pads[2].pad_gpio_out/DM[2]
 gen_south_pads[2].pad_gpio_out/HLD_H_N
 gen_south_pads[2].pad_gpio_out/HLD_OVR
 gen_south_pads[2].pad_gpio_out/INP_DIS
 gen_south_pads[2].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[2].pad_gpio_out/VTRIP_SEL
 gen_south_pads[2].pad_gpio_out/OE_N
 gen_south_pads[2].pad_gpio_out/OUT
 gen_south_pads[2].pad_gpio_out/SLOW
 gen_south_pads[2].pad_gpio_out/ANALOG_SEL
 gen_south_pads[2].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[2].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[2].pad_gpio_out/ANALOG_EN
 gen_south_pads[3].pad_gpio_out/ANALOG_POL
 gen_south_pads[3].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[3].pad_gpio_out/DM[0]
 gen_south_pads[3].pad_gpio_out/DM[1]
 gen_south_pads[3].pad_gpio_out/DM[2]
 gen_south_pads[3].pad_gpio_out/HLD_H_N
 gen_south_pads[3].pad_gpio_out/HLD_OVR
 gen_south_pads[3].pad_gpio_out/INP_DIS
 gen_south_pads[3].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[3].pad_gpio_out/VTRIP_SEL
 gen_south_pads[3].pad_gpio_out/OE_N
 gen_south_pads[3].pad_gpio_out/OUT
 gen_south_pads[3].pad_gpio_out/SLOW
 gen_south_pads[3].pad_gpio_out/ANALOG_SEL
 gen_south_pads[3].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[3].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[3].pad_gpio_out/ANALOG_EN
 gen_south_pads[4].pad_gpio_out/ANALOG_POL
 gen_south_pads[4].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[4].pad_gpio_out/DM[0]
 gen_south_pads[4].pad_gpio_out/DM[1]
 gen_south_pads[4].pad_gpio_out/DM[2]
 gen_south_pads[4].pad_gpio_out/HLD_H_N
 gen_south_pads[4].pad_gpio_out/HLD_OVR
 gen_south_pads[4].pad_gpio_out/INP_DIS
 gen_south_pads[4].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[4].pad_gpio_out/VTRIP_SEL
 gen_south_pads[4].pad_gpio_out/OE_N
 gen_south_pads[4].pad_gpio_out/OUT
 gen_south_pads[4].pad_gpio_out/SLOW
 gen_south_pads[4].pad_gpio_out/ANALOG_SEL
 gen_south_pads[4].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[4].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[4].pad_gpio_out/ANALOG_EN
 gen_south_pads[5].pad_gpio_out/ANALOG_POL
 gen_south_pads[5].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[5].pad_gpio_out/DM[0]
 gen_south_pads[5].pad_gpio_out/DM[1]
 gen_south_pads[5].pad_gpio_out/DM[2]
 gen_south_pads[5].pad_gpio_out/HLD_H_N
 gen_south_pads[5].pad_gpio_out/HLD_OVR
 gen_south_pads[5].pad_gpio_out/INP_DIS
 gen_south_pads[5].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[5].pad_gpio_out/VTRIP_SEL
 gen_south_pads[5].pad_gpio_out/OE_N
 gen_south_pads[5].pad_gpio_out/OUT
 gen_south_pads[5].pad_gpio_out/SLOW
 gen_south_pads[5].pad_gpio_out/ANALOG_SEL
 gen_south_pads[5].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[5].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[5].pad_gpio_out/ANALOG_EN
 gen_south_pads[6].pad_gpio_out/ANALOG_POL
 gen_south_pads[6].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[6].pad_gpio_out/DM[0]
 gen_south_pads[6].pad_gpio_out/DM[1]
 gen_south_pads[6].pad_gpio_out/DM[2]
 gen_south_pads[6].pad_gpio_out/HLD_H_N
 gen_south_pads[6].pad_gpio_out/HLD_OVR
 gen_south_pads[6].pad_gpio_out/INP_DIS
 gen_south_pads[6].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[6].pad_gpio_out/VTRIP_SEL
 gen_south_pads[6].pad_gpio_out/OE_N
 gen_south_pads[6].pad_gpio_out/OUT
 gen_south_pads[6].pad_gpio_out/SLOW
 gen_south_pads[6].pad_gpio_out/ANALOG_SEL
 gen_south_pads[6].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[6].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[6].pad_gpio_out/ANALOG_EN
 gen_south_pads[7].pad_gpio_out/ANALOG_POL
 gen_south_pads[7].pad_gpio_out/ENABLE_VDDIO
 gen_south_pads[7].pad_gpio_out/DM[0]
 gen_south_pads[7].pad_gpio_out/DM[1]
 gen_south_pads[7].pad_gpio_out/DM[2]
 gen_south_pads[7].pad_gpio_out/HLD_H_N
 gen_south_pads[7].pad_gpio_out/HLD_OVR
 gen_south_pads[7].pad_gpio_out/INP_DIS
 gen_south_pads[7].pad_gpio_out/ENABLE_VDDA_H
 gen_south_pads[7].pad_gpio_out/VTRIP_SEL
 gen_south_pads[7].pad_gpio_out/OE_N
 gen_south_pads[7].pad_gpio_out/OUT
 gen_south_pads[7].pad_gpio_out/SLOW
 gen_south_pads[7].pad_gpio_out/ANALOG_SEL
 gen_south_pads[7].pad_gpio_out/IB_MODE_SEL
 gen_south_pads[7].pad_gpio_out/ENABLE_VSWITCH_H
 gen_south_pads[7].pad_gpio_out/ANALOG_EN
 gen_west_pads[0].pad_analog/ANALOG_POL
 gen_west_pads[0].pad_analog/ENABLE_VDDIO
 gen_west_pads[0].pad_analog/DM[0]
 gen_west_pads[0].pad_analog/DM[1]
 gen_west_pads[0].pad_analog/DM[2]
 gen_west_pads[0].pad_analog/HLD_H_N
 gen_west_pads[0].pad_analog/HLD_OVR
 gen_west_pads[0].pad_analog/INP_DIS
 gen_west_pads[0].pad_analog/ENABLE_VDDA_H
 gen_west_pads[0].pad_analog/VTRIP_SEL
 gen_west_pads[0].pad_analog/OE_N
 gen_west_pads[0].pad_analog/OUT
 gen_west_pads[0].pad_analog/SLOW
 gen_west_pads[0].pad_analog/ANALOG_SEL
 gen_west_pads[0].pad_analog/IB_MODE_SEL
 gen_west_pads[0].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[0].pad_analog/ANALOG_EN
 gen_west_pads[1].pad_analog/ANALOG_POL
 gen_west_pads[1].pad_analog/ENABLE_VDDIO
 gen_west_pads[1].pad_analog/DM[0]
 gen_west_pads[1].pad_analog/DM[1]
 gen_west_pads[1].pad_analog/DM[2]
 gen_west_pads[1].pad_analog/HLD_H_N
 gen_west_pads[1].pad_analog/HLD_OVR
 gen_west_pads[1].pad_analog/INP_DIS
 gen_west_pads[1].pad_analog/ENABLE_VDDA_H
 gen_west_pads[1].pad_analog/VTRIP_SEL
 gen_west_pads[1].pad_analog/OE_N
 gen_west_pads[1].pad_analog/OUT
 gen_west_pads[1].pad_analog/SLOW
 gen_west_pads[1].pad_analog/ANALOG_SEL
 gen_west_pads[1].pad_analog/IB_MODE_SEL
 gen_west_pads[1].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[1].pad_analog/ANALOG_EN
 gen_west_pads[2].pad_analog/ANALOG_POL
 gen_west_pads[2].pad_analog/ENABLE_VDDIO
 gen_west_pads[2].pad_analog/DM[0]
 gen_west_pads[2].pad_analog/DM[1]
 gen_west_pads[2].pad_analog/DM[2]
 gen_west_pads[2].pad_analog/HLD_H_N
 gen_west_pads[2].pad_analog/HLD_OVR
 gen_west_pads[2].pad_analog/INP_DIS
 gen_west_pads[2].pad_analog/ENABLE_VDDA_H
 gen_west_pads[2].pad_analog/VTRIP_SEL
 gen_west_pads[2].pad_analog/OE_N
 gen_west_pads[2].pad_analog/OUT
 gen_west_pads[2].pad_analog/SLOW
 gen_west_pads[2].pad_analog/ANALOG_SEL
 gen_west_pads[2].pad_analog/IB_MODE_SEL
 gen_west_pads[2].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[2].pad_analog/ANALOG_EN
 gen_west_pads[3].pad_analog/ANALOG_POL
 gen_west_pads[3].pad_analog/ENABLE_VDDIO
 gen_west_pads[3].pad_analog/DM[0]
 gen_west_pads[3].pad_analog/DM[1]
 gen_west_pads[3].pad_analog/DM[2]
 gen_west_pads[3].pad_analog/HLD_H_N
 gen_west_pads[3].pad_analog/HLD_OVR
 gen_west_pads[3].pad_analog/INP_DIS
 gen_west_pads[3].pad_analog/ENABLE_VDDA_H
 gen_west_pads[3].pad_analog/VTRIP_SEL
 gen_west_pads[3].pad_analog/OE_N
 gen_west_pads[3].pad_analog/OUT
 gen_west_pads[3].pad_analog/SLOW
 gen_west_pads[3].pad_analog/ANALOG_SEL
 gen_west_pads[3].pad_analog/IB_MODE_SEL
 gen_west_pads[3].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[3].pad_analog/ANALOG_EN
 gen_west_pads[4].pad_analog/ANALOG_POL
 gen_west_pads[4].pad_analog/ENABLE_VDDIO
 gen_west_pads[4].pad_analog/DM[0]
 gen_west_pads[4].pad_analog/DM[1]
 gen_west_pads[4].pad_analog/DM[2]
 gen_west_pads[4].pad_analog/HLD_H_N
 gen_west_pads[4].pad_analog/HLD_OVR
 gen_west_pads[4].pad_analog/INP_DIS
 gen_west_pads[4].pad_analog/ENABLE_VDDA_H
 gen_west_pads[4].pad_analog/VTRIP_SEL
 gen_west_pads[4].pad_analog/OE_N
 gen_west_pads[4].pad_analog/OUT
 gen_west_pads[4].pad_analog/SLOW
 gen_west_pads[4].pad_analog/ANALOG_SEL
 gen_west_pads[4].pad_analog/IB_MODE_SEL
 gen_west_pads[4].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[4].pad_analog/ANALOG_EN
 gen_west_pads[5].pad_analog/ANALOG_POL
 gen_west_pads[5].pad_analog/ENABLE_VDDIO
 gen_west_pads[5].pad_analog/DM[0]
 gen_west_pads[5].pad_analog/DM[1]
 gen_west_pads[5].pad_analog/DM[2]
 gen_west_pads[5].pad_analog/HLD_H_N
 gen_west_pads[5].pad_analog/HLD_OVR
 gen_west_pads[5].pad_analog/INP_DIS
 gen_west_pads[5].pad_analog/ENABLE_VDDA_H
 gen_west_pads[5].pad_analog/VTRIP_SEL
 gen_west_pads[5].pad_analog/OE_N
 gen_west_pads[5].pad_analog/OUT
 gen_west_pads[5].pad_analog/SLOW
 gen_west_pads[5].pad_analog/ANALOG_SEL
 gen_west_pads[5].pad_analog/IB_MODE_SEL
 gen_west_pads[5].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[5].pad_analog/ANALOG_EN
 gen_west_pads[6].pad_analog/ANALOG_POL
 gen_west_pads[6].pad_analog/ENABLE_VDDIO
 gen_west_pads[6].pad_analog/DM[0]
 gen_west_pads[6].pad_analog/DM[1]
 gen_west_pads[6].pad_analog/DM[2]
 gen_west_pads[6].pad_analog/HLD_H_N
 gen_west_pads[6].pad_analog/HLD_OVR
 gen_west_pads[6].pad_analog/INP_DIS
 gen_west_pads[6].pad_analog/ENABLE_VDDA_H
 gen_west_pads[6].pad_analog/VTRIP_SEL
 gen_west_pads[6].pad_analog/OE_N
 gen_west_pads[6].pad_analog/OUT
 gen_west_pads[6].pad_analog/SLOW
 gen_west_pads[6].pad_analog/ANALOG_SEL
 gen_west_pads[6].pad_analog/IB_MODE_SEL
 gen_west_pads[6].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[6].pad_analog/ANALOG_EN
 gen_west_pads[7].pad_analog/ANALOG_POL
 gen_west_pads[7].pad_analog/ENABLE_VDDIO
 gen_west_pads[7].pad_analog/DM[0]
 gen_west_pads[7].pad_analog/DM[1]
 gen_west_pads[7].pad_analog/DM[2]
 gen_west_pads[7].pad_analog/HLD_H_N
 gen_west_pads[7].pad_analog/HLD_OVR
 gen_west_pads[7].pad_analog/INP_DIS
 gen_west_pads[7].pad_analog/ENABLE_VDDA_H
 gen_west_pads[7].pad_analog/VTRIP_SEL
 gen_west_pads[7].pad_analog/OE_N
 gen_west_pads[7].pad_analog/OUT
 gen_west_pads[7].pad_analog/SLOW
 gen_west_pads[7].pad_analog/ANALOG_SEL
 gen_west_pads[7].pad_analog/IB_MODE_SEL
 gen_west_pads[7].pad_analog/ENABLE_VSWITCH_H
 gen_west_pads[7].pad_analog/ANALOG_EN
 pad_clk/ANALOG_POL
 pad_clk/ENABLE_VDDIO
 pad_clk/DM[0]
 pad_clk/DM[1]
 pad_clk/DM[2]
 pad_clk/HLD_H_N
 pad_clk/HLD_OVR
 pad_clk/INP_DIS
 pad_clk/ENABLE_VDDA_H
 pad_clk/VTRIP_SEL
 pad_clk/OE_N
 pad_clk/OUT
 pad_clk/SLOW
 pad_clk/ANALOG_SEL
 pad_clk/IB_MODE_SEL
 pad_clk/ENABLE_VSWITCH_H
 pad_clk/ANALOG_EN
 pad_rst_n/ANALOG_POL
 pad_rst_n/ENABLE_VDDIO
 pad_rst_n/DM[0]
 pad_rst_n/DM[1]
 pad_rst_n/DM[2]
 pad_rst_n/HLD_H_N
 pad_rst_n/HLD_OVR
 pad_rst_n/INP_DIS
 pad_rst_n/ENABLE_VDDA_H
 pad_rst_n/VTRIP_SEL
 pad_rst_n/OE_N
 pad_rst_n/OUT
 pad_rst_n/SLOW
 pad_rst_n/ANALOG_SEL
 pad_rst_n/IB_MODE_SEL
 pad_rst_n/ENABLE_VSWITCH_H
 pad_rst_n/ANALOG_EN
 pad_vssa_main/PADISOR
 pad_vssa_main/PADISOL
 pad_vssd_aux/PADISOR
 pad_vssd_aux/PADISOL
 pad_vssd_main/PADISOR
 pad_vssd_main/PADISOL
Placement Analysis
---------------------------------
total displacement         69.1 u
average displacement        0.0 u
max displacement            2.7 u
original HPWL             564.6 u
legalized HPWL            612.4 u
delta HPWL                    8 %

[INFO DPL-0020] Mirrored 40 instances
[INFO DPL-0021] HPWL before             612.4 u
[INFO DPL-0022] HPWL after              584.8 u
[INFO DPL-0023] HPWL delta               -4.5 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Pad                                      32  506000.00
  Fill cell                               718    2695.08
  Tap cell                              13718   17163.96
  Multi-Input combinational cell           52     195.19
  Total                                 14520  526054.23
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.sdc'…
