
OsProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063bc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800647c  0800647c  0001647c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006584  08006584  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006584  08006584  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006584  08006584  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006584  08006584  00016584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006588  08006588  00016588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800658c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc0  20000074  08006600  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c34  08006600  00021c34  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f1a  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030de  00000000  00000000  00037fb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  0003b098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001350  00000000  00000000  0003c510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002f3e  00000000  00000000  0003d860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016bc6  00000000  00000000  0004079e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4264  00000000  00000000  00057364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010b5c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d6c  00000000  00000000  0010b618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006464 	.word	0x08006464

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08006464 	.word	0x08006464

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fcec 	bl	8000c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f81e 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f9cc 	bl	80005c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f000 f9a4 	bl	800057c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000234:	f000 f972 	bl	800051c <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000238:	f000 f87c 	bl	8000334 <MX_ADC_Init>
  MX_TIM3_Init();
 800023c:	f000 f8ee 	bl	800041c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000240:	f003 fe0e 	bl	8003e60 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000244:	4a05      	ldr	r2, [pc, #20]	; (800025c <main+0x3c>)
 8000246:	4b06      	ldr	r3, [pc, #24]	; (8000260 <main+0x40>)
 8000248:	2100      	movs	r1, #0
 800024a:	0018      	movs	r0, r3
 800024c:	f003 fe62 	bl	8003f14 <osThreadNew>
 8000250:	0002      	movs	r2, r0
 8000252:	4b04      	ldr	r3, [pc, #16]	; (8000264 <main+0x44>)
 8000254:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000256:	f003 fe2f 	bl	8003eb8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025a:	e7fe      	b.n	800025a <main+0x3a>
 800025c:	080064c0 	.word	0x080064c0
 8000260:	080006b5 	.word	0x080006b5
 8000264:	20000224 	.word	0x20000224

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b590      	push	{r4, r7, lr}
 800026a:	b099      	sub	sp, #100	; 0x64
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	242c      	movs	r4, #44	; 0x2c
 8000270:	193b      	adds	r3, r7, r4
 8000272:	0018      	movs	r0, r3
 8000274:	2334      	movs	r3, #52	; 0x34
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f006 f81e 	bl	80062ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027e:	231c      	movs	r3, #28
 8000280:	18fb      	adds	r3, r7, r3
 8000282:	0018      	movs	r0, r3
 8000284:	2310      	movs	r3, #16
 8000286:	001a      	movs	r2, r3
 8000288:	2100      	movs	r1, #0
 800028a:	f006 f816 	bl	80062ba <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800028e:	003b      	movs	r3, r7
 8000290:	0018      	movs	r0, r3
 8000292:	231c      	movs	r3, #28
 8000294:	001a      	movs	r2, r3
 8000296:	2100      	movs	r1, #0
 8000298:	f006 f80f 	bl	80062ba <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 800029c:	0021      	movs	r1, r4
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2211      	movs	r2, #17
 80002a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2201      	movs	r2, #1
 80002a8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2201      	movs	r2, #1
 80002ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2210      	movs	r2, #16
 80002b4:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2202      	movs	r2, #2
 80002ba:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2280      	movs	r2, #128	; 0x80
 80002c0:	0252      	lsls	r2, r2, #9
 80002c2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	22a0      	movs	r2, #160	; 0xa0
 80002c8:	0392      	lsls	r2, r2, #14
 80002ca:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	2201      	movs	r2, #1
 80002d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	0018      	movs	r0, r3
 80002d6:	f001 fd35 	bl	8001d44 <HAL_RCC_OscConfig>
 80002da:	1e03      	subs	r3, r0, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002de:	f000 fa91 	bl	8000804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e2:	211c      	movs	r1, #28
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2207      	movs	r2, #7
 80002e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2202      	movs	r2, #2
 80002ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2200      	movs	r2, #0
 80002fa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	2101      	movs	r1, #1
 8000300:	0018      	movs	r0, r3
 8000302:	f002 f8a5 	bl	8002450 <HAL_RCC_ClockConfig>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800030a:	f000 fa7b 	bl	8000804 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800030e:	003b      	movs	r3, r7
 8000310:	2202      	movs	r2, #2
 8000312:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000314:	003b      	movs	r3, r7
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800031a:	003b      	movs	r3, r7
 800031c:	0018      	movs	r0, r3
 800031e:	f002 fa11 	bl	8002744 <HAL_RCCEx_PeriphCLKConfig>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000326:	f000 fa6d 	bl	8000804 <Error_Handler>
  }
}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b019      	add	sp, #100	; 0x64
 8000330:	bd90      	pop	{r4, r7, pc}
	...

08000334 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	0018      	movs	r0, r3
 800033e:	230c      	movs	r3, #12
 8000340:	001a      	movs	r2, r3
 8000342:	2100      	movs	r1, #0
 8000344:	f005 ffb9 	bl	80062ba <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000348:	4b32      	ldr	r3, [pc, #200]	; (8000414 <MX_ADC_Init+0xe0>)
 800034a:	4a33      	ldr	r2, [pc, #204]	; (8000418 <MX_ADC_Init+0xe4>)
 800034c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800034e:	4b31      	ldr	r3, [pc, #196]	; (8000414 <MX_ADC_Init+0xe0>)
 8000350:	2200      	movs	r2, #0
 8000352:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000354:	4b2f      	ldr	r3, [pc, #188]	; (8000414 <MX_ADC_Init+0xe0>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800035a:	4b2e      	ldr	r3, [pc, #184]	; (8000414 <MX_ADC_Init+0xe0>)
 800035c:	2200      	movs	r2, #0
 800035e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000360:	4b2c      	ldr	r3, [pc, #176]	; (8000414 <MX_ADC_Init+0xe0>)
 8000362:	2201      	movs	r2, #1
 8000364:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000366:	4b2b      	ldr	r3, [pc, #172]	; (8000414 <MX_ADC_Init+0xe0>)
 8000368:	2204      	movs	r2, #4
 800036a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800036c:	4b29      	ldr	r3, [pc, #164]	; (8000414 <MX_ADC_Init+0xe0>)
 800036e:	2200      	movs	r2, #0
 8000370:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000372:	4b28      	ldr	r3, [pc, #160]	; (8000414 <MX_ADC_Init+0xe0>)
 8000374:	2200      	movs	r2, #0
 8000376:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000378:	4b26      	ldr	r3, [pc, #152]	; (8000414 <MX_ADC_Init+0xe0>)
 800037a:	2201      	movs	r2, #1
 800037c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800037e:	4b25      	ldr	r3, [pc, #148]	; (8000414 <MX_ADC_Init+0xe0>)
 8000380:	2200      	movs	r2, #0
 8000382:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000384:	4b23      	ldr	r3, [pc, #140]	; (8000414 <MX_ADC_Init+0xe0>)
 8000386:	22c2      	movs	r2, #194	; 0xc2
 8000388:	32ff      	adds	r2, #255	; 0xff
 800038a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800038c:	4b21      	ldr	r3, [pc, #132]	; (8000414 <MX_ADC_Init+0xe0>)
 800038e:	2200      	movs	r2, #0
 8000390:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000392:	4b20      	ldr	r3, [pc, #128]	; (8000414 <MX_ADC_Init+0xe0>)
 8000394:	2224      	movs	r2, #36	; 0x24
 8000396:	2101      	movs	r1, #1
 8000398:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800039a:	4b1e      	ldr	r3, [pc, #120]	; (8000414 <MX_ADC_Init+0xe0>)
 800039c:	2201      	movs	r2, #1
 800039e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80003a0:	4b1c      	ldr	r3, [pc, #112]	; (8000414 <MX_ADC_Init+0xe0>)
 80003a2:	0018      	movs	r0, r3
 80003a4:	f000 fcb4 	bl	8000d10 <HAL_ADC_Init>
 80003a8:	1e03      	subs	r3, r0, #0
 80003aa:	d001      	beq.n	80003b0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003ac:	f000 fa2a 	bl	8000804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2280      	movs	r2, #128	; 0x80
 80003ba:	0152      	lsls	r2, r2, #5
 80003bc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2207      	movs	r2, #7
 80003c2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003c4:	1d3a      	adds	r2, r7, #4
 80003c6:	4b13      	ldr	r3, [pc, #76]	; (8000414 <MX_ADC_Init+0xe0>)
 80003c8:	0011      	movs	r1, r2
 80003ca:	0018      	movs	r0, r3
 80003cc:	f000 fe7a 	bl	80010c4 <HAL_ADC_ConfigChannel>
 80003d0:	1e03      	subs	r3, r0, #0
 80003d2:	d001      	beq.n	80003d8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80003d4:	f000 fa16 	bl	8000804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2201      	movs	r2, #1
 80003dc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003de:	1d3a      	adds	r2, r7, #4
 80003e0:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <MX_ADC_Init+0xe0>)
 80003e2:	0011      	movs	r1, r2
 80003e4:	0018      	movs	r0, r3
 80003e6:	f000 fe6d 	bl	80010c4 <HAL_ADC_ConfigChannel>
 80003ea:	1e03      	subs	r3, r0, #0
 80003ec:	d001      	beq.n	80003f2 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80003ee:	f000 fa09 	bl	8000804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	2204      	movs	r2, #4
 80003f6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003f8:	1d3a      	adds	r2, r7, #4
 80003fa:	4b06      	ldr	r3, [pc, #24]	; (8000414 <MX_ADC_Init+0xe0>)
 80003fc:	0011      	movs	r1, r2
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 fe60 	bl	80010c4 <HAL_ADC_ConfigChannel>
 8000404:	1e03      	subs	r3, r0, #0
 8000406:	d001      	beq.n	800040c <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8000408:	f000 f9fc 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b004      	add	sp, #16
 8000412:	bd80      	pop	{r7, pc}
 8000414:	20000090 	.word	0x20000090
 8000418:	40012400 	.word	0x40012400

0800041c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b08e      	sub	sp, #56	; 0x38
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000422:	2328      	movs	r3, #40	; 0x28
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	0018      	movs	r0, r3
 8000428:	2310      	movs	r3, #16
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f005 ff44 	bl	80062ba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000432:	2320      	movs	r3, #32
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	0018      	movs	r0, r3
 8000438:	2308      	movs	r3, #8
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f005 ff3c 	bl	80062ba <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	0018      	movs	r0, r3
 8000446:	231c      	movs	r3, #28
 8000448:	001a      	movs	r2, r3
 800044a:	2100      	movs	r1, #0
 800044c:	f005 ff35 	bl	80062ba <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000450:	4b2f      	ldr	r3, [pc, #188]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000452:	4a30      	ldr	r2, [pc, #192]	; (8000514 <MX_TIM3_Init+0xf8>)
 8000454:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 8000456:	4b2e      	ldr	r3, [pc, #184]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000458:	222f      	movs	r2, #47	; 0x2f
 800045a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800045c:	4b2c      	ldr	r3, [pc, #176]	; (8000510 <MX_TIM3_Init+0xf4>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8000462:	4b2b      	ldr	r3, [pc, #172]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000464:	4a2c      	ldr	r2, [pc, #176]	; (8000518 <MX_TIM3_Init+0xfc>)
 8000466:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000468:	4b29      	ldr	r3, [pc, #164]	; (8000510 <MX_TIM3_Init+0xf4>)
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800046e:	4b28      	ldr	r3, [pc, #160]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000470:	2200      	movs	r2, #0
 8000472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000474:	4b26      	ldr	r3, [pc, #152]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000476:	0018      	movs	r0, r3
 8000478:	f002 fa64 	bl	8002944 <HAL_TIM_Base_Init>
 800047c:	1e03      	subs	r3, r0, #0
 800047e:	d001      	beq.n	8000484 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000480:	f000 f9c0 	bl	8000804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000484:	2128      	movs	r1, #40	; 0x28
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2280      	movs	r2, #128	; 0x80
 800048a:	0152      	lsls	r2, r2, #5
 800048c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800048e:	187a      	adds	r2, r7, r1
 8000490:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000492:	0011      	movs	r1, r2
 8000494:	0018      	movs	r0, r3
 8000496:	f002 fc7b 	bl	8002d90 <HAL_TIM_ConfigClockSource>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800049e:	f000 f9b1 	bl	8000804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80004a2:	4b1b      	ldr	r3, [pc, #108]	; (8000510 <MX_TIM3_Init+0xf4>)
 80004a4:	0018      	movs	r0, r3
 80004a6:	f002 fa9d 	bl	80029e4 <HAL_TIM_PWM_Init>
 80004aa:	1e03      	subs	r3, r0, #0
 80004ac:	d001      	beq.n	80004b2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80004ae:	f000 f9a9 	bl	8000804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b2:	2120      	movs	r1, #32
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004c0:	187a      	adds	r2, r7, r1
 80004c2:	4b13      	ldr	r3, [pc, #76]	; (8000510 <MX_TIM3_Init+0xf4>)
 80004c4:	0011      	movs	r1, r2
 80004c6:	0018      	movs	r0, r3
 80004c8:	f003 f870 	bl	80035ac <HAL_TIMEx_MasterConfigSynchronization>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80004d0:	f000 f998 	bl	8000804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	2260      	movs	r2, #96	; 0x60
 80004d8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	2200      	movs	r2, #0
 80004ea:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80004ec:	1d39      	adds	r1, r7, #4
 80004ee:	4b08      	ldr	r3, [pc, #32]	; (8000510 <MX_TIM3_Init+0xf4>)
 80004f0:	220c      	movs	r2, #12
 80004f2:	0018      	movs	r0, r3
 80004f4:	f002 fb86 	bl	8002c04 <HAL_TIM_PWM_ConfigChannel>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80004fc:	f000 f982 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000500:	4b03      	ldr	r3, [pc, #12]	; (8000510 <MX_TIM3_Init+0xf4>)
 8000502:	0018      	movs	r0, r3
 8000504:	f000 fa94 	bl	8000a30 <HAL_TIM_MspPostInit>

}
 8000508:	46c0      	nop			; (mov r8, r8)
 800050a:	46bd      	mov	sp, r7
 800050c:	b00e      	add	sp, #56	; 0x38
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000114 	.word	0x20000114
 8000514:	40000400 	.word	0x40000400
 8000518:	00004e1f 	.word	0x00004e1f

0800051c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000520:	4b14      	ldr	r3, [pc, #80]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000522:	4a15      	ldr	r2, [pc, #84]	; (8000578 <MX_USART2_UART_Init+0x5c>)
 8000524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000526:	4b13      	ldr	r3, [pc, #76]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000528:	22e1      	movs	r2, #225	; 0xe1
 800052a:	0252      	lsls	r2, r2, #9
 800052c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052e:	4b11      	ldr	r3, [pc, #68]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000534:	4b0f      	ldr	r3, [pc, #60]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800053a:	4b0e      	ldr	r3, [pc, #56]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000540:	4b0c      	ldr	r3, [pc, #48]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000542:	220c      	movs	r2, #12
 8000544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800054c:	4b09      	ldr	r3, [pc, #36]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000552:	4b08      	ldr	r3, [pc, #32]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000554:	2200      	movs	r2, #0
 8000556:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000558:	4b06      	ldr	r3, [pc, #24]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800055a:	2200      	movs	r2, #0
 800055c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800055e:	4b05      	ldr	r3, [pc, #20]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000560:	0018      	movs	r0, r3
 8000562:	f003 f881 	bl	8003668 <HAL_UART_Init>
 8000566:	1e03      	subs	r3, r0, #0
 8000568:	d001      	beq.n	800056e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800056a:	f000 f94b 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	200001a0 	.word	0x200001a0
 8000578:	40004400 	.word	0x40004400

0800057c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000582:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <MX_DMA_Init+0x48>)
 8000584:	695a      	ldr	r2, [r3, #20]
 8000586:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <MX_DMA_Init+0x48>)
 8000588:	2101      	movs	r1, #1
 800058a:	430a      	orrs	r2, r1
 800058c:	615a      	str	r2, [r3, #20]
 800058e:	4b0d      	ldr	r3, [pc, #52]	; (80005c4 <MX_DMA_Init+0x48>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	2201      	movs	r2, #1
 8000594:	4013      	ands	r3, r2
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 3, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	2103      	movs	r1, #3
 800059e:	2009      	movs	r0, #9
 80005a0:	f001 f852 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 80005a4:	2009      	movs	r0, #9
 80005a6:	f001 f864 	bl	8001672 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch2_3_DMA2_Ch1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch2_3_DMA2_Ch1_2_IRQn, 3, 0);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2103      	movs	r1, #3
 80005ae:	200a      	movs	r0, #10
 80005b0:	f001 f84a 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch2_3_DMA2_Ch1_2_IRQn);
 80005b4:	200a      	movs	r0, #10
 80005b6:	f001 f85c 	bl	8001672 <HAL_NVIC_EnableIRQ>

}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	b002      	add	sp, #8
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	40021000 	.word	0x40021000

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b590      	push	{r4, r7, lr}
 80005ca:	b08b      	sub	sp, #44	; 0x2c
 80005cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ce:	2414      	movs	r4, #20
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	0018      	movs	r0, r3
 80005d4:	2314      	movs	r3, #20
 80005d6:	001a      	movs	r2, r3
 80005d8:	2100      	movs	r1, #0
 80005da:	f005 fe6e 	bl	80062ba <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005de:	4b33      	ldr	r3, [pc, #204]	; (80006ac <MX_GPIO_Init+0xe4>)
 80005e0:	695a      	ldr	r2, [r3, #20]
 80005e2:	4b32      	ldr	r3, [pc, #200]	; (80006ac <MX_GPIO_Init+0xe4>)
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	0309      	lsls	r1, r1, #12
 80005e8:	430a      	orrs	r2, r1
 80005ea:	615a      	str	r2, [r3, #20]
 80005ec:	4b2f      	ldr	r3, [pc, #188]	; (80006ac <MX_GPIO_Init+0xe4>)
 80005ee:	695a      	ldr	r2, [r3, #20]
 80005f0:	2380      	movs	r3, #128	; 0x80
 80005f2:	031b      	lsls	r3, r3, #12
 80005f4:	4013      	ands	r3, r2
 80005f6:	613b      	str	r3, [r7, #16]
 80005f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005fa:	4b2c      	ldr	r3, [pc, #176]	; (80006ac <MX_GPIO_Init+0xe4>)
 80005fc:	695a      	ldr	r2, [r3, #20]
 80005fe:	4b2b      	ldr	r3, [pc, #172]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000600:	2180      	movs	r1, #128	; 0x80
 8000602:	03c9      	lsls	r1, r1, #15
 8000604:	430a      	orrs	r2, r1
 8000606:	615a      	str	r2, [r3, #20]
 8000608:	4b28      	ldr	r3, [pc, #160]	; (80006ac <MX_GPIO_Init+0xe4>)
 800060a:	695a      	ldr	r2, [r3, #20]
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	03db      	lsls	r3, r3, #15
 8000610:	4013      	ands	r3, r2
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b25      	ldr	r3, [pc, #148]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000618:	695a      	ldr	r2, [r3, #20]
 800061a:	4b24      	ldr	r3, [pc, #144]	; (80006ac <MX_GPIO_Init+0xe4>)
 800061c:	2180      	movs	r1, #128	; 0x80
 800061e:	0289      	lsls	r1, r1, #10
 8000620:	430a      	orrs	r2, r1
 8000622:	615a      	str	r2, [r3, #20]
 8000624:	4b21      	ldr	r3, [pc, #132]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000626:	695a      	ldr	r2, [r3, #20]
 8000628:	2380      	movs	r3, #128	; 0x80
 800062a:	029b      	lsls	r3, r3, #10
 800062c:	4013      	ands	r3, r2
 800062e:	60bb      	str	r3, [r7, #8]
 8000630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000634:	695a      	ldr	r2, [r3, #20]
 8000636:	4b1d      	ldr	r3, [pc, #116]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	02c9      	lsls	r1, r1, #11
 800063c:	430a      	orrs	r2, r1
 800063e:	615a      	str	r2, [r3, #20]
 8000640:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <MX_GPIO_Init+0xe4>)
 8000642:	695a      	ldr	r2, [r3, #20]
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	02db      	lsls	r3, r3, #11
 8000648:	4013      	ands	r3, r2
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800064e:	2390      	movs	r3, #144	; 0x90
 8000650:	05db      	lsls	r3, r3, #23
 8000652:	2200      	movs	r2, #0
 8000654:	2120      	movs	r1, #32
 8000656:	0018      	movs	r0, r3
 8000658:	f001 fb56 	bl	8001d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800065c:	193b      	adds	r3, r7, r4
 800065e:	2280      	movs	r2, #128	; 0x80
 8000660:	0192      	lsls	r2, r2, #6
 8000662:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000664:	193b      	adds	r3, r7, r4
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	193b      	adds	r3, r7, r4
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000670:	193b      	adds	r3, r7, r4
 8000672:	4a0f      	ldr	r2, [pc, #60]	; (80006b0 <MX_GPIO_Init+0xe8>)
 8000674:	0019      	movs	r1, r3
 8000676:	0010      	movs	r0, r2
 8000678:	f001 f9ce 	bl	8001a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800067c:	0021      	movs	r1, r4
 800067e:	187b      	adds	r3, r7, r1
 8000680:	2220      	movs	r2, #32
 8000682:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2201      	movs	r2, #1
 8000688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	187a      	adds	r2, r7, r1
 8000698:	2390      	movs	r3, #144	; 0x90
 800069a:	05db      	lsls	r3, r3, #23
 800069c:	0011      	movs	r1, r2
 800069e:	0018      	movs	r0, r3
 80006a0:	f001 f9ba 	bl	8001a18 <HAL_GPIO_Init>

}
 80006a4:	46c0      	nop			; (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	b00b      	add	sp, #44	; 0x2c
 80006aa:	bd90      	pop	{r4, r7, pc}
 80006ac:	40021000 	.word	0x40021000
 80006b0:	48000800 	.word	0x48000800

080006b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b087      	sub	sp, #28
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
		uint32_t value[3]; //Joystick ADC Input
						   //value[0] - sus (X, default = 70-80, sus = 0, jos = 90-95)
						   //value[1] - dreapta (Y, default = 75-85, dreapta = 0, stanga = 90-95)
					       //value[2] - buton (SW, default = 1200+, apasat = 0)

		HAL_ADC_Start_DMA(&hadc, value, 3); // start adc in DMA mode
 80006bc:	240c      	movs	r4, #12
 80006be:	1939      	adds	r1, r7, r4
 80006c0:	4b4c      	ldr	r3, [pc, #304]	; (80007f4 <StartDefaultTask+0x140>)
 80006c2:	2203      	movs	r2, #3
 80006c4:	0018      	movs	r0, r3
 80006c6:	f000 fc63 	bl	8000f90 <HAL_ADC_Start_DMA>
		/////////////////////////////////////////////////////////////////////////////////////////////////////////


		//JOYSTICK X

		if(value[0] == 0){ //Sus
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d107      	bne.n	80006e2 <StartDefaultTask+0x2e>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //Daca ADC nu primeste semnal se aprinde ledul
 80006d2:	2390      	movs	r3, #144	; 0x90
 80006d4:	05db      	lsls	r3, r3, #23
 80006d6:	2201      	movs	r2, #1
 80006d8:	2120      	movs	r1, #32
 80006da:	0018      	movs	r0, r3
 80006dc:	f001 fb14 	bl	8001d08 <HAL_GPIO_WritePin>
 80006e0:	e006      	b.n	80006f0 <StartDefaultTask+0x3c>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //Cand primeste semnal, se stinge
 80006e2:	2390      	movs	r3, #144	; 0x90
 80006e4:	05db      	lsls	r3, r3, #23
 80006e6:	2200      	movs	r2, #0
 80006e8:	2120      	movs	r1, #32
 80006ea:	0018      	movs	r0, r3
 80006ec:	f001 fb0c 	bl	8001d08 <HAL_GPIO_WritePin>
		}

		if(value[0] >= 85){ //Jos !!!
 80006f0:	230c      	movs	r3, #12
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b54      	cmp	r3, #84	; 0x54
 80006f8:	d907      	bls.n	800070a <StartDefaultTask+0x56>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //Daca ADC nu primeste semnal se aprinde ledul
 80006fa:	2390      	movs	r3, #144	; 0x90
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	2201      	movs	r2, #1
 8000700:	2120      	movs	r1, #32
 8000702:	0018      	movs	r0, r3
 8000704:	f001 fb00 	bl	8001d08 <HAL_GPIO_WritePin>
 8000708:	e006      	b.n	8000718 <StartDefaultTask+0x64>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //Cand primeste semnal, se stinge
 800070a:	2390      	movs	r3, #144	; 0x90
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	2200      	movs	r2, #0
 8000710:	2120      	movs	r1, #32
 8000712:	0018      	movs	r0, r3
 8000714:	f001 faf8 	bl	8001d08 <HAL_GPIO_WritePin>
		}

		//JOYSTICK Y

		if(value[1] == 0){ //Dreapta
 8000718:	230c      	movs	r3, #12
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d107      	bne.n	8000732 <StartDefaultTask+0x7e>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //Daca ADC nu primeste semnal se aprinde ledul
 8000722:	2390      	movs	r3, #144	; 0x90
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	2201      	movs	r2, #1
 8000728:	2120      	movs	r1, #32
 800072a:	0018      	movs	r0, r3
 800072c:	f001 faec 	bl	8001d08 <HAL_GPIO_WritePin>
 8000730:	e006      	b.n	8000740 <StartDefaultTask+0x8c>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //Cand primeste semnal, se stinge
 8000732:	2390      	movs	r3, #144	; 0x90
 8000734:	05db      	lsls	r3, r3, #23
 8000736:	2200      	movs	r2, #0
 8000738:	2120      	movs	r1, #32
 800073a:	0018      	movs	r0, r3
 800073c:	f001 fae4 	bl	8001d08 <HAL_GPIO_WritePin>
		}

		if(value[1] >= 85){ //Stanga !!!
 8000740:	230c      	movs	r3, #12
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	2b54      	cmp	r3, #84	; 0x54
 8000748:	d907      	bls.n	800075a <StartDefaultTask+0xa6>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //Daca ADC nu primeste semnal se aprinde ledul
 800074a:	2390      	movs	r3, #144	; 0x90
 800074c:	05db      	lsls	r3, r3, #23
 800074e:	2201      	movs	r2, #1
 8000750:	2120      	movs	r1, #32
 8000752:	0018      	movs	r0, r3
 8000754:	f001 fad8 	bl	8001d08 <HAL_GPIO_WritePin>
 8000758:	e006      	b.n	8000768 <StartDefaultTask+0xb4>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //Cand primeste semnal, se stinge
 800075a:	2390      	movs	r3, #144	; 0x90
 800075c:	05db      	lsls	r3, r3, #23
 800075e:	2200      	movs	r2, #0
 8000760:	2120      	movs	r1, #32
 8000762:	0018      	movs	r0, r3
 8000764:	f001 fad0 	bl	8001d08 <HAL_GPIO_WritePin>
		}

		//JOYSTICK SW

		if(value[2] == 0){ //Apasat
 8000768:	230c      	movs	r3, #12
 800076a:	18fb      	adds	r3, r7, r3
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d107      	bne.n	8000782 <StartDefaultTask+0xce>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //Daca ADC nu primeste semnal se aprinde ledul
 8000772:	2390      	movs	r3, #144	; 0x90
 8000774:	05db      	lsls	r3, r3, #23
 8000776:	2201      	movs	r2, #1
 8000778:	2120      	movs	r1, #32
 800077a:	0018      	movs	r0, r3
 800077c:	f001 fac4 	bl	8001d08 <HAL_GPIO_WritePin>
 8000780:	e006      	b.n	8000790 <StartDefaultTask+0xdc>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //Cand primeste semnal, se stinge
 8000782:	2390      	movs	r3, #144	; 0x90
 8000784:	05db      	lsls	r3, r3, #23
 8000786:	2200      	movs	r2, #0
 8000788:	2120      	movs	r1, #32
 800078a:	0018      	movs	r0, r3
 800078c:	f001 fabc 	bl	8001d08 <HAL_GPIO_WritePin>

		/////////////////////////////////////////////////////////////////////////////////////////////////////////
		////////////////////////////////////////////  SERVO  ////////////////////////////////////////////////////
		/////////////////////////////////////////////////////////////////////////////////////////////////////////

		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000790:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <StartDefaultTask+0x144>)
 8000792:	210c      	movs	r1, #12
 8000794:	0018      	movs	r0, r3
 8000796:	f002 f97d 	bl	8002a94 <HAL_TIM_PWM_Start>

		TIM3 -> CCR4 = 510; // 0%
 800079a:	4b18      	ldr	r3, [pc, #96]	; (80007fc <StartDefaultTask+0x148>)
 800079c:	22ff      	movs	r2, #255	; 0xff
 800079e:	0052      	lsls	r2, r2, #1
 80007a0:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1000);
 80007a2:	23fa      	movs	r3, #250	; 0xfa
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fa8e 	bl	8000cc8 <HAL_Delay>

		TIM3 -> CCR4 = 1000; // 25%
 80007ac:	4b13      	ldr	r3, [pc, #76]	; (80007fc <StartDefaultTask+0x148>)
 80007ae:	22fa      	movs	r2, #250	; 0xfa
 80007b0:	0092      	lsls	r2, r2, #2
 80007b2:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1000);
 80007b4:	23fa      	movs	r3, #250	; 0xfa
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	0018      	movs	r0, r3
 80007ba:	f000 fa85 	bl	8000cc8 <HAL_Delay>

		TIM3 -> CCR4 = 1450; // 55%
 80007be:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <StartDefaultTask+0x148>)
 80007c0:	4a0f      	ldr	r2, [pc, #60]	; (8000800 <StartDefaultTask+0x14c>)
 80007c2:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1000);
 80007c4:	23fa      	movs	r3, #250	; 0xfa
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	0018      	movs	r0, r3
 80007ca:	f000 fa7d 	bl	8000cc8 <HAL_Delay>

		TIM3 -> CCR4 = 2000; // 85%
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <StartDefaultTask+0x148>)
 80007d0:	22fa      	movs	r2, #250	; 0xfa
 80007d2:	00d2      	lsls	r2, r2, #3
 80007d4:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1000);
 80007d6:	23fa      	movs	r3, #250	; 0xfa
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fa74 	bl	8000cc8 <HAL_Delay>

		TIM3 -> CCR4 = 2400;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <StartDefaultTask+0x148>)
 80007e2:	2296      	movs	r2, #150	; 0x96
 80007e4:	0112      	lsls	r2, r2, #4
 80007e6:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1000);
 80007e8:	23fa      	movs	r3, #250	; 0xfa
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	0018      	movs	r0, r3
 80007ee:	f000 fa6b 	bl	8000cc8 <HAL_Delay>
	while(1){
 80007f2:	e763      	b.n	80006bc <StartDefaultTask+0x8>
 80007f4:	20000090 	.word	0x20000090
 80007f8:	20000114 	.word	0x20000114
 80007fc:	40000400 	.word	0x40000400
 8000800:	000005aa 	.word	0x000005aa

08000804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000808:	b672      	cpsid	i
}
 800080a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800080c:	e7fe      	b.n	800080c <Error_Handler+0x8>
	...

08000810 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	4b12      	ldr	r3, [pc, #72]	; (8000860 <HAL_MspInit+0x50>)
 8000818:	699a      	ldr	r2, [r3, #24]
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <HAL_MspInit+0x50>)
 800081c:	2101      	movs	r1, #1
 800081e:	430a      	orrs	r2, r1
 8000820:	619a      	str	r2, [r3, #24]
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <HAL_MspInit+0x50>)
 8000824:	699b      	ldr	r3, [r3, #24]
 8000826:	2201      	movs	r2, #1
 8000828:	4013      	ands	r3, r2
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <HAL_MspInit+0x50>)
 8000830:	69da      	ldr	r2, [r3, #28]
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <HAL_MspInit+0x50>)
 8000834:	2180      	movs	r1, #128	; 0x80
 8000836:	0549      	lsls	r1, r1, #21
 8000838:	430a      	orrs	r2, r1
 800083a:	61da      	str	r2, [r3, #28]
 800083c:	4b08      	ldr	r3, [pc, #32]	; (8000860 <HAL_MspInit+0x50>)
 800083e:	69da      	ldr	r2, [r3, #28]
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	055b      	lsls	r3, r3, #21
 8000844:	4013      	ands	r3, r2
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800084a:	2302      	movs	r3, #2
 800084c:	425b      	negs	r3, r3
 800084e:	2200      	movs	r2, #0
 8000850:	2103      	movs	r1, #3
 8000852:	0018      	movs	r0, r3
 8000854:	f000 fef8 	bl	8001648 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	b002      	add	sp, #8
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40021000 	.word	0x40021000

08000864 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b08b      	sub	sp, #44	; 0x2c
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	2414      	movs	r4, #20
 800086e:	193b      	adds	r3, r7, r4
 8000870:	0018      	movs	r0, r3
 8000872:	2314      	movs	r3, #20
 8000874:	001a      	movs	r2, r3
 8000876:	2100      	movs	r1, #0
 8000878:	f005 fd1f 	bl	80062ba <memset>
  if(hadc->Instance==ADC1)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a35      	ldr	r2, [pc, #212]	; (8000958 <HAL_ADC_MspInit+0xf4>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d164      	bne.n	8000950 <HAL_ADC_MspInit+0xec>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000886:	4b35      	ldr	r3, [pc, #212]	; (800095c <HAL_ADC_MspInit+0xf8>)
 8000888:	699a      	ldr	r2, [r3, #24]
 800088a:	4b34      	ldr	r3, [pc, #208]	; (800095c <HAL_ADC_MspInit+0xf8>)
 800088c:	2180      	movs	r1, #128	; 0x80
 800088e:	0089      	lsls	r1, r1, #2
 8000890:	430a      	orrs	r2, r1
 8000892:	619a      	str	r2, [r3, #24]
 8000894:	4b31      	ldr	r3, [pc, #196]	; (800095c <HAL_ADC_MspInit+0xf8>)
 8000896:	699a      	ldr	r2, [r3, #24]
 8000898:	2380      	movs	r3, #128	; 0x80
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	4013      	ands	r3, r2
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b2e      	ldr	r3, [pc, #184]	; (800095c <HAL_ADC_MspInit+0xf8>)
 80008a4:	695a      	ldr	r2, [r3, #20]
 80008a6:	4b2d      	ldr	r3, [pc, #180]	; (800095c <HAL_ADC_MspInit+0xf8>)
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	0289      	lsls	r1, r1, #10
 80008ac:	430a      	orrs	r2, r1
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	4b2a      	ldr	r3, [pc, #168]	; (800095c <HAL_ADC_MspInit+0xf8>)
 80008b2:	695a      	ldr	r2, [r3, #20]
 80008b4:	2380      	movs	r3, #128	; 0x80
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	4013      	ands	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	2213      	movs	r2, #19
 80008c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2203      	movs	r2, #3
 80008c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	193a      	adds	r2, r7, r4
 80008d2:	2390      	movs	r3, #144	; 0x90
 80008d4:	05db      	lsls	r3, r3, #23
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 f89d 	bl	8001a18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80008de:	4b20      	ldr	r3, [pc, #128]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 80008e0:	4a20      	ldr	r2, [pc, #128]	; (8000964 <HAL_ADC_MspInit+0x100>)
 80008e2:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008e4:	4b1e      	ldr	r3, [pc, #120]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80008ea:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80008f0:	4b1b      	ldr	r3, [pc, #108]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008f6:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 80008f8:	2280      	movs	r2, #128	; 0x80
 80008fa:	0092      	lsls	r2, r2, #2
 80008fc:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80008fe:	4b18      	ldr	r3, [pc, #96]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 8000900:	2280      	movs	r2, #128	; 0x80
 8000902:	0112      	lsls	r2, r2, #4
 8000904:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000906:	4b16      	ldr	r3, [pc, #88]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 8000908:	2220      	movs	r2, #32
 800090a:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800090c:	4b14      	ldr	r3, [pc, #80]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 800090e:	22c0      	movs	r2, #192	; 0xc0
 8000910:	0192      	lsls	r2, r2, #6
 8000912:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fec8 	bl	80016ac <HAL_DMA_Init>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d001      	beq.n	8000924 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000920:	f7ff ff70 	bl	8000804 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8000924:	4a10      	ldr	r2, [pc, #64]	; (8000968 <HAL_ADC_MspInit+0x104>)
 8000926:	23a8      	movs	r3, #168	; 0xa8
 8000928:	58d3      	ldr	r3, [r2, r3]
 800092a:	490f      	ldr	r1, [pc, #60]	; (8000968 <HAL_ADC_MspInit+0x104>)
 800092c:	220f      	movs	r2, #15
 800092e:	4393      	bics	r3, r2
 8000930:	22a8      	movs	r2, #168	; 0xa8
 8000932:	508b      	str	r3, [r1, r2]
 8000934:	4a0c      	ldr	r2, [pc, #48]	; (8000968 <HAL_ADC_MspInit+0x104>)
 8000936:	23a8      	movs	r3, #168	; 0xa8
 8000938:	58d3      	ldr	r3, [r2, r3]
 800093a:	490b      	ldr	r1, [pc, #44]	; (8000968 <HAL_ADC_MspInit+0x104>)
 800093c:	2201      	movs	r2, #1
 800093e:	4313      	orrs	r3, r2
 8000940:	22a8      	movs	r2, #168	; 0xa8
 8000942:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a06      	ldr	r2, [pc, #24]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 8000948:	631a      	str	r2, [r3, #48]	; 0x30
 800094a:	4b05      	ldr	r3, [pc, #20]	; (8000960 <HAL_ADC_MspInit+0xfc>)
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b00b      	add	sp, #44	; 0x2c
 8000956:	bd90      	pop	{r4, r7, pc}
 8000958:	40012400 	.word	0x40012400
 800095c:	40021000 	.word	0x40021000
 8000960:	200000d0 	.word	0x200000d0
 8000964:	40020008 	.word	0x40020008
 8000968:	40020000 	.word	0x40020000

0800096c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a27      	ldr	r2, [pc, #156]	; (8000a18 <HAL_TIM_Base_MspInit+0xac>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d147      	bne.n	8000a0e <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <HAL_TIM_Base_MspInit+0xb0>)
 8000980:	69da      	ldr	r2, [r3, #28]
 8000982:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <HAL_TIM_Base_MspInit+0xb0>)
 8000984:	2102      	movs	r1, #2
 8000986:	430a      	orrs	r2, r1
 8000988:	61da      	str	r2, [r3, #28]
 800098a:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <HAL_TIM_Base_MspInit+0xb0>)
 800098c:	69db      	ldr	r3, [r3, #28]
 800098e:	2202      	movs	r2, #2
 8000990:	4013      	ands	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8000996:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 8000998:	4a22      	ldr	r2, [pc, #136]	; (8000a24 <HAL_TIM_Base_MspInit+0xb8>)
 800099a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800099c:	4b20      	ldr	r3, [pc, #128]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 800099e:	2210      	movs	r2, #16
 80009a0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a2:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009aa:	2280      	movs	r2, #128	; 0x80
 80009ac:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009b0:	2280      	movs	r2, #128	; 0x80
 80009b2:	0052      	lsls	r2, r2, #1
 80009b4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009b8:	2280      	movs	r2, #128	; 0x80
 80009ba:	00d2      	lsls	r2, r2, #3
 80009bc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 80009c4:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009cc:	0018      	movs	r0, r3
 80009ce:	f000 fe6d 	bl	80016ac <HAL_DMA_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 80009d6:	f7ff ff15 	bl	8000804 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH3_DEFAULT);
 80009da:	4a13      	ldr	r2, [pc, #76]	; (8000a28 <HAL_TIM_Base_MspInit+0xbc>)
 80009dc:	23a8      	movs	r3, #168	; 0xa8
 80009de:	58d3      	ldr	r3, [r2, r3]
 80009e0:	4911      	ldr	r1, [pc, #68]	; (8000a28 <HAL_TIM_Base_MspInit+0xbc>)
 80009e2:	4a12      	ldr	r2, [pc, #72]	; (8000a2c <HAL_TIM_Base_MspInit+0xc0>)
 80009e4:	4013      	ands	r3, r2
 80009e6:	22a8      	movs	r2, #168	; 0xa8
 80009e8:	508b      	str	r3, [r1, r2]
 80009ea:	4a0f      	ldr	r2, [pc, #60]	; (8000a28 <HAL_TIM_Base_MspInit+0xbc>)
 80009ec:	490e      	ldr	r1, [pc, #56]	; (8000a28 <HAL_TIM_Base_MspInit+0xbc>)
 80009ee:	23a8      	movs	r3, #168	; 0xa8
 80009f0:	58d3      	ldr	r3, [r2, r3]
 80009f2:	22a8      	movs	r2, #168	; 0xa8
 80009f4:	508b      	str	r3, [r1, r2]

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009fa:	631a      	str	r2, [r3, #48]	; 0x30
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 8000a06:	621a      	str	r2, [r3, #32]
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <HAL_TIM_Base_MspInit+0xb4>)
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b004      	add	sp, #16
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40000400 	.word	0x40000400
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	2000015c 	.word	0x2000015c
 8000a24:	40020030 	.word	0x40020030
 8000a28:	40020000 	.word	0x40020000
 8000a2c:	fffff0ff 	.word	0xfffff0ff

08000a30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b089      	sub	sp, #36	; 0x24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	240c      	movs	r4, #12
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	2314      	movs	r3, #20
 8000a40:	001a      	movs	r2, r3
 8000a42:	2100      	movs	r1, #0
 8000a44:	f005 fc39 	bl	80062ba <memset>
  if(htim->Instance==TIM3)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a15      	ldr	r2, [pc, #84]	; (8000aa4 <HAL_TIM_MspPostInit+0x74>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d123      	bne.n	8000a9a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <HAL_TIM_MspPostInit+0x78>)
 8000a54:	695a      	ldr	r2, [r3, #20]
 8000a56:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <HAL_TIM_MspPostInit+0x78>)
 8000a58:	2180      	movs	r1, #128	; 0x80
 8000a5a:	02c9      	lsls	r1, r1, #11
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	615a      	str	r2, [r3, #20]
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <HAL_TIM_MspPostInit+0x78>)
 8000a62:	695a      	ldr	r2, [r3, #20]
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	02db      	lsls	r3, r3, #11
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a6e:	0021      	movs	r1, r4
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2202      	movs	r2, #2
 8000a74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2202      	movs	r2, #2
 8000a7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2200      	movs	r2, #0
 8000a86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	4a06      	ldr	r2, [pc, #24]	; (8000aac <HAL_TIM_MspPostInit+0x7c>)
 8000a92:	0019      	movs	r1, r3
 8000a94:	0010      	movs	r0, r2
 8000a96:	f000 ffbf 	bl	8001a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b009      	add	sp, #36	; 0x24
 8000aa0:	bd90      	pop	{r4, r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40000400 	.word	0x40000400
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	48000400 	.word	0x48000400

08000ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b08b      	sub	sp, #44	; 0x2c
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	2414      	movs	r4, #20
 8000aba:	193b      	adds	r3, r7, r4
 8000abc:	0018      	movs	r0, r3
 8000abe:	2314      	movs	r3, #20
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	f005 fbf9 	bl	80062ba <memset>
  if(huart->Instance==USART2)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a1c      	ldr	r2, [pc, #112]	; (8000b40 <HAL_UART_MspInit+0x90>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d132      	bne.n	8000b38 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000ad4:	69da      	ldr	r2, [r3, #28]
 8000ad6:	4b1b      	ldr	r3, [pc, #108]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	0289      	lsls	r1, r1, #10
 8000adc:	430a      	orrs	r2, r1
 8000ade:	61da      	str	r2, [r3, #28]
 8000ae0:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000ae2:	69da      	ldr	r2, [r3, #28]
 8000ae4:	2380      	movs	r3, #128	; 0x80
 8000ae6:	029b      	lsls	r3, r3, #10
 8000ae8:	4013      	ands	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000af0:	695a      	ldr	r2, [r3, #20]
 8000af2:	4b14      	ldr	r3, [pc, #80]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	0289      	lsls	r1, r1, #10
 8000af8:	430a      	orrs	r2, r1
 8000afa:	615a      	str	r2, [r3, #20]
 8000afc:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000afe:	695a      	ldr	r2, [r3, #20]
 8000b00:	2380      	movs	r3, #128	; 0x80
 8000b02:	029b      	lsls	r3, r3, #10
 8000b04:	4013      	ands	r3, r2
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b0a:	0021      	movs	r1, r4
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	220c      	movs	r2, #12
 8000b10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2202      	movs	r2, #2
 8000b16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2201      	movs	r2, #1
 8000b28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	187a      	adds	r2, r7, r1
 8000b2c:	2390      	movs	r3, #144	; 0x90
 8000b2e:	05db      	lsls	r3, r3, #23
 8000b30:	0011      	movs	r1, r2
 8000b32:	0018      	movs	r0, r3
 8000b34:	f000 ff70 	bl	8001a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b00b      	add	sp, #44	; 0x2c
 8000b3e:	bd90      	pop	{r4, r7, pc}
 8000b40:	40004400 	.word	0x40004400
 8000b44:	40021000 	.word	0x40021000

08000b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <NMI_Handler+0x4>

08000b4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <HardFault_Handler+0x4>

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f89a 	bl	8000c90 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b5c:	f004 fd06 	bl	800556c <xTaskGetSchedulerState>
 8000b60:	0003      	movs	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d001      	beq.n	8000b6a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b66:	f005 f997 	bl	8005e98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <DMA1_Ch1_IRQHandler+0x14>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 fe46 	bl	8001808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	200000d0 	.word	0x200000d0

08000b88 <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 to 3 and DMA2 channel 1 to 2 interrupts.
  */
void DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8000b8c:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler+0x14>)
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f000 fe3a 	bl	8001808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */
}
 8000b94:	46c0      	nop			; (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	2000015c 	.word	0x2000015c

08000ba0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ba4:	46c0      	nop			; (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb0:	480d      	ldr	r0, [pc, #52]	; (8000be8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bb2:	490e      	ldr	r1, [pc, #56]	; (8000bec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb4:	4a0e      	ldr	r2, [pc, #56]	; (8000bf0 <LoopForever+0xe>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0b      	ldr	r2, [pc, #44]	; (8000bf4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc8:	4c0b      	ldr	r4, [pc, #44]	; (8000bf8 <LoopForever+0x16>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000bd6:	f7ff ffe3 	bl	8000ba0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000bda:	f005 fb3f 	bl	800625c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bde:	f7ff fb1f 	bl	8000220 <main>

08000be2 <LoopForever>:

LoopForever:
    b LoopForever
 8000be2:	e7fe      	b.n	8000be2 <LoopForever>
  ldr   r0, =_estack
 8000be4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bec:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000bf0:	0800658c 	.word	0x0800658c
  ldr r2, =_sbss
 8000bf4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000bf8:	20001c34 	.word	0x20001c34

08000bfc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bfc:	e7fe      	b.n	8000bfc <ADC1_COMP_IRQHandler>
	...

08000c00 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c04:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <HAL_Init+0x24>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_Init+0x24>)
 8000c0a:	2110      	movs	r1, #16
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c10:	2003      	movs	r0, #3
 8000c12:	f000 f809 	bl	8000c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c16:	f7ff fdfb 	bl	8000810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_InitTick+0x5c>)
 8000c32:	681c      	ldr	r4, [r3, #0]
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_InitTick+0x60>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	0019      	movs	r1, r3
 8000c3a:	23fa      	movs	r3, #250	; 0xfa
 8000c3c:	0098      	lsls	r0, r3, #2
 8000c3e:	f7ff fa63 	bl	8000108 <__udivsi3>
 8000c42:	0003      	movs	r3, r0
 8000c44:	0019      	movs	r1, r3
 8000c46:	0020      	movs	r0, r4
 8000c48:	f7ff fa5e 	bl	8000108 <__udivsi3>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 fd1f 	bl	8001692 <HAL_SYSTICK_Config>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e00f      	b.n	8000c7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80b      	bhi.n	8000c7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f000 fcec 	bl	8001648 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <HAL_InitTick+0x64>)
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b003      	add	sp, #12
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000004 	.word	0x20000004

08000c90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b05      	ldr	r3, [pc, #20]	; (8000cac <HAL_IncTick+0x1c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	001a      	movs	r2, r3
 8000c9a:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	18d2      	adds	r2, r2, r3
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <HAL_IncTick+0x20>)
 8000ca2:	601a      	str	r2, [r3, #0]
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	20000228 	.word	0x20000228

08000cb4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb8:	4b02      	ldr	r3, [pc, #8]	; (8000cc4 <HAL_GetTick+0x10>)
 8000cba:	681b      	ldr	r3, [r3, #0]
}
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	20000228 	.word	0x20000228

08000cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd0:	f7ff fff0 	bl	8000cb4 <HAL_GetTick>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	d005      	beq.n	8000cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_Delay+0x44>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	189b      	adds	r3, r3, r2
 8000cec:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	f7ff ffe0 	bl	8000cb4 <HAL_GetTick>
 8000cf4:	0002      	movs	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d8f7      	bhi.n	8000cf0 <HAL_Delay+0x28>
  {
  }
}
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b004      	add	sp, #16
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000008 	.word	0x20000008

08000d10 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d18:	230f      	movs	r3, #15
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e125      	b.n	8000f7a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d10a      	bne.n	8000d4c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2234      	movs	r2, #52	; 0x34
 8000d40:	2100      	movs	r1, #0
 8000d42:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	0018      	movs	r0, r3
 8000d48:	f7ff fd8c 	bl	8000864 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d50:	2210      	movs	r2, #16
 8000d52:	4013      	ands	r3, r2
 8000d54:	d000      	beq.n	8000d58 <HAL_ADC_Init+0x48>
 8000d56:	e103      	b.n	8000f60 <HAL_ADC_Init+0x250>
 8000d58:	230f      	movs	r3, #15
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d000      	beq.n	8000d64 <HAL_ADC_Init+0x54>
 8000d62:	e0fd      	b.n	8000f60 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000d6e:	d000      	beq.n	8000d72 <HAL_ADC_Init+0x62>
 8000d70:	e0f6      	b.n	8000f60 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d76:	4a83      	ldr	r2, [pc, #524]	; (8000f84 <HAL_ADC_Init+0x274>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	2203      	movs	r2, #3
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d112      	bne.n	8000db6 <HAL_ADC_Init+0xa6>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2201      	movs	r2, #1
 8000d98:	4013      	ands	r3, r2
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d009      	beq.n	8000db2 <HAL_ADC_Init+0xa2>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	68da      	ldr	r2, [r3, #12]
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	021b      	lsls	r3, r3, #8
 8000da8:	401a      	ands	r2, r3
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	021b      	lsls	r3, r3, #8
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d101      	bne.n	8000db6 <HAL_ADC_Init+0xa6>
 8000db2:	2301      	movs	r3, #1
 8000db4:	e000      	b.n	8000db8 <HAL_ADC_Init+0xa8>
 8000db6:	2300      	movs	r3, #0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d116      	bne.n	8000dea <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	2218      	movs	r2, #24
 8000dc4:	4393      	bics	r3, r2
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	689a      	ldr	r2, [r3, #8]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	691b      	ldr	r3, [r3, #16]
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	0899      	lsrs	r1, r3, #2
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	685a      	ldr	r2, [r3, #4]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	430a      	orrs	r2, r1
 8000de8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4964      	ldr	r1, [pc, #400]	; (8000f88 <HAL_ADC_Init+0x278>)
 8000df6:	400a      	ands	r2, r1
 8000df8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	7e1b      	ldrb	r3, [r3, #24]
 8000dfe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	7e5b      	ldrb	r3, [r3, #25]
 8000e04:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e06:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	7e9b      	ldrb	r3, [r3, #26]
 8000e0c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e0e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d002      	beq.n	8000e1e <HAL_ADC_Init+0x10e>
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	015b      	lsls	r3, r3, #5
 8000e1c:	e000      	b.n	8000e20 <HAL_ADC_Init+0x110>
 8000e1e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e20:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e26:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	691b      	ldr	r3, [r3, #16]
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d101      	bne.n	8000e34 <HAL_ADC_Init+0x124>
 8000e30:	2304      	movs	r3, #4
 8000e32:	e000      	b.n	8000e36 <HAL_ADC_Init+0x126>
 8000e34:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000e36:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2124      	movs	r1, #36	; 0x24
 8000e3c:	5c5b      	ldrb	r3, [r3, r1]
 8000e3e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e40:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	7edb      	ldrb	r3, [r3, #27]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d115      	bne.n	8000e7c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	7e9b      	ldrb	r3, [r3, #26]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d105      	bne.n	8000e64 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	2280      	movs	r2, #128	; 0x80
 8000e5c:	0252      	lsls	r2, r2, #9
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	e00b      	b.n	8000e7c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e68:	2220      	movs	r2, #32
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e74:	2201      	movs	r2, #1
 8000e76:	431a      	orrs	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	69da      	ldr	r2, [r3, #28]
 8000e80:	23c2      	movs	r3, #194	; 0xc2
 8000e82:	33ff      	adds	r3, #255	; 0xff
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d007      	beq.n	8000e98 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e90:	4313      	orrs	r3, r2
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	68d9      	ldr	r1, [r3, #12]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	055b      	lsls	r3, r3, #21
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d01b      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d017      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d013      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec8:	2b03      	cmp	r3, #3
 8000eca:	d00f      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	d00b      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed8:	2b05      	cmp	r3, #5
 8000eda:	d007      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee0:	2b06      	cmp	r3, #6
 8000ee2:	d003      	beq.n	8000eec <HAL_ADC_Init+0x1dc>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee8:	2b07      	cmp	r3, #7
 8000eea:	d112      	bne.n	8000f12 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	695a      	ldr	r2, [r3, #20]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2107      	movs	r1, #7
 8000ef8:	438a      	bics	r2, r1
 8000efa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6959      	ldr	r1, [r3, #20]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f06:	2207      	movs	r2, #7
 8000f08:	401a      	ands	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	4a1c      	ldr	r2, [pc, #112]	; (8000f8c <HAL_ADC_Init+0x27c>)
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	68ba      	ldr	r2, [r7, #8]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d10b      	bne.n	8000f3a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	4393      	bics	r3, r2
 8000f30:	2201      	movs	r2, #1
 8000f32:	431a      	orrs	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f38:	e01c      	b.n	8000f74 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f3e:	2212      	movs	r2, #18
 8000f40:	4393      	bics	r3, r2
 8000f42:	2210      	movs	r2, #16
 8000f44:	431a      	orrs	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f4e:	2201      	movs	r2, #1
 8000f50:	431a      	orrs	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000f56:	230f      	movs	r3, #15
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f5e:	e009      	b.n	8000f74 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f64:	2210      	movs	r2, #16
 8000f66:	431a      	orrs	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000f6c:	230f      	movs	r3, #15
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f74:	230f      	movs	r3, #15
 8000f76:	18fb      	adds	r3, r7, r3
 8000f78:	781b      	ldrb	r3, [r3, #0]
}
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b004      	add	sp, #16
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	fffffefd 	.word	0xfffffefd
 8000f88:	fffe0219 	.word	0xfffe0219
 8000f8c:	833fffe7 	.word	0x833fffe7

08000f90 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b087      	sub	sp, #28
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f9c:	2317      	movs	r3, #23
 8000f9e:	18fb      	adds	r3, r7, r3
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	2204      	movs	r2, #4
 8000fac:	4013      	ands	r3, r2
 8000fae:	d15e      	bne.n	800106e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2234      	movs	r2, #52	; 0x34
 8000fb4:	5c9b      	ldrb	r3, [r3, r2]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d101      	bne.n	8000fbe <HAL_ADC_Start_DMA+0x2e>
 8000fba:	2302      	movs	r3, #2
 8000fbc:	e05e      	b.n	800107c <HAL_ADC_Start_DMA+0xec>
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2234      	movs	r2, #52	; 0x34
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	7e5b      	ldrb	r3, [r3, #25]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d007      	beq.n	8000fde <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000fce:	2317      	movs	r3, #23
 8000fd0:	18fc      	adds	r4, r7, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f000 f983 	bl	80012e0 <ADC_Enable>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000fde:	2317      	movs	r3, #23
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d146      	bne.n	8001076 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fec:	4a25      	ldr	r2, [pc, #148]	; (8001084 <HAL_ADC_Start_DMA+0xf4>)
 8000fee:	4013      	ands	r3, r2
 8000ff0:	2280      	movs	r2, #128	; 0x80
 8000ff2:	0052      	lsls	r2, r2, #1
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2234      	movs	r2, #52	; 0x34
 8001004:	2100      	movs	r1, #0
 8001006:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100c:	4a1e      	ldr	r2, [pc, #120]	; (8001088 <HAL_ADC_Start_DMA+0xf8>)
 800100e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001014:	4a1d      	ldr	r2, [pc, #116]	; (800108c <HAL_ADC_Start_DMA+0xfc>)
 8001016:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101c:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <HAL_ADC_Start_DMA+0x100>)
 800101e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	221c      	movs	r2, #28
 8001026:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2110      	movs	r1, #16
 8001034:	430a      	orrs	r2, r1
 8001036:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	68da      	ldr	r2, [r3, #12]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2101      	movs	r1, #1
 8001044:	430a      	orrs	r2, r1
 8001046:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3340      	adds	r3, #64	; 0x40
 8001052:	0019      	movs	r1, r3
 8001054:	68ba      	ldr	r2, [r7, #8]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f000 fb70 	bl	800173c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2104      	movs	r1, #4
 8001068:	430a      	orrs	r2, r1
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	e003      	b.n	8001076 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800106e:	2317      	movs	r3, #23
 8001070:	18fb      	adds	r3, r7, r3
 8001072:	2202      	movs	r2, #2
 8001074:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001076:	2317      	movs	r3, #23
 8001078:	18fb      	adds	r3, r7, r3
 800107a:	781b      	ldrb	r3, [r3, #0]
}
 800107c:	0018      	movs	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	b007      	add	sp, #28
 8001082:	bd90      	pop	{r4, r7, pc}
 8001084:	fffff0fe 	.word	0xfffff0fe
 8001088:	080013e9 	.word	0x080013e9
 800108c:	0800149d 	.word	0x0800149d
 8001090:	080014bb 	.word	0x080014bb

08001094 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800109c:	46c0      	nop			; (mov r8, r8)
 800109e:	46bd      	mov	sp, r7
 80010a0:	b002      	add	sp, #8
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b002      	add	sp, #8
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80010bc:	46c0      	nop			; (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	b002      	add	sp, #8
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010ce:	230f      	movs	r3, #15
 80010d0:	18fb      	adds	r3, r7, r3
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	055b      	lsls	r3, r3, #21
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d011      	beq.n	800110a <HAL_ADC_ConfigChannel+0x46>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d00d      	beq.n	800110a <HAL_ADC_ConfigChannel+0x46>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d009      	beq.n	800110a <HAL_ADC_ConfigChannel+0x46>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d005      	beq.n	800110a <HAL_ADC_ConfigChannel+0x46>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001102:	2b04      	cmp	r3, #4
 8001104:	d001      	beq.n	800110a <HAL_ADC_ConfigChannel+0x46>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2234      	movs	r2, #52	; 0x34
 800110e:	5c9b      	ldrb	r3, [r3, r2]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d101      	bne.n	8001118 <HAL_ADC_ConfigChannel+0x54>
 8001114:	2302      	movs	r3, #2
 8001116:	e0d0      	b.n	80012ba <HAL_ADC_ConfigChannel+0x1f6>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2234      	movs	r2, #52	; 0x34
 800111c:	2101      	movs	r1, #1
 800111e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2204      	movs	r2, #4
 8001128:	4013      	ands	r3, r2
 800112a:	d000      	beq.n	800112e <HAL_ADC_ConfigChannel+0x6a>
 800112c:	e0b4      	b.n	8001298 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	4a64      	ldr	r2, [pc, #400]	; (80012c4 <HAL_ADC_ConfigChannel+0x200>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d100      	bne.n	800113a <HAL_ADC_ConfigChannel+0x76>
 8001138:	e082      	b.n	8001240 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2201      	movs	r2, #1
 8001146:	409a      	lsls	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	430a      	orrs	r2, r1
 800114e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	055b      	lsls	r3, r3, #21
 8001158:	429a      	cmp	r2, r3
 800115a:	d037      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001160:	2b01      	cmp	r3, #1
 8001162:	d033      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	2b02      	cmp	r3, #2
 800116a:	d02f      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001170:	2b03      	cmp	r3, #3
 8001172:	d02b      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001178:	2b04      	cmp	r3, #4
 800117a:	d027      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001180:	2b05      	cmp	r3, #5
 8001182:	d023      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001188:	2b06      	cmp	r3, #6
 800118a:	d01f      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001190:	2b07      	cmp	r3, #7
 8001192:	d01b      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	2107      	movs	r1, #7
 80011a0:	400b      	ands	r3, r1
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d012      	beq.n	80011cc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	695a      	ldr	r2, [r3, #20]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2107      	movs	r1, #7
 80011b2:	438a      	bics	r2, r1
 80011b4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	6959      	ldr	r1, [r3, #20]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	2207      	movs	r2, #7
 80011c2:	401a      	ands	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b10      	cmp	r3, #16
 80011d2:	d007      	beq.n	80011e4 <HAL_ADC_ConfigChannel+0x120>
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b11      	cmp	r3, #17
 80011da:	d003      	beq.n	80011e4 <HAL_ADC_ConfigChannel+0x120>
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b12      	cmp	r3, #18
 80011e2:	d163      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80011e4:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <HAL_ADC_ConfigChannel+0x204>)
 80011e6:	6819      	ldr	r1, [r3, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b10      	cmp	r3, #16
 80011ee:	d009      	beq.n	8001204 <HAL_ADC_ConfigChannel+0x140>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b11      	cmp	r3, #17
 80011f6:	d102      	bne.n	80011fe <HAL_ADC_ConfigChannel+0x13a>
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	03db      	lsls	r3, r3, #15
 80011fc:	e004      	b.n	8001208 <HAL_ADC_ConfigChannel+0x144>
 80011fe:	2380      	movs	r3, #128	; 0x80
 8001200:	045b      	lsls	r3, r3, #17
 8001202:	e001      	b.n	8001208 <HAL_ADC_ConfigChannel+0x144>
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	041b      	lsls	r3, r3, #16
 8001208:	4a2f      	ldr	r2, [pc, #188]	; (80012c8 <HAL_ADC_ConfigChannel+0x204>)
 800120a:	430b      	orrs	r3, r1
 800120c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2b10      	cmp	r3, #16
 8001214:	d14a      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001216:	4b2d      	ldr	r3, [pc, #180]	; (80012cc <HAL_ADC_ConfigChannel+0x208>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	492d      	ldr	r1, [pc, #180]	; (80012d0 <HAL_ADC_ConfigChannel+0x20c>)
 800121c:	0018      	movs	r0, r3
 800121e:	f7fe ff73 	bl	8000108 <__udivsi3>
 8001222:	0003      	movs	r3, r0
 8001224:	001a      	movs	r2, r3
 8001226:	0013      	movs	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	189b      	adds	r3, r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001230:	e002      	b.n	8001238 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	3b01      	subs	r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f9      	bne.n	8001232 <HAL_ADC_ConfigChannel+0x16e>
 800123e:	e035      	b.n	80012ac <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2101      	movs	r1, #1
 800124c:	4099      	lsls	r1, r3
 800124e:	000b      	movs	r3, r1
 8001250:	43d9      	mvns	r1, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	400a      	ands	r2, r1
 8001258:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b10      	cmp	r3, #16
 8001260:	d007      	beq.n	8001272 <HAL_ADC_ConfigChannel+0x1ae>
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b11      	cmp	r3, #17
 8001268:	d003      	beq.n	8001272 <HAL_ADC_ConfigChannel+0x1ae>
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b12      	cmp	r3, #18
 8001270:	d11c      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001272:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <HAL_ADC_ConfigChannel+0x204>)
 8001274:	6819      	ldr	r1, [r3, #0]
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b10      	cmp	r3, #16
 800127c:	d007      	beq.n	800128e <HAL_ADC_ConfigChannel+0x1ca>
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b11      	cmp	r3, #17
 8001284:	d101      	bne.n	800128a <HAL_ADC_ConfigChannel+0x1c6>
 8001286:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HAL_ADC_ConfigChannel+0x210>)
 8001288:	e002      	b.n	8001290 <HAL_ADC_ConfigChannel+0x1cc>
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <HAL_ADC_ConfigChannel+0x214>)
 800128c:	e000      	b.n	8001290 <HAL_ADC_ConfigChannel+0x1cc>
 800128e:	4b13      	ldr	r3, [pc, #76]	; (80012dc <HAL_ADC_ConfigChannel+0x218>)
 8001290:	4a0d      	ldr	r2, [pc, #52]	; (80012c8 <HAL_ADC_ConfigChannel+0x204>)
 8001292:	400b      	ands	r3, r1
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	e009      	b.n	80012ac <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800129c:	2220      	movs	r2, #32
 800129e:	431a      	orrs	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80012a4:	230f      	movs	r3, #15
 80012a6:	18fb      	adds	r3, r7, r3
 80012a8:	2201      	movs	r2, #1
 80012aa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2234      	movs	r2, #52	; 0x34
 80012b0:	2100      	movs	r1, #0
 80012b2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80012b4:	230f      	movs	r3, #15
 80012b6:	18fb      	adds	r3, r7, r3
 80012b8:	781b      	ldrb	r3, [r3, #0]
}
 80012ba:	0018      	movs	r0, r3
 80012bc:	46bd      	mov	sp, r7
 80012be:	b004      	add	sp, #16
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	00001001 	.word	0x00001001
 80012c8:	40012708 	.word	0x40012708
 80012cc:	20000000 	.word	0x20000000
 80012d0:	000f4240 	.word	0x000f4240
 80012d4:	ffbfffff 	.word	0xffbfffff
 80012d8:	feffffff 	.word	0xfeffffff
 80012dc:	ff7fffff 	.word	0xff7fffff

080012e0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2203      	movs	r2, #3
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d112      	bne.n	8001324 <ADC_Enable+0x44>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2201      	movs	r2, #1
 8001306:	4013      	ands	r3, r2
 8001308:	2b01      	cmp	r3, #1
 800130a:	d009      	beq.n	8001320 <ADC_Enable+0x40>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	68da      	ldr	r2, [r3, #12]
 8001312:	2380      	movs	r3, #128	; 0x80
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	401a      	ands	r2, r3
 8001318:	2380      	movs	r3, #128	; 0x80
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	429a      	cmp	r2, r3
 800131e:	d101      	bne.n	8001324 <ADC_Enable+0x44>
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <ADC_Enable+0x46>
 8001324:	2300      	movs	r3, #0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d152      	bne.n	80013d0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	4a2a      	ldr	r2, [pc, #168]	; (80013dc <ADC_Enable+0xfc>)
 8001332:	4013      	ands	r3, r2
 8001334:	d00d      	beq.n	8001352 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133a:	2210      	movs	r2, #16
 800133c:	431a      	orrs	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001346:	2201      	movs	r2, #1
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e03f      	b.n	80013d2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2101      	movs	r1, #1
 800135e:	430a      	orrs	r2, r1
 8001360:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001362:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <ADC_Enable+0x100>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	491f      	ldr	r1, [pc, #124]	; (80013e4 <ADC_Enable+0x104>)
 8001368:	0018      	movs	r0, r3
 800136a:	f7fe fecd 	bl	8000108 <__udivsi3>
 800136e:	0003      	movs	r3, r0
 8001370:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001372:	e002      	b.n	800137a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	3b01      	subs	r3, #1
 8001378:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1f9      	bne.n	8001374 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001380:	f7ff fc98 	bl	8000cb4 <HAL_GetTick>
 8001384:	0003      	movs	r3, r0
 8001386:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001388:	e01b      	b.n	80013c2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800138a:	f7ff fc93 	bl	8000cb4 <HAL_GetTick>
 800138e:	0002      	movs	r2, r0
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d914      	bls.n	80013c2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2201      	movs	r2, #1
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d00d      	beq.n	80013c2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013aa:	2210      	movs	r2, #16
 80013ac:	431a      	orrs	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b6:	2201      	movs	r2, #1
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e007      	b.n	80013d2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2201      	movs	r2, #1
 80013ca:	4013      	ands	r3, r2
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d1dc      	bne.n	800138a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b004      	add	sp, #16
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	80000017 	.word	0x80000017
 80013e0:	20000000 	.word	0x20000000
 80013e4:	000f4240 	.word	0x000f4240

080013e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013fa:	2250      	movs	r2, #80	; 0x50
 80013fc:	4013      	ands	r3, r2
 80013fe:	d140      	bne.n	8001482 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001404:	2280      	movs	r2, #128	; 0x80
 8001406:	0092      	lsls	r2, r2, #2
 8001408:	431a      	orrs	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68da      	ldr	r2, [r3, #12]
 8001414:	23c0      	movs	r3, #192	; 0xc0
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	4013      	ands	r3, r2
 800141a:	d12d      	bne.n	8001478 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001420:	2b00      	cmp	r3, #0
 8001422:	d129      	bne.n	8001478 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2208      	movs	r2, #8
 800142c:	4013      	ands	r3, r2
 800142e:	2b08      	cmp	r3, #8
 8001430:	d122      	bne.n	8001478 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	2204      	movs	r2, #4
 800143a:	4013      	ands	r3, r2
 800143c:	d110      	bne.n	8001460 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	210c      	movs	r1, #12
 800144a:	438a      	bics	r2, r1
 800144c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001452:	4a11      	ldr	r2, [pc, #68]	; (8001498 <ADC_DMAConvCplt+0xb0>)
 8001454:	4013      	ands	r3, r2
 8001456:	2201      	movs	r2, #1
 8001458:	431a      	orrs	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	639a      	str	r2, [r3, #56]	; 0x38
 800145e:	e00b      	b.n	8001478 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001464:	2220      	movs	r2, #32
 8001466:	431a      	orrs	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001470:	2201      	movs	r2, #1
 8001472:	431a      	orrs	r2, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff fe0a 	bl	8001094 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001480:	e005      	b.n	800148e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	0010      	movs	r0, r2
 800148c:	4798      	blx	r3
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b004      	add	sp, #16
 8001494:	bd80      	pop	{r7, pc}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	fffffefe 	.word	0xfffffefe

0800149c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7ff fdf9 	bl	80010a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b004      	add	sp, #16
 80014b8:	bd80      	pop	{r7, pc}

080014ba <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b084      	sub	sp, #16
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014cc:	2240      	movs	r2, #64	; 0x40
 80014ce:	431a      	orrs	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014d8:	2204      	movs	r2, #4
 80014da:	431a      	orrs	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	0018      	movs	r0, r3
 80014e4:	f7ff fde6 	bl	80010b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014e8:	46c0      	nop			; (mov r8, r8)
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b004      	add	sp, #16
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	0002      	movs	r2, r0
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014fc:	1dfb      	adds	r3, r7, #7
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b7f      	cmp	r3, #127	; 0x7f
 8001502:	d809      	bhi.n	8001518 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001504:	1dfb      	adds	r3, r7, #7
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	001a      	movs	r2, r3
 800150a:	231f      	movs	r3, #31
 800150c:	401a      	ands	r2, r3
 800150e:	4b04      	ldr	r3, [pc, #16]	; (8001520 <__NVIC_EnableIRQ+0x30>)
 8001510:	2101      	movs	r1, #1
 8001512:	4091      	lsls	r1, r2
 8001514:	000a      	movs	r2, r1
 8001516:	601a      	str	r2, [r3, #0]
  }
}
 8001518:	46c0      	nop			; (mov r8, r8)
 800151a:	46bd      	mov	sp, r7
 800151c:	b002      	add	sp, #8
 800151e:	bd80      	pop	{r7, pc}
 8001520:	e000e100 	.word	0xe000e100

08001524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	0002      	movs	r2, r0
 800152c:	6039      	str	r1, [r7, #0]
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001532:	1dfb      	adds	r3, r7, #7
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b7f      	cmp	r3, #127	; 0x7f
 8001538:	d828      	bhi.n	800158c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800153a:	4a2f      	ldr	r2, [pc, #188]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b25b      	sxtb	r3, r3
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	33c0      	adds	r3, #192	; 0xc0
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	589b      	ldr	r3, [r3, r2]
 800154a:	1dfa      	adds	r2, r7, #7
 800154c:	7812      	ldrb	r2, [r2, #0]
 800154e:	0011      	movs	r1, r2
 8001550:	2203      	movs	r2, #3
 8001552:	400a      	ands	r2, r1
 8001554:	00d2      	lsls	r2, r2, #3
 8001556:	21ff      	movs	r1, #255	; 0xff
 8001558:	4091      	lsls	r1, r2
 800155a:	000a      	movs	r2, r1
 800155c:	43d2      	mvns	r2, r2
 800155e:	401a      	ands	r2, r3
 8001560:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	019b      	lsls	r3, r3, #6
 8001566:	22ff      	movs	r2, #255	; 0xff
 8001568:	401a      	ands	r2, r3
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	0018      	movs	r0, r3
 8001570:	2303      	movs	r3, #3
 8001572:	4003      	ands	r3, r0
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001578:	481f      	ldr	r0, [pc, #124]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25b      	sxtb	r3, r3
 8001580:	089b      	lsrs	r3, r3, #2
 8001582:	430a      	orrs	r2, r1
 8001584:	33c0      	adds	r3, #192	; 0xc0
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800158a:	e031      	b.n	80015f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800158c:	4a1b      	ldr	r2, [pc, #108]	; (80015fc <__NVIC_SetPriority+0xd8>)
 800158e:	1dfb      	adds	r3, r7, #7
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	0019      	movs	r1, r3
 8001594:	230f      	movs	r3, #15
 8001596:	400b      	ands	r3, r1
 8001598:	3b08      	subs	r3, #8
 800159a:	089b      	lsrs	r3, r3, #2
 800159c:	3306      	adds	r3, #6
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	3304      	adds	r3, #4
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1dfa      	adds	r2, r7, #7
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	0011      	movs	r1, r2
 80015ac:	2203      	movs	r2, #3
 80015ae:	400a      	ands	r2, r1
 80015b0:	00d2      	lsls	r2, r2, #3
 80015b2:	21ff      	movs	r1, #255	; 0xff
 80015b4:	4091      	lsls	r1, r2
 80015b6:	000a      	movs	r2, r1
 80015b8:	43d2      	mvns	r2, r2
 80015ba:	401a      	ands	r2, r3
 80015bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	401a      	ands	r2, r3
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	0018      	movs	r0, r3
 80015cc:	2303      	movs	r3, #3
 80015ce:	4003      	ands	r3, r0
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d4:	4809      	ldr	r0, [pc, #36]	; (80015fc <__NVIC_SetPriority+0xd8>)
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	001c      	movs	r4, r3
 80015dc:	230f      	movs	r3, #15
 80015de:	4023      	ands	r3, r4
 80015e0:	3b08      	subs	r3, #8
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	430a      	orrs	r2, r1
 80015e6:	3306      	adds	r3, #6
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	18c3      	adds	r3, r0, r3
 80015ec:	3304      	adds	r3, #4
 80015ee:	601a      	str	r2, [r3, #0]
}
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b003      	add	sp, #12
 80015f6:	bd90      	pop	{r4, r7, pc}
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	1e5a      	subs	r2, r3, #1
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	045b      	lsls	r3, r3, #17
 8001610:	429a      	cmp	r2, r3
 8001612:	d301      	bcc.n	8001618 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001614:	2301      	movs	r3, #1
 8001616:	e010      	b.n	800163a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <SysTick_Config+0x44>)
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	3a01      	subs	r2, #1
 800161e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001620:	2301      	movs	r3, #1
 8001622:	425b      	negs	r3, r3
 8001624:	2103      	movs	r1, #3
 8001626:	0018      	movs	r0, r3
 8001628:	f7ff ff7c 	bl	8001524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <SysTick_Config+0x44>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <SysTick_Config+0x44>)
 8001634:	2207      	movs	r2, #7
 8001636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001638:	2300      	movs	r3, #0
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	e000e010 	.word	0xe000e010

08001648 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	210f      	movs	r1, #15
 8001654:	187b      	adds	r3, r7, r1
 8001656:	1c02      	adds	r2, r0, #0
 8001658:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	187b      	adds	r3, r7, r1
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	0011      	movs	r1, r2
 8001664:	0018      	movs	r0, r3
 8001666:	f7ff ff5d 	bl	8001524 <__NVIC_SetPriority>
}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b004      	add	sp, #16
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	0002      	movs	r2, r0
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800167e:	1dfb      	adds	r3, r7, #7
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	b25b      	sxtb	r3, r3
 8001684:	0018      	movs	r0, r3
 8001686:	f7ff ff33 	bl	80014f0 <__NVIC_EnableIRQ>
}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	46bd      	mov	sp, r7
 800168e:	b002      	add	sp, #8
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	0018      	movs	r0, r3
 800169e:	f7ff ffaf 	bl	8001600 <SysTick_Config>
 80016a2:	0003      	movs	r3, r0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b002      	add	sp, #8
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e036      	b.n	8001730 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2221      	movs	r2, #33	; 0x21
 80016c6:	2102      	movs	r1, #2
 80016c8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	4a18      	ldr	r2, [pc, #96]	; (8001738 <HAL_DMA_Init+0x8c>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	4313      	orrs	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	0018      	movs	r0, r3
 8001714:	f000 f946 	bl	80019a4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2221      	movs	r2, #33	; 0x21
 8001722:	2101      	movs	r1, #1
 8001724:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2220      	movs	r2, #32
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}  
 8001730:	0018      	movs	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	b004      	add	sp, #16
 8001736:	bd80      	pop	{r7, pc}
 8001738:	ffffc00f 	.word	0xffffc00f

0800173c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800174a:	2317      	movs	r3, #23
 800174c:	18fb      	adds	r3, r7, r3
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2220      	movs	r2, #32
 8001756:	5c9b      	ldrb	r3, [r3, r2]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d101      	bne.n	8001760 <HAL_DMA_Start_IT+0x24>
 800175c:	2302      	movs	r3, #2
 800175e:	e04f      	b.n	8001800 <HAL_DMA_Start_IT+0xc4>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2220      	movs	r2, #32
 8001764:	2101      	movs	r1, #1
 8001766:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2221      	movs	r2, #33	; 0x21
 800176c:	5c9b      	ldrb	r3, [r3, r2]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b01      	cmp	r3, #1
 8001772:	d13a      	bne.n	80017ea <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2221      	movs	r2, #33	; 0x21
 8001778:	2102      	movs	r1, #2
 800177a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2200      	movs	r2, #0
 8001780:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2101      	movs	r1, #1
 800178e:	438a      	bics	r2, r1
 8001790:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 f8d7 	bl	800194c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d008      	beq.n	80017b8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	210e      	movs	r1, #14
 80017b2:	430a      	orrs	r2, r1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e00f      	b.n	80017d8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	210a      	movs	r1, #10
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2104      	movs	r1, #4
 80017d4:	438a      	bics	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2101      	movs	r1, #1
 80017e4:	430a      	orrs	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	e007      	b.n	80017fa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2220      	movs	r2, #32
 80017ee:	2100      	movs	r1, #0
 80017f0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80017f2:	2317      	movs	r3, #23
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	2202      	movs	r2, #2
 80017f8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80017fa:	2317      	movs	r3, #23
 80017fc:	18fb      	adds	r3, r7, r3
 80017fe:	781b      	ldrb	r3, [r3, #0]
} 
 8001800:	0018      	movs	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	b006      	add	sp, #24
 8001806:	bd80      	pop	{r7, pc}

08001808 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	2204      	movs	r2, #4
 8001826:	409a      	lsls	r2, r3
 8001828:	0013      	movs	r3, r2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4013      	ands	r3, r2
 800182e:	d024      	beq.n	800187a <HAL_DMA_IRQHandler+0x72>
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2204      	movs	r2, #4
 8001834:	4013      	ands	r3, r2
 8001836:	d020      	beq.n	800187a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2220      	movs	r2, #32
 8001840:	4013      	ands	r3, r2
 8001842:	d107      	bne.n	8001854 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2104      	movs	r1, #4
 8001850:	438a      	bics	r2, r1
 8001852:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800185c:	2104      	movs	r1, #4
 800185e:	4091      	lsls	r1, r2
 8001860:	000a      	movs	r2, r1
 8001862:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001868:	2b00      	cmp	r3, #0
 800186a:	d100      	bne.n	800186e <HAL_DMA_IRQHandler+0x66>
 800186c:	e06a      	b.n	8001944 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	0010      	movs	r0, r2
 8001876:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001878:	e064      	b.n	8001944 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	2202      	movs	r2, #2
 8001880:	409a      	lsls	r2, r3
 8001882:	0013      	movs	r3, r2
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4013      	ands	r3, r2
 8001888:	d02b      	beq.n	80018e2 <HAL_DMA_IRQHandler+0xda>
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	2202      	movs	r2, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d027      	beq.n	80018e2 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2220      	movs	r2, #32
 800189a:	4013      	ands	r3, r2
 800189c:	d10b      	bne.n	80018b6 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	210a      	movs	r1, #10
 80018aa:	438a      	bics	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2221      	movs	r2, #33	; 0x21
 80018b2:	2101      	movs	r1, #1
 80018b4:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018be:	2102      	movs	r1, #2
 80018c0:	4091      	lsls	r1, r2
 80018c2:	000a      	movs	r2, r1
 80018c4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2220      	movs	r2, #32
 80018ca:	2100      	movs	r1, #0
 80018cc:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d036      	beq.n	8001944 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	0010      	movs	r0, r2
 80018de:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80018e0:	e030      	b.n	8001944 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	2208      	movs	r2, #8
 80018e8:	409a      	lsls	r2, r3
 80018ea:	0013      	movs	r3, r2
 80018ec:	68fa      	ldr	r2, [r7, #12]
 80018ee:	4013      	ands	r3, r2
 80018f0:	d028      	beq.n	8001944 <HAL_DMA_IRQHandler+0x13c>
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2208      	movs	r2, #8
 80018f6:	4013      	ands	r3, r2
 80018f8:	d024      	beq.n	8001944 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	210e      	movs	r1, #14
 8001906:	438a      	bics	r2, r1
 8001908:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001912:	2101      	movs	r1, #1
 8001914:	4091      	lsls	r1, r2
 8001916:	000a      	movs	r2, r1
 8001918:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2201      	movs	r2, #1
 800191e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2221      	movs	r2, #33	; 0x21
 8001924:	2101      	movs	r1, #1
 8001926:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	2100      	movs	r1, #0
 800192e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001934:	2b00      	cmp	r3, #0
 8001936:	d005      	beq.n	8001944 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	0010      	movs	r0, r2
 8001940:	4798      	blx	r3
    }
   }
}  
 8001942:	e7ff      	b.n	8001944 <HAL_DMA_IRQHandler+0x13c>
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	b004      	add	sp, #16
 800194a:	bd80      	pop	{r7, pc}

0800194c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001962:	2101      	movs	r1, #1
 8001964:	4091      	lsls	r1, r2
 8001966:	000a      	movs	r2, r1
 8001968:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b10      	cmp	r3, #16
 8001978:	d108      	bne.n	800198c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800198a:	e007      	b.n	800199c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	60da      	str	r2, [r3, #12]
}
 800199c:	46c0      	nop			; (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b004      	add	sp, #16
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	001a      	movs	r2, r3
 80019b2:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <DMA_CalcBaseAndBitshift+0x60>)
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d810      	bhi.n	80019da <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a12      	ldr	r2, [pc, #72]	; (8001a08 <DMA_CalcBaseAndBitshift+0x64>)
 80019be:	4694      	mov	ip, r2
 80019c0:	4463      	add	r3, ip
 80019c2:	2114      	movs	r1, #20
 80019c4:	0018      	movs	r0, r3
 80019c6:	f7fe fb9f 	bl	8000108 <__udivsi3>
 80019ca:	0003      	movs	r3, r0
 80019cc:	009a      	lsls	r2, r3, #2
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a0d      	ldr	r2, [pc, #52]	; (8001a0c <DMA_CalcBaseAndBitshift+0x68>)
 80019d6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80019d8:	e00f      	b.n	80019fa <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <DMA_CalcBaseAndBitshift+0x6c>)
 80019e0:	4694      	mov	ip, r2
 80019e2:	4463      	add	r3, ip
 80019e4:	2114      	movs	r1, #20
 80019e6:	0018      	movs	r0, r3
 80019e8:	f7fe fb8e 	bl	8000108 <__udivsi3>
 80019ec:	0003      	movs	r3, r0
 80019ee:	009a      	lsls	r2, r3, #2
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a07      	ldr	r2, [pc, #28]	; (8001a14 <DMA_CalcBaseAndBitshift+0x70>)
 80019f8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b002      	add	sp, #8
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	40020407 	.word	0x40020407
 8001a08:	bffdfff8 	.word	0xbffdfff8
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	bffdfbf8 	.word	0xbffdfbf8
 8001a14:	40020400 	.word	0x40020400

08001a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a26:	e155      	b.n	8001cd4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	4091      	lsls	r1, r2
 8001a32:	000a      	movs	r2, r1
 8001a34:	4013      	ands	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d100      	bne.n	8001a40 <HAL_GPIO_Init+0x28>
 8001a3e:	e146      	b.n	8001cce <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2203      	movs	r2, #3
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d005      	beq.n	8001a58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2203      	movs	r2, #3
 8001a52:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d130      	bne.n	8001aba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	2203      	movs	r2, #3
 8001a64:	409a      	lsls	r2, r3
 8001a66:	0013      	movs	r3, r2
 8001a68:	43da      	mvns	r2, r3
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	409a      	lsls	r2, r3
 8001a7a:	0013      	movs	r3, r2
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a8e:	2201      	movs	r2, #1
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
 8001a94:	0013      	movs	r3, r2
 8001a96:	43da      	mvns	r2, r3
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	091b      	lsrs	r3, r3, #4
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	409a      	lsls	r2, r3
 8001aac:	0013      	movs	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2203      	movs	r2, #3
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d017      	beq.n	8001af6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	0013      	movs	r3, r2
 8001ad6:	43da      	mvns	r2, r3
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	4013      	ands	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	409a      	lsls	r2, r3
 8001ae8:	0013      	movs	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2203      	movs	r2, #3
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d123      	bne.n	8001b4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	08da      	lsrs	r2, r3, #3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3208      	adds	r2, #8
 8001b0a:	0092      	lsls	r2, r2, #2
 8001b0c:	58d3      	ldr	r3, [r2, r3]
 8001b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2207      	movs	r2, #7
 8001b14:	4013      	ands	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	220f      	movs	r2, #15
 8001b1a:	409a      	lsls	r2, r3
 8001b1c:	0013      	movs	r3, r2
 8001b1e:	43da      	mvns	r2, r3
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	691a      	ldr	r2, [r3, #16]
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	2107      	movs	r1, #7
 8001b2e:	400b      	ands	r3, r1
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	409a      	lsls	r2, r3
 8001b34:	0013      	movs	r3, r2
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	08da      	lsrs	r2, r3, #3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3208      	adds	r2, #8
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	6939      	ldr	r1, [r7, #16]
 8001b48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	2203      	movs	r2, #3
 8001b56:	409a      	lsls	r2, r3
 8001b58:	0013      	movs	r3, r2
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2203      	movs	r2, #3
 8001b68:	401a      	ands	r2, r3
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	409a      	lsls	r2, r3
 8001b70:	0013      	movs	r3, r2
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	23c0      	movs	r3, #192	; 0xc0
 8001b84:	029b      	lsls	r3, r3, #10
 8001b86:	4013      	ands	r3, r2
 8001b88:	d100      	bne.n	8001b8c <HAL_GPIO_Init+0x174>
 8001b8a:	e0a0      	b.n	8001cce <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8c:	4b57      	ldr	r3, [pc, #348]	; (8001cec <HAL_GPIO_Init+0x2d4>)
 8001b8e:	699a      	ldr	r2, [r3, #24]
 8001b90:	4b56      	ldr	r3, [pc, #344]	; (8001cec <HAL_GPIO_Init+0x2d4>)
 8001b92:	2101      	movs	r1, #1
 8001b94:	430a      	orrs	r2, r1
 8001b96:	619a      	str	r2, [r3, #24]
 8001b98:	4b54      	ldr	r3, [pc, #336]	; (8001cec <HAL_GPIO_Init+0x2d4>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ba4:	4a52      	ldr	r2, [pc, #328]	; (8001cf0 <HAL_GPIO_Init+0x2d8>)
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	089b      	lsrs	r3, r3, #2
 8001baa:	3302      	adds	r3, #2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	589b      	ldr	r3, [r3, r2]
 8001bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	220f      	movs	r2, #15
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	0013      	movs	r3, r2
 8001bc0:	43da      	mvns	r2, r3
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	2390      	movs	r3, #144	; 0x90
 8001bcc:	05db      	lsls	r3, r3, #23
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d019      	beq.n	8001c06 <HAL_GPIO_Init+0x1ee>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a47      	ldr	r2, [pc, #284]	; (8001cf4 <HAL_GPIO_Init+0x2dc>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d013      	beq.n	8001c02 <HAL_GPIO_Init+0x1ea>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a46      	ldr	r2, [pc, #280]	; (8001cf8 <HAL_GPIO_Init+0x2e0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d00d      	beq.n	8001bfe <HAL_GPIO_Init+0x1e6>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a45      	ldr	r2, [pc, #276]	; (8001cfc <HAL_GPIO_Init+0x2e4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d007      	beq.n	8001bfa <HAL_GPIO_Init+0x1e2>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a44      	ldr	r2, [pc, #272]	; (8001d00 <HAL_GPIO_Init+0x2e8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d101      	bne.n	8001bf6 <HAL_GPIO_Init+0x1de>
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	e008      	b.n	8001c08 <HAL_GPIO_Init+0x1f0>
 8001bf6:	2305      	movs	r3, #5
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x1f0>
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e004      	b.n	8001c08 <HAL_GPIO_Init+0x1f0>
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e002      	b.n	8001c08 <HAL_GPIO_Init+0x1f0>
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <HAL_GPIO_Init+0x1f0>
 8001c06:	2300      	movs	r3, #0
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	2103      	movs	r1, #3
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	0092      	lsls	r2, r2, #2
 8001c10:	4093      	lsls	r3, r2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c18:	4935      	ldr	r1, [pc, #212]	; (8001cf0 <HAL_GPIO_Init+0x2d8>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c26:	4b37      	ldr	r3, [pc, #220]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43da      	mvns	r2, r3
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	025b      	lsls	r3, r3, #9
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001c50:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	43da      	mvns	r2, r3
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685a      	ldr	r2, [r3, #4]
 8001c64:	2380      	movs	r3, #128	; 0x80
 8001c66:	029b      	lsls	r3, r3, #10
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d003      	beq.n	8001c74 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c74:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	43da      	mvns	r2, r3
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	035b      	lsls	r3, r3, #13
 8001c92:	4013      	ands	r3, r2
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c9e:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ca4:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	43da      	mvns	r2, r3
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	2380      	movs	r3, #128	; 0x80
 8001cba:	039b      	lsls	r3, r3, #14
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	40da      	lsrs	r2, r3
 8001cdc:	1e13      	subs	r3, r2, #0
 8001cde:	d000      	beq.n	8001ce2 <HAL_GPIO_Init+0x2ca>
 8001ce0:	e6a2      	b.n	8001a28 <HAL_GPIO_Init+0x10>
  } 
}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b006      	add	sp, #24
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40010000 	.word	0x40010000
 8001cf4:	48000400 	.word	0x48000400
 8001cf8:	48000800 	.word	0x48000800
 8001cfc:	48000c00 	.word	0x48000c00
 8001d00:	48001000 	.word	0x48001000
 8001d04:	40010400 	.word	0x40010400

08001d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	0008      	movs	r0, r1
 8001d12:	0011      	movs	r1, r2
 8001d14:	1cbb      	adds	r3, r7, #2
 8001d16:	1c02      	adds	r2, r0, #0
 8001d18:	801a      	strh	r2, [r3, #0]
 8001d1a:	1c7b      	adds	r3, r7, #1
 8001d1c:	1c0a      	adds	r2, r1, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d20:	1c7b      	adds	r3, r7, #1
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d004      	beq.n	8001d32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d28:	1cbb      	adds	r3, r7, #2
 8001d2a:	881a      	ldrh	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d30:	e003      	b.n	8001d3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d32:	1cbb      	adds	r3, r7, #2
 8001d34:	881a      	ldrh	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b002      	add	sp, #8
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d102      	bne.n	8001d58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	f000 fb76 	bl	8002444 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d100      	bne.n	8001d64 <HAL_RCC_OscConfig+0x20>
 8001d62:	e08e      	b.n	8001e82 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d64:	4bc5      	ldr	r3, [pc, #788]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	220c      	movs	r2, #12
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d00e      	beq.n	8001d8e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d70:	4bc2      	ldr	r3, [pc, #776]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	220c      	movs	r2, #12
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	d117      	bne.n	8001dac <HAL_RCC_OscConfig+0x68>
 8001d7c:	4bbf      	ldr	r3, [pc, #764]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	23c0      	movs	r3, #192	; 0xc0
 8001d82:	025b      	lsls	r3, r3, #9
 8001d84:	401a      	ands	r2, r3
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	025b      	lsls	r3, r3, #9
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d10e      	bne.n	8001dac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8e:	4bbb      	ldr	r3, [pc, #748]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	2380      	movs	r3, #128	; 0x80
 8001d94:	029b      	lsls	r3, r3, #10
 8001d96:	4013      	ands	r3, r2
 8001d98:	d100      	bne.n	8001d9c <HAL_RCC_OscConfig+0x58>
 8001d9a:	e071      	b.n	8001e80 <HAL_RCC_OscConfig+0x13c>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d000      	beq.n	8001da6 <HAL_RCC_OscConfig+0x62>
 8001da4:	e06c      	b.n	8001e80 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	f000 fb4c 	bl	8002444 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d107      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x80>
 8001db4:	4bb1      	ldr	r3, [pc, #708]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4bb0      	ldr	r3, [pc, #704]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dba:	2180      	movs	r1, #128	; 0x80
 8001dbc:	0249      	lsls	r1, r1, #9
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e02f      	b.n	8001e24 <HAL_RCC_OscConfig+0xe0>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10c      	bne.n	8001de6 <HAL_RCC_OscConfig+0xa2>
 8001dcc:	4bab      	ldr	r3, [pc, #684]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4baa      	ldr	r3, [pc, #680]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dd2:	49ab      	ldr	r1, [pc, #684]	; (8002080 <HAL_RCC_OscConfig+0x33c>)
 8001dd4:	400a      	ands	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	4ba8      	ldr	r3, [pc, #672]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4ba7      	ldr	r3, [pc, #668]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dde:	49a9      	ldr	r1, [pc, #676]	; (8002084 <HAL_RCC_OscConfig+0x340>)
 8001de0:	400a      	ands	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e01e      	b.n	8001e24 <HAL_RCC_OscConfig+0xe0>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b05      	cmp	r3, #5
 8001dec:	d10e      	bne.n	8001e0c <HAL_RCC_OscConfig+0xc8>
 8001dee:	4ba3      	ldr	r3, [pc, #652]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4ba2      	ldr	r3, [pc, #648]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	02c9      	lsls	r1, r1, #11
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	4b9f      	ldr	r3, [pc, #636]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b9e      	ldr	r3, [pc, #632]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e02:	2180      	movs	r1, #128	; 0x80
 8001e04:	0249      	lsls	r1, r1, #9
 8001e06:	430a      	orrs	r2, r1
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCC_OscConfig+0xe0>
 8001e0c:	4b9b      	ldr	r3, [pc, #620]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b9a      	ldr	r3, [pc, #616]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e12:	499b      	ldr	r1, [pc, #620]	; (8002080 <HAL_RCC_OscConfig+0x33c>)
 8001e14:	400a      	ands	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	4b98      	ldr	r3, [pc, #608]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4b97      	ldr	r3, [pc, #604]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e1e:	4999      	ldr	r1, [pc, #612]	; (8002084 <HAL_RCC_OscConfig+0x340>)
 8001e20:	400a      	ands	r2, r1
 8001e22:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d014      	beq.n	8001e56 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2c:	f7fe ff42 	bl	8000cb4 <HAL_GetTick>
 8001e30:	0003      	movs	r3, r0
 8001e32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e36:	f7fe ff3d 	bl	8000cb4 <HAL_GetTick>
 8001e3a:	0002      	movs	r2, r0
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b64      	cmp	r3, #100	; 0x64
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e2fd      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e48:	4b8c      	ldr	r3, [pc, #560]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	029b      	lsls	r3, r3, #10
 8001e50:	4013      	ands	r3, r2
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0xf2>
 8001e54:	e015      	b.n	8001e82 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e56:	f7fe ff2d 	bl	8000cb4 <HAL_GetTick>
 8001e5a:	0003      	movs	r3, r0
 8001e5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e60:	f7fe ff28 	bl	8000cb4 <HAL_GetTick>
 8001e64:	0002      	movs	r2, r0
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b64      	cmp	r3, #100	; 0x64
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e2e8      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e72:	4b82      	ldr	r3, [pc, #520]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	029b      	lsls	r3, r3, #10
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d1f0      	bne.n	8001e60 <HAL_RCC_OscConfig+0x11c>
 8001e7e:	e000      	b.n	8001e82 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e80:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2202      	movs	r2, #2
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d100      	bne.n	8001e8e <HAL_RCC_OscConfig+0x14a>
 8001e8c:	e06c      	b.n	8001f68 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e8e:	4b7b      	ldr	r3, [pc, #492]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	220c      	movs	r2, #12
 8001e94:	4013      	ands	r3, r2
 8001e96:	d00e      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e98:	4b78      	ldr	r3, [pc, #480]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	220c      	movs	r2, #12
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d11f      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x1a0>
 8001ea4:	4b75      	ldr	r3, [pc, #468]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	23c0      	movs	r3, #192	; 0xc0
 8001eaa:	025b      	lsls	r3, r3, #9
 8001eac:	401a      	ands	r2, r3
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d116      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb6:	4b71      	ldr	r3, [pc, #452]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d005      	beq.n	8001ecc <HAL_RCC_OscConfig+0x188>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e2bb      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ecc:	4b6b      	ldr	r3, [pc, #428]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	22f8      	movs	r2, #248	; 0xf8
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	00da      	lsls	r2, r3, #3
 8001edc:	4b67      	ldr	r3, [pc, #412]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee2:	e041      	b.n	8001f68 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d024      	beq.n	8001f36 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eec:	4b63      	ldr	r3, [pc, #396]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b62      	ldr	r3, [pc, #392]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7fe fedc 	bl	8000cb4 <HAL_GetTick>
 8001efc:	0003      	movs	r3, r0
 8001efe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f02:	f7fe fed7 	bl	8000cb4 <HAL_GetTick>
 8001f06:	0002      	movs	r2, r0
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e297      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f14:	4b59      	ldr	r3, [pc, #356]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d0f1      	beq.n	8001f02 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f1e:	4b57      	ldr	r3, [pc, #348]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	22f8      	movs	r2, #248	; 0xf8
 8001f24:	4393      	bics	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	00da      	lsls	r2, r3, #3
 8001f2e:	4b53      	ldr	r3, [pc, #332]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f30:	430a      	orrs	r2, r1
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e018      	b.n	8001f68 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f36:	4b51      	ldr	r3, [pc, #324]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	4b50      	ldr	r3, [pc, #320]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	438a      	bics	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f42:	f7fe feb7 	bl	8000cb4 <HAL_GetTick>
 8001f46:	0003      	movs	r3, r0
 8001f48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f4c:	f7fe feb2 	bl	8000cb4 <HAL_GetTick>
 8001f50:	0002      	movs	r2, r0
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e272      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f5e:	4b47      	ldr	r3, [pc, #284]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2202      	movs	r2, #2
 8001f64:	4013      	ands	r3, r2
 8001f66:	d1f1      	bne.n	8001f4c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2208      	movs	r2, #8
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d036      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d019      	beq.n	8001fae <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f7a:	4b40      	ldr	r3, [pc, #256]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f7e:	4b3f      	ldr	r3, [pc, #252]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001f80:	2101      	movs	r1, #1
 8001f82:	430a      	orrs	r2, r1
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f86:	f7fe fe95 	bl	8000cb4 <HAL_GetTick>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f90:	f7fe fe90 	bl	8000cb4 <HAL_GetTick>
 8001f94:	0002      	movs	r2, r0
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e250      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa2:	4b36      	ldr	r3, [pc, #216]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d0f1      	beq.n	8001f90 <HAL_RCC_OscConfig+0x24c>
 8001fac:	e018      	b.n	8001fe0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fae:	4b33      	ldr	r3, [pc, #204]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001fb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fb2:	4b32      	ldr	r3, [pc, #200]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	438a      	bics	r2, r1
 8001fb8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fba:	f7fe fe7b 	bl	8000cb4 <HAL_GetTick>
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc4:	f7fe fe76 	bl	8000cb4 <HAL_GetTick>
 8001fc8:	0002      	movs	r2, r0
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e236      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd6:	4b29      	ldr	r3, [pc, #164]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d1f1      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d100      	bne.n	8001fec <HAL_RCC_OscConfig+0x2a8>
 8001fea:	e0b5      	b.n	8002158 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fec:	201f      	movs	r0, #31
 8001fee:	183b      	adds	r3, r7, r0
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff4:	4b21      	ldr	r3, [pc, #132]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8001ff6:	69da      	ldr	r2, [r3, #28]
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d110      	bne.n	8002022 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002000:	4b1e      	ldr	r3, [pc, #120]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8002002:	69da      	ldr	r2, [r3, #28]
 8002004:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8002006:	2180      	movs	r1, #128	; 0x80
 8002008:	0549      	lsls	r1, r1, #21
 800200a:	430a      	orrs	r2, r1
 800200c:	61da      	str	r2, [r3, #28]
 800200e:	4b1b      	ldr	r3, [pc, #108]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	2380      	movs	r3, #128	; 0x80
 8002014:	055b      	lsls	r3, r3, #21
 8002016:	4013      	ands	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800201c:	183b      	adds	r3, r7, r0
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002022:	4b19      	ldr	r3, [pc, #100]	; (8002088 <HAL_RCC_OscConfig+0x344>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	2380      	movs	r3, #128	; 0x80
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4013      	ands	r3, r2
 800202c:	d11a      	bne.n	8002064 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800202e:	4b16      	ldr	r3, [pc, #88]	; (8002088 <HAL_RCC_OscConfig+0x344>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b15      	ldr	r3, [pc, #84]	; (8002088 <HAL_RCC_OscConfig+0x344>)
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	0049      	lsls	r1, r1, #1
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800203c:	f7fe fe3a 	bl	8000cb4 <HAL_GetTick>
 8002040:	0003      	movs	r3, r0
 8002042:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002046:	f7fe fe35 	bl	8000cb4 <HAL_GetTick>
 800204a:	0002      	movs	r2, r0
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b64      	cmp	r3, #100	; 0x64
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e1f5      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002058:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <HAL_RCC_OscConfig+0x344>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4013      	ands	r3, r2
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d10f      	bne.n	800208c <HAL_RCC_OscConfig+0x348>
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <HAL_RCC_OscConfig+0x338>)
 800206e:	6a1a      	ldr	r2, [r3, #32]
 8002070:	4b02      	ldr	r3, [pc, #8]	; (800207c <HAL_RCC_OscConfig+0x338>)
 8002072:	2101      	movs	r1, #1
 8002074:	430a      	orrs	r2, r1
 8002076:	621a      	str	r2, [r3, #32]
 8002078:	e036      	b.n	80020e8 <HAL_RCC_OscConfig+0x3a4>
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	40021000 	.word	0x40021000
 8002080:	fffeffff 	.word	0xfffeffff
 8002084:	fffbffff 	.word	0xfffbffff
 8002088:	40007000 	.word	0x40007000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10c      	bne.n	80020ae <HAL_RCC_OscConfig+0x36a>
 8002094:	4bca      	ldr	r3, [pc, #808]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002096:	6a1a      	ldr	r2, [r3, #32]
 8002098:	4bc9      	ldr	r3, [pc, #804]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800209a:	2101      	movs	r1, #1
 800209c:	438a      	bics	r2, r1
 800209e:	621a      	str	r2, [r3, #32]
 80020a0:	4bc7      	ldr	r3, [pc, #796]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020a2:	6a1a      	ldr	r2, [r3, #32]
 80020a4:	4bc6      	ldr	r3, [pc, #792]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020a6:	2104      	movs	r1, #4
 80020a8:	438a      	bics	r2, r1
 80020aa:	621a      	str	r2, [r3, #32]
 80020ac:	e01c      	b.n	80020e8 <HAL_RCC_OscConfig+0x3a4>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	2b05      	cmp	r3, #5
 80020b4:	d10c      	bne.n	80020d0 <HAL_RCC_OscConfig+0x38c>
 80020b6:	4bc2      	ldr	r3, [pc, #776]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020b8:	6a1a      	ldr	r2, [r3, #32]
 80020ba:	4bc1      	ldr	r3, [pc, #772]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020bc:	2104      	movs	r1, #4
 80020be:	430a      	orrs	r2, r1
 80020c0:	621a      	str	r2, [r3, #32]
 80020c2:	4bbf      	ldr	r3, [pc, #764]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020c4:	6a1a      	ldr	r2, [r3, #32]
 80020c6:	4bbe      	ldr	r3, [pc, #760]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020c8:	2101      	movs	r1, #1
 80020ca:	430a      	orrs	r2, r1
 80020cc:	621a      	str	r2, [r3, #32]
 80020ce:	e00b      	b.n	80020e8 <HAL_RCC_OscConfig+0x3a4>
 80020d0:	4bbb      	ldr	r3, [pc, #748]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020d2:	6a1a      	ldr	r2, [r3, #32]
 80020d4:	4bba      	ldr	r3, [pc, #744]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020d6:	2101      	movs	r1, #1
 80020d8:	438a      	bics	r2, r1
 80020da:	621a      	str	r2, [r3, #32]
 80020dc:	4bb8      	ldr	r3, [pc, #736]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020de:	6a1a      	ldr	r2, [r3, #32]
 80020e0:	4bb7      	ldr	r3, [pc, #732]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80020e2:	2104      	movs	r1, #4
 80020e4:	438a      	bics	r2, r1
 80020e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d014      	beq.n	800211a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f0:	f7fe fde0 	bl	8000cb4 <HAL_GetTick>
 80020f4:	0003      	movs	r3, r0
 80020f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f8:	e009      	b.n	800210e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f7fe fddb 	bl	8000cb4 <HAL_GetTick>
 80020fe:	0002      	movs	r2, r0
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	4aaf      	ldr	r2, [pc, #700]	; (80023c4 <HAL_RCC_OscConfig+0x680>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e19a      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210e:	4bac      	ldr	r3, [pc, #688]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	2202      	movs	r2, #2
 8002114:	4013      	ands	r3, r2
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0x3b6>
 8002118:	e013      	b.n	8002142 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211a:	f7fe fdcb 	bl	8000cb4 <HAL_GetTick>
 800211e:	0003      	movs	r3, r0
 8002120:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002122:	e009      	b.n	8002138 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002124:	f7fe fdc6 	bl	8000cb4 <HAL_GetTick>
 8002128:	0002      	movs	r2, r0
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	4aa5      	ldr	r2, [pc, #660]	; (80023c4 <HAL_RCC_OscConfig+0x680>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e185      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002138:	4ba1      	ldr	r3, [pc, #644]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	2202      	movs	r2, #2
 800213e:	4013      	ands	r3, r2
 8002140:	d1f0      	bne.n	8002124 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002142:	231f      	movs	r3, #31
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d105      	bne.n	8002158 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214c:	4b9c      	ldr	r3, [pc, #624]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800214e:	69da      	ldr	r2, [r3, #28]
 8002150:	4b9b      	ldr	r3, [pc, #620]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002152:	499d      	ldr	r1, [pc, #628]	; (80023c8 <HAL_RCC_OscConfig+0x684>)
 8002154:	400a      	ands	r2, r1
 8002156:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2210      	movs	r2, #16
 800215e:	4013      	ands	r3, r2
 8002160:	d063      	beq.n	800222a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d12a      	bne.n	80021c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800216a:	4b95      	ldr	r3, [pc, #596]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800216c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800216e:	4b94      	ldr	r3, [pc, #592]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002170:	2104      	movs	r1, #4
 8002172:	430a      	orrs	r2, r1
 8002174:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002176:	4b92      	ldr	r3, [pc, #584]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002178:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800217a:	4b91      	ldr	r3, [pc, #580]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800217c:	2101      	movs	r1, #1
 800217e:	430a      	orrs	r2, r1
 8002180:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002182:	f7fe fd97 	bl	8000cb4 <HAL_GetTick>
 8002186:	0003      	movs	r3, r0
 8002188:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800218c:	f7fe fd92 	bl	8000cb4 <HAL_GetTick>
 8002190:	0002      	movs	r2, r0
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e152      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800219e:	4b88      	ldr	r3, [pc, #544]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0f1      	beq.n	800218c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80021a8:	4b85      	ldr	r3, [pc, #532]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ac:	22f8      	movs	r2, #248	; 0xf8
 80021ae:	4393      	bics	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	00da      	lsls	r2, r3, #3
 80021b8:	4b81      	ldr	r3, [pc, #516]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021ba:	430a      	orrs	r2, r1
 80021bc:	635a      	str	r2, [r3, #52]	; 0x34
 80021be:	e034      	b.n	800222a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	695b      	ldr	r3, [r3, #20]
 80021c4:	3305      	adds	r3, #5
 80021c6:	d111      	bne.n	80021ec <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80021c8:	4b7d      	ldr	r3, [pc, #500]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021cc:	4b7c      	ldr	r3, [pc, #496]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021ce:	2104      	movs	r1, #4
 80021d0:	438a      	bics	r2, r1
 80021d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80021d4:	4b7a      	ldr	r3, [pc, #488]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d8:	22f8      	movs	r2, #248	; 0xf8
 80021da:	4393      	bics	r3, r2
 80021dc:	0019      	movs	r1, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	00da      	lsls	r2, r3, #3
 80021e4:	4b76      	ldr	r3, [pc, #472]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021e6:	430a      	orrs	r2, r1
 80021e8:	635a      	str	r2, [r3, #52]	; 0x34
 80021ea:	e01e      	b.n	800222a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80021ec:	4b74      	ldr	r3, [pc, #464]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021f0:	4b73      	ldr	r3, [pc, #460]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021f2:	2104      	movs	r1, #4
 80021f4:	430a      	orrs	r2, r1
 80021f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80021f8:	4b71      	ldr	r3, [pc, #452]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021fc:	4b70      	ldr	r3, [pc, #448]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80021fe:	2101      	movs	r1, #1
 8002200:	438a      	bics	r2, r1
 8002202:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002204:	f7fe fd56 	bl	8000cb4 <HAL_GetTick>
 8002208:	0003      	movs	r3, r0
 800220a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800220e:	f7fe fd51 	bl	8000cb4 <HAL_GetTick>
 8002212:	0002      	movs	r2, r0
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e111      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002220:	4b67      	ldr	r3, [pc, #412]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002224:	2202      	movs	r2, #2
 8002226:	4013      	ands	r3, r2
 8002228:	d1f1      	bne.n	800220e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2220      	movs	r2, #32
 8002230:	4013      	ands	r3, r2
 8002232:	d05c      	beq.n	80022ee <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002234:	4b62      	ldr	r3, [pc, #392]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	220c      	movs	r2, #12
 800223a:	4013      	ands	r3, r2
 800223c:	2b0c      	cmp	r3, #12
 800223e:	d00e      	beq.n	800225e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002240:	4b5f      	ldr	r3, [pc, #380]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	220c      	movs	r2, #12
 8002246:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002248:	2b08      	cmp	r3, #8
 800224a:	d114      	bne.n	8002276 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800224c:	4b5c      	ldr	r3, [pc, #368]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	23c0      	movs	r3, #192	; 0xc0
 8002252:	025b      	lsls	r3, r3, #9
 8002254:	401a      	ands	r2, r3
 8002256:	23c0      	movs	r3, #192	; 0xc0
 8002258:	025b      	lsls	r3, r3, #9
 800225a:	429a      	cmp	r2, r3
 800225c:	d10b      	bne.n	8002276 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800225e:	4b58      	ldr	r3, [pc, #352]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002260:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	025b      	lsls	r3, r3, #9
 8002266:	4013      	ands	r3, r2
 8002268:	d040      	beq.n	80022ec <HAL_RCC_OscConfig+0x5a8>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d03c      	beq.n	80022ec <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e0e6      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d01b      	beq.n	80022b6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800227e:	4b50      	ldr	r3, [pc, #320]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002280:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002282:	4b4f      	ldr	r3, [pc, #316]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	0249      	lsls	r1, r1, #9
 8002288:	430a      	orrs	r2, r1
 800228a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228c:	f7fe fd12 	bl	8000cb4 <HAL_GetTick>
 8002290:	0003      	movs	r3, r0
 8002292:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002294:	e008      	b.n	80022a8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002296:	f7fe fd0d 	bl	8000cb4 <HAL_GetTick>
 800229a:	0002      	movs	r2, r0
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e0cd      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80022a8:	4b45      	ldr	r3, [pc, #276]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80022aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	025b      	lsls	r3, r3, #9
 80022b0:	4013      	ands	r3, r2
 80022b2:	d0f0      	beq.n	8002296 <HAL_RCC_OscConfig+0x552>
 80022b4:	e01b      	b.n	80022ee <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80022b6:	4b42      	ldr	r3, [pc, #264]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80022b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022ba:	4b41      	ldr	r3, [pc, #260]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80022bc:	4943      	ldr	r1, [pc, #268]	; (80023cc <HAL_RCC_OscConfig+0x688>)
 80022be:	400a      	ands	r2, r1
 80022c0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c2:	f7fe fcf7 	bl	8000cb4 <HAL_GetTick>
 80022c6:	0003      	movs	r3, r0
 80022c8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022cc:	f7fe fcf2 	bl	8000cb4 <HAL_GetTick>
 80022d0:	0002      	movs	r2, r0
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e0b2      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80022de:	4b38      	ldr	r3, [pc, #224]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80022e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022e2:	2380      	movs	r3, #128	; 0x80
 80022e4:	025b      	lsls	r3, r3, #9
 80022e6:	4013      	ands	r3, r2
 80022e8:	d1f0      	bne.n	80022cc <HAL_RCC_OscConfig+0x588>
 80022ea:	e000      	b.n	80022ee <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80022ec:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d100      	bne.n	80022f8 <HAL_RCC_OscConfig+0x5b4>
 80022f6:	e0a4      	b.n	8002442 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f8:	4b31      	ldr	r3, [pc, #196]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	220c      	movs	r2, #12
 80022fe:	4013      	ands	r3, r2
 8002300:	2b08      	cmp	r3, #8
 8002302:	d100      	bne.n	8002306 <HAL_RCC_OscConfig+0x5c2>
 8002304:	e078      	b.n	80023f8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	2b02      	cmp	r3, #2
 800230c:	d14c      	bne.n	80023a8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800230e:	4b2c      	ldr	r3, [pc, #176]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b2b      	ldr	r3, [pc, #172]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002314:	492e      	ldr	r1, [pc, #184]	; (80023d0 <HAL_RCC_OscConfig+0x68c>)
 8002316:	400a      	ands	r2, r1
 8002318:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231a:	f7fe fccb 	bl	8000cb4 <HAL_GetTick>
 800231e:	0003      	movs	r3, r0
 8002320:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002324:	f7fe fcc6 	bl	8000cb4 <HAL_GetTick>
 8002328:	0002      	movs	r2, r0
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e086      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002336:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	2380      	movs	r3, #128	; 0x80
 800233c:	049b      	lsls	r3, r3, #18
 800233e:	4013      	ands	r3, r2
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002342:	4b1f      	ldr	r3, [pc, #124]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002346:	220f      	movs	r2, #15
 8002348:	4393      	bics	r3, r2
 800234a:	0019      	movs	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002350:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002352:	430a      	orrs	r2, r1
 8002354:	62da      	str	r2, [r3, #44]	; 0x2c
 8002356:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	4a1e      	ldr	r2, [pc, #120]	; (80023d4 <HAL_RCC_OscConfig+0x690>)
 800235c:	4013      	ands	r3, r2
 800235e:	0019      	movs	r1, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002368:	431a      	orrs	r2, r3
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800236c:	430a      	orrs	r2, r1
 800236e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002370:	4b13      	ldr	r3, [pc, #76]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 8002376:	2180      	movs	r1, #128	; 0x80
 8002378:	0449      	lsls	r1, r1, #17
 800237a:	430a      	orrs	r2, r1
 800237c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237e:	f7fe fc99 	bl	8000cb4 <HAL_GetTick>
 8002382:	0003      	movs	r3, r0
 8002384:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002388:	f7fe fc94 	bl	8000cb4 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e054      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	2380      	movs	r3, #128	; 0x80
 80023a0:	049b      	lsls	r3, r3, #18
 80023a2:	4013      	ands	r3, r2
 80023a4:	d0f0      	beq.n	8002388 <HAL_RCC_OscConfig+0x644>
 80023a6:	e04c      	b.n	8002442 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <HAL_RCC_OscConfig+0x67c>)
 80023ae:	4908      	ldr	r1, [pc, #32]	; (80023d0 <HAL_RCC_OscConfig+0x68c>)
 80023b0:	400a      	ands	r2, r1
 80023b2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b4:	f7fe fc7e 	bl	8000cb4 <HAL_GetTick>
 80023b8:	0003      	movs	r3, r0
 80023ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023bc:	e015      	b.n	80023ea <HAL_RCC_OscConfig+0x6a6>
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	40021000 	.word	0x40021000
 80023c4:	00001388 	.word	0x00001388
 80023c8:	efffffff 	.word	0xefffffff
 80023cc:	fffeffff 	.word	0xfffeffff
 80023d0:	feffffff 	.word	0xfeffffff
 80023d4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d8:	f7fe fc6c 	bl	8000cb4 <HAL_GetTick>
 80023dc:	0002      	movs	r2, r0
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e02c      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ea:	4b18      	ldr	r3, [pc, #96]	; (800244c <HAL_RCC_OscConfig+0x708>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	049b      	lsls	r3, r3, #18
 80023f2:	4013      	ands	r3, r2
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0x694>
 80023f6:	e024      	b.n	8002442 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e01f      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <HAL_RCC_OscConfig+0x708>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <HAL_RCC_OscConfig+0x708>)
 800240c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	23c0      	movs	r3, #192	; 0xc0
 8002414:	025b      	lsls	r3, r3, #9
 8002416:	401a      	ands	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	429a      	cmp	r2, r3
 800241e:	d10e      	bne.n	800243e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	220f      	movs	r2, #15
 8002424:	401a      	ands	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800242a:	429a      	cmp	r2, r3
 800242c:	d107      	bne.n	800243e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	23f0      	movs	r3, #240	; 0xf0
 8002432:	039b      	lsls	r3, r3, #14
 8002434:	401a      	ands	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800243a:	429a      	cmp	r2, r3
 800243c:	d001      	beq.n	8002442 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	0018      	movs	r0, r3
 8002446:	46bd      	mov	sp, r7
 8002448:	b008      	add	sp, #32
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0bf      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002464:	4b61      	ldr	r3, [pc, #388]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2201      	movs	r2, #1
 800246a:	4013      	ands	r3, r2
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d911      	bls.n	8002496 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002472:	4b5e      	ldr	r3, [pc, #376]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2201      	movs	r2, #1
 8002478:	4393      	bics	r3, r2
 800247a:	0019      	movs	r1, r3
 800247c:	4b5b      	ldr	r3, [pc, #364]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	430a      	orrs	r2, r1
 8002482:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002484:	4b59      	ldr	r3, [pc, #356]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2201      	movs	r2, #1
 800248a:	4013      	ands	r3, r2
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d001      	beq.n	8002496 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e0a6      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2202      	movs	r2, #2
 800249c:	4013      	ands	r3, r2
 800249e:	d015      	beq.n	80024cc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2204      	movs	r2, #4
 80024a6:	4013      	ands	r3, r2
 80024a8:	d006      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80024aa:	4b51      	ldr	r3, [pc, #324]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024b0:	21e0      	movs	r1, #224	; 0xe0
 80024b2:	00c9      	lsls	r1, r1, #3
 80024b4:	430a      	orrs	r2, r1
 80024b6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b8:	4b4d      	ldr	r3, [pc, #308]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	22f0      	movs	r2, #240	; 0xf0
 80024be:	4393      	bics	r3, r2
 80024c0:	0019      	movs	r1, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	4b4a      	ldr	r3, [pc, #296]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024c8:	430a      	orrs	r2, r1
 80024ca:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2201      	movs	r2, #1
 80024d2:	4013      	ands	r3, r2
 80024d4:	d04c      	beq.n	8002570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d107      	bne.n	80024ee <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024de:	4b44      	ldr	r3, [pc, #272]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	029b      	lsls	r3, r3, #10
 80024e6:	4013      	ands	r3, r2
 80024e8:	d120      	bne.n	800252c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e07a      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d107      	bne.n	8002506 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f6:	4b3e      	ldr	r3, [pc, #248]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	2380      	movs	r3, #128	; 0x80
 80024fc:	049b      	lsls	r3, r3, #18
 80024fe:	4013      	ands	r3, r2
 8002500:	d114      	bne.n	800252c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e06e      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b03      	cmp	r3, #3
 800250c:	d107      	bne.n	800251e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800250e:	4b38      	ldr	r3, [pc, #224]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 8002510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	025b      	lsls	r3, r3, #9
 8002516:	4013      	ands	r3, r2
 8002518:	d108      	bne.n	800252c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e062      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800251e:	4b34      	ldr	r3, [pc, #208]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2202      	movs	r2, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d101      	bne.n	800252c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e05b      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800252c:	4b30      	ldr	r3, [pc, #192]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2203      	movs	r2, #3
 8002532:	4393      	bics	r3, r2
 8002534:	0019      	movs	r1, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	4b2d      	ldr	r3, [pc, #180]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 800253c:	430a      	orrs	r2, r1
 800253e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002540:	f7fe fbb8 	bl	8000cb4 <HAL_GetTick>
 8002544:	0003      	movs	r3, r0
 8002546:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002548:	e009      	b.n	800255e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800254a:	f7fe fbb3 	bl	8000cb4 <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	4a27      	ldr	r2, [pc, #156]	; (80025f4 <HAL_RCC_ClockConfig+0x1a4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d901      	bls.n	800255e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e042      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255e:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	220c      	movs	r2, #12
 8002564:	401a      	ands	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	429a      	cmp	r2, r3
 800256e:	d1ec      	bne.n	800254a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002570:	4b1e      	ldr	r3, [pc, #120]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2201      	movs	r2, #1
 8002576:	4013      	ands	r3, r2
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d211      	bcs.n	80025a2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	4b1b      	ldr	r3, [pc, #108]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2201      	movs	r2, #1
 8002584:	4393      	bics	r3, r2
 8002586:	0019      	movs	r1, r3
 8002588:	4b18      	ldr	r3, [pc, #96]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002590:	4b16      	ldr	r3, [pc, #88]	; (80025ec <HAL_RCC_ClockConfig+0x19c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2201      	movs	r2, #1
 8002596:	4013      	ands	r3, r2
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d001      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e020      	b.n	80025e4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2204      	movs	r2, #4
 80025a8:	4013      	ands	r3, r2
 80025aa:	d009      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025ac:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4a11      	ldr	r2, [pc, #68]	; (80025f8 <HAL_RCC_ClockConfig+0x1a8>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	0019      	movs	r1, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80025bc:	430a      	orrs	r2, r1
 80025be:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80025c0:	f000 f820 	bl	8002604 <HAL_RCC_GetSysClockFreq>
 80025c4:	0001      	movs	r1, r0
 80025c6:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <HAL_RCC_ClockConfig+0x1a0>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	220f      	movs	r2, #15
 80025ce:	4013      	ands	r3, r2
 80025d0:	4a0a      	ldr	r2, [pc, #40]	; (80025fc <HAL_RCC_ClockConfig+0x1ac>)
 80025d2:	5cd3      	ldrb	r3, [r2, r3]
 80025d4:	000a      	movs	r2, r1
 80025d6:	40da      	lsrs	r2, r3
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <HAL_RCC_ClockConfig+0x1b0>)
 80025da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80025dc:	2003      	movs	r0, #3
 80025de:	f7fe fb23 	bl	8000c28 <HAL_InitTick>
  
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b004      	add	sp, #16
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40022000 	.word	0x40022000
 80025f0:	40021000 	.word	0x40021000
 80025f4:	00001388 	.word	0x00001388
 80025f8:	fffff8ff 	.word	0xfffff8ff
 80025fc:	080064e4 	.word	0x080064e4
 8002600:	20000000 	.word	0x20000000

08002604 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b08f      	sub	sp, #60	; 0x3c
 8002608:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800260a:	2314      	movs	r3, #20
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	4a38      	ldr	r2, [pc, #224]	; (80026f0 <HAL_RCC_GetSysClockFreq+0xec>)
 8002610:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002612:	c313      	stmia	r3!, {r0, r1, r4}
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002618:	1d3b      	adds	r3, r7, #4
 800261a:	4a36      	ldr	r2, [pc, #216]	; (80026f4 <HAL_RCC_GetSysClockFreq+0xf0>)
 800261c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800261e:	c313      	stmia	r3!, {r0, r1, r4}
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002628:	2300      	movs	r3, #0
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
 800262c:	2300      	movs	r3, #0
 800262e:	637b      	str	r3, [r7, #52]	; 0x34
 8002630:	2300      	movs	r3, #0
 8002632:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002638:	4b2f      	ldr	r3, [pc, #188]	; (80026f8 <HAL_RCC_GetSysClockFreq+0xf4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800263e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002640:	220c      	movs	r2, #12
 8002642:	4013      	ands	r3, r2
 8002644:	2b0c      	cmp	r3, #12
 8002646:	d047      	beq.n	80026d8 <HAL_RCC_GetSysClockFreq+0xd4>
 8002648:	d849      	bhi.n	80026de <HAL_RCC_GetSysClockFreq+0xda>
 800264a:	2b04      	cmp	r3, #4
 800264c:	d002      	beq.n	8002654 <HAL_RCC_GetSysClockFreq+0x50>
 800264e:	2b08      	cmp	r3, #8
 8002650:	d003      	beq.n	800265a <HAL_RCC_GetSysClockFreq+0x56>
 8002652:	e044      	b.n	80026de <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002654:	4b29      	ldr	r3, [pc, #164]	; (80026fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002656:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002658:	e044      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800265a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265c:	0c9b      	lsrs	r3, r3, #18
 800265e:	220f      	movs	r2, #15
 8002660:	4013      	ands	r3, r2
 8002662:	2214      	movs	r2, #20
 8002664:	18ba      	adds	r2, r7, r2
 8002666:	5cd3      	ldrb	r3, [r2, r3]
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800266a:	4b23      	ldr	r3, [pc, #140]	; (80026f8 <HAL_RCC_GetSysClockFreq+0xf4>)
 800266c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266e:	220f      	movs	r2, #15
 8002670:	4013      	ands	r3, r2
 8002672:	1d3a      	adds	r2, r7, #4
 8002674:	5cd3      	ldrb	r3, [r2, r3]
 8002676:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800267a:	23c0      	movs	r3, #192	; 0xc0
 800267c:	025b      	lsls	r3, r3, #9
 800267e:	401a      	ands	r2, r3
 8002680:	2380      	movs	r3, #128	; 0x80
 8002682:	025b      	lsls	r3, r3, #9
 8002684:	429a      	cmp	r2, r3
 8002686:	d109      	bne.n	800269c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002688:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800268a:	481c      	ldr	r0, [pc, #112]	; (80026fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800268c:	f7fd fd3c 	bl	8000108 <__udivsi3>
 8002690:	0003      	movs	r3, r0
 8002692:	001a      	movs	r2, r3
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	4353      	muls	r3, r2
 8002698:	637b      	str	r3, [r7, #52]	; 0x34
 800269a:	e01a      	b.n	80026d2 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800269c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800269e:	23c0      	movs	r3, #192	; 0xc0
 80026a0:	025b      	lsls	r3, r3, #9
 80026a2:	401a      	ands	r2, r3
 80026a4:	23c0      	movs	r3, #192	; 0xc0
 80026a6:	025b      	lsls	r3, r3, #9
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d109      	bne.n	80026c0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80026ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026ae:	4814      	ldr	r0, [pc, #80]	; (8002700 <HAL_RCC_GetSysClockFreq+0xfc>)
 80026b0:	f7fd fd2a 	bl	8000108 <__udivsi3>
 80026b4:	0003      	movs	r3, r0
 80026b6:	001a      	movs	r2, r3
 80026b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ba:	4353      	muls	r3, r2
 80026bc:	637b      	str	r3, [r7, #52]	; 0x34
 80026be:	e008      	b.n	80026d2 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80026c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026c2:	480e      	ldr	r0, [pc, #56]	; (80026fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80026c4:	f7fd fd20 	bl	8000108 <__udivsi3>
 80026c8:	0003      	movs	r3, r0
 80026ca:	001a      	movs	r2, r3
 80026cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ce:	4353      	muls	r3, r2
 80026d0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80026d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026d6:	e005      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <HAL_RCC_GetSysClockFreq+0xfc>)
 80026da:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026dc:	e002      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026de:	4b07      	ldr	r3, [pc, #28]	; (80026fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026e2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80026e6:	0018      	movs	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b00f      	add	sp, #60	; 0x3c
 80026ec:	bd90      	pop	{r4, r7, pc}
 80026ee:	46c0      	nop			; (mov r8, r8)
 80026f0:	08006488 	.word	0x08006488
 80026f4:	08006498 	.word	0x08006498
 80026f8:	40021000 	.word	0x40021000
 80026fc:	007a1200 	.word	0x007a1200
 8002700:	02dc6c00 	.word	0x02dc6c00

08002704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b02      	ldr	r3, [pc, #8]	; (8002714 <HAL_RCC_GetHCLKFreq+0x10>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	20000000 	.word	0x20000000

08002718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800271c:	f7ff fff2 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002720:	0001      	movs	r1, r0
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	0a1b      	lsrs	r3, r3, #8
 8002728:	2207      	movs	r2, #7
 800272a:	4013      	ands	r3, r2
 800272c:	4a04      	ldr	r2, [pc, #16]	; (8002740 <HAL_RCC_GetPCLK1Freq+0x28>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	40d9      	lsrs	r1, r3
 8002732:	000b      	movs	r3, r1
}    
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	40021000 	.word	0x40021000
 8002740:	080064f4 	.word	0x080064f4

08002744 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	025b      	lsls	r3, r3, #9
 800275c:	4013      	ands	r3, r2
 800275e:	d100      	bne.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002760:	e08e      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002762:	2017      	movs	r0, #23
 8002764:	183b      	adds	r3, r7, r0
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800276a:	4b6e      	ldr	r3, [pc, #440]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800276c:	69da      	ldr	r2, [r3, #28]
 800276e:	2380      	movs	r3, #128	; 0x80
 8002770:	055b      	lsls	r3, r3, #21
 8002772:	4013      	ands	r3, r2
 8002774:	d110      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002776:	4b6b      	ldr	r3, [pc, #428]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002778:	69da      	ldr	r2, [r3, #28]
 800277a:	4b6a      	ldr	r3, [pc, #424]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800277c:	2180      	movs	r1, #128	; 0x80
 800277e:	0549      	lsls	r1, r1, #21
 8002780:	430a      	orrs	r2, r1
 8002782:	61da      	str	r2, [r3, #28]
 8002784:	4b67      	ldr	r3, [pc, #412]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002786:	69da      	ldr	r2, [r3, #28]
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	055b      	lsls	r3, r3, #21
 800278c:	4013      	ands	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002792:	183b      	adds	r3, r7, r0
 8002794:	2201      	movs	r2, #1
 8002796:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002798:	4b63      	ldr	r3, [pc, #396]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	4013      	ands	r3, r2
 80027a2:	d11a      	bne.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027a4:	4b60      	ldr	r3, [pc, #384]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b5f      	ldr	r3, [pc, #380]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027aa:	2180      	movs	r1, #128	; 0x80
 80027ac:	0049      	lsls	r1, r1, #1
 80027ae:	430a      	orrs	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b2:	f7fe fa7f 	bl	8000cb4 <HAL_GetTick>
 80027b6:	0003      	movs	r3, r0
 80027b8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ba:	e008      	b.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027bc:	f7fe fa7a 	bl	8000cb4 <HAL_GetTick>
 80027c0:	0002      	movs	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b64      	cmp	r3, #100	; 0x64
 80027c8:	d901      	bls.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e0a6      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ce:	4b56      	ldr	r3, [pc, #344]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	4013      	ands	r3, r2
 80027d8:	d0f0      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027da:	4b52      	ldr	r3, [pc, #328]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80027dc:	6a1a      	ldr	r2, [r3, #32]
 80027de:	23c0      	movs	r3, #192	; 0xc0
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d034      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	23c0      	movs	r3, #192	; 0xc0
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d02c      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027fc:	4b49      	ldr	r3, [pc, #292]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4a4a      	ldr	r2, [pc, #296]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002802:	4013      	ands	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002806:	4b47      	ldr	r3, [pc, #284]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002808:	6a1a      	ldr	r2, [r3, #32]
 800280a:	4b46      	ldr	r3, [pc, #280]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800280c:	2180      	movs	r1, #128	; 0x80
 800280e:	0249      	lsls	r1, r1, #9
 8002810:	430a      	orrs	r2, r1
 8002812:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002814:	4b43      	ldr	r3, [pc, #268]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002816:	6a1a      	ldr	r2, [r3, #32]
 8002818:	4b42      	ldr	r3, [pc, #264]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800281a:	4945      	ldr	r1, [pc, #276]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800281c:	400a      	ands	r2, r1
 800281e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002820:	4b40      	ldr	r3, [pc, #256]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2201      	movs	r2, #1
 800282a:	4013      	ands	r3, r2
 800282c:	d013      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282e:	f7fe fa41 	bl	8000cb4 <HAL_GetTick>
 8002832:	0003      	movs	r3, r0
 8002834:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002836:	e009      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002838:	f7fe fa3c 	bl	8000cb4 <HAL_GetTick>
 800283c:	0002      	movs	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	4a3c      	ldr	r2, [pc, #240]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d901      	bls.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e067      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800284c:	4b35      	ldr	r3, [pc, #212]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	2202      	movs	r2, #2
 8002852:	4013      	ands	r3, r2
 8002854:	d0f0      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002856:	4b33      	ldr	r3, [pc, #204]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	4a34      	ldr	r2, [pc, #208]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800285c:	4013      	ands	r3, r2
 800285e:	0019      	movs	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	4b2f      	ldr	r3, [pc, #188]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002866:	430a      	orrs	r2, r1
 8002868:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800286a:	2317      	movs	r3, #23
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d105      	bne.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	4b2a      	ldr	r3, [pc, #168]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800287a:	492f      	ldr	r1, [pc, #188]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800287c:	400a      	ands	r2, r1
 800287e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2201      	movs	r2, #1
 8002886:	4013      	ands	r3, r2
 8002888:	d009      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800288a:	4b26      	ldr	r3, [pc, #152]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	2203      	movs	r2, #3
 8002890:	4393      	bics	r3, r2
 8002892:	0019      	movs	r1, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	4b22      	ldr	r3, [pc, #136]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800289a:	430a      	orrs	r2, r1
 800289c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d009      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028a8:	4b1e      	ldr	r3, [pc, #120]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	4a23      	ldr	r2, [pc, #140]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	4b1b      	ldr	r3, [pc, #108]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	2380      	movs	r3, #128	; 0x80
 80028c2:	02db      	lsls	r3, r3, #11
 80028c4:	4013      	ands	r3, r2
 80028c6:	d009      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028c8:	4b16      	ldr	r3, [pc, #88]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028cc:	4a1c      	ldr	r2, [pc, #112]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80028ce:	4013      	ands	r3, r2
 80028d0:	0019      	movs	r1, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691a      	ldr	r2, [r3, #16]
 80028d6:	4b13      	ldr	r3, [pc, #76]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028d8:	430a      	orrs	r2, r1
 80028da:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2220      	movs	r2, #32
 80028e2:	4013      	ands	r3, r2
 80028e4:	d009      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028e6:	4b0f      	ldr	r3, [pc, #60]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	2210      	movs	r2, #16
 80028ec:	4393      	bics	r3, r2
 80028ee:	0019      	movs	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	695a      	ldr	r2, [r3, #20]
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028f6:	430a      	orrs	r2, r1
 80028f8:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4013      	ands	r3, r2
 8002904:	d009      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002906:	4b07      	ldr	r3, [pc, #28]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	2240      	movs	r2, #64	; 0x40
 800290c:	4393      	bics	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	699a      	ldr	r2, [r3, #24]
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002916:	430a      	orrs	r2, r1
 8002918:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	b006      	add	sp, #24
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	40007000 	.word	0x40007000
 800292c:	fffffcff 	.word	0xfffffcff
 8002930:	fffeffff 	.word	0xfffeffff
 8002934:	00001388 	.word	0x00001388
 8002938:	efffffff 	.word	0xefffffff
 800293c:	fffcffff 	.word	0xfffcffff
 8002940:	fff3ffff 	.word	0xfff3ffff

08002944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e042      	b.n	80029dc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	223d      	movs	r2, #61	; 0x3d
 800295a:	5c9b      	ldrb	r3, [r3, r2]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d107      	bne.n	8002972 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	223c      	movs	r2, #60	; 0x3c
 8002966:	2100      	movs	r1, #0
 8002968:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	0018      	movs	r0, r3
 800296e:	f7fd fffd 	bl	800096c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	223d      	movs	r2, #61	; 0x3d
 8002976:	2102      	movs	r1, #2
 8002978:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3304      	adds	r3, #4
 8002982:	0019      	movs	r1, r3
 8002984:	0010      	movs	r0, r2
 8002986:	f000 fad7 	bl	8002f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2246      	movs	r2, #70	; 0x46
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	223e      	movs	r2, #62	; 0x3e
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	223f      	movs	r2, #63	; 0x3f
 800299e:	2101      	movs	r1, #1
 80029a0:	5499      	strb	r1, [r3, r2]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2240      	movs	r2, #64	; 0x40
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2241      	movs	r2, #65	; 0x41
 80029ae:	2101      	movs	r1, #1
 80029b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2242      	movs	r2, #66	; 0x42
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2243      	movs	r2, #67	; 0x43
 80029be:	2101      	movs	r1, #1
 80029c0:	5499      	strb	r1, [r3, r2]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2244      	movs	r2, #68	; 0x44
 80029c6:	2101      	movs	r1, #1
 80029c8:	5499      	strb	r1, [r3, r2]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2245      	movs	r2, #69	; 0x45
 80029ce:	2101      	movs	r1, #1
 80029d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	223d      	movs	r2, #61	; 0x3d
 80029d6:	2101      	movs	r1, #1
 80029d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	0018      	movs	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	b002      	add	sp, #8
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e042      	b.n	8002a7c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	223d      	movs	r2, #61	; 0x3d
 80029fa:	5c9b      	ldrb	r3, [r3, r2]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	223c      	movs	r2, #60	; 0x3c
 8002a06:	2100      	movs	r1, #0
 8002a08:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f000 f839 	bl	8002a84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	223d      	movs	r2, #61	; 0x3d
 8002a16:	2102      	movs	r1, #2
 8002a18:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	3304      	adds	r3, #4
 8002a22:	0019      	movs	r1, r3
 8002a24:	0010      	movs	r0, r2
 8002a26:	f000 fa87 	bl	8002f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2246      	movs	r2, #70	; 0x46
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	223e      	movs	r2, #62	; 0x3e
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	223f      	movs	r2, #63	; 0x3f
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2240      	movs	r2, #64	; 0x40
 8002a46:	2101      	movs	r1, #1
 8002a48:	5499      	strb	r1, [r3, r2]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2241      	movs	r2, #65	; 0x41
 8002a4e:	2101      	movs	r1, #1
 8002a50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2242      	movs	r2, #66	; 0x42
 8002a56:	2101      	movs	r1, #1
 8002a58:	5499      	strb	r1, [r3, r2]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2243      	movs	r2, #67	; 0x43
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2244      	movs	r2, #68	; 0x44
 8002a66:	2101      	movs	r1, #1
 8002a68:	5499      	strb	r1, [r3, r2]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2245      	movs	r2, #69	; 0x45
 8002a6e:	2101      	movs	r1, #1
 8002a70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	223d      	movs	r2, #61	; 0x3d
 8002a76:	2101      	movs	r1, #1
 8002a78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b002      	add	sp, #8
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a8c:	46c0      	nop			; (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b002      	add	sp, #8
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <HAL_TIM_PWM_Start+0x22>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	223e      	movs	r2, #62	; 0x3e
 8002aa8:	5c9b      	ldrb	r3, [r3, r2]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	3b01      	subs	r3, #1
 8002aae:	1e5a      	subs	r2, r3, #1
 8002ab0:	4193      	sbcs	r3, r2
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	e01f      	b.n	8002af6 <HAL_TIM_PWM_Start+0x62>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b04      	cmp	r3, #4
 8002aba:	d108      	bne.n	8002ace <HAL_TIM_PWM_Start+0x3a>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	223f      	movs	r2, #63	; 0x3f
 8002ac0:	5c9b      	ldrb	r3, [r3, r2]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	1e5a      	subs	r2, r3, #1
 8002ac8:	4193      	sbcs	r3, r2
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	e013      	b.n	8002af6 <HAL_TIM_PWM_Start+0x62>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d108      	bne.n	8002ae6 <HAL_TIM_PWM_Start+0x52>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2240      	movs	r2, #64	; 0x40
 8002ad8:	5c9b      	ldrb	r3, [r3, r2]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	1e5a      	subs	r2, r3, #1
 8002ae0:	4193      	sbcs	r3, r2
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	e007      	b.n	8002af6 <HAL_TIM_PWM_Start+0x62>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2241      	movs	r2, #65	; 0x41
 8002aea:	5c9b      	ldrb	r3, [r3, r2]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	3b01      	subs	r3, #1
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	4193      	sbcs	r3, r2
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e074      	b.n	8002be8 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d104      	bne.n	8002b0e <HAL_TIM_PWM_Start+0x7a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	223e      	movs	r2, #62	; 0x3e
 8002b08:	2102      	movs	r1, #2
 8002b0a:	5499      	strb	r1, [r3, r2]
 8002b0c:	e013      	b.n	8002b36 <HAL_TIM_PWM_Start+0xa2>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d104      	bne.n	8002b1e <HAL_TIM_PWM_Start+0x8a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	223f      	movs	r2, #63	; 0x3f
 8002b18:	2102      	movs	r1, #2
 8002b1a:	5499      	strb	r1, [r3, r2]
 8002b1c:	e00b      	b.n	8002b36 <HAL_TIM_PWM_Start+0xa2>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d104      	bne.n	8002b2e <HAL_TIM_PWM_Start+0x9a>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2240      	movs	r2, #64	; 0x40
 8002b28:	2102      	movs	r1, #2
 8002b2a:	5499      	strb	r1, [r3, r2]
 8002b2c:	e003      	b.n	8002b36 <HAL_TIM_PWM_Start+0xa2>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2241      	movs	r2, #65	; 0x41
 8002b32:	2102      	movs	r1, #2
 8002b34:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6839      	ldr	r1, [r7, #0]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f000 fd10 	bl	8003564 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a29      	ldr	r2, [pc, #164]	; (8002bf0 <HAL_TIM_PWM_Start+0x15c>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00e      	beq.n	8002b6c <HAL_TIM_PWM_Start+0xd8>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a28      	ldr	r2, [pc, #160]	; (8002bf4 <HAL_TIM_PWM_Start+0x160>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d009      	beq.n	8002b6c <HAL_TIM_PWM_Start+0xd8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a26      	ldr	r2, [pc, #152]	; (8002bf8 <HAL_TIM_PWM_Start+0x164>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_TIM_PWM_Start+0xd8>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a25      	ldr	r2, [pc, #148]	; (8002bfc <HAL_TIM_PWM_Start+0x168>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_TIM_PWM_Start+0xdc>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_TIM_PWM_Start+0xde>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d008      	beq.n	8002b88 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2180      	movs	r1, #128	; 0x80
 8002b82:	0209      	lsls	r1, r1, #8
 8002b84:	430a      	orrs	r2, r1
 8002b86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a18      	ldr	r2, [pc, #96]	; (8002bf0 <HAL_TIM_PWM_Start+0x15c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d00f      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x11e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	05db      	lsls	r3, r3, #23
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d009      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x11e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a17      	ldr	r2, [pc, #92]	; (8002c00 <HAL_TIM_PWM_Start+0x16c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d004      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x11e>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a11      	ldr	r2, [pc, #68]	; (8002bf4 <HAL_TIM_PWM_Start+0x160>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d111      	bne.n	8002bd6 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2207      	movs	r2, #7
 8002bba:	4013      	ands	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d010      	beq.n	8002be6 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2101      	movs	r1, #1
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bd4:	e007      	b.n	8002be6 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2101      	movs	r1, #1
 8002be2:	430a      	orrs	r2, r1
 8002be4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	0018      	movs	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b004      	add	sp, #16
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40012c00 	.word	0x40012c00
 8002bf4:	40014000 	.word	0x40014000
 8002bf8:	40014400 	.word	0x40014400
 8002bfc:	40014800 	.word	0x40014800
 8002c00:	40000400 	.word	0x40000400

08002c04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c10:	2317      	movs	r3, #23
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	223c      	movs	r2, #60	; 0x3c
 8002c1c:	5c9b      	ldrb	r3, [r3, r2]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e0ad      	b.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	223c      	movs	r2, #60	; 0x3c
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b0c      	cmp	r3, #12
 8002c32:	d100      	bne.n	8002c36 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002c34:	e076      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	d900      	bls.n	8002c3e <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002c3c:	e095      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d04e      	beq.n	8002ce2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d900      	bls.n	8002c4c <HAL_TIM_PWM_ConfigChannel+0x48>
 8002c4a:	e08e      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_TIM_PWM_ConfigChannel+0x56>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d021      	beq.n	8002c9c <HAL_TIM_PWM_ConfigChannel+0x98>
 8002c58:	e087      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	0011      	movs	r1, r2
 8002c62:	0018      	movs	r0, r3
 8002c64:	f000 f9e8 	bl	8003038 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	699a      	ldr	r2, [r3, #24]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2108      	movs	r1, #8
 8002c74:	430a      	orrs	r2, r1
 8002c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699a      	ldr	r2, [r3, #24]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2104      	movs	r1, #4
 8002c84:	438a      	bics	r2, r1
 8002c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6999      	ldr	r1, [r3, #24]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	691a      	ldr	r2, [r3, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	619a      	str	r2, [r3, #24]
      break;
 8002c9a:	e06b      	b.n	8002d74 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	0011      	movs	r1, r2
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f000 fa4f 	bl	8003148 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	699a      	ldr	r2, [r3, #24]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2180      	movs	r1, #128	; 0x80
 8002cb6:	0109      	lsls	r1, r1, #4
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4931      	ldr	r1, [pc, #196]	; (8002d8c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002cc8:	400a      	ands	r2, r1
 8002cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6999      	ldr	r1, [r3, #24]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	021a      	lsls	r2, r3, #8
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	619a      	str	r2, [r3, #24]
      break;
 8002ce0:	e048      	b.n	8002d74 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	0011      	movs	r1, r2
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 fab0 	bl	8003250 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	69da      	ldr	r2, [r3, #28]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2108      	movs	r1, #8
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	69da      	ldr	r2, [r3, #28]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2104      	movs	r1, #4
 8002d0c:	438a      	bics	r2, r1
 8002d0e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	69d9      	ldr	r1, [r3, #28]
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	61da      	str	r2, [r3, #28]
      break;
 8002d22:	e027      	b.n	8002d74 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	0011      	movs	r1, r2
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	f000 fb15 	bl	800335c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69da      	ldr	r2, [r3, #28]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2180      	movs	r1, #128	; 0x80
 8002d3e:	0109      	lsls	r1, r1, #4
 8002d40:	430a      	orrs	r2, r1
 8002d42:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69da      	ldr	r2, [r3, #28]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	490f      	ldr	r1, [pc, #60]	; (8002d8c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d50:	400a      	ands	r2, r1
 8002d52:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69d9      	ldr	r1, [r3, #28]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	021a      	lsls	r2, r3, #8
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	61da      	str	r2, [r3, #28]
      break;
 8002d68:	e004      	b.n	8002d74 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002d6a:	2317      	movs	r3, #23
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
      break;
 8002d72:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	223c      	movs	r2, #60	; 0x3c
 8002d78:	2100      	movs	r1, #0
 8002d7a:	5499      	strb	r1, [r3, r2]

  return status;
 8002d7c:	2317      	movs	r3, #23
 8002d7e:	18fb      	adds	r3, r7, r3
 8002d80:	781b      	ldrb	r3, [r3, #0]
}
 8002d82:	0018      	movs	r0, r3
 8002d84:	46bd      	mov	sp, r7
 8002d86:	b006      	add	sp, #24
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	fffffbff 	.word	0xfffffbff

08002d90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9a:	230f      	movs	r3, #15
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	223c      	movs	r2, #60	; 0x3c
 8002da6:	5c9b      	ldrb	r3, [r3, r2]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d101      	bne.n	8002db0 <HAL_TIM_ConfigClockSource+0x20>
 8002dac:	2302      	movs	r3, #2
 8002dae:	e0bc      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x19a>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	223c      	movs	r2, #60	; 0x3c
 8002db4:	2101      	movs	r1, #1
 8002db6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	223d      	movs	r2, #61	; 0x3d
 8002dbc:	2102      	movs	r1, #2
 8002dbe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2277      	movs	r2, #119	; 0x77
 8002dcc:	4393      	bics	r3, r2
 8002dce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	4a58      	ldr	r2, [pc, #352]	; (8002f34 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2280      	movs	r2, #128	; 0x80
 8002de6:	0192      	lsls	r2, r2, #6
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d040      	beq.n	8002e6e <HAL_TIM_ConfigClockSource+0xde>
 8002dec:	2280      	movs	r2, #128	; 0x80
 8002dee:	0192      	lsls	r2, r2, #6
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d900      	bls.n	8002df6 <HAL_TIM_ConfigClockSource+0x66>
 8002df4:	e088      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002df6:	2280      	movs	r2, #128	; 0x80
 8002df8:	0152      	lsls	r2, r2, #5
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d100      	bne.n	8002e00 <HAL_TIM_ConfigClockSource+0x70>
 8002dfe:	e088      	b.n	8002f12 <HAL_TIM_ConfigClockSource+0x182>
 8002e00:	2280      	movs	r2, #128	; 0x80
 8002e02:	0152      	lsls	r2, r2, #5
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d900      	bls.n	8002e0a <HAL_TIM_ConfigClockSource+0x7a>
 8002e08:	e07e      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e0a:	2b70      	cmp	r3, #112	; 0x70
 8002e0c:	d018      	beq.n	8002e40 <HAL_TIM_ConfigClockSource+0xb0>
 8002e0e:	d900      	bls.n	8002e12 <HAL_TIM_ConfigClockSource+0x82>
 8002e10:	e07a      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e12:	2b60      	cmp	r3, #96	; 0x60
 8002e14:	d04f      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0x126>
 8002e16:	d900      	bls.n	8002e1a <HAL_TIM_ConfigClockSource+0x8a>
 8002e18:	e076      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e1a:	2b50      	cmp	r3, #80	; 0x50
 8002e1c:	d03b      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x106>
 8002e1e:	d900      	bls.n	8002e22 <HAL_TIM_ConfigClockSource+0x92>
 8002e20:	e072      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e22:	2b40      	cmp	r3, #64	; 0x40
 8002e24:	d057      	beq.n	8002ed6 <HAL_TIM_ConfigClockSource+0x146>
 8002e26:	d900      	bls.n	8002e2a <HAL_TIM_ConfigClockSource+0x9a>
 8002e28:	e06e      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e2a:	2b30      	cmp	r3, #48	; 0x30
 8002e2c:	d063      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0x166>
 8002e2e:	d86b      	bhi.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e30:	2b20      	cmp	r3, #32
 8002e32:	d060      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0x166>
 8002e34:	d868      	bhi.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d05d      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0x166>
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d05b      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0x166>
 8002e3e:	e063      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6818      	ldr	r0, [r3, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	6899      	ldr	r1, [r3, #8]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f000 fb68 	bl	8003524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2277      	movs	r2, #119	; 0x77
 8002e60:	4313      	orrs	r3, r2
 8002e62:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	609a      	str	r2, [r3, #8]
      break;
 8002e6c:	e052      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6818      	ldr	r0, [r3, #0]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6899      	ldr	r1, [r3, #8]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f000 fb51 	bl	8003524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2180      	movs	r1, #128	; 0x80
 8002e8e:	01c9      	lsls	r1, r1, #7
 8002e90:	430a      	orrs	r2, r1
 8002e92:	609a      	str	r2, [r3, #8]
      break;
 8002e94:	e03e      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	6859      	ldr	r1, [r3, #4]
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	f000 fac4 	bl	8003430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2150      	movs	r1, #80	; 0x50
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f000 fb1e 	bl	80034f0 <TIM_ITRx_SetConfig>
      break;
 8002eb4:	e02e      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	6859      	ldr	r1, [r3, #4]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	001a      	movs	r2, r3
 8002ec4:	f000 fae2 	bl	800348c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2160      	movs	r1, #96	; 0x60
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f000 fb0e 	bl	80034f0 <TIM_ITRx_SetConfig>
      break;
 8002ed4:	e01e      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6818      	ldr	r0, [r3, #0]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	6859      	ldr	r1, [r3, #4]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	001a      	movs	r2, r3
 8002ee4:	f000 faa4 	bl	8003430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2140      	movs	r1, #64	; 0x40
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f000 fafe 	bl	80034f0 <TIM_ITRx_SetConfig>
      break;
 8002ef4:	e00e      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	0019      	movs	r1, r3
 8002f00:	0010      	movs	r0, r2
 8002f02:	f000 faf5 	bl	80034f0 <TIM_ITRx_SetConfig>
      break;
 8002f06:	e005      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002f08:	230f      	movs	r3, #15
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	701a      	strb	r2, [r3, #0]
      break;
 8002f10:	e000      	b.n	8002f14 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002f12:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	223d      	movs	r2, #61	; 0x3d
 8002f18:	2101      	movs	r1, #1
 8002f1a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	223c      	movs	r2, #60	; 0x3c
 8002f20:	2100      	movs	r1, #0
 8002f22:	5499      	strb	r1, [r3, r2]

  return status;
 8002f24:	230f      	movs	r3, #15
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	781b      	ldrb	r3, [r3, #0]
}
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b004      	add	sp, #16
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	ffff00ff 	.word	0xffff00ff

08002f38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a34      	ldr	r2, [pc, #208]	; (800301c <TIM_Base_SetConfig+0xe4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d008      	beq.n	8002f62 <TIM_Base_SetConfig+0x2a>
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	05db      	lsls	r3, r3, #23
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d003      	beq.n	8002f62 <TIM_Base_SetConfig+0x2a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a30      	ldr	r2, [pc, #192]	; (8003020 <TIM_Base_SetConfig+0xe8>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d108      	bne.n	8002f74 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2270      	movs	r2, #112	; 0x70
 8002f66:	4393      	bics	r3, r2
 8002f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a29      	ldr	r2, [pc, #164]	; (800301c <TIM_Base_SetConfig+0xe4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d018      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	2380      	movs	r3, #128	; 0x80
 8002f80:	05db      	lsls	r3, r3, #23
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d013      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a25      	ldr	r2, [pc, #148]	; (8003020 <TIM_Base_SetConfig+0xe8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00f      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a24      	ldr	r2, [pc, #144]	; (8003024 <TIM_Base_SetConfig+0xec>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00b      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a23      	ldr	r2, [pc, #140]	; (8003028 <TIM_Base_SetConfig+0xf0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d007      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a22      	ldr	r2, [pc, #136]	; (800302c <TIM_Base_SetConfig+0xf4>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d003      	beq.n	8002fae <TIM_Base_SetConfig+0x76>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a21      	ldr	r2, [pc, #132]	; (8003030 <TIM_Base_SetConfig+0xf8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d108      	bne.n	8002fc0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	4a20      	ldr	r2, [pc, #128]	; (8003034 <TIM_Base_SetConfig+0xfc>)
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2280      	movs	r2, #128	; 0x80
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	001a      	movs	r2, r3
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a0c      	ldr	r2, [pc, #48]	; (800301c <TIM_Base_SetConfig+0xe4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d00b      	beq.n	8003006 <TIM_Base_SetConfig+0xce>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a0d      	ldr	r2, [pc, #52]	; (8003028 <TIM_Base_SetConfig+0xf0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d007      	beq.n	8003006 <TIM_Base_SetConfig+0xce>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a0c      	ldr	r2, [pc, #48]	; (800302c <TIM_Base_SetConfig+0xf4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d003      	beq.n	8003006 <TIM_Base_SetConfig+0xce>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a0b      	ldr	r2, [pc, #44]	; (8003030 <TIM_Base_SetConfig+0xf8>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d103      	bne.n	800300e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	615a      	str	r2, [r3, #20]
}
 8003014:	46c0      	nop			; (mov r8, r8)
 8003016:	46bd      	mov	sp, r7
 8003018:	b004      	add	sp, #16
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40012c00 	.word	0x40012c00
 8003020:	40000400 	.word	0x40000400
 8003024:	40002000 	.word	0x40002000
 8003028:	40014000 	.word	0x40014000
 800302c:	40014400 	.word	0x40014400
 8003030:	40014800 	.word	0x40014800
 8003034:	fffffcff 	.word	0xfffffcff

08003038 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	2201      	movs	r2, #1
 8003048:	4393      	bics	r3, r2
 800304a:	001a      	movs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2270      	movs	r2, #112	; 0x70
 8003066:	4393      	bics	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2203      	movs	r2, #3
 800306e:	4393      	bics	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4313      	orrs	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2202      	movs	r2, #2
 8003080:	4393      	bics	r3, r2
 8003082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	4313      	orrs	r3, r2
 800308c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a27      	ldr	r2, [pc, #156]	; (8003130 <TIM_OC1_SetConfig+0xf8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00b      	beq.n	80030ae <TIM_OC1_SetConfig+0x76>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a26      	ldr	r2, [pc, #152]	; (8003134 <TIM_OC1_SetConfig+0xfc>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d007      	beq.n	80030ae <TIM_OC1_SetConfig+0x76>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a25      	ldr	r2, [pc, #148]	; (8003138 <TIM_OC1_SetConfig+0x100>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d003      	beq.n	80030ae <TIM_OC1_SetConfig+0x76>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a24      	ldr	r2, [pc, #144]	; (800313c <TIM_OC1_SetConfig+0x104>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10c      	bne.n	80030c8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2208      	movs	r2, #8
 80030b2:	4393      	bics	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4313      	orrs	r3, r2
 80030be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	2204      	movs	r2, #4
 80030c4:	4393      	bics	r3, r2
 80030c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a19      	ldr	r2, [pc, #100]	; (8003130 <TIM_OC1_SetConfig+0xf8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d00b      	beq.n	80030e8 <TIM_OC1_SetConfig+0xb0>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a18      	ldr	r2, [pc, #96]	; (8003134 <TIM_OC1_SetConfig+0xfc>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d007      	beq.n	80030e8 <TIM_OC1_SetConfig+0xb0>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a17      	ldr	r2, [pc, #92]	; (8003138 <TIM_OC1_SetConfig+0x100>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d003      	beq.n	80030e8 <TIM_OC1_SetConfig+0xb0>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a16      	ldr	r2, [pc, #88]	; (800313c <TIM_OC1_SetConfig+0x104>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d111      	bne.n	800310c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	4a15      	ldr	r2, [pc, #84]	; (8003140 <TIM_OC1_SetConfig+0x108>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4a14      	ldr	r2, [pc, #80]	; (8003144 <TIM_OC1_SetConfig+0x10c>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	4313      	orrs	r3, r2
 800310a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	621a      	str	r2, [r3, #32]
}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	b006      	add	sp, #24
 800312c:	bd80      	pop	{r7, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	40012c00 	.word	0x40012c00
 8003134:	40014000 	.word	0x40014000
 8003138:	40014400 	.word	0x40014400
 800313c:	40014800 	.word	0x40014800
 8003140:	fffffeff 	.word	0xfffffeff
 8003144:	fffffdff 	.word	0xfffffdff

08003148 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	2210      	movs	r2, #16
 8003158:	4393      	bics	r3, r2
 800315a:	001a      	movs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4a2e      	ldr	r2, [pc, #184]	; (8003230 <TIM_OC2_SetConfig+0xe8>)
 8003176:	4013      	ands	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	4a2d      	ldr	r2, [pc, #180]	; (8003234 <TIM_OC2_SetConfig+0xec>)
 800317e:	4013      	ands	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2220      	movs	r2, #32
 8003192:	4393      	bics	r3, r2
 8003194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a24      	ldr	r2, [pc, #144]	; (8003238 <TIM_OC2_SetConfig+0xf0>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d10d      	bne.n	80031c6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2280      	movs	r2, #128	; 0x80
 80031ae:	4393      	bics	r3, r2
 80031b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2240      	movs	r2, #64	; 0x40
 80031c2:	4393      	bics	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a1b      	ldr	r2, [pc, #108]	; (8003238 <TIM_OC2_SetConfig+0xf0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d00b      	beq.n	80031e6 <TIM_OC2_SetConfig+0x9e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a1a      	ldr	r2, [pc, #104]	; (800323c <TIM_OC2_SetConfig+0xf4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d007      	beq.n	80031e6 <TIM_OC2_SetConfig+0x9e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a19      	ldr	r2, [pc, #100]	; (8003240 <TIM_OC2_SetConfig+0xf8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d003      	beq.n	80031e6 <TIM_OC2_SetConfig+0x9e>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a18      	ldr	r2, [pc, #96]	; (8003244 <TIM_OC2_SetConfig+0xfc>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d113      	bne.n	800320e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	4a17      	ldr	r2, [pc, #92]	; (8003248 <TIM_OC2_SetConfig+0x100>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4a16      	ldr	r2, [pc, #88]	; (800324c <TIM_OC2_SetConfig+0x104>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	4313      	orrs	r3, r2
 8003200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	621a      	str	r2, [r3, #32]
}
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	46bd      	mov	sp, r7
 800322c:	b006      	add	sp, #24
 800322e:	bd80      	pop	{r7, pc}
 8003230:	ffff8fff 	.word	0xffff8fff
 8003234:	fffffcff 	.word	0xfffffcff
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800
 8003248:	fffffbff 	.word	0xfffffbff
 800324c:	fffff7ff 	.word	0xfffff7ff

08003250 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a35      	ldr	r2, [pc, #212]	; (8003334 <TIM_OC3_SetConfig+0xe4>)
 8003260:	401a      	ands	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2270      	movs	r2, #112	; 0x70
 800327c:	4393      	bics	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2203      	movs	r2, #3
 8003284:	4393      	bics	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	4a28      	ldr	r2, [pc, #160]	; (8003338 <TIM_OC3_SetConfig+0xe8>)
 8003296:	4013      	ands	r3, r2
 8003298:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	021b      	lsls	r3, r3, #8
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a24      	ldr	r2, [pc, #144]	; (800333c <TIM_OC3_SetConfig+0xec>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d10d      	bne.n	80032ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	4a23      	ldr	r2, [pc, #140]	; (8003340 <TIM_OC3_SetConfig+0xf0>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	021b      	lsls	r3, r3, #8
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	4313      	orrs	r3, r2
 80032c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	4a1f      	ldr	r2, [pc, #124]	; (8003344 <TIM_OC3_SetConfig+0xf4>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a1b      	ldr	r2, [pc, #108]	; (800333c <TIM_OC3_SetConfig+0xec>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00b      	beq.n	80032ea <TIM_OC3_SetConfig+0x9a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a1c      	ldr	r2, [pc, #112]	; (8003348 <TIM_OC3_SetConfig+0xf8>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d007      	beq.n	80032ea <TIM_OC3_SetConfig+0x9a>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1b      	ldr	r2, [pc, #108]	; (800334c <TIM_OC3_SetConfig+0xfc>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d003      	beq.n	80032ea <TIM_OC3_SetConfig+0x9a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a1a      	ldr	r2, [pc, #104]	; (8003350 <TIM_OC3_SetConfig+0x100>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d113      	bne.n	8003312 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	4a19      	ldr	r2, [pc, #100]	; (8003354 <TIM_OC3_SetConfig+0x104>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	4a18      	ldr	r2, [pc, #96]	; (8003358 <TIM_OC3_SetConfig+0x108>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4313      	orrs	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	621a      	str	r2, [r3, #32]
}
 800332c:	46c0      	nop			; (mov r8, r8)
 800332e:	46bd      	mov	sp, r7
 8003330:	b006      	add	sp, #24
 8003332:	bd80      	pop	{r7, pc}
 8003334:	fffffeff 	.word	0xfffffeff
 8003338:	fffffdff 	.word	0xfffffdff
 800333c:	40012c00 	.word	0x40012c00
 8003340:	fffff7ff 	.word	0xfffff7ff
 8003344:	fffffbff 	.word	0xfffffbff
 8003348:	40014000 	.word	0x40014000
 800334c:	40014400 	.word	0x40014400
 8003350:	40014800 	.word	0x40014800
 8003354:	ffffefff 	.word	0xffffefff
 8003358:	ffffdfff 	.word	0xffffdfff

0800335c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	4a28      	ldr	r2, [pc, #160]	; (800340c <TIM_OC4_SetConfig+0xb0>)
 800336c:	401a      	ands	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4a22      	ldr	r2, [pc, #136]	; (8003410 <TIM_OC4_SetConfig+0xb4>)
 8003388:	4013      	ands	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4a21      	ldr	r2, [pc, #132]	; (8003414 <TIM_OC4_SetConfig+0xb8>)
 8003390:	4013      	ands	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	021b      	lsls	r3, r3, #8
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	4313      	orrs	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	4a1d      	ldr	r2, [pc, #116]	; (8003418 <TIM_OC4_SetConfig+0xbc>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	031b      	lsls	r3, r3, #12
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a19      	ldr	r2, [pc, #100]	; (800341c <TIM_OC4_SetConfig+0xc0>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00b      	beq.n	80033d4 <TIM_OC4_SetConfig+0x78>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a18      	ldr	r2, [pc, #96]	; (8003420 <TIM_OC4_SetConfig+0xc4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d007      	beq.n	80033d4 <TIM_OC4_SetConfig+0x78>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a17      	ldr	r2, [pc, #92]	; (8003424 <TIM_OC4_SetConfig+0xc8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d003      	beq.n	80033d4 <TIM_OC4_SetConfig+0x78>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a16      	ldr	r2, [pc, #88]	; (8003428 <TIM_OC4_SetConfig+0xcc>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d109      	bne.n	80033e8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	4a15      	ldr	r2, [pc, #84]	; (800342c <TIM_OC4_SetConfig+0xd0>)
 80033d8:	4013      	ands	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	019b      	lsls	r3, r3, #6
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	621a      	str	r2, [r3, #32]
}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	46bd      	mov	sp, r7
 8003406:	b006      	add	sp, #24
 8003408:	bd80      	pop	{r7, pc}
 800340a:	46c0      	nop			; (mov r8, r8)
 800340c:	ffffefff 	.word	0xffffefff
 8003410:	ffff8fff 	.word	0xffff8fff
 8003414:	fffffcff 	.word	0xfffffcff
 8003418:	ffffdfff 	.word	0xffffdfff
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40014000 	.word	0x40014000
 8003424:	40014400 	.word	0x40014400
 8003428:	40014800 	.word	0x40014800
 800342c:	ffffbfff 	.word	0xffffbfff

08003430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	2201      	movs	r2, #1
 8003448:	4393      	bics	r3, r2
 800344a:	001a      	movs	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	22f0      	movs	r2, #240	; 0xf0
 800345a:	4393      	bics	r3, r2
 800345c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	220a      	movs	r2, #10
 800346c:	4393      	bics	r3, r2
 800346e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	621a      	str	r2, [r3, #32]
}
 8003484:	46c0      	nop			; (mov r8, r8)
 8003486:	46bd      	mov	sp, r7
 8003488:	b006      	add	sp, #24
 800348a:	bd80      	pop	{r7, pc}

0800348c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	2210      	movs	r2, #16
 800349e:	4393      	bics	r3, r2
 80034a0:	001a      	movs	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	4a0d      	ldr	r2, [pc, #52]	; (80034ec <TIM_TI2_ConfigInputStage+0x60>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	031b      	lsls	r3, r3, #12
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	22a0      	movs	r2, #160	; 0xa0
 80034c8:	4393      	bics	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	621a      	str	r2, [r3, #32]
}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	46bd      	mov	sp, r7
 80034e6:	b006      	add	sp, #24
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	46c0      	nop			; (mov r8, r8)
 80034ec:	ffff0fff 	.word	0xffff0fff

080034f0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2270      	movs	r2, #112	; 0x70
 8003504:	4393      	bics	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	2207      	movs	r2, #7
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	609a      	str	r2, [r3, #8]
}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	46bd      	mov	sp, r7
 800351e:	b004      	add	sp, #16
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	4a09      	ldr	r2, [pc, #36]	; (8003560 <TIM_ETR_SetConfig+0x3c>)
 800353c:	4013      	ands	r3, r2
 800353e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	021a      	lsls	r2, r3, #8
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	431a      	orrs	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	4313      	orrs	r3, r2
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	4313      	orrs	r3, r2
 8003550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	609a      	str	r2, [r3, #8]
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b006      	add	sp, #24
 800355e:	bd80      	pop	{r7, pc}
 8003560:	ffff00ff 	.word	0xffff00ff

08003564 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	221f      	movs	r2, #31
 8003574:	4013      	ands	r3, r2
 8003576:	2201      	movs	r2, #1
 8003578:	409a      	lsls	r2, r3
 800357a:	0013      	movs	r3, r2
 800357c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	43d2      	mvns	r2, r2
 8003586:	401a      	ands	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a1a      	ldr	r2, [r3, #32]
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	211f      	movs	r1, #31
 8003594:	400b      	ands	r3, r1
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4099      	lsls	r1, r3
 800359a:	000b      	movs	r3, r1
 800359c:	431a      	orrs	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	621a      	str	r2, [r3, #32]
}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b006      	add	sp, #24
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	223c      	movs	r2, #60	; 0x3c
 80035ba:	5c9b      	ldrb	r3, [r3, r2]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d101      	bne.n	80035c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035c0:	2302      	movs	r3, #2
 80035c2:	e047      	b.n	8003654 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	223c      	movs	r2, #60	; 0x3c
 80035c8:	2101      	movs	r1, #1
 80035ca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	223d      	movs	r2, #61	; 0x3d
 80035d0:	2102      	movs	r1, #2
 80035d2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2270      	movs	r2, #112	; 0x70
 80035e8:	4393      	bics	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a16      	ldr	r2, [pc, #88]	; (800365c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d00f      	beq.n	8003628 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	2380      	movs	r3, #128	; 0x80
 800360e:	05db      	lsls	r3, r3, #23
 8003610:	429a      	cmp	r2, r3
 8003612:	d009      	beq.n	8003628 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a11      	ldr	r2, [pc, #68]	; (8003660 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a10      	ldr	r2, [pc, #64]	; (8003664 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d10c      	bne.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	2280      	movs	r2, #128	; 0x80
 800362c:	4393      	bics	r3, r2
 800362e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	4313      	orrs	r3, r2
 8003638:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	223d      	movs	r2, #61	; 0x3d
 8003646:	2101      	movs	r1, #1
 8003648:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	223c      	movs	r2, #60	; 0x3c
 800364e:	2100      	movs	r1, #0
 8003650:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	0018      	movs	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	b004      	add	sp, #16
 800365a:	bd80      	pop	{r7, pc}
 800365c:	40012c00 	.word	0x40012c00
 8003660:	40000400 	.word	0x40000400
 8003664:	40014000 	.word	0x40014000

08003668 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e044      	b.n	8003704 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800367e:	2b00      	cmp	r3, #0
 8003680:	d107      	bne.n	8003692 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2274      	movs	r2, #116	; 0x74
 8003686:	2100      	movs	r1, #0
 8003688:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	0018      	movs	r0, r3
 800368e:	f7fd fa0f 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2224      	movs	r2, #36	; 0x24
 8003696:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2101      	movs	r1, #1
 80036a4:	438a      	bics	r2, r1
 80036a6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	0018      	movs	r0, r3
 80036ac:	f000 f830 	bl	8003710 <UART_SetConfig>
 80036b0:	0003      	movs	r3, r0
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d101      	bne.n	80036ba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e024      	b.n	8003704 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f000 fa0b 	bl	8003ae0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	490d      	ldr	r1, [pc, #52]	; (800370c <HAL_UART_Init+0xa4>)
 80036d6:	400a      	ands	r2, r1
 80036d8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	212a      	movs	r1, #42	; 0x2a
 80036e6:	438a      	bics	r2, r1
 80036e8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2101      	movs	r1, #1
 80036f6:	430a      	orrs	r2, r1
 80036f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	0018      	movs	r0, r3
 80036fe:	f000 faa3 	bl	8003c48 <UART_CheckIdleState>
 8003702:	0003      	movs	r3, r0
}
 8003704:	0018      	movs	r0, r3
 8003706:	46bd      	mov	sp, r7
 8003708:	b002      	add	sp, #8
 800370a:	bd80      	pop	{r7, pc}
 800370c:	ffffb7ff 	.word	0xffffb7ff

08003710 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003718:	231e      	movs	r3, #30
 800371a:	18fb      	adds	r3, r7, r3
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	431a      	orrs	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	431a      	orrs	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	4313      	orrs	r3, r2
 8003736:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4abe      	ldr	r2, [pc, #760]	; (8003a38 <UART_SetConfig+0x328>)
 8003740:	4013      	ands	r3, r2
 8003742:	0019      	movs	r1, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	430a      	orrs	r2, r1
 800374c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4ab9      	ldr	r2, [pc, #740]	; (8003a3c <UART_SetConfig+0x32c>)
 8003756:	4013      	ands	r3, r2
 8003758:	0019      	movs	r1, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	4313      	orrs	r3, r2
 8003774:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4ab0      	ldr	r2, [pc, #704]	; (8003a40 <UART_SetConfig+0x330>)
 800377e:	4013      	ands	r3, r2
 8003780:	0019      	movs	r1, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	430a      	orrs	r2, r1
 800378a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4aac      	ldr	r2, [pc, #688]	; (8003a44 <UART_SetConfig+0x334>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d127      	bne.n	80037e6 <UART_SetConfig+0xd6>
 8003796:	4bac      	ldr	r3, [pc, #688]	; (8003a48 <UART_SetConfig+0x338>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379a:	2203      	movs	r2, #3
 800379c:	4013      	ands	r3, r2
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d00d      	beq.n	80037be <UART_SetConfig+0xae>
 80037a2:	d81b      	bhi.n	80037dc <UART_SetConfig+0xcc>
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d014      	beq.n	80037d2 <UART_SetConfig+0xc2>
 80037a8:	d818      	bhi.n	80037dc <UART_SetConfig+0xcc>
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <UART_SetConfig+0xa4>
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d00a      	beq.n	80037c8 <UART_SetConfig+0xb8>
 80037b2:	e013      	b.n	80037dc <UART_SetConfig+0xcc>
 80037b4:	231f      	movs	r3, #31
 80037b6:	18fb      	adds	r3, r7, r3
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
 80037bc:	e0bd      	b.n	800393a <UART_SetConfig+0x22a>
 80037be:	231f      	movs	r3, #31
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	2202      	movs	r2, #2
 80037c4:	701a      	strb	r2, [r3, #0]
 80037c6:	e0b8      	b.n	800393a <UART_SetConfig+0x22a>
 80037c8:	231f      	movs	r3, #31
 80037ca:	18fb      	adds	r3, r7, r3
 80037cc:	2204      	movs	r2, #4
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e0b3      	b.n	800393a <UART_SetConfig+0x22a>
 80037d2:	231f      	movs	r3, #31
 80037d4:	18fb      	adds	r3, r7, r3
 80037d6:	2208      	movs	r2, #8
 80037d8:	701a      	strb	r2, [r3, #0]
 80037da:	e0ae      	b.n	800393a <UART_SetConfig+0x22a>
 80037dc:	231f      	movs	r3, #31
 80037de:	18fb      	adds	r3, r7, r3
 80037e0:	2210      	movs	r2, #16
 80037e2:	701a      	strb	r2, [r3, #0]
 80037e4:	e0a9      	b.n	800393a <UART_SetConfig+0x22a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a98      	ldr	r2, [pc, #608]	; (8003a4c <UART_SetConfig+0x33c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d134      	bne.n	800385a <UART_SetConfig+0x14a>
 80037f0:	4b95      	ldr	r3, [pc, #596]	; (8003a48 <UART_SetConfig+0x338>)
 80037f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037f4:	23c0      	movs	r3, #192	; 0xc0
 80037f6:	029b      	lsls	r3, r3, #10
 80037f8:	4013      	ands	r3, r2
 80037fa:	22c0      	movs	r2, #192	; 0xc0
 80037fc:	0292      	lsls	r2, r2, #10
 80037fe:	4293      	cmp	r3, r2
 8003800:	d017      	beq.n	8003832 <UART_SetConfig+0x122>
 8003802:	22c0      	movs	r2, #192	; 0xc0
 8003804:	0292      	lsls	r2, r2, #10
 8003806:	4293      	cmp	r3, r2
 8003808:	d822      	bhi.n	8003850 <UART_SetConfig+0x140>
 800380a:	2280      	movs	r2, #128	; 0x80
 800380c:	0292      	lsls	r2, r2, #10
 800380e:	4293      	cmp	r3, r2
 8003810:	d019      	beq.n	8003846 <UART_SetConfig+0x136>
 8003812:	2280      	movs	r2, #128	; 0x80
 8003814:	0292      	lsls	r2, r2, #10
 8003816:	4293      	cmp	r3, r2
 8003818:	d81a      	bhi.n	8003850 <UART_SetConfig+0x140>
 800381a:	2b00      	cmp	r3, #0
 800381c:	d004      	beq.n	8003828 <UART_SetConfig+0x118>
 800381e:	2280      	movs	r2, #128	; 0x80
 8003820:	0252      	lsls	r2, r2, #9
 8003822:	4293      	cmp	r3, r2
 8003824:	d00a      	beq.n	800383c <UART_SetConfig+0x12c>
 8003826:	e013      	b.n	8003850 <UART_SetConfig+0x140>
 8003828:	231f      	movs	r3, #31
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
 8003830:	e083      	b.n	800393a <UART_SetConfig+0x22a>
 8003832:	231f      	movs	r3, #31
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	2202      	movs	r2, #2
 8003838:	701a      	strb	r2, [r3, #0]
 800383a:	e07e      	b.n	800393a <UART_SetConfig+0x22a>
 800383c:	231f      	movs	r3, #31
 800383e:	18fb      	adds	r3, r7, r3
 8003840:	2204      	movs	r2, #4
 8003842:	701a      	strb	r2, [r3, #0]
 8003844:	e079      	b.n	800393a <UART_SetConfig+0x22a>
 8003846:	231f      	movs	r3, #31
 8003848:	18fb      	adds	r3, r7, r3
 800384a:	2208      	movs	r2, #8
 800384c:	701a      	strb	r2, [r3, #0]
 800384e:	e074      	b.n	800393a <UART_SetConfig+0x22a>
 8003850:	231f      	movs	r3, #31
 8003852:	18fb      	adds	r3, r7, r3
 8003854:	2210      	movs	r2, #16
 8003856:	701a      	strb	r2, [r3, #0]
 8003858:	e06f      	b.n	800393a <UART_SetConfig+0x22a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a7c      	ldr	r2, [pc, #496]	; (8003a50 <UART_SetConfig+0x340>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d134      	bne.n	80038ce <UART_SetConfig+0x1be>
 8003864:	4b78      	ldr	r3, [pc, #480]	; (8003a48 <UART_SetConfig+0x338>)
 8003866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003868:	23c0      	movs	r3, #192	; 0xc0
 800386a:	031b      	lsls	r3, r3, #12
 800386c:	4013      	ands	r3, r2
 800386e:	22c0      	movs	r2, #192	; 0xc0
 8003870:	0312      	lsls	r2, r2, #12
 8003872:	4293      	cmp	r3, r2
 8003874:	d017      	beq.n	80038a6 <UART_SetConfig+0x196>
 8003876:	22c0      	movs	r2, #192	; 0xc0
 8003878:	0312      	lsls	r2, r2, #12
 800387a:	4293      	cmp	r3, r2
 800387c:	d822      	bhi.n	80038c4 <UART_SetConfig+0x1b4>
 800387e:	2280      	movs	r2, #128	; 0x80
 8003880:	0312      	lsls	r2, r2, #12
 8003882:	4293      	cmp	r3, r2
 8003884:	d019      	beq.n	80038ba <UART_SetConfig+0x1aa>
 8003886:	2280      	movs	r2, #128	; 0x80
 8003888:	0312      	lsls	r2, r2, #12
 800388a:	4293      	cmp	r3, r2
 800388c:	d81a      	bhi.n	80038c4 <UART_SetConfig+0x1b4>
 800388e:	2b00      	cmp	r3, #0
 8003890:	d004      	beq.n	800389c <UART_SetConfig+0x18c>
 8003892:	2280      	movs	r2, #128	; 0x80
 8003894:	02d2      	lsls	r2, r2, #11
 8003896:	4293      	cmp	r3, r2
 8003898:	d00a      	beq.n	80038b0 <UART_SetConfig+0x1a0>
 800389a:	e013      	b.n	80038c4 <UART_SetConfig+0x1b4>
 800389c:	231f      	movs	r3, #31
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	e049      	b.n	800393a <UART_SetConfig+0x22a>
 80038a6:	231f      	movs	r3, #31
 80038a8:	18fb      	adds	r3, r7, r3
 80038aa:	2202      	movs	r2, #2
 80038ac:	701a      	strb	r2, [r3, #0]
 80038ae:	e044      	b.n	800393a <UART_SetConfig+0x22a>
 80038b0:	231f      	movs	r3, #31
 80038b2:	18fb      	adds	r3, r7, r3
 80038b4:	2204      	movs	r2, #4
 80038b6:	701a      	strb	r2, [r3, #0]
 80038b8:	e03f      	b.n	800393a <UART_SetConfig+0x22a>
 80038ba:	231f      	movs	r3, #31
 80038bc:	18fb      	adds	r3, r7, r3
 80038be:	2208      	movs	r2, #8
 80038c0:	701a      	strb	r2, [r3, #0]
 80038c2:	e03a      	b.n	800393a <UART_SetConfig+0x22a>
 80038c4:	231f      	movs	r3, #31
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	2210      	movs	r2, #16
 80038ca:	701a      	strb	r2, [r3, #0]
 80038cc:	e035      	b.n	800393a <UART_SetConfig+0x22a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a60      	ldr	r2, [pc, #384]	; (8003a54 <UART_SetConfig+0x344>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d104      	bne.n	80038e2 <UART_SetConfig+0x1d2>
 80038d8:	231f      	movs	r3, #31
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	2200      	movs	r2, #0
 80038de:	701a      	strb	r2, [r3, #0]
 80038e0:	e02b      	b.n	800393a <UART_SetConfig+0x22a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a5c      	ldr	r2, [pc, #368]	; (8003a58 <UART_SetConfig+0x348>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d104      	bne.n	80038f6 <UART_SetConfig+0x1e6>
 80038ec:	231f      	movs	r3, #31
 80038ee:	18fb      	adds	r3, r7, r3
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
 80038f4:	e021      	b.n	800393a <UART_SetConfig+0x22a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a58      	ldr	r2, [pc, #352]	; (8003a5c <UART_SetConfig+0x34c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d104      	bne.n	800390a <UART_SetConfig+0x1fa>
 8003900:	231f      	movs	r3, #31
 8003902:	18fb      	adds	r3, r7, r3
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	e017      	b.n	800393a <UART_SetConfig+0x22a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a54      	ldr	r2, [pc, #336]	; (8003a60 <UART_SetConfig+0x350>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d104      	bne.n	800391e <UART_SetConfig+0x20e>
 8003914:	231f      	movs	r3, #31
 8003916:	18fb      	adds	r3, r7, r3
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
 800391c:	e00d      	b.n	800393a <UART_SetConfig+0x22a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a50      	ldr	r2, [pc, #320]	; (8003a64 <UART_SetConfig+0x354>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d104      	bne.n	8003932 <UART_SetConfig+0x222>
 8003928:	231f      	movs	r3, #31
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	2200      	movs	r2, #0
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e003      	b.n	800393a <UART_SetConfig+0x22a>
 8003932:	231f      	movs	r3, #31
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	2210      	movs	r2, #16
 8003938:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69da      	ldr	r2, [r3, #28]
 800393e:	2380      	movs	r3, #128	; 0x80
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	429a      	cmp	r2, r3
 8003944:	d15d      	bne.n	8003a02 <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 8003946:	231f      	movs	r3, #31
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b08      	cmp	r3, #8
 800394e:	d015      	beq.n	800397c <UART_SetConfig+0x26c>
 8003950:	dc18      	bgt.n	8003984 <UART_SetConfig+0x274>
 8003952:	2b04      	cmp	r3, #4
 8003954:	d00d      	beq.n	8003972 <UART_SetConfig+0x262>
 8003956:	dc15      	bgt.n	8003984 <UART_SetConfig+0x274>
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <UART_SetConfig+0x252>
 800395c:	2b02      	cmp	r3, #2
 800395e:	d005      	beq.n	800396c <UART_SetConfig+0x25c>
 8003960:	e010      	b.n	8003984 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003962:	f7fe fed9 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 8003966:	0003      	movs	r3, r0
 8003968:	61bb      	str	r3, [r7, #24]
        break;
 800396a:	e012      	b.n	8003992 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800396c:	4b3e      	ldr	r3, [pc, #248]	; (8003a68 <UART_SetConfig+0x358>)
 800396e:	61bb      	str	r3, [r7, #24]
        break;
 8003970:	e00f      	b.n	8003992 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003972:	f7fe fe47 	bl	8002604 <HAL_RCC_GetSysClockFreq>
 8003976:	0003      	movs	r3, r0
 8003978:	61bb      	str	r3, [r7, #24]
        break;
 800397a:	e00a      	b.n	8003992 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800397c:	2380      	movs	r3, #128	; 0x80
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	61bb      	str	r3, [r7, #24]
        break;
 8003982:	e006      	b.n	8003992 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003988:	231e      	movs	r3, #30
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	2201      	movs	r2, #1
 800398e:	701a      	strb	r2, [r3, #0]
        break;
 8003990:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d100      	bne.n	800399a <UART_SetConfig+0x28a>
 8003998:	e095      	b.n	8003ac6 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	005a      	lsls	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	085b      	lsrs	r3, r3, #1
 80039a4:	18d2      	adds	r2, r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	0019      	movs	r1, r3
 80039ac:	0010      	movs	r0, r2
 80039ae:	f7fc fbab 	bl	8000108 <__udivsi3>
 80039b2:	0003      	movs	r3, r0
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2b0f      	cmp	r3, #15
 80039bc:	d91c      	bls.n	80039f8 <UART_SetConfig+0x2e8>
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	2380      	movs	r3, #128	; 0x80
 80039c2:	025b      	lsls	r3, r3, #9
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d217      	bcs.n	80039f8 <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	200e      	movs	r0, #14
 80039ce:	183b      	adds	r3, r7, r0
 80039d0:	210f      	movs	r1, #15
 80039d2:	438a      	bics	r2, r1
 80039d4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	085b      	lsrs	r3, r3, #1
 80039da:	b29b      	uxth	r3, r3
 80039dc:	2207      	movs	r2, #7
 80039de:	4013      	ands	r3, r2
 80039e0:	b299      	uxth	r1, r3
 80039e2:	183b      	adds	r3, r7, r0
 80039e4:	183a      	adds	r2, r7, r0
 80039e6:	8812      	ldrh	r2, [r2, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	183a      	adds	r2, r7, r0
 80039f2:	8812      	ldrh	r2, [r2, #0]
 80039f4:	60da      	str	r2, [r3, #12]
 80039f6:	e066      	b.n	8003ac6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80039f8:	231e      	movs	r3, #30
 80039fa:	18fb      	adds	r3, r7, r3
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
 8003a00:	e061      	b.n	8003ac6 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a02:	231f      	movs	r3, #31
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d02f      	beq.n	8003a6c <UART_SetConfig+0x35c>
 8003a0c:	dc32      	bgt.n	8003a74 <UART_SetConfig+0x364>
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d00d      	beq.n	8003a2e <UART_SetConfig+0x31e>
 8003a12:	dc2f      	bgt.n	8003a74 <UART_SetConfig+0x364>
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <UART_SetConfig+0x30e>
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d005      	beq.n	8003a28 <UART_SetConfig+0x318>
 8003a1c:	e02a      	b.n	8003a74 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a1e:	f7fe fe7b 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 8003a22:	0003      	movs	r3, r0
 8003a24:	61bb      	str	r3, [r7, #24]
        break;
 8003a26:	e02c      	b.n	8003a82 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a28:	4b0f      	ldr	r3, [pc, #60]	; (8003a68 <UART_SetConfig+0x358>)
 8003a2a:	61bb      	str	r3, [r7, #24]
        break;
 8003a2c:	e029      	b.n	8003a82 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a2e:	f7fe fde9 	bl	8002604 <HAL_RCC_GetSysClockFreq>
 8003a32:	0003      	movs	r3, r0
 8003a34:	61bb      	str	r3, [r7, #24]
        break;
 8003a36:	e024      	b.n	8003a82 <UART_SetConfig+0x372>
 8003a38:	efff69f3 	.word	0xefff69f3
 8003a3c:	ffffcfff 	.word	0xffffcfff
 8003a40:	fffff4ff 	.word	0xfffff4ff
 8003a44:	40013800 	.word	0x40013800
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	40004400 	.word	0x40004400
 8003a50:	40004800 	.word	0x40004800
 8003a54:	40004c00 	.word	0x40004c00
 8003a58:	40005000 	.word	0x40005000
 8003a5c:	40011400 	.word	0x40011400
 8003a60:	40011800 	.word	0x40011800
 8003a64:	40011c00 	.word	0x40011c00
 8003a68:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a6c:	2380      	movs	r3, #128	; 0x80
 8003a6e:	021b      	lsls	r3, r3, #8
 8003a70:	61bb      	str	r3, [r7, #24]
        break;
 8003a72:	e006      	b.n	8003a82 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a78:	231e      	movs	r3, #30
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	701a      	strb	r2, [r3, #0]
        break;
 8003a80:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01e      	beq.n	8003ac6 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	085a      	lsrs	r2, r3, #1
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	18d2      	adds	r2, r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	0019      	movs	r1, r3
 8003a98:	0010      	movs	r0, r2
 8003a9a:	f7fc fb35 	bl	8000108 <__udivsi3>
 8003a9e:	0003      	movs	r3, r0
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	2b0f      	cmp	r3, #15
 8003aa8:	d909      	bls.n	8003abe <UART_SetConfig+0x3ae>
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	2380      	movs	r3, #128	; 0x80
 8003aae:	025b      	lsls	r3, r3, #9
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d204      	bcs.n	8003abe <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	60da      	str	r2, [r3, #12]
 8003abc:	e003      	b.n	8003ac6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8003abe:	231e      	movs	r3, #30
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003ad2:	231e      	movs	r3, #30
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	781b      	ldrb	r3, [r3, #0]
}
 8003ad8:	0018      	movs	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b008      	add	sp, #32
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	2201      	movs	r2, #1
 8003aee:	4013      	ands	r3, r2
 8003af0:	d00b      	beq.n	8003b0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4a4a      	ldr	r2, [pc, #296]	; (8003c24 <UART_AdvFeatureConfig+0x144>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0e:	2202      	movs	r2, #2
 8003b10:	4013      	ands	r3, r2
 8003b12:	d00b      	beq.n	8003b2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4a43      	ldr	r2, [pc, #268]	; (8003c28 <UART_AdvFeatureConfig+0x148>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	0019      	movs	r1, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	2204      	movs	r2, #4
 8003b32:	4013      	ands	r3, r2
 8003b34:	d00b      	beq.n	8003b4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	4a3b      	ldr	r2, [pc, #236]	; (8003c2c <UART_AdvFeatureConfig+0x14c>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	0019      	movs	r1, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	2208      	movs	r2, #8
 8003b54:	4013      	ands	r3, r2
 8003b56:	d00b      	beq.n	8003b70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4a34      	ldr	r2, [pc, #208]	; (8003c30 <UART_AdvFeatureConfig+0x150>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	0019      	movs	r1, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b74:	2210      	movs	r2, #16
 8003b76:	4013      	ands	r3, r2
 8003b78:	d00b      	beq.n	8003b92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	4a2c      	ldr	r2, [pc, #176]	; (8003c34 <UART_AdvFeatureConfig+0x154>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	0019      	movs	r1, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	2220      	movs	r2, #32
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d00b      	beq.n	8003bb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	4a25      	ldr	r2, [pc, #148]	; (8003c38 <UART_AdvFeatureConfig+0x158>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	0019      	movs	r1, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb8:	2240      	movs	r2, #64	; 0x40
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d01d      	beq.n	8003bfa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4a1d      	ldr	r2, [pc, #116]	; (8003c3c <UART_AdvFeatureConfig+0x15c>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	0019      	movs	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bda:	2380      	movs	r3, #128	; 0x80
 8003bdc:	035b      	lsls	r3, r3, #13
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d10b      	bne.n	8003bfa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	4a15      	ldr	r2, [pc, #84]	; (8003c40 <UART_AdvFeatureConfig+0x160>)
 8003bea:	4013      	ands	r3, r2
 8003bec:	0019      	movs	r1, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	2280      	movs	r2, #128	; 0x80
 8003c00:	4013      	ands	r3, r2
 8003c02:	d00b      	beq.n	8003c1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	4a0e      	ldr	r2, [pc, #56]	; (8003c44 <UART_AdvFeatureConfig+0x164>)
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	0019      	movs	r1, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	605a      	str	r2, [r3, #4]
  }
}
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	b002      	add	sp, #8
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	fffdffff 	.word	0xfffdffff
 8003c28:	fffeffff 	.word	0xfffeffff
 8003c2c:	fffbffff 	.word	0xfffbffff
 8003c30:	ffff7fff 	.word	0xffff7fff
 8003c34:	ffffefff 	.word	0xffffefff
 8003c38:	ffffdfff 	.word	0xffffdfff
 8003c3c:	ffefffff 	.word	0xffefffff
 8003c40:	ff9fffff 	.word	0xff9fffff
 8003c44:	fff7ffff 	.word	0xfff7ffff

08003c48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af02      	add	r7, sp, #8
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2280      	movs	r2, #128	; 0x80
 8003c54:	2100      	movs	r1, #0
 8003c56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c58:	f7fd f82c 	bl	8000cb4 <HAL_GetTick>
 8003c5c:	0003      	movs	r3, r0
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2208      	movs	r2, #8
 8003c68:	4013      	ands	r3, r2
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d10c      	bne.n	8003c88 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2280      	movs	r2, #128	; 0x80
 8003c72:	0391      	lsls	r1, r2, #14
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4a17      	ldr	r2, [pc, #92]	; (8003cd4 <UART_CheckIdleState+0x8c>)
 8003c78:	9200      	str	r2, [sp, #0]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f000 f82c 	bl	8003cd8 <UART_WaitOnFlagUntilTimeout>
 8003c80:	1e03      	subs	r3, r0, #0
 8003c82:	d001      	beq.n	8003c88 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e021      	b.n	8003ccc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2204      	movs	r2, #4
 8003c90:	4013      	ands	r3, r2
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d10c      	bne.n	8003cb0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2280      	movs	r2, #128	; 0x80
 8003c9a:	03d1      	lsls	r1, r2, #15
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4a0d      	ldr	r2, [pc, #52]	; (8003cd4 <UART_CheckIdleState+0x8c>)
 8003ca0:	9200      	str	r2, [sp, #0]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f000 f818 	bl	8003cd8 <UART_WaitOnFlagUntilTimeout>
 8003ca8:	1e03      	subs	r3, r0, #0
 8003caa:	d001      	beq.n	8003cb0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e00d      	b.n	8003ccc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2274      	movs	r2, #116	; 0x74
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	0018      	movs	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b004      	add	sp, #16
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	01ffffff 	.word	0x01ffffff

08003cd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b094      	sub	sp, #80	; 0x50
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	1dfb      	adds	r3, r7, #7
 8003ce6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce8:	e0a3      	b.n	8003e32 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cec:	3301      	adds	r3, #1
 8003cee:	d100      	bne.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003cf0:	e09f      	b.n	8003e32 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf2:	f7fc ffdf 	bl	8000cb4 <HAL_GetTick>
 8003cf6:	0002      	movs	r2, r0
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d302      	bcc.n	8003d08 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d13d      	bne.n	8003d84 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d08:	f3ef 8310 	mrs	r3, PRIMASK
 8003d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d10:	647b      	str	r3, [r7, #68]	; 0x44
 8003d12:	2301      	movs	r3, #1
 8003d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d18:	f383 8810 	msr	PRIMASK, r3
}
 8003d1c:	46c0      	nop			; (mov r8, r8)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	494c      	ldr	r1, [pc, #304]	; (8003e5c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003d2a:	400a      	ands	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d30:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d34:	f383 8810 	msr	PRIMASK, r3
}
 8003d38:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d42:	643b      	str	r3, [r7, #64]	; 0x40
 8003d44:	2301      	movs	r3, #1
 8003d46:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4a:	f383 8810 	msr	PRIMASK, r3
}
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	438a      	bics	r2, r1
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d62:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d66:	f383 8810 	msr	PRIMASK, r3
}
 8003d6a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2220      	movs	r2, #32
 8003d76:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2274      	movs	r2, #116	; 0x74
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e067      	b.n	8003e54 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d050      	beq.n	8003e32 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69da      	ldr	r2, [r3, #28]
 8003d96:	2380      	movs	r3, #128	; 0x80
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	2380      	movs	r3, #128	; 0x80
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d146      	bne.n	8003e32 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2280      	movs	r2, #128	; 0x80
 8003daa:	0112      	lsls	r2, r2, #4
 8003dac:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dae:	f3ef 8310 	mrs	r3, PRIMASK
 8003db2:	613b      	str	r3, [r7, #16]
  return(result);
 8003db4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003db8:	2301      	movs	r3, #1
 8003dba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	f383 8810 	msr	PRIMASK, r3
}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4923      	ldr	r1, [pc, #140]	; (8003e5c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003dd0:	400a      	ands	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	f383 8810 	msr	PRIMASK, r3
}
 8003dde:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003de0:	f3ef 8310 	mrs	r3, PRIMASK
 8003de4:	61fb      	str	r3, [r7, #28]
  return(result);
 8003de6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dea:	2301      	movs	r3, #1
 8003dec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	f383 8810 	msr	PRIMASK, r3
}
 8003df4:	46c0      	nop			; (mov r8, r8)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2101      	movs	r1, #1
 8003e02:	438a      	bics	r2, r1
 8003e04:	609a      	str	r2, [r3, #8]
 8003e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	f383 8810 	msr	PRIMASK, r3
}
 8003e10:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	2120      	movs	r1, #32
 8003e24:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2274      	movs	r2, #116	; 0x74
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e010      	b.n	8003e54 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	69db      	ldr	r3, [r3, #28]
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	425a      	negs	r2, r3
 8003e42:	4153      	adcs	r3, r2
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	001a      	movs	r2, r3
 8003e48:	1dfb      	adds	r3, r7, #7
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d100      	bne.n	8003e52 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003e50:	e74b      	b.n	8003cea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	0018      	movs	r0, r3
 8003e56:	46bd      	mov	sp, r7
 8003e58:	b014      	add	sp, #80	; 0x50
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	fffffe5f 	.word	0xfffffe5f

08003e60 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e66:	f3ef 8305 	mrs	r3, IPSR
 8003e6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e6c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d109      	bne.n	8003e86 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e72:	f3ef 8310 	mrs	r3, PRIMASK
 8003e76:	607b      	str	r3, [r7, #4]
  return(result);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d007      	beq.n	8003e8e <osKernelInitialize+0x2e>
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	; (8003eb4 <osKernelInitialize+0x54>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d103      	bne.n	8003e8e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8003e86:	2306      	movs	r3, #6
 8003e88:	425b      	negs	r3, r3
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	e00c      	b.n	8003ea8 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003e8e:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <osKernelInitialize+0x54>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d105      	bne.n	8003ea2 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003e96:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <osKernelInitialize+0x54>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	e002      	b.n	8003ea8 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	425b      	negs	r3, r3
 8003ea6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
}
 8003eaa:	0018      	movs	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b004      	add	sp, #16
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	2000022c 	.word	0x2000022c

08003eb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ebe:	f3ef 8305 	mrs	r3, IPSR
 8003ec2:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ec4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d109      	bne.n	8003ede <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eca:	f3ef 8310 	mrs	r3, PRIMASK
 8003ece:	607b      	str	r3, [r7, #4]
  return(result);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <osKernelStart+0x2e>
 8003ed6:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <osKernelStart+0x58>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d103      	bne.n	8003ee6 <osKernelStart+0x2e>
    stat = osErrorISR;
 8003ede:	2306      	movs	r3, #6
 8003ee0:	425b      	negs	r3, r3
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	e00e      	b.n	8003f04 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <osKernelStart+0x58>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d107      	bne.n	8003efe <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8003eee:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <osKernelStart+0x58>)
 8003ef0:	2202      	movs	r2, #2
 8003ef2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003ef4:	f000 ff46 	bl	8004d84 <vTaskStartScheduler>
      stat = osOK;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
 8003efc:	e002      	b.n	8003f04 <osKernelStart+0x4c>
    } else {
      stat = osError;
 8003efe:	2301      	movs	r3, #1
 8003f00:	425b      	negs	r3, r3
 8003f02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003f04:	68fb      	ldr	r3, [r7, #12]
}
 8003f06:	0018      	movs	r0, r3
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b004      	add	sp, #16
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	2000022c 	.word	0x2000022c

08003f14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f14:	b5b0      	push	{r4, r5, r7, lr}
 8003f16:	b090      	sub	sp, #64	; 0x40
 8003f18:	af04      	add	r7, sp, #16
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f24:	f3ef 8305 	mrs	r3, IPSR
 8003f28:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f2a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d000      	beq.n	8003f32 <osThreadNew+0x1e>
 8003f30:	e090      	b.n	8004054 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f32:	f3ef 8310 	mrs	r3, PRIMASK
 8003f36:	61bb      	str	r3, [r7, #24]
  return(result);
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d004      	beq.n	8003f48 <osThreadNew+0x34>
 8003f3e:	4b48      	ldr	r3, [pc, #288]	; (8004060 <osThreadNew+0x14c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d100      	bne.n	8003f48 <osThreadNew+0x34>
 8003f46:	e085      	b.n	8004054 <osThreadNew+0x140>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d100      	bne.n	8003f50 <osThreadNew+0x3c>
 8003f4e:	e081      	b.n	8004054 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003f54:	2318      	movs	r3, #24
 8003f56:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 8003f58:	2117      	movs	r1, #23
 8003f5a:	187b      	adds	r3, r7, r1
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8003f60:	187b      	adds	r3, r7, r1
 8003f62:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8003f64:	2301      	movs	r3, #1
 8003f66:	425b      	negs	r3, r3
 8003f68:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d044      	beq.n	8003ffa <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <osThreadNew+0x6a>
        name = attr->name;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d007      	beq.n	8003fa2 <osThreadNew+0x8e>
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	2b38      	cmp	r3, #56	; 0x38
 8003f96:	d804      	bhi.n	8003fa2 <osThreadNew+0x8e>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d001      	beq.n	8003fa6 <osThreadNew+0x92>
        return (NULL);
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	e057      	b.n	8004056 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	089b      	lsrs	r3, r3, #2
 8003fb4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00e      	beq.n	8003fdc <osThreadNew+0xc8>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	2bbb      	cmp	r3, #187	; 0xbb
 8003fc4:	d90a      	bls.n	8003fdc <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d006      	beq.n	8003fdc <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <osThreadNew+0xc8>
        mem = 1;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	623b      	str	r3, [r7, #32]
 8003fda:	e010      	b.n	8003ffe <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10c      	bne.n	8003ffe <osThreadNew+0xea>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d108      	bne.n	8003ffe <osThreadNew+0xea>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d104      	bne.n	8003ffe <osThreadNew+0xea>
          mem = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	623b      	str	r3, [r7, #32]
 8003ff8:	e001      	b.n	8003ffe <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d112      	bne.n	800402a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800400c:	68bd      	ldr	r5, [r7, #8]
 800400e:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8004010:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	9302      	str	r3, [sp, #8]
 8004016:	9201      	str	r2, [sp, #4]
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	002b      	movs	r3, r5
 800401e:	0022      	movs	r2, r4
 8004020:	f000 fd21 	bl	8004a66 <xTaskCreateStatic>
 8004024:	0003      	movs	r3, r0
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	e014      	b.n	8004054 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d111      	bne.n	8004054 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004032:	b29a      	uxth	r2, r3
 8004034:	68bc      	ldr	r4, [r7, #8]
 8004036:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	2310      	movs	r3, #16
 800403c:	18fb      	adds	r3, r7, r3
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	0023      	movs	r3, r4
 8004046:	f000 fd51 	bl	8004aec <xTaskCreate>
 800404a:	0003      	movs	r3, r0
 800404c:	2b01      	cmp	r3, #1
 800404e:	d001      	beq.n	8004054 <osThreadNew+0x140>
          hTask = NULL;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004054:	693b      	ldr	r3, [r7, #16]
}
 8004056:	0018      	movs	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	b00c      	add	sp, #48	; 0x30
 800405c:	bdb0      	pop	{r4, r5, r7, pc}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	2000022c 	.word	0x2000022c

08004064 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4a06      	ldr	r2, [pc, #24]	; (800408c <vApplicationGetIdleTaskMemory+0x28>)
 8004074:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4a05      	ldr	r2, [pc, #20]	; (8004090 <vApplicationGetIdleTaskMemory+0x2c>)
 800407a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2280      	movs	r2, #128	; 0x80
 8004080:	601a      	str	r2, [r3, #0]
}
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	46bd      	mov	sp, r7
 8004086:	b004      	add	sp, #16
 8004088:	bd80      	pop	{r7, pc}
 800408a:	46c0      	nop			; (mov r8, r8)
 800408c:	20000230 	.word	0x20000230
 8004090:	200002ec 	.word	0x200002ec

08004094 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4a06      	ldr	r2, [pc, #24]	; (80040bc <vApplicationGetTimerTaskMemory+0x28>)
 80040a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	4a05      	ldr	r2, [pc, #20]	; (80040c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80040aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2280      	movs	r2, #128	; 0x80
 80040b0:	0052      	lsls	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]
}
 80040b4:	46c0      	nop			; (mov r8, r8)
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b004      	add	sp, #16
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	200004ec 	.word	0x200004ec
 80040c0:	200005a8 	.word	0x200005a8

080040c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3308      	adds	r3, #8
 80040d0:	001a      	movs	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	4252      	negs	r2, r2
 80040dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3308      	adds	r3, #8
 80040e2:	001a      	movs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3308      	adds	r3, #8
 80040ec:	001a      	movs	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040f8:	46c0      	nop			; (mov r8, r8)
 80040fa:	46bd      	mov	sp, r7
 80040fc:	b002      	add	sp, #8
 80040fe:	bd80      	pop	{r7, pc}

08004100 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b002      	add	sp, #8
 8004114:	bd80      	pop	{r7, pc}

08004116 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
 800411e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	601a      	str	r2, [r3, #0]
}
 8004152:	46c0      	nop			; (mov r8, r8)
 8004154:	46bd      	mov	sp, r7
 8004156:	b004      	add	sp, #16
 8004158:	bd80      	pop	{r7, pc}

0800415a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	3301      	adds	r3, #1
 800416e:	d103      	bne.n	8004178 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	e00c      	b.n	8004192 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	3308      	adds	r3, #8
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	e002      	b.n	8004186 <vListInsert+0x2c>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	60fb      	str	r3, [r7, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	429a      	cmp	r2, r3
 8004190:	d2f6      	bcs.n	8004180 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685a      	ldr	r2, [r3, #4]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	601a      	str	r2, [r3, #0]
}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	46bd      	mov	sp, r7
 80041c2:	b004      	add	sp, #16
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6892      	ldr	r2, [r2, #8]
 80041dc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6852      	ldr	r2, [r2, #4]
 80041e6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d103      	bne.n	80041fa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689a      	ldr	r2, [r3, #8]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	1e5a      	subs	r2, r3, #1
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
}
 800420e:	0018      	movs	r0, r3
 8004210:	46bd      	mov	sp, r7
 8004212:	b004      	add	sp, #16
 8004214:	bd80      	pop	{r7, pc}

08004216 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
 800421e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <xQueueGenericReset+0x18>
 800422a:	b672      	cpsid	i
 800422c:	e7fe      	b.n	800422c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800422e:	f001 fdd7 	bl	8005de0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	434b      	muls	r3, r1
 8004240:	18d2      	adds	r2, r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425c:	1e59      	subs	r1, r3, #1
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	434b      	muls	r3, r1
 8004264:	18d2      	adds	r2, r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2244      	movs	r2, #68	; 0x44
 800426e:	21ff      	movs	r1, #255	; 0xff
 8004270:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2245      	movs	r2, #69	; 0x45
 8004276:	21ff      	movs	r1, #255	; 0xff
 8004278:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10d      	bne.n	800429c <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d013      	beq.n	80042b0 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3310      	adds	r3, #16
 800428c:	0018      	movs	r0, r3
 800428e:	f000 ffcf 	bl	8005230 <xTaskRemoveFromEventList>
 8004292:	1e03      	subs	r3, r0, #0
 8004294:	d00c      	beq.n	80042b0 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004296:	f001 fd93 	bl	8005dc0 <vPortYield>
 800429a:	e009      	b.n	80042b0 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	3310      	adds	r3, #16
 80042a0:	0018      	movs	r0, r3
 80042a2:	f7ff ff0f 	bl	80040c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	3324      	adds	r3, #36	; 0x24
 80042aa:	0018      	movs	r0, r3
 80042ac:	f7ff ff0a 	bl	80040c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80042b0:	f001 fda8 	bl	8005e04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80042b4:	2301      	movs	r3, #1
}
 80042b6:	0018      	movs	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b004      	add	sp, #16
 80042bc:	bd80      	pop	{r7, pc}

080042be <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80042be:	b590      	push	{r4, r7, lr}
 80042c0:	b089      	sub	sp, #36	; 0x24
 80042c2:	af02      	add	r7, sp, #8
 80042c4:	60f8      	str	r0, [r7, #12]
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
 80042ca:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <xQueueGenericCreateStatic+0x18>
 80042d2:	b672      	cpsid	i
 80042d4:	e7fe      	b.n	80042d4 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <xQueueGenericCreateStatic+0x22>
 80042dc:	b672      	cpsid	i
 80042de:	e7fe      	b.n	80042de <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d002      	beq.n	80042ec <xQueueGenericCreateStatic+0x2e>
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <xQueueGenericCreateStatic+0x32>
 80042ec:	2301      	movs	r3, #1
 80042ee:	e000      	b.n	80042f2 <xQueueGenericCreateStatic+0x34>
 80042f0:	2300      	movs	r3, #0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <xQueueGenericCreateStatic+0x3c>
 80042f6:	b672      	cpsid	i
 80042f8:	e7fe      	b.n	80042f8 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d102      	bne.n	8004306 <xQueueGenericCreateStatic+0x48>
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <xQueueGenericCreateStatic+0x4c>
 8004306:	2301      	movs	r3, #1
 8004308:	e000      	b.n	800430c <xQueueGenericCreateStatic+0x4e>
 800430a:	2300      	movs	r3, #0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <xQueueGenericCreateStatic+0x56>
 8004310:	b672      	cpsid	i
 8004312:	e7fe      	b.n	8004312 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004314:	2350      	movs	r3, #80	; 0x50
 8004316:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	2b50      	cmp	r3, #80	; 0x50
 800431c:	d001      	beq.n	8004322 <xQueueGenericCreateStatic+0x64>
 800431e:	b672      	cpsid	i
 8004320:	e7fe      	b.n	8004320 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00e      	beq.n	800434a <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	2246      	movs	r2, #70	; 0x46
 8004330:	2101      	movs	r1, #1
 8004332:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004334:	2328      	movs	r3, #40	; 0x28
 8004336:	18fb      	adds	r3, r7, r3
 8004338:	781c      	ldrb	r4, [r3, #0]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	68b9      	ldr	r1, [r7, #8]
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	0023      	movs	r3, r4
 8004346:	f000 f805 	bl	8004354 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800434a:	697b      	ldr	r3, [r7, #20]
	}
 800434c:	0018      	movs	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	b007      	add	sp, #28
 8004352:	bd90      	pop	{r4, r7, pc}

08004354 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	001a      	movs	r2, r3
 8004362:	1cfb      	adds	r3, r7, #3
 8004364:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d103      	bne.n	8004374 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e002      	b.n	800437a <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2101      	movs	r1, #1
 800438a:	0018      	movs	r0, r3
 800438c:	f7ff ff43 	bl	8004216 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	1cfa      	adds	r2, r7, #3
 8004394:	214c      	movs	r1, #76	; 0x4c
 8004396:	7812      	ldrb	r2, [r2, #0]
 8004398:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	46bd      	mov	sp, r7
 800439e:	b004      	add	sp, #16
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b08a      	sub	sp, #40	; 0x28
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043b0:	2300      	movs	r3, #0
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <xQueueGenericSend+0x20>
 80043be:	b672      	cpsid	i
 80043c0:	e7fe      	b.n	80043c0 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d103      	bne.n	80043d0 <xQueueGenericSend+0x2e>
 80043c8:	6a3b      	ldr	r3, [r7, #32]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <xQueueGenericSend+0x32>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <xQueueGenericSend+0x34>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <xQueueGenericSend+0x3c>
 80043da:	b672      	cpsid	i
 80043dc:	e7fe      	b.n	80043dc <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d103      	bne.n	80043ec <xQueueGenericSend+0x4a>
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d101      	bne.n	80043f0 <xQueueGenericSend+0x4e>
 80043ec:	2301      	movs	r3, #1
 80043ee:	e000      	b.n	80043f2 <xQueueGenericSend+0x50>
 80043f0:	2300      	movs	r3, #0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <xQueueGenericSend+0x58>
 80043f6:	b672      	cpsid	i
 80043f8:	e7fe      	b.n	80043f8 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043fa:	f001 f8b7 	bl	800556c <xTaskGetSchedulerState>
 80043fe:	1e03      	subs	r3, r0, #0
 8004400:	d102      	bne.n	8004408 <xQueueGenericSend+0x66>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d101      	bne.n	800440c <xQueueGenericSend+0x6a>
 8004408:	2301      	movs	r3, #1
 800440a:	e000      	b.n	800440e <xQueueGenericSend+0x6c>
 800440c:	2300      	movs	r3, #0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <xQueueGenericSend+0x74>
 8004412:	b672      	cpsid	i
 8004414:	e7fe      	b.n	8004414 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004416:	f001 fce3 	bl	8005de0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004422:	429a      	cmp	r2, r3
 8004424:	d302      	bcc.n	800442c <xQueueGenericSend+0x8a>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d11e      	bne.n	800446a <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	0018      	movs	r0, r3
 8004434:	f000 f99f 	bl	8004776 <prvCopyDataToQueue>
 8004438:	0003      	movs	r3, r0
 800443a:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d009      	beq.n	8004458 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	3324      	adds	r3, #36	; 0x24
 8004448:	0018      	movs	r0, r3
 800444a:	f000 fef1 	bl	8005230 <xTaskRemoveFromEventList>
 800444e:	1e03      	subs	r3, r0, #0
 8004450:	d007      	beq.n	8004462 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004452:	f001 fcb5 	bl	8005dc0 <vPortYield>
 8004456:	e004      	b.n	8004462 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800445e:	f001 fcaf 	bl	8005dc0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004462:	f001 fccf 	bl	8005e04 <vPortExitCritical>
				return pdPASS;
 8004466:	2301      	movs	r3, #1
 8004468:	e05b      	b.n	8004522 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d103      	bne.n	8004478 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004470:	f001 fcc8 	bl	8005e04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004474:	2300      	movs	r3, #0
 8004476:	e054      	b.n	8004522 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800447e:	2314      	movs	r3, #20
 8004480:	18fb      	adds	r3, r7, r3
 8004482:	0018      	movs	r0, r3
 8004484:	f000 ff30 	bl	80052e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004488:	2301      	movs	r3, #1
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800448c:	f001 fcba 	bl	8005e04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004490:	f000 fcd6 	bl	8004e40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004494:	f001 fca4 	bl	8005de0 <vPortEnterCritical>
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	2244      	movs	r2, #68	; 0x44
 800449c:	5c9b      	ldrb	r3, [r3, r2]
 800449e:	b25b      	sxtb	r3, r3
 80044a0:	3301      	adds	r3, #1
 80044a2:	d103      	bne.n	80044ac <xQueueGenericSend+0x10a>
 80044a4:	6a3b      	ldr	r3, [r7, #32]
 80044a6:	2244      	movs	r2, #68	; 0x44
 80044a8:	2100      	movs	r1, #0
 80044aa:	5499      	strb	r1, [r3, r2]
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	2245      	movs	r2, #69	; 0x45
 80044b0:	5c9b      	ldrb	r3, [r3, r2]
 80044b2:	b25b      	sxtb	r3, r3
 80044b4:	3301      	adds	r3, #1
 80044b6:	d103      	bne.n	80044c0 <xQueueGenericSend+0x11e>
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	2245      	movs	r2, #69	; 0x45
 80044bc:	2100      	movs	r1, #0
 80044be:	5499      	strb	r1, [r3, r2]
 80044c0:	f001 fca0 	bl	8005e04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044c4:	1d3a      	adds	r2, r7, #4
 80044c6:	2314      	movs	r3, #20
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	0011      	movs	r1, r2
 80044cc:	0018      	movs	r0, r3
 80044ce:	f000 ff1f 	bl	8005310 <xTaskCheckForTimeOut>
 80044d2:	1e03      	subs	r3, r0, #0
 80044d4:	d11e      	bne.n	8004514 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	0018      	movs	r0, r3
 80044da:	f000 fa51 	bl	8004980 <prvIsQueueFull>
 80044de:	1e03      	subs	r3, r0, #0
 80044e0:	d011      	beq.n	8004506 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80044e2:	6a3b      	ldr	r3, [r7, #32]
 80044e4:	3310      	adds	r3, #16
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	0011      	movs	r1, r2
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 fe5c 	bl	80051a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	0018      	movs	r0, r3
 80044f4:	f000 f9d0 	bl	8004898 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80044f8:	f000 fcae 	bl	8004e58 <xTaskResumeAll>
 80044fc:	1e03      	subs	r3, r0, #0
 80044fe:	d18a      	bne.n	8004416 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8004500:	f001 fc5e 	bl	8005dc0 <vPortYield>
 8004504:	e787      	b.n	8004416 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	0018      	movs	r0, r3
 800450a:	f000 f9c5 	bl	8004898 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800450e:	f000 fca3 	bl	8004e58 <xTaskResumeAll>
 8004512:	e780      	b.n	8004416 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	0018      	movs	r0, r3
 8004518:	f000 f9be 	bl	8004898 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800451c:	f000 fc9c 	bl	8004e58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004520:	2300      	movs	r3, #0
		}
	}
}
 8004522:	0018      	movs	r0, r3
 8004524:	46bd      	mov	sp, r7
 8004526:	b00a      	add	sp, #40	; 0x28
 8004528:	bd80      	pop	{r7, pc}

0800452a <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800452a:	b590      	push	{r4, r7, lr}
 800452c:	b089      	sub	sp, #36	; 0x24
 800452e:	af00      	add	r7, sp, #0
 8004530:	60f8      	str	r0, [r7, #12]
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <xQueueGenericSendFromISR+0x1c>
 8004542:	b672      	cpsid	i
 8004544:	e7fe      	b.n	8004544 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d103      	bne.n	8004554 <xQueueGenericSendFromISR+0x2a>
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <xQueueGenericSendFromISR+0x2e>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <xQueueGenericSendFromISR+0x30>
 8004558:	2300      	movs	r3, #0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <xQueueGenericSendFromISR+0x38>
 800455e:	b672      	cpsid	i
 8004560:	e7fe      	b.n	8004560 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d103      	bne.n	8004570 <xQueueGenericSendFromISR+0x46>
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <xQueueGenericSendFromISR+0x4a>
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <xQueueGenericSendFromISR+0x4c>
 8004574:	2300      	movs	r3, #0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <xQueueGenericSendFromISR+0x54>
 800457a:	b672      	cpsid	i
 800457c:	e7fe      	b.n	800457c <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800457e:	f001 fc59 	bl	8005e34 <ulSetInterruptMaskFromISR>
 8004582:	0003      	movs	r3, r0
 8004584:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458e:	429a      	cmp	r2, r3
 8004590:	d302      	bcc.n	8004598 <xQueueGenericSendFromISR+0x6e>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b02      	cmp	r3, #2
 8004596:	d12e      	bne.n	80045f6 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004598:	2413      	movs	r4, #19
 800459a:	193b      	adds	r3, r7, r4
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	2145      	movs	r1, #69	; 0x45
 80045a0:	5c52      	ldrb	r2, [r2, r1]
 80045a2:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	68b9      	ldr	r1, [r7, #8]
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	0018      	movs	r0, r3
 80045ac:	f000 f8e3 	bl	8004776 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80045b0:	193b      	adds	r3, r7, r4
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	b25b      	sxtb	r3, r3
 80045b6:	3301      	adds	r3, #1
 80045b8:	d111      	bne.n	80045de <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d016      	beq.n	80045f0 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	3324      	adds	r3, #36	; 0x24
 80045c6:	0018      	movs	r0, r3
 80045c8:	f000 fe32 	bl	8005230 <xTaskRemoveFromEventList>
 80045cc:	1e03      	subs	r3, r0, #0
 80045ce:	d00f      	beq.n	80045f0 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	e008      	b.n	80045f0 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80045de:	2313      	movs	r3, #19
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	3301      	adds	r3, #1
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	b259      	sxtb	r1, r3
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	2245      	movs	r2, #69	; 0x45
 80045ee:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80045f0:	2301      	movs	r3, #1
 80045f2:	61fb      	str	r3, [r7, #28]
		{
 80045f4:	e001      	b.n	80045fa <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	0018      	movs	r0, r3
 80045fe:	f001 fc1f 	bl	8005e40 <vClearInterruptMaskFromISR>

	return xReturn;
 8004602:	69fb      	ldr	r3, [r7, #28]
}
 8004604:	0018      	movs	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	b009      	add	sp, #36	; 0x24
 800460a:	bd90      	pop	{r4, r7, pc}

0800460c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b08a      	sub	sp, #40	; 0x28
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004618:	2300      	movs	r3, #0
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004620:	6a3b      	ldr	r3, [r7, #32]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <xQueueReceive+0x1e>
 8004626:	b672      	cpsid	i
 8004628:	e7fe      	b.n	8004628 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d103      	bne.n	8004638 <xQueueReceive+0x2c>
 8004630:	6a3b      	ldr	r3, [r7, #32]
 8004632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <xQueueReceive+0x30>
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <xQueueReceive+0x32>
 800463c:	2300      	movs	r3, #0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <xQueueReceive+0x3a>
 8004642:	b672      	cpsid	i
 8004644:	e7fe      	b.n	8004644 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004646:	f000 ff91 	bl	800556c <xTaskGetSchedulerState>
 800464a:	1e03      	subs	r3, r0, #0
 800464c:	d102      	bne.n	8004654 <xQueueReceive+0x48>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d101      	bne.n	8004658 <xQueueReceive+0x4c>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <xQueueReceive+0x4e>
 8004658:	2300      	movs	r3, #0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <xQueueReceive+0x56>
 800465e:	b672      	cpsid	i
 8004660:	e7fe      	b.n	8004660 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004662:	f001 fbbd 	bl	8005de0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d01a      	beq.n	80046a8 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	0011      	movs	r1, r2
 8004678:	0018      	movs	r0, r3
 800467a:	f000 f8e7 	bl	800484c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	1e5a      	subs	r2, r3, #1
 8004682:	6a3b      	ldr	r3, [r7, #32]
 8004684:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d008      	beq.n	80046a0 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800468e:	6a3b      	ldr	r3, [r7, #32]
 8004690:	3310      	adds	r3, #16
 8004692:	0018      	movs	r0, r3
 8004694:	f000 fdcc 	bl	8005230 <xTaskRemoveFromEventList>
 8004698:	1e03      	subs	r3, r0, #0
 800469a:	d001      	beq.n	80046a0 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800469c:	f001 fb90 	bl	8005dc0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80046a0:	f001 fbb0 	bl	8005e04 <vPortExitCritical>
				return pdPASS;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e062      	b.n	800476e <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d103      	bne.n	80046b6 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046ae:	f001 fba9 	bl	8005e04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80046b2:	2300      	movs	r3, #0
 80046b4:	e05b      	b.n	800476e <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d106      	bne.n	80046ca <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046bc:	2314      	movs	r3, #20
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 fe11 	bl	80052e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046c6:	2301      	movs	r3, #1
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046ca:	f001 fb9b 	bl	8005e04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046ce:	f000 fbb7 	bl	8004e40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046d2:	f001 fb85 	bl	8005de0 <vPortEnterCritical>
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	2244      	movs	r2, #68	; 0x44
 80046da:	5c9b      	ldrb	r3, [r3, r2]
 80046dc:	b25b      	sxtb	r3, r3
 80046de:	3301      	adds	r3, #1
 80046e0:	d103      	bne.n	80046ea <xQueueReceive+0xde>
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	2244      	movs	r2, #68	; 0x44
 80046e6:	2100      	movs	r1, #0
 80046e8:	5499      	strb	r1, [r3, r2]
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	2245      	movs	r2, #69	; 0x45
 80046ee:	5c9b      	ldrb	r3, [r3, r2]
 80046f0:	b25b      	sxtb	r3, r3
 80046f2:	3301      	adds	r3, #1
 80046f4:	d103      	bne.n	80046fe <xQueueReceive+0xf2>
 80046f6:	6a3b      	ldr	r3, [r7, #32]
 80046f8:	2245      	movs	r2, #69	; 0x45
 80046fa:	2100      	movs	r1, #0
 80046fc:	5499      	strb	r1, [r3, r2]
 80046fe:	f001 fb81 	bl	8005e04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004702:	1d3a      	adds	r2, r7, #4
 8004704:	2314      	movs	r3, #20
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	0011      	movs	r1, r2
 800470a:	0018      	movs	r0, r3
 800470c:	f000 fe00 	bl	8005310 <xTaskCheckForTimeOut>
 8004710:	1e03      	subs	r3, r0, #0
 8004712:	d11e      	bne.n	8004752 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	0018      	movs	r0, r3
 8004718:	f000 f91c 	bl	8004954 <prvIsQueueEmpty>
 800471c:	1e03      	subs	r3, r0, #0
 800471e:	d011      	beq.n	8004744 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004720:	6a3b      	ldr	r3, [r7, #32]
 8004722:	3324      	adds	r3, #36	; 0x24
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	0011      	movs	r1, r2
 8004728:	0018      	movs	r0, r3
 800472a:	f000 fd3d 	bl	80051a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	0018      	movs	r0, r3
 8004732:	f000 f8b1 	bl	8004898 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004736:	f000 fb8f 	bl	8004e58 <xTaskResumeAll>
 800473a:	1e03      	subs	r3, r0, #0
 800473c:	d191      	bne.n	8004662 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800473e:	f001 fb3f 	bl	8005dc0 <vPortYield>
 8004742:	e78e      	b.n	8004662 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004744:	6a3b      	ldr	r3, [r7, #32]
 8004746:	0018      	movs	r0, r3
 8004748:	f000 f8a6 	bl	8004898 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800474c:	f000 fb84 	bl	8004e58 <xTaskResumeAll>
 8004750:	e787      	b.n	8004662 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004752:	6a3b      	ldr	r3, [r7, #32]
 8004754:	0018      	movs	r0, r3
 8004756:	f000 f89f 	bl	8004898 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800475a:	f000 fb7d 	bl	8004e58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800475e:	6a3b      	ldr	r3, [r7, #32]
 8004760:	0018      	movs	r0, r3
 8004762:	f000 f8f7 	bl	8004954 <prvIsQueueEmpty>
 8004766:	1e03      	subs	r3, r0, #0
 8004768:	d100      	bne.n	800476c <xQueueReceive+0x160>
 800476a:	e77a      	b.n	8004662 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800476c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800476e:	0018      	movs	r0, r3
 8004770:	46bd      	mov	sp, r7
 8004772:	b00a      	add	sp, #40	; 0x28
 8004774:	bd80      	pop	{r7, pc}

08004776 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b086      	sub	sp, #24
 800477a:	af00      	add	r7, sp, #0
 800477c:	60f8      	str	r0, [r7, #12]
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10e      	bne.n	80047b2 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d14e      	bne.n	800483a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	0018      	movs	r0, r3
 80047a2:	f000 feff 	bl	80055a4 <xTaskPriorityDisinherit>
 80047a6:	0003      	movs	r3, r0
 80047a8:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	605a      	str	r2, [r3, #4]
 80047b0:	e043      	b.n	800483a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d119      	bne.n	80047ec <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6898      	ldr	r0, [r3, #8]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	0019      	movs	r1, r3
 80047c4:	f001 fd70 	bl	80062a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d0:	18d2      	adds	r2, r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d32b      	bcc.n	800483a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	609a      	str	r2, [r3, #8]
 80047ea:	e026      	b.n	800483a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	68d8      	ldr	r0, [r3, #12]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	0019      	movs	r1, r3
 80047f8:	f001 fd56 	bl	80062a8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	68da      	ldr	r2, [r3, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	425b      	negs	r3, r3
 8004806:	18d2      	adds	r2, r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	68da      	ldr	r2, [r3, #12]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d207      	bcs.n	8004828 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	425b      	negs	r3, r3
 8004822:	18d2      	adds	r2, r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b02      	cmp	r3, #2
 800482c:	d105      	bne.n	800483a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	3b01      	subs	r3, #1
 8004838:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004842:	697b      	ldr	r3, [r7, #20]
}
 8004844:	0018      	movs	r0, r3
 8004846:	46bd      	mov	sp, r7
 8004848:	b006      	add	sp, #24
 800484a:	bd80      	pop	{r7, pc}

0800484c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d018      	beq.n	8004890 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	18d2      	adds	r2, r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	429a      	cmp	r2, r3
 8004876:	d303      	bcc.n	8004880 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68d9      	ldr	r1, [r3, #12]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	0018      	movs	r0, r3
 800488c:	f001 fd0c 	bl	80062a8 <memcpy>
	}
}
 8004890:	46c0      	nop			; (mov r8, r8)
 8004892:	46bd      	mov	sp, r7
 8004894:	b002      	add	sp, #8
 8004896:	bd80      	pop	{r7, pc}

08004898 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80048a0:	f001 fa9e 	bl	8005de0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80048a4:	230f      	movs	r3, #15
 80048a6:	18fb      	adds	r3, r7, r3
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	2145      	movs	r1, #69	; 0x45
 80048ac:	5c52      	ldrb	r2, [r2, r1]
 80048ae:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048b0:	e013      	b.n	80048da <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d016      	beq.n	80048e8 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3324      	adds	r3, #36	; 0x24
 80048be:	0018      	movs	r0, r3
 80048c0:	f000 fcb6 	bl	8005230 <xTaskRemoveFromEventList>
 80048c4:	1e03      	subs	r3, r0, #0
 80048c6:	d001      	beq.n	80048cc <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80048c8:	f000 fd72 	bl	80053b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80048cc:	210f      	movs	r1, #15
 80048ce:	187b      	adds	r3, r7, r1
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	187b      	adds	r3, r7, r1
 80048d8:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048da:	230f      	movs	r3, #15
 80048dc:	18fb      	adds	r3, r7, r3
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	b25b      	sxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	dce5      	bgt.n	80048b2 <prvUnlockQueue+0x1a>
 80048e6:	e000      	b.n	80048ea <prvUnlockQueue+0x52>
					break;
 80048e8:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2245      	movs	r2, #69	; 0x45
 80048ee:	21ff      	movs	r1, #255	; 0xff
 80048f0:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80048f2:	f001 fa87 	bl	8005e04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80048f6:	f001 fa73 	bl	8005de0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80048fa:	230e      	movs	r3, #14
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	2144      	movs	r1, #68	; 0x44
 8004902:	5c52      	ldrb	r2, [r2, r1]
 8004904:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004906:	e013      	b.n	8004930 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d016      	beq.n	800493e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3310      	adds	r3, #16
 8004914:	0018      	movs	r0, r3
 8004916:	f000 fc8b 	bl	8005230 <xTaskRemoveFromEventList>
 800491a:	1e03      	subs	r3, r0, #0
 800491c:	d001      	beq.n	8004922 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800491e:	f000 fd47 	bl	80053b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004922:	210e      	movs	r1, #14
 8004924:	187b      	adds	r3, r7, r1
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	3b01      	subs	r3, #1
 800492a:	b2da      	uxtb	r2, r3
 800492c:	187b      	adds	r3, r7, r1
 800492e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004930:	230e      	movs	r3, #14
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	b25b      	sxtb	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	dce5      	bgt.n	8004908 <prvUnlockQueue+0x70>
 800493c:	e000      	b.n	8004940 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800493e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2244      	movs	r2, #68	; 0x44
 8004944:	21ff      	movs	r1, #255	; 0xff
 8004946:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004948:	f001 fa5c 	bl	8005e04 <vPortExitCritical>
}
 800494c:	46c0      	nop			; (mov r8, r8)
 800494e:	46bd      	mov	sp, r7
 8004950:	b004      	add	sp, #16
 8004952:	bd80      	pop	{r7, pc}

08004954 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800495c:	f001 fa40 	bl	8005de0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004964:	2b00      	cmp	r3, #0
 8004966:	d102      	bne.n	800496e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004968:	2301      	movs	r3, #1
 800496a:	60fb      	str	r3, [r7, #12]
 800496c:	e001      	b.n	8004972 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004972:	f001 fa47 	bl	8005e04 <vPortExitCritical>

	return xReturn;
 8004976:	68fb      	ldr	r3, [r7, #12]
}
 8004978:	0018      	movs	r0, r3
 800497a:	46bd      	mov	sp, r7
 800497c:	b004      	add	sp, #16
 800497e:	bd80      	pop	{r7, pc}

08004980 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004988:	f001 fa2a 	bl	8005de0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004994:	429a      	cmp	r2, r3
 8004996:	d102      	bne.n	800499e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004998:	2301      	movs	r3, #1
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	e001      	b.n	80049a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800499e:	2300      	movs	r3, #0
 80049a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049a2:	f001 fa2f 	bl	8005e04 <vPortExitCritical>

	return xReturn;
 80049a6:	68fb      	ldr	r3, [r7, #12]
}
 80049a8:	0018      	movs	r0, r3
 80049aa:	46bd      	mov	sp, r7
 80049ac:	b004      	add	sp, #16
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
 80049be:	e015      	b.n	80049ec <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80049c0:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <vQueueAddToRegistry+0x4c>)
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	00d2      	lsls	r2, r2, #3
 80049c6:	58d3      	ldr	r3, [r2, r3]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10c      	bne.n	80049e6 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <vQueueAddToRegistry+0x4c>)
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	00d2      	lsls	r2, r2, #3
 80049d2:	6839      	ldr	r1, [r7, #0]
 80049d4:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80049d6:	4a09      	ldr	r2, [pc, #36]	; (80049fc <vQueueAddToRegistry+0x4c>)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	18d3      	adds	r3, r2, r3
 80049de:	3304      	adds	r3, #4
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80049e4:	e006      	b.n	80049f4 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	3301      	adds	r3, #1
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2b07      	cmp	r3, #7
 80049f0:	d9e6      	bls.n	80049c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80049f2:	46c0      	nop			; (mov r8, r8)
 80049f4:	46c0      	nop			; (mov r8, r8)
 80049f6:	46bd      	mov	sp, r7
 80049f8:	b004      	add	sp, #16
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	200009a8 	.word	0x200009a8

08004a00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004a10:	f001 f9e6 	bl	8005de0 <vPortEnterCritical>
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	2244      	movs	r2, #68	; 0x44
 8004a18:	5c9b      	ldrb	r3, [r3, r2]
 8004a1a:	b25b      	sxtb	r3, r3
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	d103      	bne.n	8004a28 <vQueueWaitForMessageRestricted+0x28>
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2244      	movs	r2, #68	; 0x44
 8004a24:	2100      	movs	r1, #0
 8004a26:	5499      	strb	r1, [r3, r2]
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2245      	movs	r2, #69	; 0x45
 8004a2c:	5c9b      	ldrb	r3, [r3, r2]
 8004a2e:	b25b      	sxtb	r3, r3
 8004a30:	3301      	adds	r3, #1
 8004a32:	d103      	bne.n	8004a3c <vQueueWaitForMessageRestricted+0x3c>
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	2245      	movs	r2, #69	; 0x45
 8004a38:	2100      	movs	r1, #0
 8004a3a:	5499      	strb	r1, [r3, r2]
 8004a3c:	f001 f9e2 	bl	8005e04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d106      	bne.n	8004a56 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	3324      	adds	r3, #36	; 0x24
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	0018      	movs	r0, r3
 8004a52:	f000 fbc7 	bl	80051e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7ff ff1d 	bl	8004898 <prvUnlockQueue>
	}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	46bd      	mov	sp, r7
 8004a62:	b006      	add	sp, #24
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a66:	b590      	push	{r4, r7, lr}
 8004a68:	b08d      	sub	sp, #52	; 0x34
 8004a6a:	af04      	add	r7, sp, #16
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <xTaskCreateStatic+0x18>
 8004a7a:	b672      	cpsid	i
 8004a7c:	e7fe      	b.n	8004a7c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <xTaskCreateStatic+0x22>
 8004a84:	b672      	cpsid	i
 8004a86:	e7fe      	b.n	8004a86 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a88:	23bc      	movs	r3, #188	; 0xbc
 8004a8a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2bbc      	cmp	r3, #188	; 0xbc
 8004a90:	d001      	beq.n	8004a96 <xTaskCreateStatic+0x30>
 8004a92:	b672      	cpsid	i
 8004a94:	e7fe      	b.n	8004a94 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d020      	beq.n	8004ade <xTaskCreateStatic+0x78>
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d01d      	beq.n	8004ade <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa4:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004aaa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	22b9      	movs	r2, #185	; 0xb9
 8004ab0:	2102      	movs	r1, #2
 8004ab2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ab4:	683c      	ldr	r4, [r7, #0]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	68b9      	ldr	r1, [r7, #8]
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	2300      	movs	r3, #0
 8004abe:	9303      	str	r3, [sp, #12]
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	9302      	str	r3, [sp, #8]
 8004ac4:	2318      	movs	r3, #24
 8004ac6:	18fb      	adds	r3, r7, r3
 8004ac8:	9301      	str	r3, [sp, #4]
 8004aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	0023      	movs	r3, r4
 8004ad0:	f000 f858 	bl	8004b84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f000 f8ec 	bl	8004cb4 <prvAddNewTaskToReadyList>
 8004adc:	e001      	b.n	8004ae2 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ae2:	69bb      	ldr	r3, [r7, #24]
	}
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	b009      	add	sp, #36	; 0x24
 8004aea:	bd90      	pop	{r4, r7, pc}

08004aec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004aec:	b590      	push	{r4, r7, lr}
 8004aee:	b08d      	sub	sp, #52	; 0x34
 8004af0:	af04      	add	r7, sp, #16
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	603b      	str	r3, [r7, #0]
 8004af8:	1dbb      	adds	r3, r7, #6
 8004afa:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004afc:	1dbb      	adds	r3, r7, #6
 8004afe:	881b      	ldrh	r3, [r3, #0]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	0018      	movs	r0, r3
 8004b04:	f001 fa04 	bl	8005f10 <pvPortMalloc>
 8004b08:	0003      	movs	r3, r0
 8004b0a:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d010      	beq.n	8004b34 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004b12:	20bc      	movs	r0, #188	; 0xbc
 8004b14:	f001 f9fc 	bl	8005f10 <pvPortMalloc>
 8004b18:	0003      	movs	r3, r0
 8004b1a:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	631a      	str	r2, [r3, #48]	; 0x30
 8004b28:	e006      	b.n	8004b38 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f001 fa95 	bl	800605c <vPortFree>
 8004b32:	e001      	b.n	8004b38 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d01a      	beq.n	8004b74 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	22b9      	movs	r2, #185	; 0xb9
 8004b42:	2100      	movs	r1, #0
 8004b44:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b46:	1dbb      	adds	r3, r7, #6
 8004b48:	881a      	ldrh	r2, [r3, #0]
 8004b4a:	683c      	ldr	r4, [r7, #0]
 8004b4c:	68b9      	ldr	r1, [r7, #8]
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	2300      	movs	r3, #0
 8004b52:	9303      	str	r3, [sp, #12]
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	9302      	str	r3, [sp, #8]
 8004b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b5a:	9301      	str	r3, [sp, #4]
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	0023      	movs	r3, r4
 8004b62:	f000 f80f 	bl	8004b84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f000 f8a3 	bl	8004cb4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	e002      	b.n	8004b7a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b74:	2301      	movs	r3, #1
 8004b76:	425b      	negs	r3, r3
 8004b78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b7a:	69bb      	ldr	r3, [r7, #24]
	}
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b009      	add	sp, #36	; 0x24
 8004b82:	bd90      	pop	{r4, r7, pc}

08004b84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	001a      	movs	r2, r3
 8004b9c:	21a5      	movs	r1, #165	; 0xa5
 8004b9e:	f001 fb8c 	bl	80062ba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	493e      	ldr	r1, [pc, #248]	; (8004ca4 <prvInitialiseNewTask+0x120>)
 8004baa:	468c      	mov	ip, r1
 8004bac:	4463      	add	r3, ip
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	18d3      	adds	r3, r2, r3
 8004bb2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	2207      	movs	r2, #7
 8004bb8:	4393      	bics	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	2207      	movs	r2, #7
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	d001      	beq.n	8004bc8 <prvInitialiseNewTask+0x44>
 8004bc4:	b672      	cpsid	i
 8004bc6:	e7fe      	b.n	8004bc6 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	e013      	b.n	8004bf6 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	18d3      	adds	r3, r2, r3
 8004bd4:	7818      	ldrb	r0, [r3, #0]
 8004bd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bd8:	2134      	movs	r1, #52	; 0x34
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	18d3      	adds	r3, r2, r3
 8004bde:	185b      	adds	r3, r3, r1
 8004be0:	1c02      	adds	r2, r0, #0
 8004be2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	18d3      	adds	r3, r2, r3
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d006      	beq.n	8004bfe <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b0f      	cmp	r3, #15
 8004bfa:	d9e8      	bls.n	8004bce <prvInitialiseNewTask+0x4a>
 8004bfc:	e000      	b.n	8004c00 <prvInitialiseNewTask+0x7c>
		{
			break;
 8004bfe:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c02:	2243      	movs	r2, #67	; 0x43
 8004c04:	2100      	movs	r1, #0
 8004c06:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	2b37      	cmp	r3, #55	; 0x37
 8004c0c:	d901      	bls.n	8004c12 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004c0e:	2337      	movs	r3, #55	; 0x37
 8004c10:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c14:	6a3a      	ldr	r2, [r7, #32]
 8004c16:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1a:	6a3a      	ldr	r2, [r7, #32]
 8004c1c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c20:	2200      	movs	r2, #0
 8004c22:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c26:	3304      	adds	r3, #4
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7ff fa69 	bl	8004100 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c30:	3318      	adds	r3, #24
 8004c32:	0018      	movs	r0, r3
 8004c34:	f7ff fa64 	bl	8004100 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c3c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	2238      	movs	r2, #56	; 0x38
 8004c42:	1ad2      	subs	r2, r2, r3
 8004c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c46:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c4c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	22b4      	movs	r2, #180	; 0xb4
 8004c52:	2100      	movs	r1, #0
 8004c54:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c58:	22b8      	movs	r2, #184	; 0xb8
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c60:	3354      	adds	r3, #84	; 0x54
 8004c62:	2260      	movs	r2, #96	; 0x60
 8004c64:	2100      	movs	r1, #0
 8004c66:	0018      	movs	r0, r3
 8004c68:	f001 fb27 	bl	80062ba <memset>
 8004c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6e:	4a0e      	ldr	r2, [pc, #56]	; (8004ca8 <prvInitialiseNewTask+0x124>)
 8004c70:	659a      	str	r2, [r3, #88]	; 0x58
 8004c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c74:	4a0d      	ldr	r2, [pc, #52]	; (8004cac <prvInitialiseNewTask+0x128>)
 8004c76:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	4a0d      	ldr	r2, [pc, #52]	; (8004cb0 <prvInitialiseNewTask+0x12c>)
 8004c7c:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	68f9      	ldr	r1, [r7, #12]
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	0018      	movs	r0, r3
 8004c86:	f001 f80d 	bl	8005ca4 <pxPortInitialiseStack>
 8004c8a:	0002      	movs	r2, r0
 8004c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c9a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c9c:	46c0      	nop			; (mov r8, r8)
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	b006      	add	sp, #24
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	3fffffff 	.word	0x3fffffff
 8004ca8:	08006544 	.word	0x08006544
 8004cac:	08006564 	.word	0x08006564
 8004cb0:	08006524 	.word	0x08006524

08004cb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004cbc:	f001 f890 	bl	8005de0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004cc0:	4b2a      	ldr	r3, [pc, #168]	; (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	4b29      	ldr	r3, [pc, #164]	; (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cc8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004cca:	4b29      	ldr	r3, [pc, #164]	; (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004cd2:	4b27      	ldr	r3, [pc, #156]	; (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004cd8:	4b24      	ldr	r3, [pc, #144]	; (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d110      	bne.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ce0:	f000 fb80 	bl	80053e4 <prvInitialiseTaskLists>
 8004ce4:	e00d      	b.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ce6:	4b23      	ldr	r3, [pc, #140]	; (8004d74 <prvAddNewTaskToReadyList+0xc0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004cee:	4b20      	ldr	r3, [pc, #128]	; (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d802      	bhi.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004cfc:	4b1c      	ldr	r3, [pc, #112]	; (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d02:	4b1d      	ldr	r3, [pc, #116]	; (8004d78 <prvAddNewTaskToReadyList+0xc4>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	4b1b      	ldr	r3, [pc, #108]	; (8004d78 <prvAddNewTaskToReadyList+0xc4>)
 8004d0a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004d0c:	4b1a      	ldr	r3, [pc, #104]	; (8004d78 <prvAddNewTaskToReadyList+0xc4>)
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d18:	4b18      	ldr	r3, [pc, #96]	; (8004d7c <prvAddNewTaskToReadyList+0xc8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d903      	bls.n	8004d28 <prvAddNewTaskToReadyList+0x74>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d24:	4b15      	ldr	r3, [pc, #84]	; (8004d7c <prvAddNewTaskToReadyList+0xc8>)
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d2c:	0013      	movs	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	189b      	adds	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4a12      	ldr	r2, [pc, #72]	; (8004d80 <prvAddNewTaskToReadyList+0xcc>)
 8004d36:	189a      	adds	r2, r3, r2
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	0010      	movs	r0, r2
 8004d40:	f7ff f9e9 	bl	8004116 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d44:	f001 f85e 	bl	8005e04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d48:	4b0a      	ldr	r3, [pc, #40]	; (8004d74 <prvAddNewTaskToReadyList+0xc0>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d008      	beq.n	8004d62 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004d50:	4b07      	ldr	r3, [pc, #28]	; (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d201      	bcs.n	8004d62 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004d5e:	f001 f82f 	bl	8005dc0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b002      	add	sp, #8
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	20000ebc 	.word	0x20000ebc
 8004d70:	200009e8 	.word	0x200009e8
 8004d74:	20000ec8 	.word	0x20000ec8
 8004d78:	20000ed8 	.word	0x20000ed8
 8004d7c:	20000ec4 	.word	0x20000ec4
 8004d80:	200009ec 	.word	0x200009ec

08004d84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d84:	b590      	push	{r4, r7, lr}
 8004d86:	b089      	sub	sp, #36	; 0x24
 8004d88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d92:	003a      	movs	r2, r7
 8004d94:	1d39      	adds	r1, r7, #4
 8004d96:	2308      	movs	r3, #8
 8004d98:	18fb      	adds	r3, r7, r3
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f7ff f962 	bl	8004064 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004da0:	683c      	ldr	r4, [r7, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	491e      	ldr	r1, [pc, #120]	; (8004e20 <vTaskStartScheduler+0x9c>)
 8004da8:	481e      	ldr	r0, [pc, #120]	; (8004e24 <vTaskStartScheduler+0xa0>)
 8004daa:	9202      	str	r2, [sp, #8]
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	2300      	movs	r3, #0
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	2300      	movs	r3, #0
 8004db4:	0022      	movs	r2, r4
 8004db6:	f7ff fe56 	bl	8004a66 <xTaskCreateStatic>
 8004dba:	0002      	movs	r2, r0
 8004dbc:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <vTaskStartScheduler+0xa4>)
 8004dbe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004dc0:	4b19      	ldr	r3, [pc, #100]	; (8004e28 <vTaskStartScheduler+0xa4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d002      	beq.n	8004dce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	e001      	b.n	8004dd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d103      	bne.n	8004de0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8004dd8:	f000 fc94 	bl	8005704 <xTimerCreateTimerTask>
 8004ddc:	0003      	movs	r3, r0
 8004dde:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d113      	bne.n	8004e0e <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004de6:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004de8:	4b10      	ldr	r3, [pc, #64]	; (8004e2c <vTaskStartScheduler+0xa8>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	3354      	adds	r3, #84	; 0x54
 8004dee:	001a      	movs	r2, r3
 8004df0:	4b0f      	ldr	r3, [pc, #60]	; (8004e30 <vTaskStartScheduler+0xac>)
 8004df2:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004df4:	4b0f      	ldr	r3, [pc, #60]	; (8004e34 <vTaskStartScheduler+0xb0>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	4252      	negs	r2, r2
 8004dfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004dfc:	4b0e      	ldr	r3, [pc, #56]	; (8004e38 <vTaskStartScheduler+0xb4>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004e02:	4b0e      	ldr	r3, [pc, #56]	; (8004e3c <vTaskStartScheduler+0xb8>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004e08:	f000 ffb6 	bl	8005d78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e0c:	e004      	b.n	8004e18 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3301      	adds	r3, #1
 8004e12:	d101      	bne.n	8004e18 <vTaskStartScheduler+0x94>
 8004e14:	b672      	cpsid	i
 8004e16:	e7fe      	b.n	8004e16 <vTaskStartScheduler+0x92>
}
 8004e18:	46c0      	nop			; (mov r8, r8)
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	b005      	add	sp, #20
 8004e1e:	bd90      	pop	{r4, r7, pc}
 8004e20:	080064a8 	.word	0x080064a8
 8004e24:	080053c5 	.word	0x080053c5
 8004e28:	20000ee0 	.word	0x20000ee0
 8004e2c:	200009e8 	.word	0x200009e8
 8004e30:	20000010 	.word	0x20000010
 8004e34:	20000edc 	.word	0x20000edc
 8004e38:	20000ec8 	.word	0x20000ec8
 8004e3c:	20000ec0 	.word	0x20000ec0

08004e40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004e44:	4b03      	ldr	r3, [pc, #12]	; (8004e54 <vTaskSuspendAll+0x14>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	4b02      	ldr	r3, [pc, #8]	; (8004e54 <vTaskSuspendAll+0x14>)
 8004e4c:	601a      	str	r2, [r3, #0]
}
 8004e4e:	46c0      	nop			; (mov r8, r8)
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000ee4 	.word	0x20000ee4

08004e58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e66:	4b3a      	ldr	r3, [pc, #232]	; (8004f50 <xTaskResumeAll+0xf8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <xTaskResumeAll+0x1a>
 8004e6e:	b672      	cpsid	i
 8004e70:	e7fe      	b.n	8004e70 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e72:	f000 ffb5 	bl	8005de0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e76:	4b36      	ldr	r3, [pc, #216]	; (8004f50 <xTaskResumeAll+0xf8>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	1e5a      	subs	r2, r3, #1
 8004e7c:	4b34      	ldr	r3, [pc, #208]	; (8004f50 <xTaskResumeAll+0xf8>)
 8004e7e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e80:	4b33      	ldr	r3, [pc, #204]	; (8004f50 <xTaskResumeAll+0xf8>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d15b      	bne.n	8004f40 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004e88:	4b32      	ldr	r3, [pc, #200]	; (8004f54 <xTaskResumeAll+0xfc>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d057      	beq.n	8004f40 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e90:	e02f      	b.n	8004ef2 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004e92:	4b31      	ldr	r3, [pc, #196]	; (8004f58 <xTaskResumeAll+0x100>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	3318      	adds	r3, #24
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f7ff f991 	bl	80041c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	3304      	adds	r3, #4
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	f7ff f98c 	bl	80041c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eb2:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <xTaskResumeAll+0x104>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d903      	bls.n	8004ec2 <xTaskResumeAll+0x6a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ebe:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <xTaskResumeAll+0x104>)
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec6:	0013      	movs	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	189b      	adds	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	4a24      	ldr	r2, [pc, #144]	; (8004f60 <xTaskResumeAll+0x108>)
 8004ed0:	189a      	adds	r2, r3, r2
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	0019      	movs	r1, r3
 8004ed8:	0010      	movs	r0, r2
 8004eda:	f7ff f91c 	bl	8004116 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee2:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <xTaskResumeAll+0x10c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d302      	bcc.n	8004ef2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004eec:	4b1e      	ldr	r3, [pc, #120]	; (8004f68 <xTaskResumeAll+0x110>)
 8004eee:	2201      	movs	r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ef2:	4b19      	ldr	r3, [pc, #100]	; (8004f58 <xTaskResumeAll+0x100>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1cb      	bne.n	8004e92 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f00:	f000 fb10 	bl	8005524 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004f04:	4b19      	ldr	r3, [pc, #100]	; (8004f6c <xTaskResumeAll+0x114>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00f      	beq.n	8004f30 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004f10:	f000 f83c 	bl	8004f8c <xTaskIncrementTick>
 8004f14:	1e03      	subs	r3, r0, #0
 8004f16:	d002      	beq.n	8004f1e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004f18:	4b13      	ldr	r3, [pc, #76]	; (8004f68 <xTaskResumeAll+0x110>)
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3b01      	subs	r3, #1
 8004f22:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f2      	bne.n	8004f10 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <xTaskResumeAll+0x114>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f30:	4b0d      	ldr	r3, [pc, #52]	; (8004f68 <xTaskResumeAll+0x110>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f3c:	f000 ff40 	bl	8005dc0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f40:	f000 ff60 	bl	8005e04 <vPortExitCritical>

	return xAlreadyYielded;
 8004f44:	68bb      	ldr	r3, [r7, #8]
}
 8004f46:	0018      	movs	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b004      	add	sp, #16
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	46c0      	nop			; (mov r8, r8)
 8004f50:	20000ee4 	.word	0x20000ee4
 8004f54:	20000ebc 	.word	0x20000ebc
 8004f58:	20000e7c 	.word	0x20000e7c
 8004f5c:	20000ec4 	.word	0x20000ec4
 8004f60:	200009ec 	.word	0x200009ec
 8004f64:	200009e8 	.word	0x200009e8
 8004f68:	20000ed0 	.word	0x20000ed0
 8004f6c:	20000ecc 	.word	0x20000ecc

08004f70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004f76:	4b04      	ldr	r3, [pc, #16]	; (8004f88 <xTaskGetTickCount+0x18>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004f7c:	687b      	ldr	r3, [r7, #4]
}
 8004f7e:	0018      	movs	r0, r3
 8004f80:	46bd      	mov	sp, r7
 8004f82:	b002      	add	sp, #8
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	46c0      	nop			; (mov r8, r8)
 8004f88:	20000ec0 	.word	0x20000ec0

08004f8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f96:	4b4c      	ldr	r3, [pc, #304]	; (80050c8 <xTaskIncrementTick+0x13c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d000      	beq.n	8004fa0 <xTaskIncrementTick+0x14>
 8004f9e:	e083      	b.n	80050a8 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004fa0:	4b4a      	ldr	r3, [pc, #296]	; (80050cc <xTaskIncrementTick+0x140>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004fa8:	4b48      	ldr	r3, [pc, #288]	; (80050cc <xTaskIncrementTick+0x140>)
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d117      	bne.n	8004fe4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004fb4:	4b46      	ldr	r3, [pc, #280]	; (80050d0 <xTaskIncrementTick+0x144>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <xTaskIncrementTick+0x36>
 8004fbe:	b672      	cpsid	i
 8004fc0:	e7fe      	b.n	8004fc0 <xTaskIncrementTick+0x34>
 8004fc2:	4b43      	ldr	r3, [pc, #268]	; (80050d0 <xTaskIncrementTick+0x144>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	4b42      	ldr	r3, [pc, #264]	; (80050d4 <xTaskIncrementTick+0x148>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	4b40      	ldr	r3, [pc, #256]	; (80050d0 <xTaskIncrementTick+0x144>)
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	4b40      	ldr	r3, [pc, #256]	; (80050d4 <xTaskIncrementTick+0x148>)
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	4b40      	ldr	r3, [pc, #256]	; (80050d8 <xTaskIncrementTick+0x14c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	4b3e      	ldr	r3, [pc, #248]	; (80050d8 <xTaskIncrementTick+0x14c>)
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	f000 faa0 	bl	8005524 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004fe4:	4b3d      	ldr	r3, [pc, #244]	; (80050dc <xTaskIncrementTick+0x150>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d34e      	bcc.n	800508c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fee:	4b38      	ldr	r3, [pc, #224]	; (80050d0 <xTaskIncrementTick+0x144>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <xTaskIncrementTick+0x70>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e000      	b.n	8004ffe <xTaskIncrementTick+0x72>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d004      	beq.n	800500c <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005002:	4b36      	ldr	r3, [pc, #216]	; (80050dc <xTaskIncrementTick+0x150>)
 8005004:	2201      	movs	r2, #1
 8005006:	4252      	negs	r2, r2
 8005008:	601a      	str	r2, [r3, #0]
					break;
 800500a:	e03f      	b.n	800508c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800500c:	4b30      	ldr	r3, [pc, #192]	; (80050d0 <xTaskIncrementTick+0x144>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	429a      	cmp	r2, r3
 8005022:	d203      	bcs.n	800502c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005024:	4b2d      	ldr	r3, [pc, #180]	; (80050dc <xTaskIncrementTick+0x150>)
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	601a      	str	r2, [r3, #0]
						break;
 800502a:	e02f      	b.n	800508c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	3304      	adds	r3, #4
 8005030:	0018      	movs	r0, r3
 8005032:	f7ff f8c8 	bl	80041c6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d004      	beq.n	8005048 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	3318      	adds	r3, #24
 8005042:	0018      	movs	r0, r3
 8005044:	f7ff f8bf 	bl	80041c6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800504c:	4b24      	ldr	r3, [pc, #144]	; (80050e0 <xTaskIncrementTick+0x154>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	429a      	cmp	r2, r3
 8005052:	d903      	bls.n	800505c <xTaskIncrementTick+0xd0>
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005058:	4b21      	ldr	r3, [pc, #132]	; (80050e0 <xTaskIncrementTick+0x154>)
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005060:	0013      	movs	r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	189b      	adds	r3, r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4a1e      	ldr	r2, [pc, #120]	; (80050e4 <xTaskIncrementTick+0x158>)
 800506a:	189a      	adds	r2, r3, r2
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	3304      	adds	r3, #4
 8005070:	0019      	movs	r1, r3
 8005072:	0010      	movs	r0, r2
 8005074:	f7ff f84f 	bl	8004116 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800507c:	4b1a      	ldr	r3, [pc, #104]	; (80050e8 <xTaskIncrementTick+0x15c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005082:	429a      	cmp	r2, r3
 8005084:	d3b3      	bcc.n	8004fee <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8005086:	2301      	movs	r3, #1
 8005088:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800508a:	e7b0      	b.n	8004fee <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800508c:	4b16      	ldr	r3, [pc, #88]	; (80050e8 <xTaskIncrementTick+0x15c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005092:	4914      	ldr	r1, [pc, #80]	; (80050e4 <xTaskIncrementTick+0x158>)
 8005094:	0013      	movs	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	189b      	adds	r3, r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	585b      	ldr	r3, [r3, r1]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d907      	bls.n	80050b2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80050a2:	2301      	movs	r3, #1
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	e004      	b.n	80050b2 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80050a8:	4b10      	ldr	r3, [pc, #64]	; (80050ec <xTaskIncrementTick+0x160>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	1c5a      	adds	r2, r3, #1
 80050ae:	4b0f      	ldr	r3, [pc, #60]	; (80050ec <xTaskIncrementTick+0x160>)
 80050b0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80050b2:	4b0f      	ldr	r3, [pc, #60]	; (80050f0 <xTaskIncrementTick+0x164>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 80050ba:	2301      	movs	r3, #1
 80050bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80050be:	697b      	ldr	r3, [r7, #20]
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b006      	add	sp, #24
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	20000ee4 	.word	0x20000ee4
 80050cc:	20000ec0 	.word	0x20000ec0
 80050d0:	20000e74 	.word	0x20000e74
 80050d4:	20000e78 	.word	0x20000e78
 80050d8:	20000ed4 	.word	0x20000ed4
 80050dc:	20000edc 	.word	0x20000edc
 80050e0:	20000ec4 	.word	0x20000ec4
 80050e4:	200009ec 	.word	0x200009ec
 80050e8:	200009e8 	.word	0x200009e8
 80050ec:	20000ecc 	.word	0x20000ecc
 80050f0:	20000ed0 	.word	0x20000ed0

080050f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80050fa:	4b25      	ldr	r3, [pc, #148]	; (8005190 <vTaskSwitchContext+0x9c>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005102:	4b24      	ldr	r3, [pc, #144]	; (8005194 <vTaskSwitchContext+0xa0>)
 8005104:	2201      	movs	r2, #1
 8005106:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005108:	e03d      	b.n	8005186 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 800510a:	4b22      	ldr	r3, [pc, #136]	; (8005194 <vTaskSwitchContext+0xa0>)
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005110:	4b21      	ldr	r3, [pc, #132]	; (8005198 <vTaskSwitchContext+0xa4>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	607b      	str	r3, [r7, #4]
 8005116:	e007      	b.n	8005128 <vTaskSwitchContext+0x34>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <vTaskSwitchContext+0x2e>
 800511e:	b672      	cpsid	i
 8005120:	e7fe      	b.n	8005120 <vTaskSwitchContext+0x2c>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	3b01      	subs	r3, #1
 8005126:	607b      	str	r3, [r7, #4]
 8005128:	491c      	ldr	r1, [pc, #112]	; (800519c <vTaskSwitchContext+0xa8>)
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	0013      	movs	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	189b      	adds	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	585b      	ldr	r3, [r3, r1]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0ee      	beq.n	8005118 <vTaskSwitchContext+0x24>
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	0013      	movs	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	189b      	adds	r3, r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	4a15      	ldr	r2, [pc, #84]	; (800519c <vTaskSwitchContext+0xa8>)
 8005146:	189b      	adds	r3, r3, r2
 8005148:	603b      	str	r3, [r7, #0]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	605a      	str	r2, [r3, #4]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685a      	ldr	r2, [r3, #4]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	3308      	adds	r3, #8
 800515c:	429a      	cmp	r2, r3
 800515e:	d104      	bne.n	800516a <vTaskSwitchContext+0x76>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	605a      	str	r2, [r3, #4]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	4b0b      	ldr	r3, [pc, #44]	; (80051a0 <vTaskSwitchContext+0xac>)
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	4b08      	ldr	r3, [pc, #32]	; (8005198 <vTaskSwitchContext+0xa4>)
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800517a:	4b09      	ldr	r3, [pc, #36]	; (80051a0 <vTaskSwitchContext+0xac>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3354      	adds	r3, #84	; 0x54
 8005180:	001a      	movs	r2, r3
 8005182:	4b08      	ldr	r3, [pc, #32]	; (80051a4 <vTaskSwitchContext+0xb0>)
 8005184:	601a      	str	r2, [r3, #0]
}
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	46bd      	mov	sp, r7
 800518a:	b002      	add	sp, #8
 800518c:	bd80      	pop	{r7, pc}
 800518e:	46c0      	nop			; (mov r8, r8)
 8005190:	20000ee4 	.word	0x20000ee4
 8005194:	20000ed0 	.word	0x20000ed0
 8005198:	20000ec4 	.word	0x20000ec4
 800519c:	200009ec 	.word	0x200009ec
 80051a0:	200009e8 	.word	0x200009e8
 80051a4:	20000010 	.word	0x20000010

080051a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <vTaskPlaceOnEventList+0x14>
 80051b8:	b672      	cpsid	i
 80051ba:	e7fe      	b.n	80051ba <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <vTaskPlaceOnEventList+0x38>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3318      	adds	r3, #24
 80051c2:	001a      	movs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	0011      	movs	r1, r2
 80051c8:	0018      	movs	r0, r3
 80051ca:	f7fe ffc6 	bl	800415a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	2101      	movs	r1, #1
 80051d2:	0018      	movs	r0, r3
 80051d4:	f000 fa42 	bl	800565c <prvAddCurrentTaskToDelayedList>
}
 80051d8:	46c0      	nop			; (mov r8, r8)
 80051da:	46bd      	mov	sp, r7
 80051dc:	b002      	add	sp, #8
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	200009e8 	.word	0x200009e8

080051e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <vTaskPlaceOnEventListRestricted+0x16>
 80051f6:	b672      	cpsid	i
 80051f8:	e7fe      	b.n	80051f8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051fa:	4b0c      	ldr	r3, [pc, #48]	; (800522c <vTaskPlaceOnEventListRestricted+0x48>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3318      	adds	r3, #24
 8005200:	001a      	movs	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	0011      	movs	r1, r2
 8005206:	0018      	movs	r0, r3
 8005208:	f7fe ff85 	bl	8004116 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8005212:	2301      	movs	r3, #1
 8005214:	425b      	negs	r3, r3
 8005216:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	0011      	movs	r1, r2
 800521e:	0018      	movs	r0, r3
 8005220:	f000 fa1c 	bl	800565c <prvAddCurrentTaskToDelayedList>
	}
 8005224:	46c0      	nop			; (mov r8, r8)
 8005226:	46bd      	mov	sp, r7
 8005228:	b004      	add	sp, #16
 800522a:	bd80      	pop	{r7, pc}
 800522c:	200009e8 	.word	0x200009e8

08005230 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <xTaskRemoveFromEventList+0x1a>
 8005246:	b672      	cpsid	i
 8005248:	e7fe      	b.n	8005248 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	3318      	adds	r3, #24
 800524e:	0018      	movs	r0, r3
 8005250:	f7fe ffb9 	bl	80041c6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005254:	4b1e      	ldr	r3, [pc, #120]	; (80052d0 <xTaskRemoveFromEventList+0xa0>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d11d      	bne.n	8005298 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	3304      	adds	r3, #4
 8005260:	0018      	movs	r0, r3
 8005262:	f7fe ffb0 	bl	80041c6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800526a:	4b1a      	ldr	r3, [pc, #104]	; (80052d4 <xTaskRemoveFromEventList+0xa4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d903      	bls.n	800527a <xTaskRemoveFromEventList+0x4a>
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005276:	4b17      	ldr	r3, [pc, #92]	; (80052d4 <xTaskRemoveFromEventList+0xa4>)
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800527e:	0013      	movs	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	189b      	adds	r3, r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4a14      	ldr	r2, [pc, #80]	; (80052d8 <xTaskRemoveFromEventList+0xa8>)
 8005288:	189a      	adds	r2, r3, r2
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	3304      	adds	r3, #4
 800528e:	0019      	movs	r1, r3
 8005290:	0010      	movs	r0, r2
 8005292:	f7fe ff40 	bl	8004116 <vListInsertEnd>
 8005296:	e007      	b.n	80052a8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	3318      	adds	r3, #24
 800529c:	001a      	movs	r2, r3
 800529e:	4b0f      	ldr	r3, [pc, #60]	; (80052dc <xTaskRemoveFromEventList+0xac>)
 80052a0:	0011      	movs	r1, r2
 80052a2:	0018      	movs	r0, r3
 80052a4:	f7fe ff37 	bl	8004116 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ac:	4b0c      	ldr	r3, [pc, #48]	; (80052e0 <xTaskRemoveFromEventList+0xb0>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d905      	bls.n	80052c2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80052b6:	2301      	movs	r3, #1
 80052b8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80052ba:	4b0a      	ldr	r3, [pc, #40]	; (80052e4 <xTaskRemoveFromEventList+0xb4>)
 80052bc:	2201      	movs	r2, #1
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	e001      	b.n	80052c6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80052c6:	68fb      	ldr	r3, [r7, #12]
}
 80052c8:	0018      	movs	r0, r3
 80052ca:	46bd      	mov	sp, r7
 80052cc:	b004      	add	sp, #16
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	20000ee4 	.word	0x20000ee4
 80052d4:	20000ec4 	.word	0x20000ec4
 80052d8:	200009ec 	.word	0x200009ec
 80052dc:	20000e7c 	.word	0x20000e7c
 80052e0:	200009e8 	.word	0x200009e8
 80052e4:	20000ed0 	.word	0x20000ed0

080052e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052f0:	4b05      	ldr	r3, [pc, #20]	; (8005308 <vTaskInternalSetTimeOutState+0x20>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052f8:	4b04      	ldr	r3, [pc, #16]	; (800530c <vTaskInternalSetTimeOutState+0x24>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	605a      	str	r2, [r3, #4]
}
 8005300:	46c0      	nop			; (mov r8, r8)
 8005302:	46bd      	mov	sp, r7
 8005304:	b002      	add	sp, #8
 8005306:	bd80      	pop	{r7, pc}
 8005308:	20000ed4 	.word	0x20000ed4
 800530c:	20000ec0 	.word	0x20000ec0

08005310 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <xTaskCheckForTimeOut+0x14>
 8005320:	b672      	cpsid	i
 8005322:	e7fe      	b.n	8005322 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <xTaskCheckForTimeOut+0x1e>
 800532a:	b672      	cpsid	i
 800532c:	e7fe      	b.n	800532c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800532e:	f000 fd57 	bl	8005de0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005332:	4b1d      	ldr	r3, [pc, #116]	; (80053a8 <xTaskCheckForTimeOut+0x98>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3301      	adds	r3, #1
 8005348:	d102      	bne.n	8005350 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800534a:	2300      	movs	r3, #0
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	e024      	b.n	800539a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	4b15      	ldr	r3, [pc, #84]	; (80053ac <xTaskCheckForTimeOut+0x9c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	429a      	cmp	r2, r3
 800535a:	d007      	beq.n	800536c <xTaskCheckForTimeOut+0x5c>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005366:	2301      	movs	r3, #1
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	e016      	b.n	800539a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	429a      	cmp	r2, r3
 8005374:	d20c      	bcs.n	8005390 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1ad2      	subs	r2, r2, r3
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	0018      	movs	r0, r3
 8005386:	f7ff ffaf 	bl	80052e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800538a:	2300      	movs	r3, #0
 800538c:	617b      	str	r3, [r7, #20]
 800538e:	e004      	b.n	800539a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005396:	2301      	movs	r3, #1
 8005398:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800539a:	f000 fd33 	bl	8005e04 <vPortExitCritical>

	return xReturn;
 800539e:	697b      	ldr	r3, [r7, #20]
}
 80053a0:	0018      	movs	r0, r3
 80053a2:	46bd      	mov	sp, r7
 80053a4:	b006      	add	sp, #24
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	20000ec0 	.word	0x20000ec0
 80053ac:	20000ed4 	.word	0x20000ed4

080053b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80053b4:	4b02      	ldr	r3, [pc, #8]	; (80053c0 <vTaskMissedYield+0x10>)
 80053b6:	2201      	movs	r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
}
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	20000ed0 	.word	0x20000ed0

080053c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80053cc:	f000 f84e 	bl	800546c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80053d0:	4b03      	ldr	r3, [pc, #12]	; (80053e0 <prvIdleTask+0x1c>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d9f9      	bls.n	80053cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80053d8:	f000 fcf2 	bl	8005dc0 <vPortYield>
		prvCheckTasksWaitingTermination();
 80053dc:	e7f6      	b.n	80053cc <prvIdleTask+0x8>
 80053de:	46c0      	nop			; (mov r8, r8)
 80053e0:	200009ec 	.word	0x200009ec

080053e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053ea:	2300      	movs	r3, #0
 80053ec:	607b      	str	r3, [r7, #4]
 80053ee:	e00c      	b.n	800540a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	0013      	movs	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	189b      	adds	r3, r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4a14      	ldr	r2, [pc, #80]	; (800544c <prvInitialiseTaskLists+0x68>)
 80053fc:	189b      	adds	r3, r3, r2
 80053fe:	0018      	movs	r0, r3
 8005400:	f7fe fe60 	bl	80040c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3301      	adds	r3, #1
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b37      	cmp	r3, #55	; 0x37
 800540e:	d9ef      	bls.n	80053f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005410:	4b0f      	ldr	r3, [pc, #60]	; (8005450 <prvInitialiseTaskLists+0x6c>)
 8005412:	0018      	movs	r0, r3
 8005414:	f7fe fe56 	bl	80040c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005418:	4b0e      	ldr	r3, [pc, #56]	; (8005454 <prvInitialiseTaskLists+0x70>)
 800541a:	0018      	movs	r0, r3
 800541c:	f7fe fe52 	bl	80040c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005420:	4b0d      	ldr	r3, [pc, #52]	; (8005458 <prvInitialiseTaskLists+0x74>)
 8005422:	0018      	movs	r0, r3
 8005424:	f7fe fe4e 	bl	80040c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005428:	4b0c      	ldr	r3, [pc, #48]	; (800545c <prvInitialiseTaskLists+0x78>)
 800542a:	0018      	movs	r0, r3
 800542c:	f7fe fe4a 	bl	80040c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005430:	4b0b      	ldr	r3, [pc, #44]	; (8005460 <prvInitialiseTaskLists+0x7c>)
 8005432:	0018      	movs	r0, r3
 8005434:	f7fe fe46 	bl	80040c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005438:	4b0a      	ldr	r3, [pc, #40]	; (8005464 <prvInitialiseTaskLists+0x80>)
 800543a:	4a05      	ldr	r2, [pc, #20]	; (8005450 <prvInitialiseTaskLists+0x6c>)
 800543c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800543e:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <prvInitialiseTaskLists+0x84>)
 8005440:	4a04      	ldr	r2, [pc, #16]	; (8005454 <prvInitialiseTaskLists+0x70>)
 8005442:	601a      	str	r2, [r3, #0]
}
 8005444:	46c0      	nop			; (mov r8, r8)
 8005446:	46bd      	mov	sp, r7
 8005448:	b002      	add	sp, #8
 800544a:	bd80      	pop	{r7, pc}
 800544c:	200009ec 	.word	0x200009ec
 8005450:	20000e4c 	.word	0x20000e4c
 8005454:	20000e60 	.word	0x20000e60
 8005458:	20000e7c 	.word	0x20000e7c
 800545c:	20000e90 	.word	0x20000e90
 8005460:	20000ea8 	.word	0x20000ea8
 8005464:	20000e74 	.word	0x20000e74
 8005468:	20000e78 	.word	0x20000e78

0800546c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005472:	e01a      	b.n	80054aa <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8005474:	f000 fcb4 	bl	8005de0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005478:	4b10      	ldr	r3, [pc, #64]	; (80054bc <prvCheckTasksWaitingTermination+0x50>)
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	3304      	adds	r3, #4
 8005484:	0018      	movs	r0, r3
 8005486:	f7fe fe9e 	bl	80041c6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800548a:	4b0d      	ldr	r3, [pc, #52]	; (80054c0 <prvCheckTasksWaitingTermination+0x54>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	1e5a      	subs	r2, r3, #1
 8005490:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <prvCheckTasksWaitingTermination+0x54>)
 8005492:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005494:	4b0b      	ldr	r3, [pc, #44]	; (80054c4 <prvCheckTasksWaitingTermination+0x58>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	1e5a      	subs	r2, r3, #1
 800549a:	4b0a      	ldr	r3, [pc, #40]	; (80054c4 <prvCheckTasksWaitingTermination+0x58>)
 800549c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800549e:	f000 fcb1 	bl	8005e04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	0018      	movs	r0, r3
 80054a6:	f000 f80f 	bl	80054c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054aa:	4b06      	ldr	r3, [pc, #24]	; (80054c4 <prvCheckTasksWaitingTermination+0x58>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e0      	bne.n	8005474 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	46c0      	nop			; (mov r8, r8)
 80054b6:	46bd      	mov	sp, r7
 80054b8:	b002      	add	sp, #8
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	20000e90 	.word	0x20000e90
 80054c0:	20000ebc 	.word	0x20000ebc
 80054c4:	20000ea4 	.word	0x20000ea4

080054c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3354      	adds	r3, #84	; 0x54
 80054d4:	0018      	movs	r0, r3
 80054d6:	f000 ff05 	bl	80062e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	22b9      	movs	r2, #185	; 0xb9
 80054de:	5c9b      	ldrb	r3, [r3, r2]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d109      	bne.n	80054f8 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	0018      	movs	r0, r3
 80054ea:	f000 fdb7 	bl	800605c <vPortFree>
				vPortFree( pxTCB );
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	0018      	movs	r0, r3
 80054f2:	f000 fdb3 	bl	800605c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80054f6:	e010      	b.n	800551a <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	22b9      	movs	r2, #185	; 0xb9
 80054fc:	5c9b      	ldrb	r3, [r3, r2]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d104      	bne.n	800550c <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	0018      	movs	r0, r3
 8005506:	f000 fda9 	bl	800605c <vPortFree>
	}
 800550a:	e006      	b.n	800551a <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	22b9      	movs	r2, #185	; 0xb9
 8005510:	5c9b      	ldrb	r3, [r3, r2]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d001      	beq.n	800551a <prvDeleteTCB+0x52>
 8005516:	b672      	cpsid	i
 8005518:	e7fe      	b.n	8005518 <prvDeleteTCB+0x50>
	}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	46bd      	mov	sp, r7
 800551e:	b002      	add	sp, #8
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800552a:	4b0e      	ldr	r3, [pc, #56]	; (8005564 <prvResetNextTaskUnblockTime+0x40>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <prvResetNextTaskUnblockTime+0x14>
 8005534:	2301      	movs	r3, #1
 8005536:	e000      	b.n	800553a <prvResetNextTaskUnblockTime+0x16>
 8005538:	2300      	movs	r3, #0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d004      	beq.n	8005548 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800553e:	4b0a      	ldr	r3, [pc, #40]	; (8005568 <prvResetNextTaskUnblockTime+0x44>)
 8005540:	2201      	movs	r2, #1
 8005542:	4252      	negs	r2, r2
 8005544:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005546:	e008      	b.n	800555a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005548:	4b06      	ldr	r3, [pc, #24]	; (8005564 <prvResetNextTaskUnblockTime+0x40>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	4b04      	ldr	r3, [pc, #16]	; (8005568 <prvResetNextTaskUnblockTime+0x44>)
 8005558:	601a      	str	r2, [r3, #0]
}
 800555a:	46c0      	nop			; (mov r8, r8)
 800555c:	46bd      	mov	sp, r7
 800555e:	b002      	add	sp, #8
 8005560:	bd80      	pop	{r7, pc}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	20000e74 	.word	0x20000e74
 8005568:	20000edc 	.word	0x20000edc

0800556c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005572:	4b0a      	ldr	r3, [pc, #40]	; (800559c <xTaskGetSchedulerState+0x30>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d102      	bne.n	8005580 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800557a:	2301      	movs	r3, #1
 800557c:	607b      	str	r3, [r7, #4]
 800557e:	e008      	b.n	8005592 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005580:	4b07      	ldr	r3, [pc, #28]	; (80055a0 <xTaskGetSchedulerState+0x34>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d102      	bne.n	800558e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005588:	2302      	movs	r3, #2
 800558a:	607b      	str	r3, [r7, #4]
 800558c:	e001      	b.n	8005592 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800558e:	2300      	movs	r3, #0
 8005590:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005592:	687b      	ldr	r3, [r7, #4]
	}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	b002      	add	sp, #8
 800559a:	bd80      	pop	{r7, pc}
 800559c:	20000ec8 	.word	0x20000ec8
 80055a0:	20000ee4 	.word	0x20000ee4

080055a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80055b0:	2300      	movs	r3, #0
 80055b2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d044      	beq.n	8005644 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055ba:	4b25      	ldr	r3, [pc, #148]	; (8005650 <xTaskPriorityDisinherit+0xac>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d001      	beq.n	80055c8 <xTaskPriorityDisinherit+0x24>
 80055c4:	b672      	cpsid	i
 80055c6:	e7fe      	b.n	80055c6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <xTaskPriorityDisinherit+0x30>
 80055d0:	b672      	cpsid	i
 80055d2:	e7fe      	b.n	80055d2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d8:	1e5a      	subs	r2, r3, #1
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d02c      	beq.n	8005644 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d128      	bne.n	8005644 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	3304      	adds	r3, #4
 80055f6:	0018      	movs	r0, r3
 80055f8:	f7fe fde5 	bl	80041c6 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005608:	2238      	movs	r2, #56	; 0x38
 800560a:	1ad2      	subs	r2, r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005614:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <xTaskPriorityDisinherit+0xb0>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	429a      	cmp	r2, r3
 800561a:	d903      	bls.n	8005624 <xTaskPriorityDisinherit+0x80>
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005620:	4b0c      	ldr	r3, [pc, #48]	; (8005654 <xTaskPriorityDisinherit+0xb0>)
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005628:	0013      	movs	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	189b      	adds	r3, r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4a09      	ldr	r2, [pc, #36]	; (8005658 <xTaskPriorityDisinherit+0xb4>)
 8005632:	189a      	adds	r2, r3, r2
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	3304      	adds	r3, #4
 8005638:	0019      	movs	r1, r3
 800563a:	0010      	movs	r0, r2
 800563c:	f7fe fd6b 	bl	8004116 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005640:	2301      	movs	r3, #1
 8005642:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005644:	68fb      	ldr	r3, [r7, #12]
	}
 8005646:	0018      	movs	r0, r3
 8005648:	46bd      	mov	sp, r7
 800564a:	b004      	add	sp, #16
 800564c:	bd80      	pop	{r7, pc}
 800564e:	46c0      	nop			; (mov r8, r8)
 8005650:	200009e8 	.word	0x200009e8
 8005654:	20000ec4 	.word	0x20000ec4
 8005658:	200009ec 	.word	0x200009ec

0800565c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005666:	4b21      	ldr	r3, [pc, #132]	; (80056ec <prvAddCurrentTaskToDelayedList+0x90>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800566c:	4b20      	ldr	r3, [pc, #128]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	3304      	adds	r3, #4
 8005672:	0018      	movs	r0, r3
 8005674:	f7fe fda7 	bl	80041c6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	3301      	adds	r3, #1
 800567c:	d10b      	bne.n	8005696 <prvAddCurrentTaskToDelayedList+0x3a>
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d008      	beq.n	8005696 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005684:	4b1a      	ldr	r3, [pc, #104]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	1d1a      	adds	r2, r3, #4
 800568a:	4b1a      	ldr	r3, [pc, #104]	; (80056f4 <prvAddCurrentTaskToDelayedList+0x98>)
 800568c:	0011      	movs	r1, r2
 800568e:	0018      	movs	r0, r3
 8005690:	f7fe fd41 	bl	8004116 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005694:	e026      	b.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	18d3      	adds	r3, r2, r3
 800569c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800569e:	4b14      	ldr	r3, [pc, #80]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d209      	bcs.n	80056c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056ae:	4b12      	ldr	r3, [pc, #72]	; (80056f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	3304      	adds	r3, #4
 80056b8:	0019      	movs	r1, r3
 80056ba:	0010      	movs	r0, r2
 80056bc:	f7fe fd4d 	bl	800415a <vListInsert>
}
 80056c0:	e010      	b.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056c2:	4b0e      	ldr	r3, [pc, #56]	; (80056fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b0a      	ldr	r3, [pc, #40]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3304      	adds	r3, #4
 80056cc:	0019      	movs	r1, r3
 80056ce:	0010      	movs	r0, r2
 80056d0:	f7fe fd43 	bl	800415a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80056d4:	4b0a      	ldr	r3, [pc, #40]	; (8005700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d202      	bcs.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80056de:	4b08      	ldr	r3, [pc, #32]	; (8005700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	601a      	str	r2, [r3, #0]
}
 80056e4:	46c0      	nop			; (mov r8, r8)
 80056e6:	46bd      	mov	sp, r7
 80056e8:	b004      	add	sp, #16
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	20000ec0 	.word	0x20000ec0
 80056f0:	200009e8 	.word	0x200009e8
 80056f4:	20000ea8 	.word	0x20000ea8
 80056f8:	20000e78 	.word	0x20000e78
 80056fc:	20000e74 	.word	0x20000e74
 8005700:	20000edc 	.word	0x20000edc

08005704 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b089      	sub	sp, #36	; 0x24
 8005708:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800570a:	2300      	movs	r3, #0
 800570c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800570e:	f000 fa87 	bl	8005c20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005712:	4b17      	ldr	r3, [pc, #92]	; (8005770 <xTimerCreateTimerTask+0x6c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d020      	beq.n	800575c <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800571a:	2300      	movs	r3, #0
 800571c:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800571e:	2300      	movs	r3, #0
 8005720:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005722:	003a      	movs	r2, r7
 8005724:	1d39      	adds	r1, r7, #4
 8005726:	2308      	movs	r3, #8
 8005728:	18fb      	adds	r3, r7, r3
 800572a:	0018      	movs	r0, r3
 800572c:	f7fe fcb2 	bl	8004094 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005730:	683c      	ldr	r4, [r7, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	490f      	ldr	r1, [pc, #60]	; (8005774 <xTimerCreateTimerTask+0x70>)
 8005738:	480f      	ldr	r0, [pc, #60]	; (8005778 <xTimerCreateTimerTask+0x74>)
 800573a:	9202      	str	r2, [sp, #8]
 800573c:	9301      	str	r3, [sp, #4]
 800573e:	2302      	movs	r3, #2
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	2300      	movs	r3, #0
 8005744:	0022      	movs	r2, r4
 8005746:	f7ff f98e 	bl	8004a66 <xTaskCreateStatic>
 800574a:	0002      	movs	r2, r0
 800574c:	4b0b      	ldr	r3, [pc, #44]	; (800577c <xTimerCreateTimerTask+0x78>)
 800574e:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005750:	4b0a      	ldr	r3, [pc, #40]	; (800577c <xTimerCreateTimerTask+0x78>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8005758:	2301      	movs	r3, #1
 800575a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <xTimerCreateTimerTask+0x62>
 8005762:	b672      	cpsid	i
 8005764:	e7fe      	b.n	8005764 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8005766:	68fb      	ldr	r3, [r7, #12]
}
 8005768:	0018      	movs	r0, r3
 800576a:	46bd      	mov	sp, r7
 800576c:	b005      	add	sp, #20
 800576e:	bd90      	pop	{r4, r7, pc}
 8005770:	20000f18 	.word	0x20000f18
 8005774:	080064b0 	.word	0x080064b0
 8005778:	08005885 	.word	0x08005885
 800577c:	20000f1c 	.word	0x20000f1c

08005780 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005780:	b590      	push	{r4, r7, lr}
 8005782:	b08b      	sub	sp, #44	; 0x2c
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
 800578c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800578e:	2300      	movs	r3, #0
 8005790:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <xTimerGenericCommand+0x1c>
 8005798:	b672      	cpsid	i
 800579a:	e7fe      	b.n	800579a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800579c:	4b1c      	ldr	r3, [pc, #112]	; (8005810 <xTimerGenericCommand+0x90>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d030      	beq.n	8005806 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80057a4:	2414      	movs	r4, #20
 80057a6:	193b      	adds	r3, r7, r4
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80057ac:	193b      	adds	r3, r7, r4
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80057b2:	193b      	adds	r3, r7, r4
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	dc19      	bgt.n	80057f2 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80057be:	f7ff fed5 	bl	800556c <xTaskGetSchedulerState>
 80057c2:	0003      	movs	r3, r0
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d109      	bne.n	80057dc <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80057c8:	4b11      	ldr	r3, [pc, #68]	; (8005810 <xTimerGenericCommand+0x90>)
 80057ca:	6818      	ldr	r0, [r3, #0]
 80057cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057ce:	1939      	adds	r1, r7, r4
 80057d0:	2300      	movs	r3, #0
 80057d2:	f7fe fde6 	bl	80043a2 <xQueueGenericSend>
 80057d6:	0003      	movs	r3, r0
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
 80057da:	e014      	b.n	8005806 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80057dc:	4b0c      	ldr	r3, [pc, #48]	; (8005810 <xTimerGenericCommand+0x90>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	2314      	movs	r3, #20
 80057e2:	18f9      	adds	r1, r7, r3
 80057e4:	2300      	movs	r3, #0
 80057e6:	2200      	movs	r2, #0
 80057e8:	f7fe fddb 	bl	80043a2 <xQueueGenericSend>
 80057ec:	0003      	movs	r3, r0
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
 80057f0:	e009      	b.n	8005806 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80057f2:	4b07      	ldr	r3, [pc, #28]	; (8005810 <xTimerGenericCommand+0x90>)
 80057f4:	6818      	ldr	r0, [r3, #0]
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	2314      	movs	r3, #20
 80057fa:	18f9      	adds	r1, r7, r3
 80057fc:	2300      	movs	r3, #0
 80057fe:	f7fe fe94 	bl	800452a <xQueueGenericSendFromISR>
 8005802:	0003      	movs	r3, r0
 8005804:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005808:	0018      	movs	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	b00b      	add	sp, #44	; 0x2c
 800580e:	bd90      	pop	{r4, r7, pc}
 8005810:	20000f18 	.word	0x20000f18

08005814 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af02      	add	r7, sp, #8
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800581e:	4b18      	ldr	r3, [pc, #96]	; (8005880 <prvProcessExpiredTimer+0x6c>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3304      	adds	r3, #4
 800582c:	0018      	movs	r0, r3
 800582e:	f7fe fcca 	bl	80041c6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d119      	bne.n	800586e <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	18d1      	adds	r1, r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 f8b6 	bl	80059b8 <prvInsertTimerInActiveList>
 800584c:	1e03      	subs	r3, r0, #0
 800584e:	d00e      	beq.n	800586e <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	2300      	movs	r3, #0
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	2300      	movs	r3, #0
 800585a:	2100      	movs	r1, #0
 800585c:	f7ff ff90 	bl	8005780 <xTimerGenericCommand>
 8005860:	0003      	movs	r3, r0
 8005862:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <prvProcessExpiredTimer+0x5a>
 800586a:	b672      	cpsid	i
 800586c:	e7fe      	b.n	800586c <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	0010      	movs	r0, r2
 8005876:	4798      	blx	r3
}
 8005878:	46c0      	nop			; (mov r8, r8)
 800587a:	46bd      	mov	sp, r7
 800587c:	b004      	add	sp, #16
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20000f10 	.word	0x20000f10

08005884 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800588c:	2308      	movs	r3, #8
 800588e:	18fb      	adds	r3, r7, r3
 8005890:	0018      	movs	r0, r3
 8005892:	f000 f851 	bl	8005938 <prvGetNextExpireTime>
 8005896:	0003      	movs	r3, r0
 8005898:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800589a:	68ba      	ldr	r2, [r7, #8]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	0011      	movs	r1, r2
 80058a0:	0018      	movs	r0, r3
 80058a2:	f000 f803 	bl	80058ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80058a6:	f000 f8c9 	bl	8005a3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058aa:	e7ef      	b.n	800588c <prvTimerTask+0x8>

080058ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80058b6:	f7ff fac3 	bl	8004e40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80058ba:	2308      	movs	r3, #8
 80058bc:	18fb      	adds	r3, r7, r3
 80058be:	0018      	movs	r0, r3
 80058c0:	f000 f85a 	bl	8005978 <prvSampleTimeNow>
 80058c4:	0003      	movs	r3, r0
 80058c6:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d129      	bne.n	8005922 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10c      	bne.n	80058ee <prvProcessTimerOrBlockTask+0x42>
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d808      	bhi.n	80058ee <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80058dc:	f7ff fabc 	bl	8004e58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	0011      	movs	r1, r2
 80058e6:	0018      	movs	r0, r3
 80058e8:	f7ff ff94 	bl	8005814 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80058ec:	e01b      	b.n	8005926 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d006      	beq.n	8005902 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80058f4:	4b0e      	ldr	r3, [pc, #56]	; (8005930 <prvProcessTimerOrBlockTask+0x84>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	425a      	negs	r2, r3
 80058fc:	4153      	adcs	r3, r2
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005902:	4b0c      	ldr	r3, [pc, #48]	; (8005934 <prvProcessTimerOrBlockTask+0x88>)
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	0019      	movs	r1, r3
 8005910:	f7ff f876 	bl	8004a00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005914:	f7ff faa0 	bl	8004e58 <xTaskResumeAll>
 8005918:	1e03      	subs	r3, r0, #0
 800591a:	d104      	bne.n	8005926 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800591c:	f000 fa50 	bl	8005dc0 <vPortYield>
}
 8005920:	e001      	b.n	8005926 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8005922:	f7ff fa99 	bl	8004e58 <xTaskResumeAll>
}
 8005926:	46c0      	nop			; (mov r8, r8)
 8005928:	46bd      	mov	sp, r7
 800592a:	b004      	add	sp, #16
 800592c:	bd80      	pop	{r7, pc}
 800592e:	46c0      	nop			; (mov r8, r8)
 8005930:	20000f14 	.word	0x20000f14
 8005934:	20000f18 	.word	0x20000f18

08005938 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005940:	4b0c      	ldr	r3, [pc, #48]	; (8005974 <prvGetNextExpireTime+0x3c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	425a      	negs	r2, r3
 8005948:	4153      	adcs	r3, r2
 800594a:	b2db      	uxtb	r3, r3
 800594c:	001a      	movs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d105      	bne.n	8005966 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800595a:	4b06      	ldr	r3, [pc, #24]	; (8005974 <prvGetNextExpireTime+0x3c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	60fb      	str	r3, [r7, #12]
 8005964:	e001      	b.n	800596a <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	0018      	movs	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	b004      	add	sp, #16
 8005972:	bd80      	pop	{r7, pc}
 8005974:	20000f10 	.word	0x20000f10

08005978 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005980:	f7ff faf6 	bl	8004f70 <xTaskGetTickCount>
 8005984:	0003      	movs	r3, r0
 8005986:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8005988:	4b0a      	ldr	r3, [pc, #40]	; (80059b4 <prvSampleTimeNow+0x3c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	429a      	cmp	r2, r3
 8005990:	d205      	bcs.n	800599e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8005992:	f000 f8eb 	bl	8005b6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	e002      	b.n	80059a4 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80059a4:	4b03      	ldr	r3, [pc, #12]	; (80059b4 <prvSampleTimeNow+0x3c>)
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80059aa:	68fb      	ldr	r3, [r7, #12]
}
 80059ac:	0018      	movs	r0, r3
 80059ae:	46bd      	mov	sp, r7
 80059b0:	b004      	add	sp, #16
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000f20 	.word	0x20000f20

080059b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
 80059c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d812      	bhi.n	8005a04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	1ad2      	subs	r2, r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d302      	bcc.n	80059f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80059ec:	2301      	movs	r3, #1
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	e01b      	b.n	8005a2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80059f2:	4b10      	ldr	r3, [pc, #64]	; (8005a34 <prvInsertTimerInActiveList+0x7c>)
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3304      	adds	r3, #4
 80059fa:	0019      	movs	r1, r3
 80059fc:	0010      	movs	r0, r2
 80059fe:	f7fe fbac 	bl	800415a <vListInsert>
 8005a02:	e012      	b.n	8005a2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d206      	bcs.n	8005a1a <prvInsertTimerInActiveList+0x62>
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d302      	bcc.n	8005a1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005a14:	2301      	movs	r3, #1
 8005a16:	617b      	str	r3, [r7, #20]
 8005a18:	e007      	b.n	8005a2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a1a:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <prvInsertTimerInActiveList+0x80>)
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3304      	adds	r3, #4
 8005a22:	0019      	movs	r1, r3
 8005a24:	0010      	movs	r0, r2
 8005a26:	f7fe fb98 	bl	800415a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005a2a:	697b      	ldr	r3, [r7, #20]
}
 8005a2c:	0018      	movs	r0, r3
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	b006      	add	sp, #24
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	20000f14 	.word	0x20000f14
 8005a38:	20000f10 	.word	0x20000f10

08005a3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005a3c:	b590      	push	{r4, r7, lr}
 8005a3e:	b08d      	sub	sp, #52	; 0x34
 8005a40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005a42:	e07f      	b.n	8005b44 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005a44:	2208      	movs	r2, #8
 8005a46:	18bb      	adds	r3, r7, r2
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	da0f      	bge.n	8005a6e <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005a4e:	18bb      	adds	r3, r7, r2
 8005a50:	3304      	adds	r3, #4
 8005a52:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <prvProcessReceivedCommands+0x22>
 8005a5a:	b672      	cpsid	i
 8005a5c:	e7fe      	b.n	8005a5c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a64:	6858      	ldr	r0, [r3, #4]
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	0019      	movs	r1, r3
 8005a6c:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005a6e:	2208      	movs	r2, #8
 8005a70:	18bb      	adds	r3, r7, r2
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	db64      	blt.n	8005b42 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005a78:	18bb      	adds	r3, r7, r2
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a86:	6a3b      	ldr	r3, [r7, #32]
 8005a88:	3304      	adds	r3, #4
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	f7fe fb9b 	bl	80041c6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005a90:	1d3b      	adds	r3, r7, #4
 8005a92:	0018      	movs	r0, r3
 8005a94:	f7ff ff70 	bl	8005978 <prvSampleTimeNow>
 8005a98:	0003      	movs	r3, r0
 8005a9a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8005a9c:	2308      	movs	r3, #8
 8005a9e:	18fb      	adds	r3, r7, r3
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b09      	cmp	r3, #9
 8005aa4:	d84e      	bhi.n	8005b44 <prvProcessReceivedCommands+0x108>
 8005aa6:	009a      	lsls	r2, r3, #2
 8005aa8:	4b2e      	ldr	r3, [pc, #184]	; (8005b64 <prvProcessReceivedCommands+0x128>)
 8005aaa:	18d3      	adds	r3, r2, r3
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005ab0:	2408      	movs	r4, #8
 8005ab2:	193b      	adds	r3, r7, r4
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	18d1      	adds	r1, r2, r3
 8005abc:	193b      	adds	r3, r7, r4
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	69fa      	ldr	r2, [r7, #28]
 8005ac2:	6a38      	ldr	r0, [r7, #32]
 8005ac4:	f7ff ff78 	bl	80059b8 <prvInsertTimerInActiveList>
 8005ac8:	1e03      	subs	r3, r0, #0
 8005aca:	d03b      	beq.n	8005b44 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005acc:	6a3b      	ldr	r3, [r7, #32]
 8005ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad0:	6a3a      	ldr	r2, [r7, #32]
 8005ad2:	0010      	movs	r0, r2
 8005ad4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d132      	bne.n	8005b44 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ade:	193b      	adds	r3, r7, r4
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	18d2      	adds	r2, r2, r3
 8005ae8:	6a38      	ldr	r0, [r7, #32]
 8005aea:	2300      	movs	r3, #0
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	2300      	movs	r3, #0
 8005af0:	2100      	movs	r1, #0
 8005af2:	f7ff fe45 	bl	8005780 <xTimerGenericCommand>
 8005af6:	0003      	movs	r3, r0
 8005af8:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d121      	bne.n	8005b44 <prvProcessReceivedCommands+0x108>
 8005b00:	b672      	cpsid	i
 8005b02:	e7fe      	b.n	8005b02 <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005b04:	2308      	movs	r3, #8
 8005b06:	18fb      	adds	r3, r7, r3
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005b0e:	6a3b      	ldr	r3, [r7, #32]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <prvProcessReceivedCommands+0xde>
 8005b16:	b672      	cpsid	i
 8005b18:	e7fe      	b.n	8005b18 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	699a      	ldr	r2, [r3, #24]
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	18d1      	adds	r1, r2, r3
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	69fa      	ldr	r2, [r7, #28]
 8005b26:	6a38      	ldr	r0, [r7, #32]
 8005b28:	f7ff ff46 	bl	80059b8 <prvInsertTimerInActiveList>
					break;
 8005b2c:	e00a      	b.n	8005b44 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	222c      	movs	r2, #44	; 0x2c
 8005b32:	5c9b      	ldrb	r3, [r3, r2]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d105      	bne.n	8005b44 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8005b38:	6a3b      	ldr	r3, [r7, #32]
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	f000 fa8e 	bl	800605c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005b40:	e000      	b.n	8005b44 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005b42:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b44:	4b08      	ldr	r3, [pc, #32]	; (8005b68 <prvProcessReceivedCommands+0x12c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2208      	movs	r2, #8
 8005b4a:	18b9      	adds	r1, r7, r2
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	0018      	movs	r0, r3
 8005b50:	f7fe fd5c 	bl	800460c <xQueueReceive>
 8005b54:	1e03      	subs	r3, r0, #0
 8005b56:	d000      	beq.n	8005b5a <prvProcessReceivedCommands+0x11e>
 8005b58:	e774      	b.n	8005a44 <prvProcessReceivedCommands+0x8>
	}
}
 8005b5a:	46c0      	nop			; (mov r8, r8)
 8005b5c:	46c0      	nop			; (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b00b      	add	sp, #44	; 0x2c
 8005b62:	bd90      	pop	{r4, r7, pc}
 8005b64:	080064fc 	.word	0x080064fc
 8005b68:	20000f18 	.word	0x20000f18

08005b6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b72:	e03e      	b.n	8005bf2 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b74:	4b28      	ldr	r3, [pc, #160]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b7e:	4b26      	ldr	r3, [pc, #152]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3304      	adds	r3, #4
 8005b8c:	0018      	movs	r0, r3
 8005b8e:	f7fe fb1a 	bl	80041c6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	0010      	movs	r0, r2
 8005b9a:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	69db      	ldr	r3, [r3, #28]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d126      	bne.n	8005bf2 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	18d3      	adds	r3, r2, r3
 8005bac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d90e      	bls.n	8005bd4 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005bc2:	4b15      	ldr	r3, [pc, #84]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	3304      	adds	r3, #4
 8005bca:	0019      	movs	r1, r3
 8005bcc:	0010      	movs	r0, r2
 8005bce:	f7fe fac4 	bl	800415a <vListInsert>
 8005bd2:	e00e      	b.n	8005bf2 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	2300      	movs	r3, #0
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	2100      	movs	r1, #0
 8005be0:	f7ff fdce 	bl	8005780 <xTimerGenericCommand>
 8005be4:	0003      	movs	r3, r0
 8005be6:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d101      	bne.n	8005bf2 <prvSwitchTimerLists+0x86>
 8005bee:	b672      	cpsid	i
 8005bf0:	e7fe      	b.n	8005bf0 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005bf2:	4b09      	ldr	r3, [pc, #36]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1bb      	bne.n	8005b74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005bfc:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005c02:	4b06      	ldr	r3, [pc, #24]	; (8005c1c <prvSwitchTimerLists+0xb0>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4b04      	ldr	r3, [pc, #16]	; (8005c18 <prvSwitchTimerLists+0xac>)
 8005c08:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8005c0a:	4b04      	ldr	r3, [pc, #16]	; (8005c1c <prvSwitchTimerLists+0xb0>)
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	601a      	str	r2, [r3, #0]
}
 8005c10:	46c0      	nop			; (mov r8, r8)
 8005c12:	46bd      	mov	sp, r7
 8005c14:	b006      	add	sp, #24
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	20000f10 	.word	0x20000f10
 8005c1c:	20000f14 	.word	0x20000f14

08005c20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005c26:	f000 f8db 	bl	8005de0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005c2a:	4b16      	ldr	r3, [pc, #88]	; (8005c84 <prvCheckForValidListAndQueue+0x64>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d123      	bne.n	8005c7a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8005c32:	4b15      	ldr	r3, [pc, #84]	; (8005c88 <prvCheckForValidListAndQueue+0x68>)
 8005c34:	0018      	movs	r0, r3
 8005c36:	f7fe fa45 	bl	80040c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005c3a:	4b14      	ldr	r3, [pc, #80]	; (8005c8c <prvCheckForValidListAndQueue+0x6c>)
 8005c3c:	0018      	movs	r0, r3
 8005c3e:	f7fe fa41 	bl	80040c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005c42:	4b13      	ldr	r3, [pc, #76]	; (8005c90 <prvCheckForValidListAndQueue+0x70>)
 8005c44:	4a10      	ldr	r2, [pc, #64]	; (8005c88 <prvCheckForValidListAndQueue+0x68>)
 8005c46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005c48:	4b12      	ldr	r3, [pc, #72]	; (8005c94 <prvCheckForValidListAndQueue+0x74>)
 8005c4a:	4a10      	ldr	r2, [pc, #64]	; (8005c8c <prvCheckForValidListAndQueue+0x6c>)
 8005c4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005c4e:	4b12      	ldr	r3, [pc, #72]	; (8005c98 <prvCheckForValidListAndQueue+0x78>)
 8005c50:	4a12      	ldr	r2, [pc, #72]	; (8005c9c <prvCheckForValidListAndQueue+0x7c>)
 8005c52:	2100      	movs	r1, #0
 8005c54:	9100      	str	r1, [sp, #0]
 8005c56:	2110      	movs	r1, #16
 8005c58:	200a      	movs	r0, #10
 8005c5a:	f7fe fb30 	bl	80042be <xQueueGenericCreateStatic>
 8005c5e:	0002      	movs	r2, r0
 8005c60:	4b08      	ldr	r3, [pc, #32]	; (8005c84 <prvCheckForValidListAndQueue+0x64>)
 8005c62:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005c64:	4b07      	ldr	r3, [pc, #28]	; (8005c84 <prvCheckForValidListAndQueue+0x64>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d006      	beq.n	8005c7a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005c6c:	4b05      	ldr	r3, [pc, #20]	; (8005c84 <prvCheckForValidListAndQueue+0x64>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a0b      	ldr	r2, [pc, #44]	; (8005ca0 <prvCheckForValidListAndQueue+0x80>)
 8005c72:	0011      	movs	r1, r2
 8005c74:	0018      	movs	r0, r3
 8005c76:	f7fe fe9b 	bl	80049b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c7a:	f000 f8c3 	bl	8005e04 <vPortExitCritical>
}
 8005c7e:	46c0      	nop			; (mov r8, r8)
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	20000f18 	.word	0x20000f18
 8005c88:	20000ee8 	.word	0x20000ee8
 8005c8c:	20000efc 	.word	0x20000efc
 8005c90:	20000f10 	.word	0x20000f10
 8005c94:	20000f14 	.word	0x20000f14
 8005c98:	20000fc4 	.word	0x20000fc4
 8005c9c:	20000f24 	.word	0x20000f24
 8005ca0:	080064b8 	.word	0x080064b8

08005ca4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	3b04      	subs	r3, #4
 8005cb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2280      	movs	r2, #128	; 0x80
 8005cba:	0452      	lsls	r2, r2, #17
 8005cbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3b04      	subs	r3, #4
 8005cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3b04      	subs	r3, #4
 8005cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cd0:	4a08      	ldr	r2, [pc, #32]	; (8005cf4 <pxPortInitialiseStack+0x50>)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	3b14      	subs	r3, #20
 8005cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3b20      	subs	r3, #32
 8005ce6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
}
 8005cea:	0018      	movs	r0, r3
 8005cec:	46bd      	mov	sp, r7
 8005cee:	b004      	add	sp, #16
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	46c0      	nop			; (mov r8, r8)
 8005cf4:	08005cf9 	.word	0x08005cf9

08005cf8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d02:	4b08      	ldr	r3, [pc, #32]	; (8005d24 <prvTaskExitError+0x2c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3301      	adds	r3, #1
 8005d08:	d001      	beq.n	8005d0e <prvTaskExitError+0x16>
 8005d0a:	b672      	cpsid	i
 8005d0c:	e7fe      	b.n	8005d0c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005d0e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005d10:	46c0      	nop			; (mov r8, r8)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d0fc      	beq.n	8005d12 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d18:	46c0      	nop			; (mov r8, r8)
 8005d1a:	46c0      	nop			; (mov r8, r8)
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	b002      	add	sp, #8
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	46c0      	nop			; (mov r8, r8)
 8005d24:	2000000c 	.word	0x2000000c

08005d28 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005d2c:	46c0      	nop			; (mov r8, r8)
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
	...

08005d40 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005d40:	4a0b      	ldr	r2, [pc, #44]	; (8005d70 <pxCurrentTCBConst2>)
 8005d42:	6813      	ldr	r3, [r2, #0]
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	3020      	adds	r0, #32
 8005d48:	f380 8809 	msr	PSP, r0
 8005d4c:	2002      	movs	r0, #2
 8005d4e:	f380 8814 	msr	CONTROL, r0
 8005d52:	f3bf 8f6f 	isb	sy
 8005d56:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005d58:	46ae      	mov	lr, r5
 8005d5a:	bc08      	pop	{r3}
 8005d5c:	bc04      	pop	{r2}
 8005d5e:	b662      	cpsie	i
 8005d60:	4718      	bx	r3
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	46c0      	nop			; (mov r8, r8)
 8005d66:	46c0      	nop			; (mov r8, r8)
 8005d68:	46c0      	nop			; (mov r8, r8)
 8005d6a:	46c0      	nop			; (mov r8, r8)
 8005d6c:	46c0      	nop			; (mov r8, r8)
 8005d6e:	46c0      	nop			; (mov r8, r8)

08005d70 <pxCurrentTCBConst2>:
 8005d70:	200009e8 	.word	0x200009e8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005d74:	46c0      	nop			; (mov r8, r8)
 8005d76:	46c0      	nop			; (mov r8, r8)

08005d78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8005d7c:	4b0e      	ldr	r3, [pc, #56]	; (8005db8 <xPortStartScheduler+0x40>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b0d      	ldr	r3, [pc, #52]	; (8005db8 <xPortStartScheduler+0x40>)
 8005d82:	21ff      	movs	r1, #255	; 0xff
 8005d84:	0409      	lsls	r1, r1, #16
 8005d86:	430a      	orrs	r2, r1
 8005d88:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8005d8a:	4b0b      	ldr	r3, [pc, #44]	; (8005db8 <xPortStartScheduler+0x40>)
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	4b0a      	ldr	r3, [pc, #40]	; (8005db8 <xPortStartScheduler+0x40>)
 8005d90:	21ff      	movs	r1, #255	; 0xff
 8005d92:	0609      	lsls	r1, r1, #24
 8005d94:	430a      	orrs	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005d98:	f000 f898 	bl	8005ecc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d9c:	4b07      	ldr	r3, [pc, #28]	; (8005dbc <xPortStartScheduler+0x44>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005da2:	f7ff ffcd 	bl	8005d40 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005da6:	f7ff f9a5 	bl	80050f4 <vTaskSwitchContext>
	prvTaskExitError();
 8005daa:	f7ff ffa5 	bl	8005cf8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	0018      	movs	r0, r3
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	46c0      	nop			; (mov r8, r8)
 8005db8:	e000ed20 	.word	0xe000ed20
 8005dbc:	2000000c 	.word	0x2000000c

08005dc0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005dc4:	4b05      	ldr	r3, [pc, #20]	; (8005ddc <vPortYield+0x1c>)
 8005dc6:	2280      	movs	r2, #128	; 0x80
 8005dc8:	0552      	lsls	r2, r2, #21
 8005dca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8005dcc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005dd0:	f3bf 8f6f 	isb	sy
}
 8005dd4:	46c0      	nop			; (mov r8, r8)
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	46c0      	nop			; (mov r8, r8)
 8005ddc:	e000ed04 	.word	0xe000ed04

08005de0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005de4:	b672      	cpsid	i
    uxCriticalNesting++;
 8005de6:	4b06      	ldr	r3, [pc, #24]	; (8005e00 <vPortEnterCritical+0x20>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	4b04      	ldr	r3, [pc, #16]	; (8005e00 <vPortEnterCritical+0x20>)
 8005dee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005df0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005df4:	f3bf 8f6f 	isb	sy
}
 8005df8:	46c0      	nop			; (mov r8, r8)
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	2000000c 	.word	0x2000000c

08005e04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005e08:	4b09      	ldr	r3, [pc, #36]	; (8005e30 <vPortExitCritical+0x2c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d101      	bne.n	8005e14 <vPortExitCritical+0x10>
 8005e10:	b672      	cpsid	i
 8005e12:	e7fe      	b.n	8005e12 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005e14:	4b06      	ldr	r3, [pc, #24]	; (8005e30 <vPortExitCritical+0x2c>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	1e5a      	subs	r2, r3, #1
 8005e1a:	4b05      	ldr	r3, [pc, #20]	; (8005e30 <vPortExitCritical+0x2c>)
 8005e1c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8005e1e:	4b04      	ldr	r3, [pc, #16]	; (8005e30 <vPortExitCritical+0x2c>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d100      	bne.n	8005e28 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005e26:	b662      	cpsie	i
    }
}
 8005e28:	46c0      	nop			; (mov r8, r8)
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	46c0      	nop			; (mov r8, r8)
 8005e30:	2000000c 	.word	0x2000000c

08005e34 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005e34:	f3ef 8010 	mrs	r0, PRIMASK
 8005e38:	b672      	cpsid	i
 8005e3a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8005e3c:	46c0      	nop			; (mov r8, r8)
 8005e3e:	0018      	movs	r0, r3

08005e40 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005e40:	f380 8810 	msr	PRIMASK, r0
 8005e44:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005e46:	46c0      	nop			; (mov r8, r8)
	...

08005e50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e50:	f3ef 8009 	mrs	r0, PSP
 8005e54:	4b0e      	ldr	r3, [pc, #56]	; (8005e90 <pxCurrentTCBConst>)
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	3820      	subs	r0, #32
 8005e5a:	6010      	str	r0, [r2, #0]
 8005e5c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005e5e:	4644      	mov	r4, r8
 8005e60:	464d      	mov	r5, r9
 8005e62:	4656      	mov	r6, sl
 8005e64:	465f      	mov	r7, fp
 8005e66:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005e68:	b508      	push	{r3, lr}
 8005e6a:	b672      	cpsid	i
 8005e6c:	f7ff f942 	bl	80050f4 <vTaskSwitchContext>
 8005e70:	b662      	cpsie	i
 8005e72:	bc0c      	pop	{r2, r3}
 8005e74:	6811      	ldr	r1, [r2, #0]
 8005e76:	6808      	ldr	r0, [r1, #0]
 8005e78:	3010      	adds	r0, #16
 8005e7a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005e7c:	46a0      	mov	r8, r4
 8005e7e:	46a9      	mov	r9, r5
 8005e80:	46b2      	mov	sl, r6
 8005e82:	46bb      	mov	fp, r7
 8005e84:	f380 8809 	msr	PSP, r0
 8005e88:	3820      	subs	r0, #32
 8005e8a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005e8c:	4718      	bx	r3
 8005e8e:	46c0      	nop			; (mov r8, r8)

08005e90 <pxCurrentTCBConst>:
 8005e90:	200009e8 	.word	0x200009e8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005e94:	46c0      	nop			; (mov r8, r8)
 8005e96:	46c0      	nop			; (mov r8, r8)

08005e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e9e:	f7ff ffc9 	bl	8005e34 <ulSetInterruptMaskFromISR>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ea6:	f7ff f871 	bl	8004f8c <xTaskIncrementTick>
 8005eaa:	1e03      	subs	r3, r0, #0
 8005eac:	d003      	beq.n	8005eb6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8005eae:	4b06      	ldr	r3, [pc, #24]	; (8005ec8 <xPortSysTickHandler+0x30>)
 8005eb0:	2280      	movs	r2, #128	; 0x80
 8005eb2:	0552      	lsls	r2, r2, #21
 8005eb4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f7ff ffc1 	bl	8005e40 <vClearInterruptMaskFromISR>
}
 8005ebe:	46c0      	nop			; (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b002      	add	sp, #8
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	e000ed04 	.word	0xe000ed04

08005ecc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8005ed0:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <prvSetupTimerInterrupt+0x34>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8005ed6:	4b0b      	ldr	r3, [pc, #44]	; (8005f04 <prvSetupTimerInterrupt+0x38>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005edc:	4b0a      	ldr	r3, [pc, #40]	; (8005f08 <prvSetupTimerInterrupt+0x3c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	22fa      	movs	r2, #250	; 0xfa
 8005ee2:	0091      	lsls	r1, r2, #2
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	f7fa f90f 	bl	8000108 <__udivsi3>
 8005eea:	0003      	movs	r3, r0
 8005eec:	001a      	movs	r2, r3
 8005eee:	4b07      	ldr	r3, [pc, #28]	; (8005f0c <prvSetupTimerInterrupt+0x40>)
 8005ef0:	3a01      	subs	r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8005ef4:	4b02      	ldr	r3, [pc, #8]	; (8005f00 <prvSetupTimerInterrupt+0x34>)
 8005ef6:	2207      	movs	r2, #7
 8005ef8:	601a      	str	r2, [r3, #0]
}
 8005efa:	46c0      	nop			; (mov r8, r8)
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	e000e010 	.word	0xe000e010
 8005f04:	e000e018 	.word	0xe000e018
 8005f08:	20000000 	.word	0x20000000
 8005f0c:	e000e014 	.word	0xe000e014

08005f10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8005f1c:	f7fe ff90 	bl	8004e40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f20:	4b49      	ldr	r3, [pc, #292]	; (8006048 <pvPortMalloc+0x138>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f28:	f000 f8e0 	bl	80060ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f2c:	4b47      	ldr	r3, [pc, #284]	; (800604c <pvPortMalloc+0x13c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	4013      	ands	r3, r2
 8005f34:	d000      	beq.n	8005f38 <pvPortMalloc+0x28>
 8005f36:	e079      	b.n	800602c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d012      	beq.n	8005f64 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8005f3e:	2208      	movs	r2, #8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	189b      	adds	r3, r3, r2
 8005f44:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2207      	movs	r2, #7
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	d00a      	beq.n	8005f64 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2207      	movs	r2, #7
 8005f52:	4393      	bics	r3, r2
 8005f54:	3308      	adds	r3, #8
 8005f56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2207      	movs	r2, #7
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	d001      	beq.n	8005f64 <pvPortMalloc+0x54>
 8005f60:	b672      	cpsid	i
 8005f62:	e7fe      	b.n	8005f62 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d060      	beq.n	800602c <pvPortMalloc+0x11c>
 8005f6a:	4b39      	ldr	r3, [pc, #228]	; (8006050 <pvPortMalloc+0x140>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d85b      	bhi.n	800602c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005f74:	4b37      	ldr	r3, [pc, #220]	; (8006054 <pvPortMalloc+0x144>)
 8005f76:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005f78:	4b36      	ldr	r3, [pc, #216]	; (8006054 <pvPortMalloc+0x144>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f7e:	e004      	b.n	8005f8a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d903      	bls.n	8005f9c <pvPortMalloc+0x8c>
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1f1      	bne.n	8005f80 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005f9c:	4b2a      	ldr	r3, [pc, #168]	; (8006048 <pvPortMalloc+0x138>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d042      	beq.n	800602c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2208      	movs	r2, #8
 8005fac:	189b      	adds	r3, r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	1ad2      	subs	r2, r2, r3
 8005fc0:	2308      	movs	r3, #8
 8005fc2:	005b      	lsls	r3, r3, #1
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d916      	bls.n	8005ff6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	18d3      	adds	r3, r2, r3
 8005fce:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2207      	movs	r2, #7
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	d001      	beq.n	8005fdc <pvPortMalloc+0xcc>
 8005fd8:	b672      	cpsid	i
 8005fda:	e7fe      	b.n	8005fda <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	1ad2      	subs	r2, r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	0018      	movs	r0, r3
 8005ff2:	f000 f8db 	bl	80061ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ff6:	4b16      	ldr	r3, [pc, #88]	; (8006050 <pvPortMalloc+0x140>)
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	1ad2      	subs	r2, r2, r3
 8006000:	4b13      	ldr	r3, [pc, #76]	; (8006050 <pvPortMalloc+0x140>)
 8006002:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006004:	4b12      	ldr	r3, [pc, #72]	; (8006050 <pvPortMalloc+0x140>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	4b13      	ldr	r3, [pc, #76]	; (8006058 <pvPortMalloc+0x148>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	429a      	cmp	r2, r3
 800600e:	d203      	bcs.n	8006018 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006010:	4b0f      	ldr	r3, [pc, #60]	; (8006050 <pvPortMalloc+0x140>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	4b10      	ldr	r3, [pc, #64]	; (8006058 <pvPortMalloc+0x148>)
 8006016:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	4b0b      	ldr	r3, [pc, #44]	; (800604c <pvPortMalloc+0x13c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	431a      	orrs	r2, r3
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800602c:	f7fe ff14 	bl	8004e58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2207      	movs	r2, #7
 8006034:	4013      	ands	r3, r2
 8006036:	d001      	beq.n	800603c <pvPortMalloc+0x12c>
 8006038:	b672      	cpsid	i
 800603a:	e7fe      	b.n	800603a <pvPortMalloc+0x12a>
	return pvReturn;
 800603c:	68fb      	ldr	r3, [r7, #12]
}
 800603e:	0018      	movs	r0, r3
 8006040:	46bd      	mov	sp, r7
 8006042:	b006      	add	sp, #24
 8006044:	bd80      	pop	{r7, pc}
 8006046:	46c0      	nop			; (mov r8, r8)
 8006048:	20001c1c 	.word	0x20001c1c
 800604c:	20001c28 	.word	0x20001c28
 8006050:	20001c20 	.word	0x20001c20
 8006054:	20001c14 	.word	0x20001c14
 8006058:	20001c24 	.word	0x20001c24

0800605c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d035      	beq.n	80060da <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800606e:	2308      	movs	r3, #8
 8006070:	425b      	negs	r3, r3
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	18d3      	adds	r3, r2, r3
 8006076:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	4b18      	ldr	r3, [pc, #96]	; (80060e4 <vPortFree+0x88>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4013      	ands	r3, r2
 8006086:	d101      	bne.n	800608c <vPortFree+0x30>
 8006088:	b672      	cpsid	i
 800608a:	e7fe      	b.n	800608a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d001      	beq.n	8006098 <vPortFree+0x3c>
 8006094:	b672      	cpsid	i
 8006096:	e7fe      	b.n	8006096 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	4b11      	ldr	r3, [pc, #68]	; (80060e4 <vPortFree+0x88>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4013      	ands	r3, r2
 80060a2:	d01a      	beq.n	80060da <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d116      	bne.n	80060da <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	4b0c      	ldr	r3, [pc, #48]	; (80060e4 <vPortFree+0x88>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	43db      	mvns	r3, r3
 80060b6:	401a      	ands	r2, r3
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80060bc:	f7fe fec0 	bl	8004e40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	4b08      	ldr	r3, [pc, #32]	; (80060e8 <vPortFree+0x8c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	18d2      	adds	r2, r2, r3
 80060ca:	4b07      	ldr	r3, [pc, #28]	; (80060e8 <vPortFree+0x8c>)
 80060cc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	0018      	movs	r0, r3
 80060d2:	f000 f86b 	bl	80061ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80060d6:	f7fe febf 	bl	8004e58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	46bd      	mov	sp, r7
 80060de:	b004      	add	sp, #16
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	46c0      	nop			; (mov r8, r8)
 80060e4:	20001c28 	.word	0x20001c28
 80060e8:	20001c20 	.word	0x20001c20

080060ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80060f2:	23c0      	movs	r3, #192	; 0xc0
 80060f4:	011b      	lsls	r3, r3, #4
 80060f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80060f8:	4b26      	ldr	r3, [pc, #152]	; (8006194 <prvHeapInit+0xa8>)
 80060fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2207      	movs	r2, #7
 8006100:	4013      	ands	r3, r2
 8006102:	d00c      	beq.n	800611e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	3307      	adds	r3, #7
 8006108:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2207      	movs	r2, #7
 800610e:	4393      	bics	r3, r2
 8006110:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	1ad2      	subs	r2, r2, r3
 8006118:	4b1e      	ldr	r3, [pc, #120]	; (8006194 <prvHeapInit+0xa8>)
 800611a:	18d3      	adds	r3, r2, r3
 800611c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006122:	4b1d      	ldr	r3, [pc, #116]	; (8006198 <prvHeapInit+0xac>)
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006128:	4b1b      	ldr	r3, [pc, #108]	; (8006198 <prvHeapInit+0xac>)
 800612a:	2200      	movs	r2, #0
 800612c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	18d3      	adds	r3, r2, r3
 8006134:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006136:	2208      	movs	r2, #8
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	1a9b      	subs	r3, r3, r2
 800613c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2207      	movs	r2, #7
 8006142:	4393      	bics	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	4b14      	ldr	r3, [pc, #80]	; (800619c <prvHeapInit+0xb0>)
 800614a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800614c:	4b13      	ldr	r3, [pc, #76]	; (800619c <prvHeapInit+0xb0>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2200      	movs	r2, #0
 8006152:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006154:	4b11      	ldr	r3, [pc, #68]	; (800619c <prvHeapInit+0xb0>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2200      	movs	r2, #0
 800615a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	1ad2      	subs	r2, r2, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800616a:	4b0c      	ldr	r3, [pc, #48]	; (800619c <prvHeapInit+0xb0>)
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	4b0a      	ldr	r3, [pc, #40]	; (80061a0 <prvHeapInit+0xb4>)
 8006178:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	4b09      	ldr	r3, [pc, #36]	; (80061a4 <prvHeapInit+0xb8>)
 8006180:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006182:	4b09      	ldr	r3, [pc, #36]	; (80061a8 <prvHeapInit+0xbc>)
 8006184:	2280      	movs	r2, #128	; 0x80
 8006186:	0612      	lsls	r2, r2, #24
 8006188:	601a      	str	r2, [r3, #0]
}
 800618a:	46c0      	nop			; (mov r8, r8)
 800618c:	46bd      	mov	sp, r7
 800618e:	b004      	add	sp, #16
 8006190:	bd80      	pop	{r7, pc}
 8006192:	46c0      	nop			; (mov r8, r8)
 8006194:	20001014 	.word	0x20001014
 8006198:	20001c14 	.word	0x20001c14
 800619c:	20001c1c 	.word	0x20001c1c
 80061a0:	20001c24 	.word	0x20001c24
 80061a4:	20001c20 	.word	0x20001c20
 80061a8:	20001c28 	.word	0x20001c28

080061ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80061b4:	4b27      	ldr	r3, [pc, #156]	; (8006254 <prvInsertBlockIntoFreeList+0xa8>)
 80061b6:	60fb      	str	r3, [r7, #12]
 80061b8:	e002      	b.n	80061c0 <prvInsertBlockIntoFreeList+0x14>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d8f7      	bhi.n	80061ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	18d3      	adds	r3, r2, r3
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d108      	bne.n	80061ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	685a      	ldr	r2, [r3, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	18d2      	adds	r2, r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	18d2      	adds	r2, r2, r3
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d118      	bne.n	8006234 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	4b14      	ldr	r3, [pc, #80]	; (8006258 <prvInsertBlockIntoFreeList+0xac>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	429a      	cmp	r2, r3
 800620c:	d00d      	beq.n	800622a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685a      	ldr	r2, [r3, #4]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	18d2      	adds	r2, r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	601a      	str	r2, [r3, #0]
 8006228:	e008      	b.n	800623c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800622a:	4b0b      	ldr	r3, [pc, #44]	; (8006258 <prvInsertBlockIntoFreeList+0xac>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	601a      	str	r2, [r3, #0]
 8006232:	e003      	b.n	800623c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	429a      	cmp	r2, r3
 8006242:	d002      	beq.n	800624a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	46bd      	mov	sp, r7
 800624e:	b004      	add	sp, #16
 8006250:	bd80      	pop	{r7, pc}
 8006252:	46c0      	nop			; (mov r8, r8)
 8006254:	20001c14 	.word	0x20001c14
 8006258:	20001c1c 	.word	0x20001c1c

0800625c <__libc_init_array>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	2600      	movs	r6, #0
 8006260:	4d0c      	ldr	r5, [pc, #48]	; (8006294 <__libc_init_array+0x38>)
 8006262:	4c0d      	ldr	r4, [pc, #52]	; (8006298 <__libc_init_array+0x3c>)
 8006264:	1b64      	subs	r4, r4, r5
 8006266:	10a4      	asrs	r4, r4, #2
 8006268:	42a6      	cmp	r6, r4
 800626a:	d109      	bne.n	8006280 <__libc_init_array+0x24>
 800626c:	2600      	movs	r6, #0
 800626e:	f000 f8f9 	bl	8006464 <_init>
 8006272:	4d0a      	ldr	r5, [pc, #40]	; (800629c <__libc_init_array+0x40>)
 8006274:	4c0a      	ldr	r4, [pc, #40]	; (80062a0 <__libc_init_array+0x44>)
 8006276:	1b64      	subs	r4, r4, r5
 8006278:	10a4      	asrs	r4, r4, #2
 800627a:	42a6      	cmp	r6, r4
 800627c:	d105      	bne.n	800628a <__libc_init_array+0x2e>
 800627e:	bd70      	pop	{r4, r5, r6, pc}
 8006280:	00b3      	lsls	r3, r6, #2
 8006282:	58eb      	ldr	r3, [r5, r3]
 8006284:	4798      	blx	r3
 8006286:	3601      	adds	r6, #1
 8006288:	e7ee      	b.n	8006268 <__libc_init_array+0xc>
 800628a:	00b3      	lsls	r3, r6, #2
 800628c:	58eb      	ldr	r3, [r5, r3]
 800628e:	4798      	blx	r3
 8006290:	3601      	adds	r6, #1
 8006292:	e7f2      	b.n	800627a <__libc_init_array+0x1e>
 8006294:	08006584 	.word	0x08006584
 8006298:	08006584 	.word	0x08006584
 800629c:	08006584 	.word	0x08006584
 80062a0:	08006588 	.word	0x08006588

080062a4 <__retarget_lock_acquire_recursive>:
 80062a4:	4770      	bx	lr

080062a6 <__retarget_lock_release_recursive>:
 80062a6:	4770      	bx	lr

080062a8 <memcpy>:
 80062a8:	2300      	movs	r3, #0
 80062aa:	b510      	push	{r4, lr}
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d100      	bne.n	80062b2 <memcpy+0xa>
 80062b0:	bd10      	pop	{r4, pc}
 80062b2:	5ccc      	ldrb	r4, [r1, r3]
 80062b4:	54c4      	strb	r4, [r0, r3]
 80062b6:	3301      	adds	r3, #1
 80062b8:	e7f8      	b.n	80062ac <memcpy+0x4>

080062ba <memset>:
 80062ba:	0003      	movs	r3, r0
 80062bc:	1882      	adds	r2, r0, r2
 80062be:	4293      	cmp	r3, r2
 80062c0:	d100      	bne.n	80062c4 <memset+0xa>
 80062c2:	4770      	bx	lr
 80062c4:	7019      	strb	r1, [r3, #0]
 80062c6:	3301      	adds	r3, #1
 80062c8:	e7f9      	b.n	80062be <memset+0x4>

080062ca <cleanup_glue>:
 80062ca:	b570      	push	{r4, r5, r6, lr}
 80062cc:	000d      	movs	r5, r1
 80062ce:	6809      	ldr	r1, [r1, #0]
 80062d0:	0004      	movs	r4, r0
 80062d2:	2900      	cmp	r1, #0
 80062d4:	d001      	beq.n	80062da <cleanup_glue+0x10>
 80062d6:	f7ff fff8 	bl	80062ca <cleanup_glue>
 80062da:	0029      	movs	r1, r5
 80062dc:	0020      	movs	r0, r4
 80062de:	f000 f877 	bl	80063d0 <_free_r>
 80062e2:	bd70      	pop	{r4, r5, r6, pc}

080062e4 <_reclaim_reent>:
 80062e4:	4b31      	ldr	r3, [pc, #196]	; (80063ac <_reclaim_reent+0xc8>)
 80062e6:	b570      	push	{r4, r5, r6, lr}
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	0004      	movs	r4, r0
 80062ec:	4283      	cmp	r3, r0
 80062ee:	d049      	beq.n	8006384 <_reclaim_reent+0xa0>
 80062f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00a      	beq.n	800630c <_reclaim_reent+0x28>
 80062f6:	2500      	movs	r5, #0
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	42ab      	cmp	r3, r5
 80062fc:	d147      	bne.n	800638e <_reclaim_reent+0xaa>
 80062fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006300:	6819      	ldr	r1, [r3, #0]
 8006302:	2900      	cmp	r1, #0
 8006304:	d002      	beq.n	800630c <_reclaim_reent+0x28>
 8006306:	0020      	movs	r0, r4
 8006308:	f000 f862 	bl	80063d0 <_free_r>
 800630c:	6961      	ldr	r1, [r4, #20]
 800630e:	2900      	cmp	r1, #0
 8006310:	d002      	beq.n	8006318 <_reclaim_reent+0x34>
 8006312:	0020      	movs	r0, r4
 8006314:	f000 f85c 	bl	80063d0 <_free_r>
 8006318:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800631a:	2900      	cmp	r1, #0
 800631c:	d002      	beq.n	8006324 <_reclaim_reent+0x40>
 800631e:	0020      	movs	r0, r4
 8006320:	f000 f856 	bl	80063d0 <_free_r>
 8006324:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006326:	2900      	cmp	r1, #0
 8006328:	d002      	beq.n	8006330 <_reclaim_reent+0x4c>
 800632a:	0020      	movs	r0, r4
 800632c:	f000 f850 	bl	80063d0 <_free_r>
 8006330:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006332:	2900      	cmp	r1, #0
 8006334:	d002      	beq.n	800633c <_reclaim_reent+0x58>
 8006336:	0020      	movs	r0, r4
 8006338:	f000 f84a 	bl	80063d0 <_free_r>
 800633c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800633e:	2900      	cmp	r1, #0
 8006340:	d002      	beq.n	8006348 <_reclaim_reent+0x64>
 8006342:	0020      	movs	r0, r4
 8006344:	f000 f844 	bl	80063d0 <_free_r>
 8006348:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800634a:	2900      	cmp	r1, #0
 800634c:	d002      	beq.n	8006354 <_reclaim_reent+0x70>
 800634e:	0020      	movs	r0, r4
 8006350:	f000 f83e 	bl	80063d0 <_free_r>
 8006354:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006356:	2900      	cmp	r1, #0
 8006358:	d002      	beq.n	8006360 <_reclaim_reent+0x7c>
 800635a:	0020      	movs	r0, r4
 800635c:	f000 f838 	bl	80063d0 <_free_r>
 8006360:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006362:	2900      	cmp	r1, #0
 8006364:	d002      	beq.n	800636c <_reclaim_reent+0x88>
 8006366:	0020      	movs	r0, r4
 8006368:	f000 f832 	bl	80063d0 <_free_r>
 800636c:	69a3      	ldr	r3, [r4, #24]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d008      	beq.n	8006384 <_reclaim_reent+0xa0>
 8006372:	0020      	movs	r0, r4
 8006374:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006376:	4798      	blx	r3
 8006378:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800637a:	2900      	cmp	r1, #0
 800637c:	d002      	beq.n	8006384 <_reclaim_reent+0xa0>
 800637e:	0020      	movs	r0, r4
 8006380:	f7ff ffa3 	bl	80062ca <cleanup_glue>
 8006384:	bd70      	pop	{r4, r5, r6, pc}
 8006386:	5949      	ldr	r1, [r1, r5]
 8006388:	2900      	cmp	r1, #0
 800638a:	d108      	bne.n	800639e <_reclaim_reent+0xba>
 800638c:	3504      	adds	r5, #4
 800638e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006390:	68d9      	ldr	r1, [r3, #12]
 8006392:	2d80      	cmp	r5, #128	; 0x80
 8006394:	d1f7      	bne.n	8006386 <_reclaim_reent+0xa2>
 8006396:	0020      	movs	r0, r4
 8006398:	f000 f81a 	bl	80063d0 <_free_r>
 800639c:	e7af      	b.n	80062fe <_reclaim_reent+0x1a>
 800639e:	680e      	ldr	r6, [r1, #0]
 80063a0:	0020      	movs	r0, r4
 80063a2:	f000 f815 	bl	80063d0 <_free_r>
 80063a6:	0031      	movs	r1, r6
 80063a8:	e7ee      	b.n	8006388 <_reclaim_reent+0xa4>
 80063aa:	46c0      	nop			; (mov r8, r8)
 80063ac:	20000010 	.word	0x20000010

080063b0 <__malloc_lock>:
 80063b0:	b510      	push	{r4, lr}
 80063b2:	4802      	ldr	r0, [pc, #8]	; (80063bc <__malloc_lock+0xc>)
 80063b4:	f7ff ff76 	bl	80062a4 <__retarget_lock_acquire_recursive>
 80063b8:	bd10      	pop	{r4, pc}
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	20001c2c 	.word	0x20001c2c

080063c0 <__malloc_unlock>:
 80063c0:	b510      	push	{r4, lr}
 80063c2:	4802      	ldr	r0, [pc, #8]	; (80063cc <__malloc_unlock+0xc>)
 80063c4:	f7ff ff6f 	bl	80062a6 <__retarget_lock_release_recursive>
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	46c0      	nop			; (mov r8, r8)
 80063cc:	20001c2c 	.word	0x20001c2c

080063d0 <_free_r>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	0005      	movs	r5, r0
 80063d4:	2900      	cmp	r1, #0
 80063d6:	d010      	beq.n	80063fa <_free_r+0x2a>
 80063d8:	1f0c      	subs	r4, r1, #4
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	da00      	bge.n	80063e2 <_free_r+0x12>
 80063e0:	18e4      	adds	r4, r4, r3
 80063e2:	0028      	movs	r0, r5
 80063e4:	f7ff ffe4 	bl	80063b0 <__malloc_lock>
 80063e8:	4a1d      	ldr	r2, [pc, #116]	; (8006460 <_free_r+0x90>)
 80063ea:	6813      	ldr	r3, [r2, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d105      	bne.n	80063fc <_free_r+0x2c>
 80063f0:	6063      	str	r3, [r4, #4]
 80063f2:	6014      	str	r4, [r2, #0]
 80063f4:	0028      	movs	r0, r5
 80063f6:	f7ff ffe3 	bl	80063c0 <__malloc_unlock>
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
 80063fc:	42a3      	cmp	r3, r4
 80063fe:	d908      	bls.n	8006412 <_free_r+0x42>
 8006400:	6821      	ldr	r1, [r4, #0]
 8006402:	1860      	adds	r0, r4, r1
 8006404:	4283      	cmp	r3, r0
 8006406:	d1f3      	bne.n	80063f0 <_free_r+0x20>
 8006408:	6818      	ldr	r0, [r3, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	1841      	adds	r1, r0, r1
 800640e:	6021      	str	r1, [r4, #0]
 8006410:	e7ee      	b.n	80063f0 <_free_r+0x20>
 8006412:	001a      	movs	r2, r3
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <_free_r+0x4e>
 800641a:	42a3      	cmp	r3, r4
 800641c:	d9f9      	bls.n	8006412 <_free_r+0x42>
 800641e:	6811      	ldr	r1, [r2, #0]
 8006420:	1850      	adds	r0, r2, r1
 8006422:	42a0      	cmp	r0, r4
 8006424:	d10b      	bne.n	800643e <_free_r+0x6e>
 8006426:	6820      	ldr	r0, [r4, #0]
 8006428:	1809      	adds	r1, r1, r0
 800642a:	1850      	adds	r0, r2, r1
 800642c:	6011      	str	r1, [r2, #0]
 800642e:	4283      	cmp	r3, r0
 8006430:	d1e0      	bne.n	80063f4 <_free_r+0x24>
 8006432:	6818      	ldr	r0, [r3, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	1841      	adds	r1, r0, r1
 8006438:	6011      	str	r1, [r2, #0]
 800643a:	6053      	str	r3, [r2, #4]
 800643c:	e7da      	b.n	80063f4 <_free_r+0x24>
 800643e:	42a0      	cmp	r0, r4
 8006440:	d902      	bls.n	8006448 <_free_r+0x78>
 8006442:	230c      	movs	r3, #12
 8006444:	602b      	str	r3, [r5, #0]
 8006446:	e7d5      	b.n	80063f4 <_free_r+0x24>
 8006448:	6821      	ldr	r1, [r4, #0]
 800644a:	1860      	adds	r0, r4, r1
 800644c:	4283      	cmp	r3, r0
 800644e:	d103      	bne.n	8006458 <_free_r+0x88>
 8006450:	6818      	ldr	r0, [r3, #0]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	1841      	adds	r1, r0, r1
 8006456:	6021      	str	r1, [r4, #0]
 8006458:	6063      	str	r3, [r4, #4]
 800645a:	6054      	str	r4, [r2, #4]
 800645c:	e7ca      	b.n	80063f4 <_free_r+0x24>
 800645e:	46c0      	nop			; (mov r8, r8)
 8006460:	20001c30 	.word	0x20001c30

08006464 <_init>:
 8006464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006466:	46c0      	nop			; (mov r8, r8)
 8006468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800646a:	bc08      	pop	{r3}
 800646c:	469e      	mov	lr, r3
 800646e:	4770      	bx	lr

08006470 <_fini>:
 8006470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006472:	46c0      	nop			; (mov r8, r8)
 8006474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006476:	bc08      	pop	{r3}
 8006478:	469e      	mov	lr, r3
 800647a:	4770      	bx	lr
