Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 16 11:45:28 2023
| Host         : DESKTOP-BB96HCJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PL_wrapper_control_sets_placed.rpt
| Design       : PL_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             381 |          119 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           21 |
| Yes          | No                    | No                     |             386 |          103 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                       Enable Signal                                                                      |                                                                                              Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                            |                1 |              1 |         1.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                2 |              4 |         2.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_ext/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[1] |                2 |              4 |         2.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                  |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                              |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                            |                1 |              4 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | PL_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                |                1 |              6 |         6.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_enable/CE                                                |                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                             |                1 |              8 |         8.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                3 |              8 |         2.67 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                |                2 |              9 |         4.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/cordic_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_enable/CE                                                |                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/cordic_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_ext/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[3] |                3 |             10 |         3.33 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                3 |             10 |         3.33 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/cordic_1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                  |                                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                  |                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                                                            |                8 |             21 |         2.62 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | PL_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                |                7 |             24 |         3.43 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 | PL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  PL_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          |                                                                                                                                                                                                            |              120 |            384 |         3.20 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


