Running: D:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/DD-Xilinx/Experiment2/half_adder_isim_beh.exe -prj D:/DD-Xilinx/Experiment2/half_adder_beh.prj work.half_adder work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/DD-Xilinx/Experiment2/half_adder.v" into library work
Analyzing Verilog file "D:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_adder
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable D:/DD-Xilinx/Experiment2/half_adder_isim_beh.exe
Fuse Memory Usage: 27288 KB
Fuse CPU Usage: 749 ms
