// Seed: 2215065360
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2
);
endmodule
module module_0 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    output logic id_9,
    output logic id_10,
    output wire id_11,
    input tri id_12,
    output wand id_13,
    output tri0 id_14,
    input wand id_15,
    input tri1 module_1,
    input wire id_17,
    output supply1 id_18,
    input wor id_19,
    input wor id_20,
    input supply1 id_21,
    output tri0 id_22,
    output wor id_23,
    input tri id_24
);
  always_comb id_9 <= -1'b0 == 1;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20
  );
  assign modCall_1.type_4 = 0;
  id_26 :
  assert property (@((id_26) or id_16) -1 ==? 1) id_10 <= id_21;
endmodule
