
  Loading design 'CHIP'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            false
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.30 (0.28V) above low
                                   0.30 (0.28V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            false
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.30 (0.28V) above low
                                   0.30 (0.28V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: R-2020.09-SP5
Date   : Tue Jan 18 09:55:31 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays = 15.10%

  Startpoint: U0/in_code_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/decoder/offset_d_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.12       0.12
  U0/in_code_reg_21_/CLK (DFFX1_HVT)                      0.00       0.12 r
  U0/in_code_reg_21_/Q (DFFX1_HVT)                        0.22       0.34 r
  U0/decoder/in[21] (decoder_SRAM_ADDR_R20_REG_WIDTH12)
                                                          0.00       0.34 r
  U0/decoder/U49/Y (NBUFFX2_HVT)                          0.10 &     0.44 r
  U0/decoder/U87/Y (AND3X1_HVT)                           0.14 &     0.58 r
  U0/decoder/U86/Y (NAND3X0_HVT)                          0.19 &     0.77 f
  U0/decoder/U110/Y (INVX0_HVT)                           0.17 &     0.94 r
  U0/decoder/U512/Y (NAND2X0_HVT)                         0.18 &     1.12 f
  U0/decoder/U232/Y (INVX0_HVT)                           0.17 &     1.29 r
  U0/decoder/U85/Y (AND2X1_HVT)                           0.17 &     1.46 r
  U0/decoder/U84/Y (NAND2X0_HVT)                          0.10 &     1.56 f
  U0/decoder/U130/Y (INVX1_HVT)                           0.07 &     1.63 r
  U0/decoder/U514/Y (AND2X1_HVT)                          0.12 &     1.75 r
  U0/decoder/U631/Y (NAND2X0_HVT)                         0.11 &     1.86 f
  U0/decoder/U642/Y (NOR4X1_HVT)                          0.24 &     2.10 r
  U0/decoder/U649/Y (NAND4X0_HVT)                         0.11 &     2.21 f
  U0/decoder/U371/Y (OA22X1_HVT)                          0.17 &     2.38 f
  U0/decoder/U282/Y (NBUFFX2_HVT)                         0.11 &     2.48 f
  U0/decoder/U283/Y (INVX0_HVT)                           0.06 &     2.54 r
  U0/decoder/U913/Y (NAND2X0_HVT)                         0.10 &     2.64 f
  U0/decoder/U928/Y (OA221X1_HVT)                         0.16 &     2.81 f
  U0/decoder/U359/Y (OA221X1_HVT)                         0.12 &     2.92 f
  U0/decoder/U184/Y (AND4X1_HVT)                          0.15 &     3.07 f
  U0/decoder/U931/Y (NAND2X0_HVT)                         0.06 &     3.13 r
  U0/decoder/U932/Y (AO21X1_HVT)                          0.09 &     3.22 r
  U0/decoder/offset_d_reg_0_/D (DFFX1_HVT)                0.01 &     3.23 r
  data arrival time                                                  3.23

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (propagated)                        0.12       3.32
  U0/decoder/offset_d_reg_0_/CLK (DFFX1_HVT)              0.00       3.32 r
  library setup time                                     -0.08       3.23
  data required time                                                 3.23
  --------------------------------------------------------------------------
  data required time                                                 3.23
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
