INFO: [VRFC 10-163] Analyzing VHDL file "G:/Master-Rep/VLSI/Vivado/4bit binary upcounter/4bit binary upcounter.srcs/sim_1/new/bin4counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin4counter_tb'
