# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/register.vhd" \
"../../../../VivadoProject.srcs/sim_1/new/tb_nregister.vhd" \

# Do not sort compile order
nosort
