##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_XBEE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_XBEE_IntClock:R)
		5.2::Critical Path Report for (UART_XBEE_IntClock:R vs. UART_XBEE_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1             | Frequency: 87.78 MHz  | Target: 0.02 MHz   | 
Clock: Clock_2             | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_2(routed)     | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK           | Frequency: 58.48 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: UART_XBEE_IntClock  | Frequency: 58.48 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             6.6625e+007      66613608    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_XBEE_IntClock  41666.7          24568       N/A              N/A         N/A              N/A         N/A              N/A         
UART_XBEE_IntClock  UART_XBEE_IntClock  1.30417e+007     13025209    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
PWM1_AR_D(0)_PAD  24024         Clock_1:R         
PWM2_AR_G(0)_PAD  23317         Clock_1:R         
PWM_AV_D(0)_PAD   26861         Clock_1:R         
PWM_AV_G(0)_PAD   24279         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 87.78 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BACK:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BACK:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q         macrocell7     1250   1250  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/main_0          macrocell1     3989   5239  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/q               macrocell1     3350   8589  66613608  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  10892  66613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                                iocell13        2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/main_1         macrocell4      5884   7989  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/q              macrocell4      3350  11339  24568  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13629  24568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_XBEE_IntClock
************************************************
Clock: UART_XBEE_IntClock
Frequency: 58.48 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                                iocell13        2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/main_1         macrocell4      5884   7989  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/q              macrocell4      3350  11339  24568  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13629  24568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_XBEE_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                                iocell13        2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/main_1         macrocell4      5884   7989  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/q              macrocell4      3350  11339  24568  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13629  24568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_XBEE_IntClock:R vs. UART_XBEE_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_XBEE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q            macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_counter_load\/main_0  macrocell3    4181   5431  13025209  RISE       1
\UART_XBEE:BUART:rx_counter_load\/q       macrocell3    3350   8781  13025209  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/load   count7cell    2316  11098  13025209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BACK:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BACK:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q         macrocell7     1250   1250  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/main_0          macrocell1     3989   5239  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/q               macrocell1     3350   8589  66613608  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  10892  66613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                                iocell13        2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/main_1         macrocell4      5884   7989  24568  RISE       1
\UART_XBEE:BUART:rx_postpoll\/q              macrocell4      3350  11339  24568  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13629  24568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:pollcount_1\/main_3
Capture Clock  : \UART_XBEE:BUART:pollcount_1\/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                         iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:pollcount_1\/main_3  macrocell28   5884   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:pollcount_0\/main_2
Capture Clock  : \UART_XBEE:BUART:pollcount_0\/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                         iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:pollcount_0\/main_2  macrocell29   5884   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:rx_state_2\/main_8
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 31063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                        iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_8  macrocell25   4989   7094  31063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:rx_status_3\/main_6
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 31063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                         iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_6  macrocell30   4989   7094  31063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:rx_state_0\/main_9
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 31076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                        iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_9  macrocell22   4976   7081  31076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBEE(0)/fb
Path End       : \UART_XBEE:BUART:rx_last\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_last\/clock_0
Path slack     : 31076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_XBEE_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBEE(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBEE(0)/fb                     iocell13      2105   2105  24568  RISE       1
\UART_XBEE:BUART:rx_last\/main_0  macrocell31   4976   7081  31076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_last\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_XBEE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q            macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_counter_load\/main_0  macrocell3    4181   5431  13025209  RISE       1
\UART_XBEE:BUART:rx_counter_load\/q       macrocell3    3350   8781  13025209  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/load   count7cell    2316  11098  13025209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_XBEE:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_XBEE:BUART:sRX:RxSts\/clock
Path slack     : 13028452p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028452  RISE       1
\UART_XBEE:BUART:rx_status_4\/main_1                 macrocell5      2885   6465  13028452  RISE       1
\UART_XBEE:BUART:rx_status_4\/q                      macrocell5      3350   9815  13028452  RISE       1
\UART_XBEE:BUART:sRX:RxSts\/status_4                 statusicell3    2900  12715  13028452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028734p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q                macrocell21     1250   1250  13025209  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5672   6922  13028734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029613p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q                macrocell22     1250   1250  13026321  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4793   6043  13029613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031229p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q               macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/main_0  macrocell27   5678   6928  13031229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/clock_0               macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031562p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q               macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/main_1  macrocell27   5345   6595  13031562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/clock_0               macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031760p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q          macrocell26     1250   1250  13031760  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2647   3897  13031760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_0\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_7
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13032242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_0\/q       macrocell29   1250   1250  13029017  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_7  macrocell30   4664   5914  13032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q         macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_4  macrocell23   4509   5759  13032397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_4
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13032397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q       macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_4  macrocell25   4509   5759  13032397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_4
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13032397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q        macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_4  macrocell30   4509   5759  13032397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032459p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q               macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/main_3  macrocell27   4448   5698  13032459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/clock_0               macrocell27         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_0\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_10
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_0\/q       macrocell29   1250   1250  13029017  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_10  macrocell22   4084   5334  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032886p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q               macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/main_2  macrocell27   4021   5271  13032886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_stop1_reg\/clock_0               macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_4
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13032957p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q       macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_4  macrocell22   3949   5199  13032957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_2\/q
Path End       : \UART_XBEE:BUART:rx_state_3\/main_4
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13032957p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_2\/q       macrocell25   1250   1250  13025859  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_4  macrocell24   3949   5199  13032957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_XBEE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033270  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/main_2   macrocell26   2947   4887  13033270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XBEE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/main_1   macrocell26   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XBEE:BUART:pollcount_1\/main_1
Capture Clock  : \UART_XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:pollcount_1\/main_1        macrocell28   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XBEE:BUART:pollcount_0\/main_1
Capture Clock  : \UART_XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:pollcount_0\/main_1        macrocell29   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XBEE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/main_0   macrocell26   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XBEE:BUART:pollcount_1\/main_0
Capture Clock  : \UART_XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:pollcount_1\/main_0        macrocell28   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XBEE:BUART:pollcount_0\/main_0
Capture Clock  : \UART_XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
\UART_XBEE:BUART:pollcount_0\/main_0        macrocell29   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q         macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_0  macrocell23   3621   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q       macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_0  macrocell25   3621   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q        macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_0  macrocell30   3621   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_1\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_5
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_1\/q       macrocell28   1250   1250  13028675  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_5  macrocell30   3583   4833  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q       macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_0  macrocell22   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_1\/q
Path End       : \UART_XBEE:BUART:rx_state_3\/main_0
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_1\/q       macrocell21   1250   1250  13025209  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_0  macrocell24   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_1\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_8
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033344p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_1\/q      macrocell28   1250   1250  13028675  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_8  macrocell22   3563   4813  13033344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033364p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  13031760  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_2   macrocell22   3542   4792  13033364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:rx_state_3\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033364p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  13031760  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_2   macrocell24   3542   4792  13033364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XBEE:BUART:rx_state_0\/main_6
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_6         macrocell22   2823   4763  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XBEE:BUART:rx_state_3\/main_6
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_6         macrocell24   2823   4763  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XBEE:BUART:rx_state_0\/main_5
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_5         macrocell22   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XBEE:BUART:rx_state_3\/main_5
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_5         macrocell24   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XBEE:BUART:rx_state_0\/main_7
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_7         macrocell22   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XBEE:BUART:rx_state_3\/main_7
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_7         macrocell24   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_7       macrocell23   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XBEE:BUART:rx_state_2\/main_7
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_7         macrocell25   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_6       macrocell23   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XBEE:BUART:rx_state_2\/main_6
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_6         macrocell25   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_5       macrocell23   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XBEE:BUART:rx_state_2\/main_5
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_5         macrocell25   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033487p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q   macrocell26   1250   1250  13031760  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_2  macrocell23   3419   4669  13033487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033487p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  13031760  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_2   macrocell25   3419   4669  13033487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_bitclk_enable\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_2
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033487p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_bitclk_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  13031760  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_2  macrocell30   3419   4669  13033487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q         macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_3  macrocell23   3105   4355  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q       macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_3  macrocell25   3105   4355  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q        macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_3  macrocell30   3105   4355  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q         macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/main_1  macrocell23   3075   4325  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q       macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_1  macrocell25   3075   4325  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_status_3\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q        macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_status_3\/main_1  macrocell30   3075   4325  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_load_fifo\/q
Path End       : \UART_XBEE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_load_fifo\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_load_fifo\/q            macrocell23     1250   1250  13031021  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3406   4656  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q       macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_1  macrocell22   2949   4199  13033958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_0\/q
Path End       : \UART_XBEE:BUART:rx_state_3\/main_1
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_0\/q       macrocell22   1250   1250  13026321  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_1  macrocell24   2949   4199  13033958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_state_0\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033959p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q       macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_state_0\/main_3  macrocell22   2948   4198  13033959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_state_3\/q
Path End       : \UART_XBEE:BUART:rx_state_3\/main_3
Capture Clock  : \UART_XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033959p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_state_3\/q       macrocell24   1250   1250  13026291  RISE       1
\UART_XBEE:BUART:rx_state_3\/main_3  macrocell24   2948   4198  13033959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_3\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_1\/q
Path End       : \UART_XBEE:BUART:pollcount_1\/main_2
Capture Clock  : \UART_XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_1\/q       macrocell28   1250   1250  13028675  RISE       1
\UART_XBEE:BUART:pollcount_1\/main_2  macrocell28   2632   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_last\/q
Path End       : \UART_XBEE:BUART:rx_state_2\/main_9
Capture Clock  : \UART_XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13034586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_last\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_last\/q          macrocell31   1250   1250  13034586  RISE       1
\UART_XBEE:BUART:rx_state_2\/main_9  macrocell25   2321   3571  13034586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_state_2\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_0\/q
Path End       : \UART_XBEE:BUART:pollcount_1\/main_4
Capture Clock  : \UART_XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_0\/q       macrocell29   1250   1250  13029017  RISE       1
\UART_XBEE:BUART:pollcount_1\/main_4  macrocell28   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:pollcount_0\/q
Path End       : \UART_XBEE:BUART:pollcount_0\/main_3
Capture Clock  : \UART_XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:pollcount_0\/q       macrocell29   1250   1250  13029017  RISE       1
\UART_XBEE:BUART:pollcount_0\/main_3  macrocell29   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:pollcount_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XBEE:BUART:rx_status_3\/q
Path End       : \UART_XBEE:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_XBEE:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_XBEE_IntClock:R#1 vs. UART_XBEE_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:rx_status_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_XBEE:BUART:rx_status_3\/q       macrocell30    1250   1250  13037014  RISE       1
\UART_XBEE:BUART:sRX:RxSts\/status_3  statusicell3   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_XBEE:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BACK:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BACK:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q         macrocell7     1250   1250  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/main_0          macrocell1     3989   5239  66613608  RISE       1
\PWM_BACK:PWMUDB:status_2\/q               macrocell1     3350   8589  66613608  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  10892  66613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66613695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q        macrocell7      1250   1250  66613608  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3995   5245  66613695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66613870p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  66613780  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2780   5070  66613870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_FRONT:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_FRONT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  66613931  RISE       1
\PWM_FRONT:PWMUDB:status_2\/main_1          macrocell2      2611   4901  66613931  RISE       1
\PWM_FRONT:PWMUDB:status_2\/q               macrocell2      3350   8251  66613931  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2318  10569  66613931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  66613931  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2604   4894  66614046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:runmode_enable\/q
Path End       : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614588p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:runmode_enable\/q        macrocell14     1250   1250  66614588  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3102   4352  66614588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_BACK:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_BACK:PWMUDB:prevCompare1\/clock_0
Path slack     : 66614831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  66614831  RISE       1
\PWM_BACK:PWMUDB:prevCompare1\/main_0    macrocell8      4149   6659  66614831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:prevCompare1\/clock_0                     macrocell8          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_BACK:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_BACK:PWMUDB:status_0\/clock_0
Path slack     : 66614831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  66614831  RISE       1
\PWM_BACK:PWMUDB:status_0\/main_1        macrocell10     4149   6659  66614831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:status_0\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : Net_747/main_0
Capture Clock  : Net_747/clock_0
Path slack     : 66615332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  66613608  RISE       1
Net_747/main_0                      macrocell13   4908   6158  66615332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_747/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:runmode_enable\/q
Path End       : Net_693/main_0
Capture Clock  : Net_693/clock_0
Path slack     : 66616279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  66613608  RISE       1
Net_693/main_0                      macrocell12   3961   5211  66616279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_693/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_693/main_1
Capture Clock  : Net_693/clock_0
Path slack     : 66616341p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  66614831  RISE       1
Net_693/main_1                           macrocell12     2639   5149  66616341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_693/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:status_0\/q
Path End       : \PWM_BACK:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_BACK:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66616557p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:status_0\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:status_0\/q               macrocell10    1250   1250  66616557  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/status_0  statusicell1   6693   7943  66616557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:prevCompare2\/q
Path End       : \PWM_BACK:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_BACK:PWMUDB:status_1\/clock_0
Path slack     : 66616590p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:prevCompare2\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:prevCompare2\/q   macrocell9    1250   1250  66616590  RISE       1
\PWM_BACK:PWMUDB:status_1\/main_0  macrocell11   3650   4900  66616590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:status_1\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_BACK:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_BACK:PWMUDB:runmode_enable\/clock_0
Path slack     : 66616608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk1:ctrlreg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  66616608  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/main_0      macrocell7     3672   4882  66616608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:runmode_enable\/clock_0                   macrocell7          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_FRONT:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_FRONT:PWMUDB:prevCompare1\/clock_0
Path slack     : 66616678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  66616678  RISE       1
\PWM_FRONT:PWMUDB:prevCompare1\/main_0    macrocell15     2302   4812  66616678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:prevCompare1\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_FRONT:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_FRONT:PWMUDB:status_0\/clock_0
Path slack     : 66616678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  66616678  RISE       1
\PWM_FRONT:PWMUDB:status_0\/main_1        macrocell17     2302   4812  66616678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:status_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_766/main_1
Capture Clock  : Net_766/clock_0
Path slack     : 66616678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  66616678  RISE       1
Net_766/main_1                            macrocell19     2302   4812  66616678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_766/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:runmode_enable\/q
Path End       : Net_766/main_0
Capture Clock  : Net_766/clock_0
Path slack     : 66617148p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  66614588  RISE       1
Net_766/main_0                       macrocell19   3092   4342  66617148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_766/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:runmode_enable\/q
Path End       : Net_767/main_0
Capture Clock  : Net_767/clock_0
Path slack     : 66617269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  66614588  RISE       1
Net_767/main_0                       macrocell20   2971   4221  66617269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_767/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_FRONT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_FRONT:PWMUDB:runmode_enable\/clock_0
Path slack     : 66617931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  66617931  RISE       1
\PWM_FRONT:PWMUDB:runmode_enable\/main_0      macrocell14    2349   3559  66617931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:prevCompare1\/q
Path End       : \PWM_FRONT:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_FRONT:PWMUDB:status_0\/clock_0
Path slack     : 66617936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:prevCompare1\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  66617936  RISE       1
\PWM_FRONT:PWMUDB:status_0\/main_0  macrocell17   2304   3554  66617936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:status_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:prevCompare2\/q
Path End       : \PWM_FRONT:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_FRONT:PWMUDB:status_1\/clock_0
Path slack     : 66617945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:prevCompare2\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  66617945  RISE       1
\PWM_FRONT:PWMUDB:status_1\/main_0  macrocell18   2295   3545  66617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:status_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:prevCompare1\/q
Path End       : \PWM_BACK:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_BACK:PWMUDB:status_0\/clock_0
Path slack     : 66617950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:prevCompare1\/clock_0                     macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:prevCompare1\/q   macrocell8    1250   1250  66617950  RISE       1
\PWM_BACK:PWMUDB:status_0\/main_0  macrocell10   2290   3540  66617950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:status_0\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:status_1\/q
Path End       : \PWM_FRONT:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_FRONT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:status_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:status_1\/q               macrocell18    1250   1250  66620929  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2321   3571  66620929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_FRONT:PWMUDB:status_0\/q
Path End       : \PWM_FRONT:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_FRONT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:status_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_FRONT:PWMUDB:status_0\/q               macrocell17    1250   1250  66620936  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2314   3564  66620936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_FRONT:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BACK:PWMUDB:status_1\/q
Path End       : \PWM_BACK:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_BACK:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66625000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:status_1\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_BACK:PWMUDB:status_1\/q               macrocell11    1250   1250  66620951  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  66620951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_BACK:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

