# Optimizing-Clock-Driver
For a given set of clock buffers, I designed an optimal scheme of scaling CMOS inverterchains to obtain minimum delay while imposing a bound on the skew time.
