git clone --depth 1 --no-tags https://github.com/AlaaTaha32/AMBA-AHB-2-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/732850487
git clone --depth 1 --no-tags https://github.com/elkw/EECS_251A-ASIC_Project-RISC-V-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/732805205
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/EIS_001.git f:/verilog_sva_gh_scraper/data/full_repos/732797934
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/732595193
git clone --depth 1 --no-tags https://github.com/HashimotoKoichi/OpenMPW.git f:/verilog_sva_gh_scraper/data/full_repos/732748131
git clone --depth 1 --no-tags https://github.com/PDrookie/digital_system.git f:/verilog_sva_gh_scraper/data/full_repos/733051284
git clone --depth 1 --no-tags https://github.com/Manish0120/Washing-Machine-Controller-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/733764503
git clone --depth 1 --no-tags https://github.com/andyfremont/riscV32biot.git f:/verilog_sva_gh_scraper/data/full_repos/734202121
git clone --depth 1 --no-tags https://github.com/GuiYago2015/processador8bits.git f:/verilog_sva_gh_scraper/data/full_repos/734562385
git clone --depth 1 --no-tags https://github.com/Northeus/LearnVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/733850253
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/moore-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/734987954
git clone --depth 1 --no-tags https://github.com/zhangfeiww/FPGA_uart.git f:/verilog_sva_gh_scraper/data/full_repos/735449247
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Fulladder_Halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/734655393
git clone --depth 1 --no-tags https://github.com/AlexHoferW23/W23.git f:/verilog_sva_gh_scraper/data/full_repos/732935336
git clone --depth 1 --no-tags https://github.com/SelimAbdelwahab/DE1-SoC_Connect_Four.git f:/verilog_sva_gh_scraper/data/full_repos/735760846
git clone --depth 1 --no-tags https://github.com/HarishMarepalli/CMPE-200-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/736054585
git clone --depth 1 --no-tags https://github.com/Prime-KEM/Pseudomersenne_reduce_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/736266477
git clone --depth 1 --no-tags https://github.com/iahks/VLSI_System_Testing.git f:/verilog_sva_gh_scraper/data/full_repos/736417335
git clone --depth 1 --no-tags https://github.com/kyojiawaki/compRTL.v.git f:/verilog_sva_gh_scraper/data/full_repos/735004817
git clone --depth 1 --no-tags https://github.com/lyt105u/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/736564770
git clone --depth 1 --no-tags https://github.com/Elijah-Ye/RISC-V_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/736723694
git clone --depth 1 --no-tags https://github.com/navnoorsingh0309/LED_Chasing_Game.git f:/verilog_sva_gh_scraper/data/full_repos/736766424
git clone --depth 1 --no-tags https://github.com/xfwduke/verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/737725598
git clone --depth 1 --no-tags https://github.com/Kalclavia/ARMv8-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/737193199
git clone --depth 1 --no-tags https://github.com/AntR22/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/737198462
git clone --depth 1 --no-tags https://github.com/vicharak-in/vaaman-ahb-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735909877
git clone --depth 1 --no-tags https://github.com/garrettknuf/WS2812B-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/734872960
git clone --depth 1 --no-tags https://github.com/kyjiang24/iclab2022.git f:/verilog_sva_gh_scraper/data/full_repos/738143730
git clone --depth 1 --no-tags https://github.com/omardoesart/PIC8259.git f:/verilog_sva_gh_scraper/data/full_repos/737579949
git clone --depth 1 --no-tags https://github.com/zevv/yosys.git f:/verilog_sva_gh_scraper/data/full_repos/739538771
git clone --depth 1 --no-tags https://github.com/gabrielzinCoelho/Verilog_Sudoku.git f:/verilog_sva_gh_scraper/data/full_repos/732721379
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/EIS_002.git f:/verilog_sva_gh_scraper/data/full_repos/733931442
git clone --depth 1 --no-tags https://github.com/ThomasHadner/EntwurfIntegrierterSchaltungen_Hadner.git f:/verilog_sva_gh_scraper/data/full_repos/732939562
git clone --depth 1 --no-tags https://github.com/WavJaby/1121_NCKU_IntroDigitalSystemFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/736427606
git clone --depth 1 --no-tags https://github.com/yuyu0830/FPGA_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/738536948
git clone --depth 1 --no-tags https://github.com/sdakul19/ECSE_318_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/739397019
git clone --depth 1 --no-tags https://github.com/matiasilva/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/736063966
git clone --depth 1 --no-tags https://github.com/vitlukhi1011/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/737569986
git clone --depth 1 --no-tags https://github.com/Nikhil-Vishnoi/Bayse3-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/732567837
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIRFILTER_NEW.git f:/verilog_sva_gh_scraper/data/full_repos/733577214
git clone --depth 1 --no-tags https://github.com/CCCBruce/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/733697490
git clone --depth 1 --no-tags https://github.com/ericmaclean/BRAM-Music-Player.git f:/verilog_sva_gh_scraper/data/full_repos/733234038
git clone --depth 1 --no-tags https://github.com/JacoboJin/Grow-RV32.git f:/verilog_sva_gh_scraper/data/full_repos/734215620
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/8-bit-addr.git f:/verilog_sva_gh_scraper/data/full_repos/736131274
git clone --depth 1 --no-tags https://github.com/DgTanDat/Verilog-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/735931319
git clone --depth 1 --no-tags https://github.com/A-MilkyCat/DClab_final.git f:/verilog_sva_gh_scraper/data/full_repos/733029133
git clone --depth 1 --no-tags https://github.com/celiikerenn/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/736761098
git clone --depth 1 --no-tags https://github.com/Sameersinghere/mavencourse.git f:/verilog_sva_gh_scraper/data/full_repos/736610142
git clone --depth 1 --no-tags https://github.com/utkarshad21/Ring-Johnson-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/736945320
git clone --depth 1 --no-tags https://github.com/Kalclavia/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/737088794
git clone --depth 1 --no-tags https://github.com/Tony-TTran/verilog_vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/737150823
git clone --depth 1 --no-tags https://github.com/awmiller/test_analog1.git f:/verilog_sva_gh_scraper/data/full_repos/734384053
git clone --depth 1 --no-tags https://github.com/tvarna10/3201-Project.git f:/verilog_sva_gh_scraper/data/full_repos/734467207
git clone --depth 1 --no-tags https://github.com/RicardoMayoral/MIPS-PPU.git f:/verilog_sva_gh_scraper/data/full_repos/734528318
git clone --depth 1 --no-tags https://github.com/martianwei/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/734982332
git clone --depth 1 --no-tags https://github.com/Zameo08/Demo.git f:/verilog_sva_gh_scraper/data/full_repos/734748163
git clone --depth 1 --no-tags https://github.com/TalhaSemihGunduz/FB_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737621932
git clone --depth 1 --no-tags https://github.com/DomnikBrandstetter/4Bit_FanCTRL_TinyTapeout.git f:/verilog_sva_gh_scraper/data/full_repos/732943145
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/Mtech_MiniProject-GCD-computaion-using-repeated-substration.git f:/verilog_sva_gh_scraper/data/full_repos/737496230
git clone --depth 1 --no-tags https://github.com/NCSECNO1/DDS_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/737737017
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/737795857
git clone --depth 1 --no-tags https://github.com/guruprasad1003/Router1-3.git f:/verilog_sva_gh_scraper/data/full_repos/738208900
git clone --depth 1 --no-tags https://github.com/vakeesank99/MIPS_simple_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/738797128
git clone --depth 1 --no-tags https://github.com/alex-951/Mips32-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/739207371
git clone --depth 1 --no-tags https://github.com/DarhenWu/SPI_CHIP.git f:/verilog_sva_gh_scraper/data/full_repos/739261576
git clone --depth 1 --no-tags https://github.com/MohamedRuby/L1-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/739382416
git clone --depth 1 --no-tags https://github.com/plsngan/ecdsa_srcs.git f:/verilog_sva_gh_scraper/data/full_repos/739524048
git clone --depth 1 --no-tags https://github.com/y111321016/fpga-final_project.git f:/verilog_sva_gh_scraper/data/full_repos/738490112
git clone --depth 1 --no-tags https://github.com/riscv-yyds/rv32e_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/735751062
git clone --depth 1 --no-tags https://github.com/kalinf/tetris_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/733533314
git clone --depth 1 --no-tags https://github.com/Aidan-McNay/rsa-xcel.git f:/verilog_sva_gh_scraper/data/full_repos/736692908
git clone --depth 1 --no-tags https://github.com/Bhanuka-Anjana/32-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/734204487
git clone --depth 1 --no-tags https://github.com/rishabh4749/4bit_Shift_Right.git f:/verilog_sva_gh_scraper/data/full_repos/737715820
git clone --depth 1 --no-tags https://github.com/srivaishnavix/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/732600590
git clone --depth 1 --no-tags https://github.com/z-huu/Connect-Four-DE1_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/734911023
git clone --depth 1 --no-tags https://github.com/liron111230/Alarm_Clock-project-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735666483
git clone --depth 1 --no-tags https://github.com/sraj77k/100_RTL_Coding.git f:/verilog_sva_gh_scraper/data/full_repos/735008470
git clone --depth 1 --no-tags https://github.com/Qin-shihuang/BUAA_CO_2023.git f:/verilog_sva_gh_scraper/data/full_repos/737294970
git clone --depth 1 --no-tags https://github.com/SivaPrasad65/100_DAYS_OF_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/737536863
git clone --depth 1 --no-tags https://github.com/Knave16/Flapga-Bird.git f:/verilog_sva_gh_scraper/data/full_repos/732907001
git clone --depth 1 --no-tags https://github.com/PothulaSuma/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/732710115
git clone --depth 1 --no-tags https://github.com/Tao0v0/HDMI-sending-system-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/733493192
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/cache_system_integrate_with_risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/733627201
git clone --depth 1 --no-tags https://github.com/cartheur/M6x09-pipeline-09.git f:/verilog_sva_gh_scraper/data/full_repos/734048133
git clone --depth 1 --no-tags https://github.com/HLTlal/CQU_MYprojects.git f:/verilog_sva_gh_scraper/data/full_repos/737925170
git clone --depth 1 --no-tags https://github.com/ibanespm/Multicycle-ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735421044
git clone --depth 1 --no-tags https://github.com/tyouthfor/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/735780900
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/734478238
git clone --depth 1 --no-tags https://github.com/Abdulrahman-Mostafa10/AES_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/734636803
git clone --depth 1 --no-tags https://github.com/moitreyachaudhuri/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/734850129
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-GT.git f:/verilog_sva_gh_scraper/data/full_repos/734918564
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/clock-divider-mealy-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/734988735
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-AXI_M.git f:/verilog_sva_gh_scraper/data/full_repos/735538571
git clone --depth 1 --no-tags https://github.com/DuroyGeorge/CS61c-5_stages_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/735526513
git clone --depth 1 --no-tags https://github.com/SupunDK/single-cycle-riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/735331750
git clone --depth 1 --no-tags https://github.com/goushaa/Multipliers-Mania.git f:/verilog_sva_gh_scraper/data/full_repos/735337247
git clone --depth 1 --no-tags https://github.com/AKSHILMY/Canny-Edge-Detector-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/733572704
git clone --depth 1 --no-tags https://github.com/mizar/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/736863962
git clone --depth 1 --no-tags https://github.com/Ma7moud-X/PIC_8256A.git f:/verilog_sva_gh_scraper/data/full_repos/734323941
git clone --depth 1 --no-tags https://github.com/varun20020124/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/737270317
