Jira URL,Summary,Status,BoD Report,Updated,ISA or NON-ISA?,GitHub,Baseline Ratification Quarter,Target Ratification Quarter,Ratification Progress,Previous Ratification Progress
https://riscv.atlassian.net/browse/RVS-3102,Trigger Delegation,Specification in Planning,No,2026-01-05T15:42:50.440-0700,ISA,https://github.com/riscv/ft-trigger-delegation,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4161,Vector Unzip Instruction (Zvzip),Specification Under Development,No,2026-01-07T09:43:48.376-0700,ISA,https://github.com/ved-rivos/riscv-isa-manual/blob/zvzip/src/zvzip.adoc,26Q4,26Q4,On Track,On Track
https://riscv.atlassian.net/browse/RVS-4335,'Shadow Stacks s for M-mode, M+U systems, and SPMP',Specification in Planning,No,2026-01-07T06:56:24.365-0700,ISA,https://github.com/ved-rivos/riscv-isa-manual/blob/smpmpss/src/smcfiss.adoc,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1185,Architectural Test User Specification,Specification Inception,No,2026-01-05T15:50:49.987-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-arch-test,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-921,S-mode Physical Memory Protection (SPMP),Specification in Freeze,Yes,2026-01-05T15:46:12.162-0700,ISA,https://github.com/riscv/riscv-spmp,24Q3,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-793,Input/Output Physical Memory Protection (IOPMP),Specification in Freeze,Yes,2026-01-05T15:46:11.582-0700,NON-ISA,https://github.com/riscv-non-isa/iopmp-spec,25Q4,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3933,Instruction/Data Coherence and Consistency Extension (Ziccid),Specification in Freeze,No,2026-01-05T15:46:11.473-0700,ISA,https://github.com/aswaterman/riscv-misc/blob/main/isa/ziccid.adoc,26Q2,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3925, Long/Batched Dot-Product Extensions (Zvldot and Zvbdot),Specification in Freeze,No,2026-01-05T15:46:10.633-0700,ISA,https://github.com/aswaterman/riscv-misc/blob/main/isa/ldot-bdot/ldot-bdot.adoc,26Q2,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3826,RISC-V Quality of Service Controllers Table (RQSC),Specification in Freeze,No,2026-01-05T15:46:09.941-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-rqsc,26Q2,26Q2,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3748,Additional BF16 and Minimal OFP8 Vector Compute Support (Zvfbfa and Zvfofp8min),Specification in Freeze,No,2026-01-05T15:46:09.627-0700,ISA,https://github.com/aswaterman/riscv-misc/tree/main/isa,26Q2,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-2977,Address-Independent Latency of User-Mode Faults  to Supervisor Addresses,Specification in Freeze,No,2026-01-05T15:46:08.547-0700,ISA,https://github.com/riscv/riscv-isa-manual/pull/1564/files,25Q2,26Q2,On Track,Exposed
https://riscv.atlassian.net/browse/RVS-2948,PMP-based Memory Types Extension (Smpmpmt),Specification in Freeze,No,2026-01-05T15:46:07.950-0700,ISA,https://github.com/riscv/riscv-isa-manual/blob/smpmpmt/src/smpmpmt.adoc,26Q2,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-2141,CHERI,Specification in Freeze,Yes,2026-01-05T15:46:06.887-0700,ISA,https://github.com/riscv/riscv-cheri,25Q3,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-1915,Extra Vector Carry-Less/Crypto Extensions,Specification in Freeze,No,2026-01-05T15:46:05.980-0700,ISA,https://github.com/riscv/riscv-crypto/pull/362,24Q4,26Q2,On Track,Exposed
https://riscv.atlassian.net/browse/RVS-1906,Confidential VM Extension (CoVE),Specification in Freeze,Yes,2026-01-05T15:46:05.410-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-ap-tee,24Q4,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-1792,External Debug Security,Specification in Freeze,No,2026-01-05T15:46:04.668-0700,ISA + NON-ISA,https://github.com/riscv-non-isa/riscv-external-debug-security,25Q4,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-1781,Server Platform,Specification in Freeze,Yes,2026-01-05T15:46:04.005-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-server-platform,25Q4,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-1618,Confidential VM Extension (CoVE) with I/O,Specification in Freeze,No,2026-01-05T15:46:03.112-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-ap-tee-io,24Q3,26Q2,Exposed,On Track
https://riscv.atlassian.net/browse/RVS-1345,Supervisor Domains Access Protection (Smmtt),Specification in Freeze,Yes,2026-01-05T15:46:02.052-0700,ISA,https://github.com/riscv/riscv-smmtt,25Q2,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-1153,Security Model,Specification in Freeze,Yes,2026-01-05T15:46:01.921-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-security-model,24Q4,26Q2,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3828,Branch with Immediate (Zibi),Specification Under Stabilization,Yes,2026-01-05T15:45:03.427-0700,ISA,https://github.com/riscv/zibi,26Q2,26Q3,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3561,RISC-V Hart Trace Interface (RHTI),Specification Under Stabilization,No,2026-01-05T15:45:02.616-0700,NON-ISA,https://github.com/riscv-non-isa/host-trace-interface,26Q1,26Q3,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3896,Integer Vector Absolute Difference (Zvabd),Specification Under Stabilization,No,2026-01-05T15:45:01.860-0700,ISA,https://github.com/riscv/integer-vector-absolute-difference,26Q2,26Q3,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4184,RVB23.1,Specification Under Development,Yes,2026-01-05T15:44:09.819-0700,ISA,https://github.com/riscv/riscv-profiles,26Q2,26Q4,On Track,On Track
https://riscv.atlassian.net/browse/RVS-4180,RVA23.1,Specification Under Development,Yes,2026-01-05T15:44:09.425-0700,ISA,https://github.com/riscv/riscv-profiles,26Q2,26Q4,On Track,On Track
https://riscv.atlassian.net/browse/RVS-3982,Sdtrig Enhancements (Sdtrigpend and Sdtrigepm),Specification Under Development,No,2026-01-05T15:44:08.282-0700,ISA,Not Set Yet,25Q4,26Q4,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2940,RISC-V Worlds,Specification Under Development,No,2026-01-05T15:44:06.936-0700,ISA,https://github.com/riscv/wordguard,25Q4,26Q4,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2770,Performance Event Sampling,Specification Under Development,No,2026-01-05T15:44:06.181-0700,ISA,https://github.com/riscv/riscv-performance-event-sampling,25Q3,26Q4,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1895,Dynamic RVTSO,Specification Under Development,No,2026-01-05T15:44:05.073-0700,ISA,https://github.com/riscv/riscv-ssdtso,24Q1,26Q4,On Track,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1017,Fast Interrupts (CLIC),Specification Under Development,Yes,2026-01-05T15:44:04.646-0700,ISA,https://github.com/riscv/riscv-fast-interrupt,24Q4,26Q4,On Track,On Track
https://riscv.atlassian.net/browse/RVS-4344,SPMP for Hypervisor,Specification in Planning,No,2026-01-05T15:42:54.215-0700,ISA,https://github.com/riscv/riscv-memory-protection-hypervisor,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4281,Event Trace,Specification in Planning,No,2026-01-05T15:42:52.580-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-event-trace,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4171,Hart to Trace Encoder Interface,Specification in Planning,No,2026-01-05T15:42:51.559-0700,NON-ISA,https://github.com/riscv-non-isa/hart-trace-interface,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3569,Timing Fences,Specification in Planning,No,2026-01-05T15:42:51.171-0700,ISA,https://github.com/riscv/riscv-timing-fences,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2706,Memory Tagging,Specification in Planning,No,2026-01-05T15:42:49.874-0700,ISA,https://github.com/riscv/riscv-memory-tagging,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2611,Composable Custom Extensions,Specification in Planning,No,2026-01-05T15:42:49.267-0700,ISA,https://github.com/riscv/composable-custom-extensions,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2362,High Assurance Cryptography (HAC),Specification in Planning,No,2026-01-05T15:42:48.309-0700,ISA,https://github.com/riscv/riscv-high-assurance-cryptography,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-2360,Post Quantum Cryptography,Specification in Planning,No,2026-01-05T15:42:47.525-0700,ISA,https://github.com/riscv/riscv-pqc,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1971,Dot-Product (Zvqdot),Specification in Planning,No,2026-01-05T15:42:46.646-0700,ISA,https://github.com/riscv/riscv-dot-product,26Q3,26Q4,Late,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1930,Integrated Matrix Extension (IME),Specification in Planning,Yes,2026-01-05T15:42:46.304-0700,ISA,https://github.com/riscv/integrated-matrix-extension,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1790,Attached Matrix Extension (AME),Specification in Planning,Yes,2026-01-05T15:42:45.232-0700,ISA,Not Set Yet,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1135,Packed Single Instruction Multiple Data - SIMD (P),Specification in Planning,Yes,2026-01-05T15:42:44.700-0700,ISA,https://github.com/riscv/riscv-p-spec,Not Set Yet,26Q4,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-913,Vector Crypto - all-rounds AES,Specification Inception,No,2026-01-05T15:20:32.402-0700,ISA,https://github.com/riscv/riscv-crypto,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4146,Platform Management Interface - RPMI (2.0),Specification Inception,No,2026-01-05T15:20:31.332-0700,NON-ISA,Not Set Yet,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-4114,Speculation Barriers,Specification Inception,No,2026-01-05T15:20:30.503-0700,ISA,https://github.com/riscv/spec-barrier,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3923,Vector Matrix Extension (VME),Specification Inception,Yes,2026-01-05T15:20:29.559-0700,ISA,https://github.com/riscv/riscv-vme,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3645,Advanced Core Local Interruptor (ACLINT),Specification Inception,No,2026-01-05T15:20:29.099-0700,ISA,https://github.com/riscv/riscv-aclint,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3312,RVM Profile,Specification Inception,Yes,2026-01-05T15:20:28.137-0700,ISA,Not Set Yet,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-1942,Performance Events Specification,Specification Inception,No,2026-01-05T15:20:28.040-0700,ISA,https://github.com/riscv/riscv-performance-events,Not Set Yet,27Q1,Not Set Yet,Not Set Yet
https://riscv.atlassian.net/browse/RVS-3131,Self-hosted Trace,Specification Inception,No,2026-01-05T15:20:28.038-0700,ISA,https://github.com/riscv/self-hosted-trace,Not Set Yet,27Q1,On Track,Not Set Yet
