{
    "_comment": [
        "Copyright: Copyright (C) 2012-2016 Netronome Systems, Inc.  All rights reserved.",
        "Changeset Desc: eca5ba006ef4"
    ],
    "maps": {
        "mu_phy.MUExtPHY": {
            "0x00000000": {
                "altname": "I_MUPUB_RIDR",
                "name": "i_MUPUB_RIDR",
                "ptr": "mu_phy.MUPUB_RIDR",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_MUPUB_PIR",
                "name": "i_MUPUB_PIR",
                "ptr": "mu_phy.MUPUB_PIR",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_MUPUB_PGCR0",
                "name": "i_MUPUB_PGCR0",
                "ptr": "mu_phy.MUPUB_PGCR0",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_MUPUB_PGCR1",
                "name": "i_MUPUB_PGCR1",
                "ptr": "mu_phy.MUPUB_PGCR1",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_MUPUB_PGSR0",
                "name": "i_MUPUB_PGSR0",
                "ptr": "mu_phy.MUPUB_PGSR0",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_MUPUB_PGSR1",
                "name": "i_MUPUB_PGSR1",
                "ptr": "mu_phy.MUPUB_PGSR1",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_MUPUB_PLLCR",
                "name": "i_MUPUB_PLLCR",
                "ptr": "mu_phy.MUPUB_PLLCR",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_MUPUB_PTR0",
                "name": "i_MUPUB_PTR0",
                "ptr": "mu_phy.MUPUB_PTR0",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_MUPUB_PTR1",
                "name": "i_MUPUB_PTR1",
                "ptr": "mu_phy.MUPUB_PTR1",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_MUPUB_PTR2",
                "name": "i_MUPUB_PTR2",
                "ptr": "mu_phy.MUPUB_PTR2",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_MUPUB_PTR3",
                "name": "i_MUPUB_PTR3",
                "ptr": "mu_phy.MUPUB_PTR3",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_MUPUB_PTR4",
                "name": "i_MUPUB_PTR4",
                "ptr": "mu_phy.MUPUB_PTR4",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_MUPUB_ACMDLR",
                "name": "i_MUPUB_ACMDLR",
                "ptr": "mu_phy.MUPUB_ACMDLR",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_MUPUB_ACBDLR",
                "name": "i_MUPUB_ACBDLR",
                "ptr": "mu_phy.MUPUB_ACBDLR",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "I_MUPUB_ACIOCR",
                "name": "i_MUPUB_ACIOCR",
                "ptr": "mu_phy.MUPUB_ACIOCR",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_MUPUB_DXCCR",
                "name": "i_MUPUB_DXCCR",
                "ptr": "mu_phy.MUPUB_DXCCR",
                "type": "reg"
            },
            "0x00000040": {
                "altname": "I_MUPUB_DSGCR",
                "name": "i_MUPUB_DSGCR",
                "ptr": "mu_phy.MUPUB_DSGCR",
                "type": "reg"
            },
            "0x00000044": {
                "altname": "I_MUPUB_DCR",
                "name": "i_MUPUB_DCR",
                "ptr": "mu_phy.MUPUB_DCR",
                "type": "reg"
            },
            "0x00000048": {
                "altname": "I_MUPUB_DTPR0",
                "name": "i_MUPUB_DTPR0",
                "ptr": "mu_phy.MUPUB_DTPR0",
                "type": "reg"
            },
            "0x0000004c": {
                "altname": "I_MUPUB_DTPR1",
                "name": "i_MUPUB_DTPR1",
                "ptr": "mu_phy.MUPUB_DTPR1",
                "type": "reg"
            },
            "0x00000050": {
                "altname": "I_MUPUB_DTPR2",
                "name": "i_MUPUB_DTPR2",
                "ptr": "mu_phy.MUPUB_DTPR2",
                "type": "reg"
            },
            "0x00000054": {
                "altname": "I_MUPUB_MR0",
                "name": "i_MUPUB_MR0",
                "ptr": "mu_phy.MUPUB_MR0",
                "type": "reg"
            },
            "0x00000058": {
                "altname": "I_MUPUB_MR1",
                "name": "i_MUPUB_MR1",
                "ptr": "mu_phy.MUPUB_MR1",
                "type": "reg"
            },
            "0x0000005c": {
                "altname": "I_MUPUB_MR2",
                "name": "i_MUPUB_MR2",
                "ptr": "mu_phy.MUPUB_MR2",
                "type": "reg"
            },
            "0x00000060": {
                "altname": "I_MUPUB_MR3",
                "name": "i_MUPUB_MR3",
                "ptr": "mu_phy.MUPUB_MR3",
                "type": "reg"
            },
            "0x00000064": {
                "altname": "I_MUPUB_ODTCR",
                "name": "i_MUPUB_ODTCR",
                "ptr": "mu_phy.MUPUB_ODTCR",
                "type": "reg"
            },
            "0x00000068": {
                "altname": "I_MUPUB_DTCR",
                "name": "i_MUPUB_DTCR",
                "ptr": "mu_phy.MUPUB_DTCR",
                "type": "reg"
            },
            "0x0000006c": {
                "altname": "I_MUPUB_DTAR0",
                "name": "i_MUPUB_DTAR0",
                "ptr": "mu_phy.MUPUB_DTAR0",
                "type": "reg"
            },
            "0x00000070": {
                "altname": "I_MUPUB_DTAR1",
                "name": "i_MUPUB_DTAR1",
                "ptr": "mu_phy.MUPUB_DTAR1",
                "type": "reg"
            },
            "0x00000074": {
                "altname": "I_MUPUB_DTAR2",
                "name": "i_MUPUB_DTAR2",
                "ptr": "mu_phy.MUPUB_DTAR2",
                "type": "reg"
            },
            "0x00000078": {
                "altname": "I_MUPUB_DTAR3",
                "name": "i_MUPUB_DTAR3",
                "ptr": "mu_phy.MUPUB_DTAR3",
                "type": "reg"
            },
            "0x0000007c": {
                "altname": "I_MUPUB_DTDR0",
                "name": "i_MUPUB_DTDR0",
                "ptr": "mu_phy.MUPUB_DTDR0",
                "type": "reg"
            },
            "0x00000080": {
                "altname": "I_MUPUB_DTDR1",
                "name": "i_MUPUB_DTDR1",
                "ptr": "mu_phy.MUPUB_DTDR1",
                "type": "reg"
            },
            "0x00000084": {
                "altname": "I_MUPUB_DTEDR0",
                "name": "i_MUPUB_DTEDR0",
                "ptr": "mu_phy.MUPUB_DTEDR0",
                "type": "reg"
            },
            "0x00000088": {
                "altname": "I_MUPUB_DTEDR1",
                "name": "i_MUPUB_DTEDR1",
                "ptr": "mu_phy.MUPUB_DTEDR1",
                "type": "reg"
            },
            "0x0000008c": {
                "altname": "I_MUPUB_PGCR2",
                "name": "i_MUPUB_PGCR2",
                "ptr": "mu_phy.MUPUB_PGCR2",
                "type": "reg"
            },
            "0x000000b0": {
                "altname": "I_MUPUB_RDIMMGCR0",
                "name": "i_MUPUB_RDIMMGCR0",
                "ptr": "mu_phy.MUPUB_RDIMMGCR0",
                "type": "reg"
            },
            "0x000000b4": {
                "altname": "I_MUPUB_RDIMMGCR1",
                "name": "i_MUPUB_RDIMMGCR1",
                "ptr": "mu_phy.MUPUB_RDIMMGCR1",
                "type": "reg"
            },
            "0x000000b8": {
                "altname": "I_MUPUB_RDIMMCR0",
                "name": "i_MUPUB_RDIMMCR0",
                "ptr": "mu_phy.MUPUB_RDIMMCR0",
                "type": "reg"
            },
            "0x000000bc": {
                "altname": "I_MUPUB_RDIMMCR1",
                "name": "i_MUPUB_RDIMMCR1",
                "ptr": "mu_phy.MUPUB_RDIMMCR1",
                "type": "reg"
            },
            "0x000000c0": {
                "altname": "I_MUPUB_DCUAR",
                "name": "i_MUPUB_DCUAR",
                "ptr": "mu_phy.MUPUB_DCUAR",
                "type": "reg"
            },
            "0x000000c4": {
                "altname": "I_MUPUB_DCUDR",
                "name": "i_MUPUB_DCUDR",
                "ptr": "mu_phy.MUPUB_DCUDR",
                "type": "reg"
            },
            "0x000000c8": {
                "altname": "I_MUPUB_DCURR",
                "name": "i_MUPUB_DCURR",
                "ptr": "mu_phy.MUPUB_DCURR",
                "type": "reg"
            },
            "0x000000cc": {
                "altname": "I_MUPUB_DCULR",
                "name": "i_MUPUB_DCULR",
                "ptr": "mu_phy.MUPUB_DCULR",
                "type": "reg"
            },
            "0x000000d0": {
                "altname": "I_MUPUB_DCUGCR",
                "name": "i_MUPUB_DCUGCR",
                "ptr": "mu_phy.MUPUB_DCUGCR",
                "type": "reg"
            },
            "0x000000d4": {
                "altname": "I_MUPUB_DCUTPR",
                "name": "i_MUPUB_DCUTPR",
                "ptr": "mu_phy.MUPUB_DCUTPR",
                "type": "reg"
            },
            "0x000000d8": {
                "altname": "I_MUPUB_DCUSR0",
                "name": "i_MUPUB_DCUSR0",
                "ptr": "mu_phy.MUPUB_DCUSR0",
                "type": "reg"
            },
            "0x000000dc": {
                "altname": "I_MUPUB_DCUSR1",
                "name": "i_MUPUB_DCUSR1",
                "ptr": "mu_phy.MUPUB_DCUSR1",
                "type": "reg"
            },
            "0x00000100": {
                "altname": "I_MUPUB_BISTRR",
                "name": "i_MUPUB_BISTRR",
                "ptr": "mu_phy.MUPUB_BISTRR",
                "type": "reg"
            },
            "0x00000104": {
                "altname": "I_MUPUB_BISTWCR",
                "name": "i_MUPUB_BISTWCR",
                "ptr": "mu_phy.MUPUB_BISTWCR",
                "type": "reg"
            },
            "0x00000108": {
                "altname": "I_MUPUB_BISTMSKR0",
                "name": "i_MUPUB_BISTMSKR0",
                "ptr": "mu_phy.MUPUB_BISTMSKR0",
                "type": "reg"
            },
            "0x0000010c": {
                "altname": "I_MUPUB_BISTMSKR1",
                "name": "i_MUPUB_BISTMSKR1",
                "ptr": "mu_phy.MUPUB_BISTMSKR1",
                "type": "reg"
            },
            "0x00000110": {
                "altname": "I_MUPUB_BISTMSKR2",
                "name": "i_MUPUB_BISTMSKR2",
                "ptr": "mu_phy.MUPUB_BISTMSKR2",
                "type": "reg"
            },
            "0x00000114": {
                "altname": "I_MUPUB_BISTLSR",
                "name": "i_MUPUB_BISTLSR",
                "ptr": "mu_phy.MUPUB_BISTLSR",
                "type": "reg"
            },
            "0x00000118": {
                "altname": "I_MUPUB_BISTAR0",
                "name": "i_MUPUB_BISTAR0",
                "ptr": "mu_phy.MUPUB_BISTAR0",
                "type": "reg"
            },
            "0x0000011c": {
                "altname": "I_MUPUB_BISTAR1",
                "name": "i_MUPUB_BISTAR1",
                "ptr": "mu_phy.MUPUB_BISTAR1",
                "type": "reg"
            },
            "0x00000120": {
                "altname": "I_MUPUB_BISTAR2",
                "name": "i_MUPUB_BISTAR2",
                "ptr": "mu_phy.MUPUB_BISTAR2",
                "type": "reg"
            },
            "0x00000124": {
                "altname": "I_MUPUB_BISTUDPR",
                "name": "i_MUPUB_BISTUDPR",
                "ptr": "mu_phy.MUPUB_BISTUDPR",
                "type": "reg"
            },
            "0x00000128": {
                "altname": "I_MUPUB_BISTGSR",
                "name": "i_MUPUB_BISTGSR",
                "ptr": "mu_phy.MUPUB_BISTGSR",
                "type": "reg"
            },
            "0x0000012c": {
                "altname": "I_MUPUB_BISTWER",
                "name": "i_MUPUB_BISTWER",
                "ptr": "mu_phy.MUPUB_BISTWER",
                "type": "reg"
            },
            "0x00000130": {
                "altname": "I_MUPUB_BISTBER0",
                "name": "i_MUPUB_BISTBER0",
                "ptr": "mu_phy.MUPUB_BISTBER0",
                "type": "reg"
            },
            "0x00000134": {
                "altname": "I_MUPUB_BISTBER1",
                "name": "i_MUPUB_BISTBER1",
                "ptr": "mu_phy.MUPUB_BISTBER1",
                "type": "reg"
            },
            "0x00000138": {
                "altname": "I_MUPUB_BISTBER2",
                "name": "i_MUPUB_BISTBER2",
                "ptr": "mu_phy.MUPUB_BISTBER2",
                "type": "reg"
            },
            "0x0000013c": {
                "altname": "I_MUPUB_BISTBER3",
                "name": "i_MUPUB_BISTBER3",
                "ptr": "mu_phy.MUPUB_BISTBER3",
                "type": "reg"
            },
            "0x00000140": {
                "altname": "I_MUPUB_BISTWCSR",
                "name": "i_MUPUB_BISTWCSR",
                "ptr": "mu_phy.MUPUB_BISTWCSR",
                "type": "reg"
            },
            "0x00000144": {
                "altname": "I_MUPUB_BISTFWR0",
                "name": "i_MUPUB_BISTFWR0",
                "ptr": "mu_phy.MUPUB_BISTFWR0",
                "type": "reg"
            },
            "0x00000148": {
                "altname": "I_MUPUB_BISTFWR1",
                "name": "i_MUPUB_BISTFWR1",
                "ptr": "mu_phy.MUPUB_BISTFWR1",
                "type": "reg"
            },
            "0x0000014c": {
                "altname": "I_MUPUB_BISTFWR2",
                "name": "i_MUPUB_BISTFWR2",
                "ptr": "mu_phy.MUPUB_BISTFWR2",
                "type": "reg"
            },
            "0x00000178": {
                "altname": "I_MUPUB_GPR0",
                "name": "i_MUPUB_GPR0",
                "ptr": "mu_phy.MUPUB_GPR0",
                "type": "reg"
            },
            "0x0000017c": {
                "altname": "I_MUPUB_GPR1",
                "name": "i_MUPUB_GPR1",
                "ptr": "mu_phy.MUPUB_GPR1",
                "type": "reg"
            },
            "0x00000180": {
                "altname": "I_MUPUB_ZQ0CR0",
                "name": "i_MUPUB_ZQ0CR0",
                "ptr": "mu_phy.MUPUB_ZQ0CR0",
                "type": "reg"
            },
            "0x00000184": {
                "altname": "I_MUPUB_ZQ0CR1",
                "name": "i_MUPUB_ZQ0CR1",
                "ptr": "mu_phy.MUPUB_ZQ0CR1",
                "type": "reg"
            },
            "0x00000188": {
                "altname": "I_MUPUB_ZQ0SR0",
                "name": "i_MUPUB_ZQ0SR0",
                "ptr": "mu_phy.MUPUB_ZQ0SR0",
                "type": "reg"
            },
            "0x0000018c": {
                "altname": "I_MUPUB_ZQ0SR1",
                "name": "i_MUPUB_ZQ0SR1",
                "ptr": "mu_phy.MUPUB_ZQ0SR1",
                "type": "reg"
            },
            "0x00000190": {
                "altname": "I_MUPUB_ZQ1CR0",
                "name": "i_MUPUB_ZQ1CR0",
                "ptr": "mu_phy.MUPUB_ZQ1CR0",
                "type": "reg"
            },
            "0x00000194": {
                "altname": "I_MUPUB_ZQ1CR1",
                "name": "i_MUPUB_ZQ1CR1",
                "ptr": "mu_phy.MUPUB_ZQ1CR1",
                "type": "reg"
            },
            "0x00000198": {
                "altname": "I_MUPUB_ZQ1SR0",
                "name": "i_MUPUB_ZQ1SR0",
                "ptr": "mu_phy.MUPUB_ZQ1SR0",
                "type": "reg"
            },
            "0x0000019c": {
                "altname": "I_MUPUB_ZQ1SR1",
                "name": "i_MUPUB_ZQ1SR1",
                "ptr": "mu_phy.MUPUB_ZQ1SR1",
                "type": "reg"
            },
            "0x000001a0": {
                "altname": "I_MUPUB_ZQ2CR0",
                "name": "i_MUPUB_ZQ2CR0",
                "ptr": "mu_phy.MUPUB_ZQ2CR0",
                "type": "reg"
            },
            "0x000001a4": {
                "altname": "I_MUPUB_ZQ2CR1",
                "name": "i_MUPUB_ZQ2CR1",
                "ptr": "mu_phy.MUPUB_ZQ2CR1",
                "type": "reg"
            },
            "0x000001a8": {
                "altname": "I_MUPUB_ZQ2SR0",
                "name": "i_MUPUB_ZQ2SR0",
                "ptr": "mu_phy.MUPUB_ZQ2SR0",
                "type": "reg"
            },
            "0x000001ac": {
                "altname": "I_MUPUB_ZQ2SR1",
                "name": "i_MUPUB_ZQ2SR1",
                "ptr": "mu_phy.MUPUB_ZQ2SR1",
                "type": "reg"
            },
            "0x000001b0": {
                "altname": "I_MUPUB_ZQ3CR0",
                "name": "i_MUPUB_ZQ3CR0",
                "ptr": "mu_phy.MUPUB_ZQ3CR0",
                "type": "reg"
            },
            "0x000001b4": {
                "altname": "I_MUPUB_ZQ3CR1",
                "name": "i_MUPUB_ZQ3CR1",
                "ptr": "mu_phy.MUPUB_ZQ3CR1",
                "type": "reg"
            },
            "0x000001b8": {
                "altname": "I_MUPUB_ZQ3SR0",
                "name": "i_MUPUB_ZQ3SR0",
                "ptr": "mu_phy.MUPUB_ZQ3SR0",
                "type": "reg"
            },
            "0x000001bc": {
                "altname": "I_MUPUB_ZQ3SR1",
                "name": "i_MUPUB_ZQ3SR1",
                "ptr": "mu_phy.MUPUB_ZQ3SR1",
                "type": "reg"
            },
            "0x000001c0": {
                "altname": "I_MUPUB_DX0GCR",
                "name": "i_MUPUB_DX0GCR",
                "ptr": "mu_phy.MUPUB_DX0GCR",
                "type": "reg"
            },
            "0x000001c4": {
                "altname": "I_MUPUB_DX0GSR0",
                "name": "i_MUPUB_DX0GSR0",
                "ptr": "mu_phy.MUPUB_DX0GSR0",
                "type": "reg"
            },
            "0x000001c8": {
                "altname": "I_MUPUB_DX0GSR1",
                "name": "i_MUPUB_DX0GSR1",
                "ptr": "mu_phy.MUPUB_DX0GSR1",
                "type": "reg"
            },
            "0x000001cc": {
                "altname": "I_MUPUB_DX0BDLR0",
                "name": "i_MUPUB_DX0BDLR0",
                "ptr": "mu_phy.MUPUB_DX0BDLR0",
                "type": "reg"
            },
            "0x000001d0": {
                "altname": "I_MUPUB_DX0BDLR1",
                "name": "i_MUPUB_DX0BDLR1",
                "ptr": "mu_phy.MUPUB_DX0BDLR1",
                "type": "reg"
            },
            "0x000001d4": {
                "altname": "I_MUPUB_DX0BDLR2",
                "name": "i_MUPUB_DX0BDLR2",
                "ptr": "mu_phy.MUPUB_DX0BDLR2",
                "type": "reg"
            },
            "0x000001d8": {
                "altname": "I_MUPUB_DX0BDLR3",
                "name": "i_MUPUB_DX0BDLR3",
                "ptr": "mu_phy.MUPUB_DX0BDLR3",
                "type": "reg"
            },
            "0x000001dc": {
                "altname": "I_MUPUB_DX0BDLR4",
                "name": "i_MUPUB_DX0BDLR4",
                "ptr": "mu_phy.MUPUB_DX0BDLR4",
                "type": "reg"
            },
            "0x000001e0": {
                "altname": "I_MUPUB_DX0LCDLR0",
                "name": "i_MUPUB_DX0LCDLR0",
                "ptr": "mu_phy.MUPUB_DX0LCDLR0",
                "type": "reg"
            },
            "0x000001e4": {
                "altname": "I_MUPUB_DX0LCDLR1",
                "name": "i_MUPUB_DX0LCDLR1",
                "ptr": "mu_phy.MUPUB_DX0LCDLR1",
                "type": "reg"
            },
            "0x000001e8": {
                "altname": "I_MUPUB_DX0LCDLR2",
                "name": "i_MUPUB_DX0LCDLR2",
                "ptr": "mu_phy.MUPUB_DX0LCDLR2",
                "type": "reg"
            },
            "0x000001ec": {
                "altname": "I_MUPUB_DX0MDLR",
                "name": "i_MUPUB_DX0MDLR",
                "ptr": "mu_phy.MUPUB_DX0MDLR",
                "type": "reg"
            },
            "0x000001f0": {
                "altname": "I_MUPUB_DX0GTR",
                "name": "i_MUPUB_DX0GTR",
                "ptr": "mu_phy.MUPUB_DX0GTR",
                "type": "reg"
            },
            "0x000001f4": {
                "altname": "I_MUPUB_DX0GSR2",
                "name": "i_MUPUB_DX0GSR2",
                "ptr": "mu_phy.MUPUB_DX0GSR2",
                "type": "reg"
            },
            "0x00000200": {
                "altname": "I_MUPUB_DX1GCR",
                "name": "i_MUPUB_DX1GCR",
                "ptr": "mu_phy.MUPUB_DX1GCR",
                "type": "reg"
            },
            "0x00000204": {
                "altname": "I_MUPUB_DX1GSR0",
                "name": "i_MUPUB_DX1GSR0",
                "ptr": "mu_phy.MUPUB_DX1GSR0",
                "type": "reg"
            },
            "0x00000208": {
                "altname": "I_MUPUB_DX1GSR1",
                "name": "i_MUPUB_DX1GSR1",
                "ptr": "mu_phy.MUPUB_DX1GSR1",
                "type": "reg"
            },
            "0x0000020c": {
                "altname": "I_MUPUB_DX1BDLR0",
                "name": "i_MUPUB_DX1BDLR0",
                "ptr": "mu_phy.MUPUB_DX1BDLR0",
                "type": "reg"
            },
            "0x00000210": {
                "altname": "I_MUPUB_DX1BDLR1",
                "name": "i_MUPUB_DX1BDLR1",
                "ptr": "mu_phy.MUPUB_DX1BDLR1",
                "type": "reg"
            },
            "0x00000214": {
                "altname": "I_MUPUB_DX1BDLR2",
                "name": "i_MUPUB_DX1BDLR2",
                "ptr": "mu_phy.MUPUB_DX1BDLR2",
                "type": "reg"
            },
            "0x00000218": {
                "altname": "I_MUPUB_DX1BDLR3",
                "name": "i_MUPUB_DX1BDLR3",
                "ptr": "mu_phy.MUPUB_DX1BDLR3",
                "type": "reg"
            },
            "0x0000021c": {
                "altname": "I_MUPUB_DX1BDLR4",
                "name": "i_MUPUB_DX1BDLR4",
                "ptr": "mu_phy.MUPUB_DX1BDLR4",
                "type": "reg"
            },
            "0x00000220": {
                "altname": "I_MUPUB_DX1LCDLR0",
                "name": "i_MUPUB_DX1LCDLR0",
                "ptr": "mu_phy.MUPUB_DX1LCDLR0",
                "type": "reg"
            },
            "0x00000224": {
                "altname": "I_MUPUB_DX1LCDLR1",
                "name": "i_MUPUB_DX1LCDLR1",
                "ptr": "mu_phy.MUPUB_DX1LCDLR1",
                "type": "reg"
            },
            "0x00000228": {
                "altname": "I_MUPUB_DX1LCDLR2",
                "name": "i_MUPUB_DX1LCDLR2",
                "ptr": "mu_phy.MUPUB_DX1LCDLR2",
                "type": "reg"
            },
            "0x0000022c": {
                "altname": "I_MUPUB_DX1MDLR",
                "name": "i_MUPUB_DX1MDLR",
                "ptr": "mu_phy.MUPUB_DX1MDLR",
                "type": "reg"
            },
            "0x00000230": {
                "altname": "I_MUPUB_DX1GTR",
                "name": "i_MUPUB_DX1GTR",
                "ptr": "mu_phy.MUPUB_DX1GTR",
                "type": "reg"
            },
            "0x00000234": {
                "altname": "I_MUPUB_DX1GSR2",
                "name": "i_MUPUB_DX1GSR2",
                "ptr": "mu_phy.MUPUB_DX1GSR2",
                "type": "reg"
            },
            "0x00000240": {
                "altname": "I_MUPUB_DX2GCR",
                "name": "i_MUPUB_DX2GCR",
                "ptr": "mu_phy.MUPUB_DX2GCR",
                "type": "reg"
            },
            "0x00000244": {
                "altname": "I_MUPUB_DX2GSR0",
                "name": "i_MUPUB_DX2GSR0",
                "ptr": "mu_phy.MUPUB_DX2GSR0",
                "type": "reg"
            },
            "0x00000248": {
                "altname": "I_MUPUB_DX2GSR1",
                "name": "i_MUPUB_DX2GSR1",
                "ptr": "mu_phy.MUPUB_DX2GSR1",
                "type": "reg"
            },
            "0x0000024c": {
                "altname": "I_MUPUB_DX2BDLR0",
                "name": "i_MUPUB_DX2BDLR0",
                "ptr": "mu_phy.MUPUB_DX2BDLR0",
                "type": "reg"
            },
            "0x00000250": {
                "altname": "I_MUPUB_DX2BDLR1",
                "name": "i_MUPUB_DX2BDLR1",
                "ptr": "mu_phy.MUPUB_DX2BDLR1",
                "type": "reg"
            },
            "0x00000254": {
                "altname": "I_MUPUB_DX2BDLR2",
                "name": "i_MUPUB_DX2BDLR2",
                "ptr": "mu_phy.MUPUB_DX2BDLR2",
                "type": "reg"
            },
            "0x00000258": {
                "altname": "I_MUPUB_DX2BDLR3",
                "name": "i_MUPUB_DX2BDLR3",
                "ptr": "mu_phy.MUPUB_DX2BDLR3",
                "type": "reg"
            },
            "0x0000025c": {
                "altname": "I_MUPUB_DX2BDLR4",
                "name": "i_MUPUB_DX2BDLR4",
                "ptr": "mu_phy.MUPUB_DX2BDLR4",
                "type": "reg"
            },
            "0x00000260": {
                "altname": "I_MUPUB_DX2LCDLR0",
                "name": "i_MUPUB_DX2LCDLR0",
                "ptr": "mu_phy.MUPUB_DX2LCDLR0",
                "type": "reg"
            },
            "0x00000264": {
                "altname": "I_MUPUB_DX2LCDLR1",
                "name": "i_MUPUB_DX2LCDLR1",
                "ptr": "mu_phy.MUPUB_DX2LCDLR1",
                "type": "reg"
            },
            "0x00000268": {
                "altname": "I_MUPUB_DX2LCDLR2",
                "name": "i_MUPUB_DX2LCDLR2",
                "ptr": "mu_phy.MUPUB_DX2LCDLR2",
                "type": "reg"
            },
            "0x0000026c": {
                "altname": "I_MUPUB_DX2MDLR",
                "name": "i_MUPUB_DX2MDLR",
                "ptr": "mu_phy.MUPUB_DX2MDLR",
                "type": "reg"
            },
            "0x00000270": {
                "altname": "I_MUPUB_DX2GTR",
                "name": "i_MUPUB_DX2GTR",
                "ptr": "mu_phy.MUPUB_DX2GTR",
                "type": "reg"
            },
            "0x00000274": {
                "altname": "I_MUPUB_DX2GSR2",
                "name": "i_MUPUB_DX2GSR2",
                "ptr": "mu_phy.MUPUB_DX2GSR2",
                "type": "reg"
            },
            "0x00000280": {
                "altname": "I_MUPUB_DX3GCR",
                "name": "i_MUPUB_DX3GCR",
                "ptr": "mu_phy.MUPUB_DX3GCR",
                "type": "reg"
            },
            "0x00000284": {
                "altname": "I_MUPUB_DX3GSR0",
                "name": "i_MUPUB_DX3GSR0",
                "ptr": "mu_phy.MUPUB_DX3GSR0",
                "type": "reg"
            },
            "0x00000288": {
                "altname": "I_MUPUB_DX3GSR1",
                "name": "i_MUPUB_DX3GSR1",
                "ptr": "mu_phy.MUPUB_DX3GSR1",
                "type": "reg"
            },
            "0x0000028c": {
                "altname": "I_MUPUB_DX3BDLR0",
                "name": "i_MUPUB_DX3BDLR0",
                "ptr": "mu_phy.MUPUB_DX3BDLR0",
                "type": "reg"
            },
            "0x00000290": {
                "altname": "I_MUPUB_DX3BDLR1",
                "name": "i_MUPUB_DX3BDLR1",
                "ptr": "mu_phy.MUPUB_DX3BDLR1",
                "type": "reg"
            },
            "0x00000294": {
                "altname": "I_MUPUB_DX3BDLR2",
                "name": "i_MUPUB_DX3BDLR2",
                "ptr": "mu_phy.MUPUB_DX3BDLR2",
                "type": "reg"
            },
            "0x00000298": {
                "altname": "I_MUPUB_DX3BDLR3",
                "name": "i_MUPUB_DX3BDLR3",
                "ptr": "mu_phy.MUPUB_DX3BDLR3",
                "type": "reg"
            },
            "0x0000029c": {
                "altname": "I_MUPUB_DX3BDLR4",
                "name": "i_MUPUB_DX3BDLR4",
                "ptr": "mu_phy.MUPUB_DX3BDLR4",
                "type": "reg"
            },
            "0x000002a0": {
                "altname": "I_MUPUB_DX3LCDLR0",
                "name": "i_MUPUB_DX3LCDLR0",
                "ptr": "mu_phy.MUPUB_DX3LCDLR0",
                "type": "reg"
            },
            "0x000002a4": {
                "altname": "I_MUPUB_DX3LCDLR1",
                "name": "i_MUPUB_DX3LCDLR1",
                "ptr": "mu_phy.MUPUB_DX3LCDLR1",
                "type": "reg"
            },
            "0x000002a8": {
                "altname": "I_MUPUB_DX3LCDLR2",
                "name": "i_MUPUB_DX3LCDLR2",
                "ptr": "mu_phy.MUPUB_DX3LCDLR2",
                "type": "reg"
            },
            "0x000002ac": {
                "altname": "I_MUPUB_DX3MDLR",
                "name": "i_MUPUB_DX3MDLR",
                "ptr": "mu_phy.MUPUB_DX3MDLR",
                "type": "reg"
            },
            "0x000002b0": {
                "altname": "I_MUPUB_DX3GTR",
                "name": "i_MUPUB_DX3GTR",
                "ptr": "mu_phy.MUPUB_DX3GTR",
                "type": "reg"
            },
            "0x000002b4": {
                "altname": "I_MUPUB_DX3GSR2",
                "name": "i_MUPUB_DX3GSR2",
                "ptr": "mu_phy.MUPUB_DX3GSR2",
                "type": "reg"
            },
            "0x000002c0": {
                "altname": "I_MUPUB_DX4GCR",
                "name": "i_MUPUB_DX4GCR",
                "ptr": "mu_phy.MUPUB_DX4GCR",
                "type": "reg"
            },
            "0x000002c4": {
                "altname": "I_MUPUB_DX4GSR0",
                "name": "i_MUPUB_DX4GSR0",
                "ptr": "mu_phy.MUPUB_DX4GSR0",
                "type": "reg"
            },
            "0x000002c8": {
                "altname": "I_MUPUB_DX4GSR1",
                "name": "i_MUPUB_DX4GSR1",
                "ptr": "mu_phy.MUPUB_DX4GSR1",
                "type": "reg"
            },
            "0x000002cc": {
                "altname": "I_MUPUB_DX4BDLR0",
                "name": "i_MUPUB_DX4BDLR0",
                "ptr": "mu_phy.MUPUB_DX4BDLR0",
                "type": "reg"
            },
            "0x000002d0": {
                "altname": "I_MUPUB_DX4BDLR1",
                "name": "i_MUPUB_DX4BDLR1",
                "ptr": "mu_phy.MUPUB_DX4BDLR1",
                "type": "reg"
            },
            "0x000002d4": {
                "altname": "I_MUPUB_DX4BDLR2",
                "name": "i_MUPUB_DX4BDLR2",
                "ptr": "mu_phy.MUPUB_DX4BDLR2",
                "type": "reg"
            },
            "0x000002d8": {
                "altname": "I_MUPUB_DX4BDLR3",
                "name": "i_MUPUB_DX4BDLR3",
                "ptr": "mu_phy.MUPUB_DX4BDLR3",
                "type": "reg"
            },
            "0x000002dc": {
                "altname": "I_MUPUB_DX4BDLR4",
                "name": "i_MUPUB_DX4BDLR4",
                "ptr": "mu_phy.MUPUB_DX4BDLR4",
                "type": "reg"
            },
            "0x000002e0": {
                "altname": "I_MUPUB_DX4LCDLR0",
                "name": "i_MUPUB_DX4LCDLR0",
                "ptr": "mu_phy.MUPUB_DX4LCDLR0",
                "type": "reg"
            },
            "0x000002e4": {
                "altname": "I_MUPUB_DX4LCDLR1",
                "name": "i_MUPUB_DX4LCDLR1",
                "ptr": "mu_phy.MUPUB_DX4LCDLR1",
                "type": "reg"
            },
            "0x000002e8": {
                "altname": "I_MUPUB_DX4LCDLR2",
                "name": "i_MUPUB_DX4LCDLR2",
                "ptr": "mu_phy.MUPUB_DX4LCDLR2",
                "type": "reg"
            },
            "0x000002ec": {
                "altname": "I_MUPUB_DX4MDLR",
                "name": "i_MUPUB_DX4MDLR",
                "ptr": "mu_phy.MUPUB_DX4MDLR",
                "type": "reg"
            },
            "0x000002f0": {
                "altname": "I_MUPUB_DX4GTR",
                "name": "i_MUPUB_DX4GTR",
                "ptr": "mu_phy.MUPUB_DX4GTR",
                "type": "reg"
            },
            "0x000002f4": {
                "altname": "I_MUPUB_DX4GSR2",
                "name": "i_MUPUB_DX4GSR2",
                "ptr": "mu_phy.MUPUB_DX4GSR2",
                "type": "reg"
            },
            "0x00000300": {
                "altname": "I_MUPUB_DX5GCR",
                "name": "i_MUPUB_DX5GCR",
                "ptr": "mu_phy.MUPUB_DX5GCR",
                "type": "reg"
            },
            "0x00000304": {
                "altname": "I_MUPUB_DX5GSR0",
                "name": "i_MUPUB_DX5GSR0",
                "ptr": "mu_phy.MUPUB_DX5GSR0",
                "type": "reg"
            },
            "0x00000308": {
                "altname": "I_MUPUB_DX5GSR1",
                "name": "i_MUPUB_DX5GSR1",
                "ptr": "mu_phy.MUPUB_DX5GSR1",
                "type": "reg"
            },
            "0x0000030c": {
                "altname": "I_MUPUB_DX5BDLR0",
                "name": "i_MUPUB_DX5BDLR0",
                "ptr": "mu_phy.MUPUB_DX5BDLR0",
                "type": "reg"
            },
            "0x00000310": {
                "altname": "I_MUPUB_DX5BDLR1",
                "name": "i_MUPUB_DX5BDLR1",
                "ptr": "mu_phy.MUPUB_DX5BDLR1",
                "type": "reg"
            },
            "0x00000314": {
                "altname": "I_MUPUB_DX5BDLR2",
                "name": "i_MUPUB_DX5BDLR2",
                "ptr": "mu_phy.MUPUB_DX5BDLR2",
                "type": "reg"
            },
            "0x00000318": {
                "altname": "I_MUPUB_DX5BDLR3",
                "name": "i_MUPUB_DX5BDLR3",
                "ptr": "mu_phy.MUPUB_DX5BDLR3",
                "type": "reg"
            },
            "0x0000031c": {
                "altname": "I_MUPUB_DX5BDLR4",
                "name": "i_MUPUB_DX5BDLR4",
                "ptr": "mu_phy.MUPUB_DX5BDLR4",
                "type": "reg"
            },
            "0x00000320": {
                "altname": "I_MUPUB_DX5LCDLR0",
                "name": "i_MUPUB_DX5LCDLR0",
                "ptr": "mu_phy.MUPUB_DX5LCDLR0",
                "type": "reg"
            },
            "0x00000324": {
                "altname": "I_MUPUB_DX5LCDLR1",
                "name": "i_MUPUB_DX5LCDLR1",
                "ptr": "mu_phy.MUPUB_DX5LCDLR1",
                "type": "reg"
            },
            "0x00000328": {
                "altname": "I_MUPUB_DX5LCDLR2",
                "name": "i_MUPUB_DX5LCDLR2",
                "ptr": "mu_phy.MUPUB_DX5LCDLR2",
                "type": "reg"
            },
            "0x0000032c": {
                "altname": "I_MUPUB_DX5MDLR",
                "name": "i_MUPUB_DX5MDLR",
                "ptr": "mu_phy.MUPUB_DX5MDLR",
                "type": "reg"
            },
            "0x00000330": {
                "altname": "I_MUPUB_DX5GTR",
                "name": "i_MUPUB_DX5GTR",
                "ptr": "mu_phy.MUPUB_DX5GTR",
                "type": "reg"
            },
            "0x00000334": {
                "altname": "I_MUPUB_DX5GSR2",
                "name": "i_MUPUB_DX5GSR2",
                "ptr": "mu_phy.MUPUB_DX5GSR2",
                "type": "reg"
            },
            "0x00000340": {
                "altname": "I_MUPUB_DX6GCR",
                "name": "i_MUPUB_DX6GCR",
                "ptr": "mu_phy.MUPUB_DX6GCR",
                "type": "reg"
            },
            "0x00000344": {
                "altname": "I_MUPUB_DX6GSR0",
                "name": "i_MUPUB_DX6GSR0",
                "ptr": "mu_phy.MUPUB_DX6GSR0",
                "type": "reg"
            },
            "0x00000348": {
                "altname": "I_MUPUB_DX6GSR1",
                "name": "i_MUPUB_DX6GSR1",
                "ptr": "mu_phy.MUPUB_DX6GSR1",
                "type": "reg"
            },
            "0x0000034c": {
                "altname": "I_MUPUB_DX6BDLR0",
                "name": "i_MUPUB_DX6BDLR0",
                "ptr": "mu_phy.MUPUB_DX6BDLR0",
                "type": "reg"
            },
            "0x00000350": {
                "altname": "I_MUPUB_DX6BDLR1",
                "name": "i_MUPUB_DX6BDLR1",
                "ptr": "mu_phy.MUPUB_DX6BDLR1",
                "type": "reg"
            },
            "0x00000354": {
                "altname": "I_MUPUB_DX6BDLR2",
                "name": "i_MUPUB_DX6BDLR2",
                "ptr": "mu_phy.MUPUB_DX6BDLR2",
                "type": "reg"
            },
            "0x00000358": {
                "altname": "I_MUPUB_DX6BDLR3",
                "name": "i_MUPUB_DX6BDLR3",
                "ptr": "mu_phy.MUPUB_DX6BDLR3",
                "type": "reg"
            },
            "0x0000035c": {
                "altname": "I_MUPUB_DX6BDLR4",
                "name": "i_MUPUB_DX6BDLR4",
                "ptr": "mu_phy.MUPUB_DX6BDLR4",
                "type": "reg"
            },
            "0x00000360": {
                "altname": "I_MUPUB_DX6LCDLR0",
                "name": "i_MUPUB_DX6LCDLR0",
                "ptr": "mu_phy.MUPUB_DX6LCDLR0",
                "type": "reg"
            },
            "0x00000364": {
                "altname": "I_MUPUB_DX6LCDLR1",
                "name": "i_MUPUB_DX6LCDLR1",
                "ptr": "mu_phy.MUPUB_DX6LCDLR1",
                "type": "reg"
            },
            "0x00000368": {
                "altname": "I_MUPUB_DX6LCDLR2",
                "name": "i_MUPUB_DX6LCDLR2",
                "ptr": "mu_phy.MUPUB_DX6LCDLR2",
                "type": "reg"
            },
            "0x0000036c": {
                "altname": "I_MUPUB_DX6MDLR",
                "name": "i_MUPUB_DX6MDLR",
                "ptr": "mu_phy.MUPUB_DX6MDLR",
                "type": "reg"
            },
            "0x00000370": {
                "altname": "I_MUPUB_DX6GTR",
                "name": "i_MUPUB_DX6GTR",
                "ptr": "mu_phy.MUPUB_DX6GTR",
                "type": "reg"
            },
            "0x00000374": {
                "altname": "I_MUPUB_DX6GSR2",
                "name": "i_MUPUB_DX6GSR2",
                "ptr": "mu_phy.MUPUB_DX6GSR2",
                "type": "reg"
            },
            "0x00000380": {
                "altname": "I_MUPUB_DX7GCR",
                "name": "i_MUPUB_DX7GCR",
                "ptr": "mu_phy.MUPUB_DX7GCR",
                "type": "reg"
            },
            "0x00000384": {
                "altname": "I_MUPUB_DX7GSR0",
                "name": "i_MUPUB_DX7GSR0",
                "ptr": "mu_phy.MUPUB_DX7GSR0",
                "type": "reg"
            },
            "0x00000388": {
                "altname": "I_MUPUB_DX7GSR1",
                "name": "i_MUPUB_DX7GSR1",
                "ptr": "mu_phy.MUPUB_DX7GSR1",
                "type": "reg"
            },
            "0x0000038c": {
                "altname": "I_MUPUB_DX7BDLR0",
                "name": "i_MUPUB_DX7BDLR0",
                "ptr": "mu_phy.MUPUB_DX7BDLR0",
                "type": "reg"
            },
            "0x00000390": {
                "altname": "I_MUPUB_DX7BDLR1",
                "name": "i_MUPUB_DX7BDLR1",
                "ptr": "mu_phy.MUPUB_DX7BDLR1",
                "type": "reg"
            },
            "0x00000394": {
                "altname": "I_MUPUB_DX7BDLR2",
                "name": "i_MUPUB_DX7BDLR2",
                "ptr": "mu_phy.MUPUB_DX7BDLR2",
                "type": "reg"
            },
            "0x00000398": {
                "altname": "I_MUPUB_DX7BDLR3",
                "name": "i_MUPUB_DX7BDLR3",
                "ptr": "mu_phy.MUPUB_DX7BDLR3",
                "type": "reg"
            },
            "0x0000039c": {
                "altname": "I_MUPUB_DX7BDLR4",
                "name": "i_MUPUB_DX7BDLR4",
                "ptr": "mu_phy.MUPUB_DX7BDLR4",
                "type": "reg"
            },
            "0x000003a0": {
                "altname": "I_MUPUB_DX7LCDLR0",
                "name": "i_MUPUB_DX7LCDLR0",
                "ptr": "mu_phy.MUPUB_DX7LCDLR0",
                "type": "reg"
            },
            "0x000003a4": {
                "altname": "I_MUPUB_DX7LCDLR1",
                "name": "i_MUPUB_DX7LCDLR1",
                "ptr": "mu_phy.MUPUB_DX7LCDLR1",
                "type": "reg"
            },
            "0x000003a8": {
                "altname": "I_MUPUB_DX7LCDLR2",
                "name": "i_MUPUB_DX7LCDLR2",
                "ptr": "mu_phy.MUPUB_DX7LCDLR2",
                "type": "reg"
            },
            "0x000003ac": {
                "altname": "I_MUPUB_DX7MDLR",
                "name": "i_MUPUB_DX7MDLR",
                "ptr": "mu_phy.MUPUB_DX7MDLR",
                "type": "reg"
            },
            "0x000003b0": {
                "altname": "I_MUPUB_DX7GTR",
                "name": "i_MUPUB_DX7GTR",
                "ptr": "mu_phy.MUPUB_DX7GTR",
                "type": "reg"
            },
            "0x000003b4": {
                "altname": "I_MUPUB_DX7GSR2",
                "name": "i_MUPUB_DX7GSR2",
                "ptr": "mu_phy.MUPUB_DX7GSR2",
                "type": "reg"
            },
            "0x000003c0": {
                "altname": "I_MUPUB_DX8GCR",
                "name": "i_MUPUB_DX8GCR",
                "ptr": "mu_phy.MUPUB_DX8GCR",
                "type": "reg"
            },
            "0x000003c4": {
                "altname": "I_MUPUB_DX8GSR0",
                "name": "i_MUPUB_DX8GSR0",
                "ptr": "mu_phy.MUPUB_DX8GSR0",
                "type": "reg"
            },
            "0x000003c8": {
                "altname": "I_MUPUB_DX8GSR1",
                "name": "i_MUPUB_DX8GSR1",
                "ptr": "mu_phy.MUPUB_DX8GSR1",
                "type": "reg"
            },
            "0x000003cc": {
                "altname": "I_MUPUB_DX8BDLR0",
                "name": "i_MUPUB_DX8BDLR0",
                "ptr": "mu_phy.MUPUB_DX8BDLR0",
                "type": "reg"
            },
            "0x000003d0": {
                "altname": "I_MUPUB_DX8BDLR1",
                "name": "i_MUPUB_DX8BDLR1",
                "ptr": "mu_phy.MUPUB_DX8BDLR1",
                "type": "reg"
            },
            "0x000003d4": {
                "altname": "I_MUPUB_DX8BDLR2",
                "name": "i_MUPUB_DX8BDLR2",
                "ptr": "mu_phy.MUPUB_DX8BDLR2",
                "type": "reg"
            },
            "0x000003d8": {
                "altname": "I_MUPUB_DX8BDLR3",
                "name": "i_MUPUB_DX8BDLR3",
                "ptr": "mu_phy.MUPUB_DX8BDLR3",
                "type": "reg"
            },
            "0x000003dc": {
                "altname": "I_MUPUB_DX8BDLR4",
                "name": "i_MUPUB_DX8BDLR4",
                "ptr": "mu_phy.MUPUB_DX8BDLR4",
                "type": "reg"
            },
            "0x000003e0": {
                "altname": "I_MUPUB_DX8LCDLR0",
                "name": "i_MUPUB_DX8LCDLR0",
                "ptr": "mu_phy.MUPUB_DX8LCDLR0",
                "type": "reg"
            },
            "0x000003e4": {
                "altname": "I_MUPUB_DX8LCDLR1",
                "name": "i_MUPUB_DX8LCDLR1",
                "ptr": "mu_phy.MUPUB_DX8LCDLR1",
                "type": "reg"
            },
            "0x000003e8": {
                "altname": "I_MUPUB_DX8LCDLR2",
                "name": "i_MUPUB_DX8LCDLR2",
                "ptr": "mu_phy.MUPUB_DX8LCDLR2",
                "type": "reg"
            },
            "0x000003ec": {
                "altname": "I_MUPUB_DX8MDLR",
                "name": "i_MUPUB_DX8MDLR",
                "ptr": "mu_phy.MUPUB_DX8MDLR",
                "type": "reg"
            },
            "0x000003f0": {
                "altname": "I_MUPUB_DX8GTR",
                "name": "i_MUPUB_DX8GTR",
                "ptr": "mu_phy.MUPUB_DX8GTR",
                "type": "reg"
            },
            "0x000003f4": {
                "altname": "I_MUPUB_DX8GSR2",
                "name": "i_MUPUB_DX8GSR2",
                "ptr": "mu_phy.MUPUB_DX8GSR2",
                "type": "reg"
            }
        }
    },
    "regs": {
        "mu_phy.MUPUB_ACBDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "Address/Command Bit Delay: Delay select for the BDLs on address and command signals.",
                    "mode": "RW",
                    "name": "ACBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "CK2 Bit Delay: Delay select for the BDL on CK2.",
                    "mode": "RW",
                    "name": "CK2BD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "CK1 Bit Delay: Delay select for the BDL on CK1.",
                    "mode": "RW",
                    "name": "CK1BD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "CK0 Bit Delay: Delay select for the BDL on CK0.",
                    "mode": "RW",
                    "name": "CK0BD"
                }
            ]
        },
        "mu_phy.MUPUB_ACIOCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 30,
                    "bit_msb": 31,
                    "description": "Address/Command Slew Rate (D3F I/O Only): Selects slew rate of the I/O for all address and command pins.",
                    "mode": "RW",
                    "name": "ACSR"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "SDRAM Reset I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM Reset.",
                    "mode": "RW",
                    "name": "RSTIOM"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "SDRAM Reset Power Down Receiver: Powers down, when set, the input receiver on the I/O for SDRAM RST# pin.",
                    "mode": "RW",
                    "name": "RSTPDR"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "SDRAM Reset Power Down Driver: Powers down, when set, the output driver on the I/O for SDRAM RST# pin.",
                    "mode": "RW",
                    "name": "RSTPDD"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "SDRAM Reset On-Die Termination: Enables, when set, the on-die termination on the I/O for SDRAM RST# pin.",
                    "mode": "RW",
                    "name": "RSTODT"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 23,
                    "description": "Rank Power Down Receiver: Powers down, when set, the input receiver on the I/O CKE[3:0],, ODT[3:0],, and CS#[3:0], pins. RANKPDR[0], controls the power down for CKE[0],, ODT[0],, and CS#[0],, RANKPDR[1], controls the power down for CKE[1],, ODT[1],, and CS#[1],, and so on.",
                    "mode": "RW",
                    "name": "RANKPDR"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "CS# Power Down Driver: Powers down, when set, the output driver on the I/O for CS#[3:0], pins. CSPDD[0], controls the power down for CS#[0],, CSPDD[1], controls the power down for CS#[1],, and so on. CKE and ODT driver power down is controlled by DSGCR register.",
                    "mode": "RW",
                    "name": "CSPDD"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank On-Die Termination: Enables, when set, the on-die termination on the I/O for CKE[3:0],, ODT[3:0],, and CS#[3:0], pins. RANKODT[0], controls the on-die termination for CKE[0],, ODT[0],, and CS#[0],, RANKODT[1], controls the on-die termination for CKE[1],, ODT[1],, and CS#[1],, and so on.",
                    "mode": "RW",
                    "name": "RANKODT"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "CK Power Down Receiver: Powers down, when set, the input receiver on the I/O for CK[0],, CK[1],, and CK[2], pins, respectively.",
                    "mode": "RW",
                    "name": "CKPDR"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 9,
                    "description": "CK Power Down Driver: Powers down, when set, the output driver on the I/O for CK[0],, CK[1],, and CK[2], pins, respectively.",
                    "mode": "RW",
                    "name": "CKPDD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 6,
                    "description": "CK On-Die Termination: Enables, when set, the on-die termination on the I/O for CK[0],, CK[1],, and CK[2], pins, respectively.",
                    "mode": "RW",
                    "name": "CKODT"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "AC Power Down Receiver: Powers down, when set, the input receiver on the I/O for RAS#, CAS#, WE#, BA[2:0],, and A[15:0], pins.",
                    "mode": "RW",
                    "name": "ACPDR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "AC Power Down Driver: Powers down, when set, the output driver on the I/O for RAS#, CAS#, WE#, BA[2:0],, and A[15:0], pins.",
                    "mode": "RW",
                    "name": "ACPDD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Address/Command On-Die Termination: Enables, when set, the on-die termination on the I/O for RAS#, CAS#, WE#, BA[2:0],, and A[15:0], pins.",
                    "mode": "RW",
                    "name": "ACODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Address/Command Output Enable: Enables, when set, the output driver on the I/O for all address and command pins.",
                    "mode": "RW",
                    "name": "ACOE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Address/Command I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for all address and command pins. This bit connects to bit [0], of the IOM pin on the D3F I/Os, and for other I/O libraries, it connects to the IOM pin of the I/O.",
                    "mode": "RW",
                    "name": "ACIOM"
                }
            ]
        },
        "mu_phy.MUPUB_ACMDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_BISTAR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "BIST Bank Address: Selects the SDRAM bank address to be used during BIST.",
                    "mode": "RW",
                    "name": "BBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "BIST Row Address: Selects the SDRAM row address to be used during BIST.",
                    "mode": "RW",
                    "name": "BROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "BIST Column Address: Selects the SDRAM column address to be used during BIST. The lower bits of this address must be \"0000\" for BL16, \"000\" for BL8, \"00\" for BL4 and \"0\" for BL2.",
                    "mode": "RW",
                    "name": "BCOL"
                }
            ]
        },
        "mu_phy.MUPUB_BISTAR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 4,
                    "bit_msb": 15,
                    "description": "BIST Address Increment: Selects the value by which the SDRAM address is incremented for each write/read access. This value must be at the beginning of a burst boundary, i.e. the lower bits must be \"0000\" for BL16, \"000\" for BL8, \"00\" for BL4 and \"0\" for BL2.",
                    "mode": "RW",
                    "name": "BAINC"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 3,
                    "description": "BIST Maximum Rank: Specifies the maximum SDRAM rank to be used during BIST. The default value is set to maximum ranks minus 1. Example default shown here is for a 4-rank system",
                    "mode": "RW",
                    "name": "BMRANK"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "BIST Rank: Selects the SDRAM rank to be used during BIST. Valid values range from 0 to maximum ranks minus 1.",
                    "mode": "RW",
                    "name": "BRANK"
                }
            ]
        },
        "mu_phy.MUPUB_BISTAR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "BIST Maximum Bank Address: Specifies the maximum SDRAM bank address to be used during BIST before the address increments to the next rank.",
                    "mode": "RW",
                    "name": "BMBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "BIST Maximum Row Address: Specifies the maximum SDRAM row address to be used during BIST before the address increments to the next bank.",
                    "mode": "RW",
                    "name": "BMROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "BIST Maximum Column Address: Specifies the maximum SDRAM column address to be used during BIST before the address increments to the next row.",
                    "mode": "RW",
                    "name": "BMCOL"
                }
            ]
        },
        "mu_phy.MUPUB_BISTBER0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Address Bit Error: Each group of two bits indicate the bit error count on each of the up to 16 address bits. [1:0], is the error count for A[0],, [3:2], for A[1],, and so on.",
                    "mode": "RO",
                    "name": "ABER"
                }
            ]
        },
        "mu_phy.MUPUB_BISTBER1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "ODT Bit Error: Each group of two bits indicates the bit error count on each of the up to 4 ODT bits. [1:0], is the error count for ODT[0],, [3:2], for ODT[1],, and so on.",
                    "mode": "RO",
                    "name": "ODTBER"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "CS# Bit Error: Each group of two bits indicate the bit error count on each of the up to 4 CS# bits. [1:0], is the error count for CS#[0],, [3:2], for CS#[1],, and so on.",
                    "mode": "RO",
                    "name": "CSBER"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "CKE Bit Error: Each group of two bits indicate the bit error count on each of the up to 4 CKE bits. [1:0], is the error count for CKE[0],, [3:2], for CKE[1],, and so on.",
                    "mode": "RO",
                    "name": "CKEBER"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 7,
                    "description": "WE# Bit Error: Indicates the number of bit errors on WE#.",
                    "mode": "RO",
                    "name": "WEBER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "Bank Address Bit Error: Each group of two bits indicate the bit error count on each of the up to 3 bank address bits. [1:0], is the error count for BA[0],, [3:2], for BA[1],, and so on.",
                    "mode": "RO",
                    "name": "BABER"
                }
            ]
        },
        "mu_phy.MUPUB_BISTBER2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Data Bit Error: The error count for even DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0], on the rising edge of DQS). The second 16 bits indicate the error on the second data beat\n(i.e. the error count of the data driven out on DQ[7:0], on the falling edge of DQS). For each of the 16-bit group, the first 2 bits are for DQ[0],, the second for DQ[1],, and so on.",
                    "mode": "RO",
                    "name": "DQBER0"
                }
            ]
        },
        "mu_phy.MUPUB_BISTBER3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Data Bit Error: The error count for odd DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0], on the rising edge of DQS). The second 16 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0], on the falling edge of DQS). For each of the 16-bit group, the first 2 bits are for DQ[0],, the second for DQ[1],, and so on.",
                    "mode": "RO",
                    "name": "DQBER1"
                }
            ]
        },
        "mu_phy.MUPUB_BISTFWR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Bit status during a word error for each of the up to 4 ODT bits.",
                    "mode": "RO",
                    "name": "ODTWEBS"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Bit status during a word error for each of the up to 4 CS# bits.",
                    "mode": "RO",
                    "name": "CSWEBS"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Bit status during a word error for each of the up to 4 CKE bits.",
                    "mode": "RO",
                    "name": "CKEWEBS"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Bit status during a word error for the WE#.",
                    "mode": "RO",
                    "name": "WEWEBS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Bit status during a word error for each of the up to 3 bank address bits.",
                    "mode": "RO",
                    "name": "BAWEBS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Bit status during a word error for each of the up to 16 address bits.",
                    "mode": "RO",
                    "name": "AWEBS"
                }
            ]
        },
        "mu_phy.MUPUB_BISTFWR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Bit status during a word error for the data mask (DM) bit. DMWEBS [0], is for the first DM beat, DMWEBS [1], is for the second DM beat, and so on.",
                    "mode": "RO",
                    "name": "DMWEBS"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Bit status during a word error for the CAS.",
                    "mode": "RO",
                    "name": "CASWEBS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Bit status during a word error for the RAS.",
                    "mode": "RO",
                    "name": "RASWEBS"
                }
            ]
        },
        "mu_phy.MUPUB_BISTFWR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Bit status during a word error for each of the 8 data (DQ) bits. The first 8 bits indicate the status of the first data beat (i.e. the status of the data driven out on DQ[7:0], on the rising edge of DQS). The second 8 bits indicate the status of the second data beat (i.e. the status of the data driven out on DQ[7:0], on the falling edge of DQS), and so on. For each of the 8-bit group, the first bit is for DQ[0],, the second bit is for DQ[1],, and so on.",
                    "mode": "RO",
                    "name": "DQWEBS"
                }
            ]
        },
        "mu_phy.MUPUB_BISTGSR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 30,
                    "bit_msb": 31,
                    "description": "CAS Bit Error: Indicates the number of bit errors on CAS.",
                    "mode": "RO",
                    "name": "CASBER"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 29,
                    "description": "RAS Bit Error: Indicates the number of bit errors on RAS.",
                    "mode": "RO",
                    "name": "RASBER"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 27,
                    "description": "DM Bit Error: Indicates the number of bit errors on data mask (DM) bit. DMBER[1:0], are for even DQS cycles first DM beat, and DMBER[3:2], are for even DQS cycles second DM beat. Similarly, DMBER[5:4], are for odd DQS cycles first DM beat, and DMBER[7:6], are for odd DQS cycles second DM beat.",
                    "mode": "RO",
                    "name": "DMBER"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "BIST Data Error: indicates if set that there is a data comparison error in the byte lane.",
                    "mode": "RO",
                    "name": "BDXERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "BIST Address/Command Error: indicates if set that there is a data comparison error in the address/command lane.",
                    "mode": "RO",
                    "name": "BACERR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "BIST Done: Indicates if set that the BIST has finished executing. This bit is reset to zero when BIST is triggered.",
                    "mode": "RO",
                    "name": "BDONE"
                }
            ]
        },
        "mu_phy.MUPUB_BISTLSR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "LFSR seed for pseudo-random BIST patterns.",
                    "mode": "RW",
                    "name": "SEED"
                }
            ]
        },
        "mu_phy.MUPUB_BISTMSKR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Mask bit for each of the up to 4 ODT bits.",
                    "mode": "RW",
                    "name": "ODTMSK"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Mask bit for each of the up to 4 CS# bits.",
                    "mode": "RW",
                    "name": "CSMSK"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Mask bit for each of the up to 4 CKE bits.",
                    "mode": "RW",
                    "name": "CKEMSK"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Mask bit for the WE#.",
                    "mode": "RW",
                    "name": "WEMSK"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Mask bit for each of the up to 3 bank address bits.",
                    "mode": "RW",
                    "name": "BAMSK"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Mask bit for each of the up to 16 address bits.",
                    "mode": "RW",
                    "name": "AMSK"
                }
            ]
        },
        "mu_phy.MUPUB_BISTMSKR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Mask bit for the data mask (DM) bit.",
                    "mode": "RW",
                    "name": "DMMSK"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Mask bit for the PAR_IN. Only for DIMM parity support and only if the design is compiled for less than 3 ranks.",
                    "mode": "RW",
                    "name": "PARMSK"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Mask bit for the CAS.",
                    "mode": "RW",
                    "name": "CASMSK"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Mask bit for the RAS.",
                    "mode": "RW",
                    "name": "RASMSK"
                }
            ]
        },
        "mu_phy.MUPUB_BISTMSKR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Mask bit for each of the 8 data (DQ) bits.",
                    "mode": "RW",
                    "name": "DQMSK"
                }
            ]
        },
        "mu_phy.MUPUB_BISTRR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 25,
                    "bit_msb": 26,
                    "description": "BIST Clock Cycle Select: Selects the clock numbers on which the AC loopback data is written into the FIFO. Data is written into the loopback FIFO once every four clock cycles. Valid values are:",
                    "mode": "RW",
                    "name": "BCCSEL"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 24,
                    "description": "BIST CK Select: Selects the CK that should be used to register the AC loopback signals from the I/Os. Valid values are:",
                    "mode": "RW",
                    "name": "BCKSEL"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 22,
                    "description": "BIST DATX8 Select: Select the byte lane for comparison of loopback/read data. Valid values are 0 to 8.",
                    "mode": "RW",
                    "name": "BDXSEL"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 18,
                    "description": "BIST Data Pattern Selects the data pattern used during BIST. Valid values are:",
                    "mode": "RW",
                    "name": "BDPAT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "BIST Data Mask Enable: Enables if set that the data mask BIST should be included in the BIST run, i.e. data pattern generated and loopback data compared. This is valid only for loopback mode.",
                    "mode": "RW",
                    "name": "BDMEN"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "BIST AC Enable: Enables the running of BIST on the address/command lane PHY. This bit is exclusive with BDXEN, i.e. both cannot be set to '1' at the same time.",
                    "mode": "RW",
                    "name": "BACEN"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "BIST DATX8 Enable: Enables the running of BIST on the data byte lane PHYs. This bit is exclusive with BACEN, i.e. both cannot be set to '1' at the same time.",
                    "mode": "RW",
                    "name": "BDXEN"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "BIST Stop On Nth Fail: Specifies if set that the BIST should stop when an nth data word or address/command comparison error has been encountered.",
                    "mode": "RW",
                    "name": "BSONF"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 12,
                    "description": "Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if BSONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if BSONF is set.",
                    "mode": "RW",
                    "name": "NFAIL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "BIST Infinite Run: Specifies if set that the BIST should be run indefinitely until when it is either stopped or a failure has been encountered. Otherwise BIST is run until number of BIST words specified in the BISTWCR register has been generated.",
                    "mode": "RW",
                    "name": "BINF"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "BIST Mode Selects the mode in which BIST is run. Valid values are:",
                    "mode": "RW",
                    "name": "BMODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BIST Instruction: Selects the BIST instruction to be executed: Valid values are:",
                    "mode": "RW",
                    "name": "BINST"
                }
            ]
        },
        "mu_phy.MUPUB_BISTUDPR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "BIST User Data Pattern 1: Data to be applied on odd DQ pins during BIST.",
                    "mode": "RW",
                    "name": "BUDP1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "BIST User Data Pattern 0: Data to be applied on even DQ pins during BIST.",
                    "mode": "RW",
                    "name": "BUDP0"
                }
            ]
        },
        "mu_phy.MUPUB_BISTWCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "BIST Word Count: Indicates the number of words to generate during BIST. This must be a multiple of DRAM burst length (BL) divided by 2, e.g. for BL=8, valid values are 4, 8, 12, 16, and so on.",
                    "mode": "RW",
                    "name": "BWCNT"
                }
            ]
        },
        "mu_phy.MUPUB_BISTWCSR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Byte Word Count: Indicates the number of words received from the byte lane.",
                    "mode": "RO",
                    "name": "DXWCNT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Address/Command Word Count: Indicates the number of words received from the address/command lane.",
                    "mode": "RO",
                    "name": "ACWCNT"
                }
            ]
        },
        "mu_phy.MUPUB_BISTWER": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Byte Word Error: Indicates the number of word errors on the byte lane. An error on any bit of the data bus including the data mask bit increments the error count.",
                    "mode": "RO",
                    "name": "DXWER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Address/Command Word Error: Indicates the number of word errors on the address/command lane. An error on any bit of the address/command bus increments the error count.",
                    "mode": "RO",
                    "name": "ACWER"
                }
            ]
        },
        "mu_phy.MUPUB_DCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Un-buffered DIMM Address Mirroring: Indicates if set that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS#[1],). In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DCR[NOSRA], must be set if address mirroring is enabled.",
                    "mode": "RW",
                    "name": "UDIMM"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "DDR 2T Timing: Indicates if set that 2T timing should be used by PUB internally generated SDRAM transactions.",
                    "mode": "RW",
                    "name": "DDR2T"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "No Simultaneous Rank Access: Specifies if set that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems.",
                    "mode": "RW",
                    "name": "NOSRA"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 17,
                    "description": "Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes.\nNote that this mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting.",
                    "mode": "RW",
                    "name": "BYTEMASK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Multi-Purpose Register (MPR) DQ (DDR3 Only): Specifies the value that is driven on non-primary DQ pins during MPR reads. Valid values are:",
                    "mode": "RW",
                    "name": "MPRDQ"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Primary DQ (DDR3 Only): Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0], to DQ[7],, respectively.",
                    "mode": "RW",
                    "name": "PDQ"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks. tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8 banks still results in correct functionality but less tighter DRAM command spacing for the parameters described here.",
                    "mode": "RW",
                    "name": "DDR8BNK"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "DDR Mode: SDRAM DDR mode. Valid values are: ",
                    "mode": "RW",
                    "name": "DDRMD"
                }
            ]
        },
        "mu_phy.MUPUB_DCUAR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Access Type: Specifies the type of access to be performed using this address. Valid values are:",
                    "mode": "RW",
                    "name": "ATYPE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Increment Address: Specifies, if set, that the cache address specified in WADDR and SADDR should be automatically incremented after each access of the cache. The increment happens in such a way that all the slices of a selected word are first accessed before going to the next word.",
                    "mode": "RW",
                    "name": "INCA"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 9,
                    "description": "Cache Select: Selects the cache to be accessed. Valid values are:",
                    "mode": "RW",
                    "name": "CSEL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Cache Slice Address: Address of the cache slice to be accessed.",
                    "mode": "RW",
                    "name": "CSADDR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Cache Word Address: Address of the cache word to be accessed.",
                    "mode": "RW",
                    "name": "CWADDR"
                }
            ]
        },
        "mu_phy.MUPUB_DCUDR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Cache Data: Data to be written to or read from a cache. This data corresponds to the cache word slice specified by the DCU Address Register.",
                    "mode": "RW",
                    "name": "CDATA"
                }
            ]
        },
        "mu_phy.MUPUB_DCUGCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Read Capture Start Word: The capture and compare of read data should start after Nth word. For example setting this value to 12 will skip the first 12 read data.",
                    "mode": "RW",
                    "name": "RCSW"
                }
            ]
        },
        "mu_phy.MUPUB_DCULR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Expected Data Loop End Address: The last expected data cache word address that contains valid expected data. Expected data should looped between 0 and this address.",
                    "mode": "RW",
                    "name": "XLEADDR"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Increment DRAM Address: Indicates if set that DRAM addresses should be incremented every time a DRAM read/write command inside the loop is executed.",
                    "mode": "RW",
                    "name": "IDA"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Loop Infinite: Indicates if set that the loop should be executed indefinitely until stopped by the STOP command. Otherwise the loop is execute LCNT times.",
                    "mode": "RW",
                    "name": "LINF"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Loop Count: The number of times that the loop should be executed if LINF is not set.",
                    "mode": "RW",
                    "name": "LCNT"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Loop End Address: Command cache word address where the loop should end.",
                    "mode": "RW",
                    "name": "LEADDR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Loop Start Address: Command cache word address where the loop should start.",
                    "mode": "RW",
                    "name": "LSADDR"
                }
            ]
        },
        "mu_phy.MUPUB_DCURR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Expected Compare Enable: Indicates if set that read data coming back from the SDRAM should be should be compared with the expected data.",
                    "mode": "RW",
                    "name": "XCEN"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Read Capture Enable: Indicates if set that read data coming back from the SDRAM should be captured into the read data cache.",
                    "mode": "RW",
                    "name": "RCEN"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Stop Capture On Full: Specifies if set that the capture of read data should stop when the capture cache is full.",
                    "mode": "RW",
                    "name": "SCOF"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Stop On Nth Fail: Specifies if set that the execution of commands and the capture of read data should stop when there are N read data failures. The number of failures is specified by NFAIL. Otherwise commands execute until the end of the program or until manually stopped using a STOP command.",
                    "mode": "RW",
                    "name": "SONF"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 19,
                    "description": "Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if SONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if SONF is set.\nValid values are from 0 to 254.",
                    "mode": "RW",
                    "name": "NFAIL"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "End Address: Cache word address where the execution of command should end.",
                    "mode": "RW",
                    "name": "EADDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Start Address: Cache word address where the execution of commands should begin.",
                    "mode": "RW",
                    "name": "SADDR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "DCU Instruction: Selects the DCU command to be executed: Valid values are:",
                    "mode": "RW",
                    "name": "DINST"
                }
            ]
        },
        "mu_phy.MUPUB_DCUSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Capture Full: Indicates if set that the capture cache is full.",
                    "mode": "RO",
                    "name": "CFULL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Capture Fail: Indicates if set that at least one read data word has failed.",
                    "mode": "RO",
                    "name": "CFAIL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Run Done: Indicates if set that the DCU has finished executing the commands in the command cache. This bit is also set to indicate that a STOP command has successfully been executed and command execution has stopped.",
                    "mode": "RO",
                    "name": "RDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DCUSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Loop Count: Indicates the value of the loop count. This is useful when the program has stopped because of failures to assess how many reads were executed before first fail.",
                    "mode": "RO",
                    "name": "LPCNT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Fail Count: Number of read words that have failed.",
                    "mode": "RO",
                    "name": "FLCNT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Read Count: Number of read words returned from the SDRAM.",
                    "mode": "RO",
                    "name": "RDCNT"
                }
            ]
        },
        "mu_phy.MUPUB_DCUTPR": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TDCUT3",
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "DCU Generic Timing Parameter 3.",
                    "mode": "RW",
                    "name": "tDCUT3"
                },
                {
                    "altname": "TDCUT2",
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "DCU Generic Timing Parameter 2.",
                    "mode": "RW",
                    "name": "tDCUT2"
                },
                {
                    "altname": "TDCUT1",
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "DCU Generic Timing Parameter 1.",
                    "mode": "RW",
                    "name": "tDCUT1"
                },
                {
                    "altname": "TDCUT0",
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "DCU Generic Timing Parameter 0.",
                    "mode": "RW",
                    "name": "tDCUT0"
                }
            ]
        },
        "mu_phy.MUPUB_DSGCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "SDRAM CKE Output Enable: Enables, when set, the output driver on the I/O for SDRAM CKE pins.",
                    "mode": "RW",
                    "name": "CKEOE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "SDRAM Reset Output Enable: Enables, when set, the output driver on the I/O for SDRAM RST# pin.",
                    "mode": "RW",
                    "name": "RSTOE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "SDRAM ODT Output Enable: Enables, when set, the output driver on the I/O for SDRAM ODT pins.",
                    "mode": "RW",
                    "name": "ODTOE"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "SDRAM CK Output Enable: Enables, when set, the output driver on the I/O for SDRAM CK/CK# pins.",
                    "mode": "RW",
                    "name": "CKOE"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 25,
                    "description": "ODT Power Down Driver: Powers down, when set, the output driver on the I/O for ODT[3:0], pins. ODTPDD[0], controls the power down for ODT[0],, ODTPDD[1], controls the power down for ODT[1],, and so on.",
                    "mode": "RW",
                    "name": "ODTPDD"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 21,
                    "description": "CKE Power Down Driver: Powers down, when set, the output driver on the I/O for CKE[3:0], pins. CKEPDD[0], controls the power down for CKE[0],, CKEPDD[1], controls the power down for CKE[1],, and so on.",
                    "mode": "RW",
                    "name": "CKEPDD"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Single Data Rate Mode: Indicates if set that the external controller is configured to run in single data rate (SDR) mode. Otherwise if not set the controller is running in half data rate (HDR) mode. This bit not supported in the current version of the PUB.",
                    "mode": "RW",
                    "name": "SDRMODE"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY mission modeis running in rise-to- fall mode.",
                    "mode": "RW",
                    "name": "RRMODE"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "ATO Analog Test Enable: Enables, if set, the analog test output (ATO) I/O.",
                    "mode": "RW",
                    "name": "ATOAE"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "DTO Output Enable: Enables, when set, the output driver on the I/O for DTO pins.",
                    "mode": "RW",
                    "name": "DTOOE"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DTO I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DTO pins.",
                    "mode": "RW",
                    "name": "DTOIOM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "DTO Power Down Receiver: Powers down, when set, the input receiver on the I/O for DTO pins.",
                    "mode": "RW",
                    "name": "DTOPDR"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "DTO Power Down Driver: Powers down, when set, the output driver on the I/O for DTO pins.",
                    "mode": "RW",
                    "name": "DTOPDD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "DTO On-Die Termination: Enables, when set, the on-die termination on the I/O for DTO pins.",
                    "mode": "RW",
                    "name": "DTOODT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "PHY Update Acknowledge Delay: Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed. This essentially delays, by this many clock cycles, the de-assertion of dfi_ctrlup_ack and dfi_phyupd_req signals relative to the time when the delay lines or I/Os are updated.",
                    "mode": "RW",
                    "name": "PUAD"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bypass Rise-to-Rise Mode: Indicates if set that the PHY bypass mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY bypass mode is running in rise-to-fall mode.",
                    "mode": "RW",
                    "name": "BRRMODE"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQS Gate Extension: Specifies if set that the DQS gating must be extended by two DRAM clock cycles and then re-centered, i.e. one clock cycle extension on either side.",
                    "mode": "RW",
                    "name": "DQSGX"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Controller Update Acknowledge Enable: Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted. By default the PHY does not acknowledge controller initiated update requests but simply does an update whenever there is a controller update request. This speeds up the update.",
                    "mode": "RW",
                    "name": "CUAEN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the PLL lock time.",
                    "mode": "RW",
                    "name": "LPPLLPD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte.",
                    "mode": "RW",
                    "name": "LPIOPD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Impedance Update Enable: Specifies, if set, that in addition to DDL VT update, the PHY could also perform impedance calibration (update).\nRefer to the \"Impedance Control Register 0-1 (ZQnCR0-1)\" on page 104 bit fields DFICU0, DFICU1 and DFICCU bits to control if an impedance calibration is performed (update) with a DFI controller update request.\nRefer to the \"Impedance Control Register 0-1 (ZQnCR0-1)\" on page 104 bit fields DFIPU0 and DFIPU1 bits to control if an impedance calibration is performed (update) with a DFI PHY update request.",
                    "mode": "RW",
                    "name": "ZUEN"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Byte Disable Enable: Specifies if set that the PHY should respond to DFI byte disable request. Otherwise the byte disable from the DFI is ignored in which case bytes can only be disabled using the DXnGCR register.",
                    "mode": "RW",
                    "name": "BDISEN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "PHY Update Request Enable: Specifies if set, that the PHY should issue PHY- initiated update request when there is DDL VT drift.",
                    "mode": "RW",
                    "name": "PUREN"
                }
            ]
        },
        "mu_phy.MUPUB_DTAR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Data Training Bank Address: Selects the SDRAM bank address to be used during data training.",
                    "mode": "RW",
                    "name": "DTBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "Data Training Row Address: Selects the SDRAM row address to be used during data training.",
                    "mode": "RW",
                    "name": "DTROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be \"000\".",
                    "mode": "RW",
                    "name": "DTCOL"
                }
            ]
        },
        "mu_phy.MUPUB_DTAR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Data Training Bank Address: Selects the SDRAM bank address to be used during data training.",
                    "mode": "RW",
                    "name": "DTBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "Data Training Row Address: Selects the SDRAM row address to be used during data training.",
                    "mode": "RW",
                    "name": "DTROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be \"000\".",
                    "mode": "RW",
                    "name": "DTCOL"
                }
            ]
        },
        "mu_phy.MUPUB_DTAR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Data Training Bank Address: Selects the SDRAM bank address to be used during data training.",
                    "mode": "RW",
                    "name": "DTBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "Data Training Row Address: Selects the SDRAM row address to be used during data training.",
                    "mode": "RW",
                    "name": "DTROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be \"000\".",
                    "mode": "RW",
                    "name": "DTCOL"
                }
            ]
        },
        "mu_phy.MUPUB_DTAR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Data Training Bank Address: Selects the SDRAM bank address to be used during data training.",
                    "mode": "RW",
                    "name": "DTBANK"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 27,
                    "description": "Data Training Row Address: Selects the SDRAM row address to be used during data training.",
                    "mode": "RW",
                    "name": "DTROW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be \"000\".",
                    "mode": "RW",
                    "name": "DTCOL"
                }
            ]
        },
        "mu_phy.MUPUB_DTCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank.",
                    "mode": "RW",
                    "name": "RFSHDT"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 25,
                    "description": "Rank Enable: Specifies the ranks that are enabled for data-training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting the bit to '1' enables the rank, and setting it to '0' disables the rank.",
                    "mode": "RW",
                    "name": "RANKEN"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Data Training with Early/Extended Gate: Specifies if set that the DQS gate training should be performed with an early/extended gate as specified in DSGCR.DQSGX.",
                    "mode": "RW",
                    "name": "DTEXG"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes. Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment.",
                    "mode": "RW",
                    "name": "DTEXD"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Data Training Debug Step: A write of 1 to this bit steps the data training algorithm through a single step. This bit is self-clearing.",
                    "mode": "W1C",
                    "name": "DTDSTP"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Data Training Debug Enable: Enables, if set, the data training debug mode.",
                    "mode": "RW",
                    "name": "DTDEN"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Data Training Debug Byte Select: Selects the byte during data training debug mode.",
                    "mode": "RW",
                    "name": "DTDBS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Data Training WDQ Margin Override: If set the Training WDQ Margin value specified in DTCR[11:8], (DTWDQM) is used during data training. Otherwise the value is computed as of the ddr_clk period measurement found durig calibration of the WDQ LCDL.",
                    "mode": "RW",
                    "name": "DTWDQMO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Data Training Bit Deskew Centering: Enables, if set, eye centering capability during write and read bit deskew training.",
                    "mode": "RW",
                    "name": "DTBDC"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Data Training Write Bit Deskew Data Mask. If set it enables write bit deskew of the data mask",
                    "mode": "RW",
                    "name": "DTWBDDM"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Training WDQ Margin: Defines how close to 0 or how close to 2*(wdq calibration_value) the WDQ lcdl can be moved during training. Basically defines how much timing margin.",
                    "mode": "RW",
                    "name": "DTWDQM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data-training only checks if the correct number of DQS edges were returned.",
                    "mode": "RW",
                    "name": "DTCMPD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Data Training Using MPR (DDR3 Only): Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data- training is performed by first writing to some locations in the SDRAM and then reading them back.",
                    "mode": "RW",
                    "name": "DTMPR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "Data Training Rank: Selects the SDRAM rank to be used during data bit deskew and eye centering.",
                    "mode": "RW",
                    "name": "DTRANK"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read",
                    "mode": "RW",
                    "name": "DTRPTN"
                }
            ]
        },
        "mu_phy.MUPUB_DTDR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE3"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE0"
                }
            ]
        },
        "mu_phy.MUPUB_DTDR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE7"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE6"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE5"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.",
                    "mode": "RW",
                    "name": "DTBYTE4"
                }
            ]
        },
        "mu_phy.MUPUB_DTEDR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Training Write BDL Shift Maximum.",
                    "mode": "RO",
                    "name": "DTWBMX"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Data Training Write BDL Shift Minimum.",
                    "mode": "RO",
                    "name": "DTWBMN"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Data Training WDQ LCDL Maximum.",
                    "mode": "RO",
                    "name": "DTWLMX"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Data Training WDQ LCDL Minimum.",
                    "mode": "RO",
                    "name": "DTWLMN"
                }
            ]
        },
        "mu_phy.MUPUB_DTEDR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Training Read BDL Shift Maximum.",
                    "mode": "RO",
                    "name": "DTRBMX"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Data Training Read BDL Shift Minimum.",
                    "mode": "RO",
                    "name": "DTRBMN"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Data Training RDQS LCDL Maximum.",
                    "mode": "RO",
                    "name": "DTRLMX"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Data Training RDQS LCDL Minimum.",
                    "mode": "RO",
                    "name": "DTRLMN"
                }
            ]
        },
        "mu_phy.MUPUB_DTPR0": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TRC",
                    "bit_lsb": 26,
                    "bit_msb": 31,
                    "description": "Activate to activate command delay (same bank). Valid values are 2 to 63.",
                    "mode": "RW",
                    "name": "tRC"
                },
                {
                    "altname": "TRRD",
                    "bit_lsb": 22,
                    "bit_msb": 25,
                    "description": "Activate to activate command delay (different banks). Valid values are 1 to 15.",
                    "mode": "RW",
                    "name": "tRRD"
                },
                {
                    "altname": "TRAS",
                    "bit_lsb": 16,
                    "bit_msb": 21,
                    "description": "Activate to precharge command delay. Valid values are 2 to 63.",
                    "mode": "RW",
                    "name": "tRAS"
                },
                {
                    "altname": "TRCD",
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 15.",
                    "mode": "RW",
                    "name": "tRCD"
                },
                {
                    "altname": "TRP",
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Precharge command period: The minimum time between a precharge command and any other command. Note that the Controller automatically derives tRPA for 8- bank DDR2_Devices by adding 1 to tRP. Valid values are 2 to 15.",
                    "mode": "RW",
                    "name": "tRP"
                },
                {
                    "altname": "TWTR",
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Internal write to read command delay. Valid values are 1 to 15.",
                    "mode": "RW",
                    "name": "tWTR"
                },
                {
                    "altname": "TRTP",
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Internal read to precharge command delay. Valid values are 2 to 15.",
                    "mode": "RW",
                    "name": "tRTP"
                }
            ]
        },
        "mu_phy.MUPUB_DTPR1": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TAOND_TAOFD",
                    "bit_lsb": 30,
                    "bit_msb": 31,
                    "description": "ODT turn-on/turn-off delays (DDR2 only). The delays are in clock cycles. Most DDR2_Devices utilize a fixed value of 2/2.5. For non-standard SDRAMs, the user must ensure that the operational Write Latency is always greater than or equal to the ODT turn-on delay. For example, a DDR2 SDRAM with CAS latency set to 3 and CAS additive latency set to 0 has a Write Latency of 2. Thus 2/2.5 can be used, but not 3/3.5 or higher. Valid values are:",
                    "mode": "RW",
                    "name": "tAOND_tAOFD"
                },
                {
                    "altname": "TWLO",
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block. This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block.",
                    "mode": "RW",
                    "name": "tWLO"
                },
                {
                    "altname": "TWLMRD",
                    "bit_lsb": 20,
                    "bit_msb": 25,
                    "description": "Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge.",
                    "mode": "RW",
                    "name": "tWLMRD"
                },
                {
                    "altname": "TRFC",
                    "bit_lsb": 11,
                    "bit_msb": 19,
                    "description": "Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min parameter value supported.",
                    "mode": "RW",
                    "name": "tRFC"
                },
                {
                    "altname": "TFAW",
                    "bit_lsb": 5,
                    "bit_msb": 10,
                    "description": "4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 63.",
                    "mode": "RW",
                    "name": "tFAW"
                },
                {
                    "altname": "TMOD",
                    "bit_lsb": 2,
                    "bit_msb": 4,
                    "description": "Load mode update delay (DDR3 only). The minimum time between a load mode register command and a non-load mode register command. Valid values are:",
                    "mode": "RW",
                    "name": "tMOD"
                },
                {
                    "altname": "TMRD",
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. Valid values for DDR2 are 2 to 3. For DDR3, the value used for tMRD is 4 plus the value programmed in these bits, i.e. tMRD value for DDR3 ranges from 4 to 7.",
                    "mode": "RW",
                    "name": "tMRD"
                }
            ]
        },
        "mu_phy.MUPUB_DTPR2": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TCCD",
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Read to read and write to write command delay. Valid values are:",
                    "mode": "RW",
                    "name": "tCCD"
                },
                {
                    "altname": "TRTW",
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Read to Write command delay. This parameter allows the user to increase the delay between issuing Write commands to the SDRAM when preceded by Read commands. This provides an option to increase bus turn-around margin for high frequency systems. Valid values are:",
                    "mode": "RW",
                    "name": "tRTW"
                },
                {
                    "altname": "TRTODT",
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Read to ODT delay (DDR3 only). Specifies whether ODT can be enabled immediately after the read post-amble or one clock delay has to be added. If tRTODT is set to 1, then the read-to-write latency is increased by 1 if ODT is enabled. Valid values are:",
                    "mode": "RW",
                    "name": "tRTODT"
                },
                {
                    "altname": "TDLLK",
                    "bit_lsb": 19,
                    "bit_msb": 28,
                    "description": "DLL locking time. Valid values are 2 to 1023.",
                    "mode": "RW",
                    "name": "tDLLK"
                },
                {
                    "altname": "TCKE",
                    "bit_lsb": 15,
                    "bit_msb": 18,
                    "description": "CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 this parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15.",
                    "mode": "RW",
                    "name": "tCKE"
                },
                {
                    "altname": "TXP",
                    "bit_lsb": 10,
                    "bit_msb": 14,
                    "description": "Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXARD, tXARDS) for DDR2 and max(tXP, tXPDLL) for DDR3. Valid values are 2 to 31.",
                    "mode": "RW",
                    "name": "tXP"
                },
                {
                    "altname": "TXS",
                    "bit_lsb": 0,
                    "bit_msb": 9,
                    "description": "Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXSNR, tXSRD) for DDR2 and max(tXS, tXSDLL) for DDR3. Valid values are 2 to 1023.",
                    "mode": "RW",
                    "name": "tXS"
                }
            ]
        },
        "mu_phy.MUPUB_DX0BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX0GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX0GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX0GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX0GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX0LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX0MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX1GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX1GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX1GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX1GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX1LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX1MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX2GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX2GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX2GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX2GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX2LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX2MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX3GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX3GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX3GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX3GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX3LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX3MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX4GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX4GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX4GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX4GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX4LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX4MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX5GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX5GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX5GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX5GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX5LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX5MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX6GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX6GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX6GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX6GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX6LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX6MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX7GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX7GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX7GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX7GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX7LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX7MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8BDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.",
                    "mode": "RW",
                    "name": "DQ4WBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path.",
                    "mode": "RW",
                    "name": "DQ3WBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.",
                    "mode": "RW",
                    "name": "DQ2WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.",
                    "mode": "RW",
                    "name": "DQ1WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.",
                    "mode": "RW",
                    "name": "DQ0WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8BDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQS Write Bit Delay: Delay select for the BDL on DQS write path.",
                    "mode": "RW",
                    "name": "DSWBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Write Bit Delay: Delay select for the BDL on DM write path.",
                    "mode": "RW",
                    "name": "DMWBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.",
                    "mode": "RW",
                    "name": "DQ7WBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.",
                    "mode": "RW",
                    "name": "DQ6WBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.",
                    "mode": "RW",
                    "name": "DQ5WBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8BDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path",
                    "mode": "RW",
                    "name": "DSNRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQS Read Bit Delay: Delay select for the BDL on DQS read path",
                    "mode": "RW",
                    "name": "DSRBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.",
                    "mode": "RW",
                    "name": "DQOEBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path",
                    "mode": "RW",
                    "name": "DSOEBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8BDLR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 29,
                    "description": "DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.",
                    "mode": "RW",
                    "name": "DQ4RBD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path",
                    "mode": "RW",
                    "name": "DQ3RBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.",
                    "mode": "RW",
                    "name": "DQ2RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.",
                    "mode": "RW",
                    "name": "DQ1RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.",
                    "mode": "RW",
                    "name": "DQ0RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8BDLR4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 23,
                    "description": "DM Read Bit Delay: Delay select for the BDL on DM read path.",
                    "mode": "RW",
                    "name": "DMRBD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 17,
                    "description": "DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.",
                    "mode": "RW",
                    "name": "DQ7RBD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.",
                    "mode": "RW",
                    "name": "DQ6RBD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.",
                    "mode": "RW",
                    "name": "DQ5RBD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8GCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.",
                    "mode": "RW",
                    "name": "CALBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 29,
                    "description": "Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0], enables rank 0, [1], enables rank 1, [2], enables rank 2, and [3], enables rank 3.",
                    "mode": "RW",
                    "name": "WLRKEN"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see\nTable 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 62).",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:",
                    "mode": "RW",
                    "name": "DXOEO"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:",
                    "mode": "RW",
                    "name": "RTTOAL"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.",
                    "mode": "RW",
                    "name": "RTTOH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT.",
                    "mode": "RW",
                    "name": "DQRTT"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field.",
                    "mode": "RW",
                    "name": "DQSRTT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:",
                    "mode": "RW",
                    "name": "DSEN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DQSRPD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see \"DATX8 Common Configuration Register (DXCCR)\" on page 68).",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on  page 68).",
                    "mode": "RW",
                    "name": "DQODT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see \"DATX8 Common Configuration Register (DXCCR)\" on   page 68).",
                    "mode": "RW",
                    "name": "DQSODT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.",
                    "mode": "RW",
                    "name": "DXEN"
                }
            ]
        },
        "mu_phy.MUPUB_DX8GSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.",
                    "mode": "RO",
                    "name": "WLDQ"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "GDQSPRD"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.",
                    "mode": "RO",
                    "name": "DPLOCK"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 14,
                    "description": "Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.",
                    "mode": "RO",
                    "name": "WLPRD"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.",
                    "mode": "RO",
                    "name": "WLCAL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.",
                    "mode": "RO",
                    "name": "GDQSCAL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.",
                    "mode": "RO",
                    "name": "RDQSNCAL"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.",
                    "mode": "RO",
                    "name": "RDQSCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.",
                    "mode": "RO",
                    "name": "WDQCAL"
                }
            ]
        },
        "mu_phy.MUPUB_DX8GSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_DX8GSR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.",
                    "mode": "RO",
                    "name": "ESTAT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEWN"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REWN"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDWN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDWN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.",
                    "mode": "RO",
                    "name": "RDERR"
                }
            ]
        },
        "mu_phy.MUPUB_DX8GTR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R3WLSL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RO",
                    "name": "R2WLSL"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 15,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R1WLSL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:",
                    "mode": "RW",
                    "name": "R0WLSL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:\" ",
                    "mode": "RO",
                    "name": "R3DGSL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RO",
                    "name": "R2DGSL"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R1DGSL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:",
                    "mode": "RW",
                    "name": "R0DGSL"
                }
            ]
        },
        "mu_phy.MUPUB_DX8LCDLR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R3WLD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Write Leveling Delay: Rank 2_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R2WLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Write Leveling Delay: Rank 1_Delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R1WLD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL.",
                    "mode": "RW",
                    "name": "R0WLD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8LCDLR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSND"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Read DQS Delay: Delay select for the read DQS (RDQS) LCDL.",
                    "mode": "RW",
                    "name": "RDQSD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Write Data Delay: Delay select for the write data (WDQ) LCDL.",
                    "mode": "RW",
                    "name": "WDQD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8LCDLR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R3_DQSGD"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Rank 2 Read DQS Gating Delay: Rank 2_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R2_DQSGD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Rank 1 Read DQS Gating Delay: Rank 1_Delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R1_DQSGD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL.",
                    "mode": "RW",
                    "name": "R0_DQSGD"
                }
            ]
        },
        "mu_phy.MUPUB_DX8MDLR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "MDL Delay: Delay select for the LCDL for the Master Delay Line.",
                    "mode": "RW",
                    "name": "MDLD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.",
                    "mode": "RW",
                    "name": "TPRD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.",
                    "mode": "RW",
                    "name": "IPRD"
                }
            ]
        },
        "mu_phy.MUPUB_DXCCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Dynamic Data Power Down Receiver Count Down Offset: Offset applied in calculating window of time where receiver is powered up.",
                    "mode": "RW",
                    "name": "DDPDRCDO"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Dynamic Data Power Down Driver Count Down Offset: Offset applied in calculating window of time where driver is powered up.",
                    "mode": "RW",
                    "name": "DDPDDCDO"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Data Power Down Receiver: Dynamically powers down, when set, the input receiver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDR and DXnGCR.DXPDR are not set to 1. Receiver is powered-up on a DFI READ command and powered-down (trddata_en + fixed_read_latency + n) HDR cycles after the last DFI READ command. Note that n is defined by the register bit field DXCCR[31:28] (DDPDRCDO).",
                    "mode": "RW",
                    "name": "DYNDXPDR"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Dynamic Data Power Down Driver: Dynamically powers down, when set, the output driver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDD and DXnGCR.DXPDD are not set to 1. Driver is powered-up on a DFI WRITE command and powered-down (twrlat + WL/2 + n) HDR cycles after the last DFI WRITE command. Note that n is defined by the register bit field DXCCR[27:24] (DDPDDCDO).",
                    "mode": "RW",
                    "name": "DYNDXPDD"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Unused DQ I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for unused DQ pins.",
                    "mode": "RW",
                    "name": "UDQIOM"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unused DQ Power Down Receiver: Powers down, when set, the input receiver on the I/O for unused DQ pins.",
                    "mode": "RW",
                    "name": "UDQPDR"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Unused DQ Power Down Driver: Powers down, when set, the output driver on the I/O for unused DQ pins.",
                    "mode": "RW",
                    "name": "UDQPDD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Unused DQ On-Die Termination: Enables, when set, the on-die termination on the I/O for unused DQ pins.",
                    "mode": "RW",
                    "name": "UDQODT"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 17,
                    "description": "Most Significant Byte Unused DQs: Specifies the number of DQ bits that are not used in the most significant byte. The used (valid) bits for this byte are [8-MSBDQ- 1:0],. To disable the whole byte, use the DXnGCR.DXEN register.",
                    "mode": "RW",
                    "name": "MSBUDQ"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 14,
                    "description": "Data Slew Rate (D3F I/O Only): Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros.",
                    "mode": "RW",
                    "name": "DXSR"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 12,
                    "description": "DQS# Resistor: Selects the on-die pull-up/pull-down resistor for DQS# pins. Same encoding as DQSRES.",
                    "mode": "RW",
                    "name": "DQSNRES"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 8,
                    "description": "DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3], selects pull-down (when set to 0) or pull-up (when set to 1). DQSRES[2:0], selects the resistor value as follows:",
                    "mode": "RW",
                    "name": "DQSRES"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDR configuration bit of the individual DATX8.",
                    "mode": "RW",
                    "name": "DXPDR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8.",
                    "mode": "RW",
                    "name": "DXPDD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Master Delay Line Enable: Enables, if set, all DATX8 master delay line calibration  to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the MDLEN bit in the individual DATX8.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to\n1) of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8.",
                    "mode": "RW",
                    "name": "DXIOM"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8 (\"DATX8 Common Configuration Register (DXCCR)\" on page 68)",
                    "mode": "RW",
                    "name": "DXODT"
                }
            ]
        },
        "mu_phy.MUPUB_GPR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "General Purpose Register 0: General purpose register bits.",
                    "mode": "RO",
                    "name": "GPR0"
                }
            ]
        },
        "mu_phy.MUPUB_GPR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "General Purpose Register 1: General purpose register bits.",
                    "mode": "RO",
                    "name": "GPR1"
                }
            ]
        },
        "mu_phy.MUPUB_MR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 15,
                    "description": "Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to '0'.",
                    "mode": "RW",
                    "name": "RSVD"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Power-Down Control: Controls the exit time for power-down modes. Refer to the SDRAM datasheet for details on power-down modes. Valid values are:",
                    "mode": "RW",
                    "name": "PD"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Write Recovery: This is the value of the write recovery in clock cycles. It is calculated by dividing the datasheet write recovery time, tWR (ns) by the datasheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. All other settings are reserved and should not be used. NOTE: tWR (ns) is the time from the first SDRAM positive clock edge after the last data-in pair of a write command, to when a precharge of the same bank can be issued. Valid values are:",
                    "mode": "RW",
                    "name": "WR"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "DLL Reset: Writing a '1' to this bit will reset the SDRAM DLL. This bit is self- clearing, i.e. it returns back to '0' after the DLL reset has been issued.",
                    "mode": "RW",
                    "name": "DR"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Operating Mode: Selects either normal operating mode (0) or test mode (1). Test mode is reserved for the manufacturer and should not be used.",
                    "mode": "RW",
                    "name": "TM"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "CAS Latency: The delay, in clock cycles, between when the SDRAM registers a read command to when data is available. Valid values are:\n0010 = 5\n0100 = 6\n0110 = 7\n1000 = 8\n1010 = 9\n1100 = 10\n1110 = 11\n0001 = 12\n0011 = 13\n0101 = 14\nAll other settings are reserved and should not be used.",
                    "mode": "RW",
                    "name": "CL3_1"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Burst Type: Indicates whether a burst is sequential (0) or interleaved (1).",
                    "mode": "RW",
                    "name": "BT"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "CAS Latency: The delay, in clock cycles, between when the SDRAM registers a read command to when data is available. Valid values are:\n0010 = 5\n0100 = 6\n0110 = 7\n1000 = 8\n1010 = 9\n1100 = 10\n1110 = 11\n0001 = 12\n0011 = 13\n0101 = 14\nAll other settings are reserved and should not be used.",
                    "mode": "RW",
                    "name": "CL0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are:",
                    "mode": "RW",
                    "name": "BL"
                }
            ]
        },
        "mu_phy.MUPUB_MR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 15,
                    "description": "Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to '0'.",
                    "mode": "RW",
                    "name": "RSVD3"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Output Enable/Disable: When '0', all outputs function normal; when '1' all SDRAM outputs are disabled removing output buffer current. This feature is intended to be used for IDD characterization of read current and should not be used in normal operation.",
                    "mode": "RW",
                    "name": "QOFF"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Termination Data Strobe: When enabled ('1') TDQS provides additional termination resistance outputs that may be useful in some system configurations. Refer to the SDRAM datasheet for details.",
                    "mode": "RW",
                    "name": "TDQS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to '0'.",
                    "mode": "RW",
                    "name": "RSVD2"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:",
                    "mode": "RW",
                    "name": "RTT2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to '0'.",
                    "mode": "RW",
                    "name": "RSVD1"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Leveling Enable: Enables write-leveling when set.",
                    "mode": "RW",
                    "name": "LEVEL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:",
                    "mode": "RW",
                    "name": "RTT1"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Output Driver Impedance Control: Controls the output drive strength. Valid values are:",
                    "mode": "RW",
                    "name": "DIC1"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Posted CAS Additive Latency: Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to the SDRAM datasheet for details). Valid values are:",
                    "mode": "RW",
                    "name": "AL"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:",
                    "mode": "RW",
                    "name": "RTT0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Output Driver Impedance Control: Controls the output drive strength. Valid values are:",
                    "mode": "RW",
                    "name": "DIC0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "DLL Enable/Disable: Enable (0) or disable (1) the DLL. DLL must be enabled for normal operation.",
                    "mode": "RW",
                    "name": "DE"
                }
            ]
        },
        "mu_phy.MUPUB_MR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "These are JEDEC reserved bits and are recommended by JEDEC to be programmed to '0'",
                    "mode": "RW",
                    "name": "RSVD2"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 10,
                    "description": "Dynamic ODT: Selects RTT for dynamic ODT. Valid values are: ",
                    "mode": "RW",
                    "name": "RTTWR"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Reserved. This bit is JEDEC reserved and is recommended by JEDEC to be programmed to '0'.",
                    "mode": "RW",
                    "name": "RSVD1"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Self-Refresh Temperature Range: Selects either normal ('0') or extended ('1') operating temperature range during self-refresh.",
                    "mode": "RW",
                    "name": "SRT"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Auto Self-Refresh: When enabled ('1'), SDRAM automatically provides self-refresh power management functions for all supported operating temperature values. Otherwise the SRT bit must be programmed to indicate the temperature range.",
                    "mode": "RW",
                    "name": "ASR"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "CAS Write Latency: The delay, in clock cycles, between when the SDRAM registers a write command to when write data is available.All other settings are reserved and should not be used. Valid values are:",
                    "mode": "RW",
                    "name": "CWL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Partial Array Self Refresh: Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered.\nValid settings for 4 banks are:\n000 = Full Array\n001 = Half Array (BA[1:0] = 00 & 01) 010 = Quarter Array (BA[1:0] = 00)\n011 = Not defined\n100 = 3/4 Array (BA[1:0] = 01, 10, & 11) 101 = Half Array (BA[1:0] = 10 & 11) 110 = Quarter Array (BA[1:0] = 11)\n111 = Not defined\nValid settings for 8 banks are:\n000 = Full Array\n001 = Half Array (BA[2:0] = 000, 001, 010 & 011)\n010 = Quarter Array (BA[2:0] = 000, 001)\n011 = 1/8 Array (BA[2:0] = 000)\n100 = 3/4 Array (BA[2:0] = 010, 011, 100, 101, 110 & 111) 101 = Half Array (BA[2:0] = 100, 101, 110 & 111)\n110 = Quarter Array (BA[2:0] = 110 & 111)\n111 = 1/8 Array (BA[2:0] 111)",
                    "mode": "RW",
                    "name": "PASR"
                }
            ]
        },
        "mu_phy.MUPUB_MR3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 15,
                    "description": "These are JEDEC reserved bits and are recommended by JEDEC to be programmed to '0'",
                    "mode": "RW",
                    "name": "RSVD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Multi-Purpose Register Enable: Enables, if set, that read data should come from the Multi-Purpose Register. Otherwise read data come from the DRAM array.",
                    "mode": "RW",
                    "name": "MPR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Multi-Purpose Register (MPR) Location: Selects MPR data location: Valid value are: 00 = Predefined pattern for system calibration\nAll other settings are reserved and should not be used.",
                    "mode": "RW",
                    "name": "MPRLOC"
                }
            ]
        },
        "mu_phy.MUPUB_ODTCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 29,
                    "description": "Write ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to.",
                    "mode": "RO",
                    "name": "WRODT3"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 25,
                    "description": "Write ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to.",
                    "mode": "RO",
                    "name": "WRODT2"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 21,
                    "description": "Write ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to.",
                    "mode": "RW",
                    "name": "WRODT1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Write ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to.",
                    "mode": "RW",
                    "name": "WRODT0"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Read ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads.",
                    "mode": "RO",
                    "name": "RDODT3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 9,
                    "description": "Read ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads.",
                    "mode": "RO",
                    "name": "RDODT2"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "Read ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads.",
                    "mode": "RW",
                    "name": "RDODT1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Read ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads.",
                    "mode": "RW",
                    "name": "RDODT0"
                }
            ]
        },
        "mu_phy.MUPUB_PGCR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 26,
                    "bit_msb": 31,
                    "description": "CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted. Two bits for each of the up to three CK pairs. Valid values for the two bits are:",
                    "mode": "RW",
                    "name": "CKEN"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "Delay Line Test Start: A write of 1 to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to 0 before the measurement can be re-triggered.",
                    "mode": "RW",
                    "name": "PUBMODE"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 18,
                    "description": "Digital Test Output Select: Selects the PHY digital test output that should be driven onto PHY digital test output (phy_dto) pin: Valid values are:",
                    "mode": "RW",
                    "name": "DTOSEL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 13,
                    "description": "Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:",
                    "mode": "RW",
                    "name": "OSCWDL"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:",
                    "mode": "RW",
                    "name": "OSCDIV"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Oscillator Enable: Enables, if set, the delay line oscillation.",
                    "mode": "RW",
                    "name": "OSCEN"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Delay Line Test Start: A write of '1' to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to '0' before the measurement can be re-triggered.",
                    "mode": "RW",
                    "name": "DLTST"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.",
                    "mode": "RW",
                    "name": "DLTMODE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines.",
                    "mode": "RW",
                    "name": "RDBVT"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines.",
                    "mode": "RW",
                    "name": "WDBVT"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL.",
                    "mode": "RW",
                    "name": "RGLVT"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL.",
                    "mode": "RW",
                    "name": "RDLVT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.",
                    "mode": "RW",
                    "name": "WDLVT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL.",
                    "mode": "RW",
                    "name": "WLLVT"
                }
            ]
        },
        "mu_phy.MUPUB_PGCR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.",
                    "mode": "RW",
                    "name": "LBMODE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 30,
                    "description": "Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:",
                    "mode": "RW",
                    "name": "LBGDQS"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:",
                    "mode": "RW",
                    "name": "LBDQSS"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:",
                    "mode": "RW",
                    "name": "IOLB"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "VT Calculation Inhibit: Inhibits calculation of the next VT compensated delay line values. A value of 1 will inhibit the VT calculation. This bit should be set to 1_During writes to the delay line registers.",
                    "mode": "RW",
                    "name": "INHVT"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "DX PHY High-Speed Reset: a Write of '0' to this bit resets the DX macro without resetting the PUB RTL logic. This bit is not self-clearing and a '1' must be written to de-assert the reset.",
                    "mode": "RW",
                    "name": "DXHRST"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 24,
                    "description": "Impedance Clock Divider Select: Selects the divide ratio for the clock used by the impedance control logic relative to the clock used by the memory controller and SDRAM. Valid values are:",
                    "mode": "RW",
                    "name": "ZCKSEL"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 22,
                    "description": "Delay Line VT Drift Limit: Specifies the minimum change in the delay line VT drift in one direction which should result in the assertion of the delay line VT drift status signal (vt_drift). The limit is specified in terms of delay select values. A value of 0 disables the assertion of delay line VT drift status signal.",
                    "mode": "RW",
                    "name": "DLDLMT"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 14,
                    "description": "Filter Depth: Specifies the number of measurements over which all AC and DATX8 initial period measurements, that happen after reset or when calibration is manually triggered, are averaged. Valid values are:",
                    "mode": "RW",
                    "name": "FDEPTH"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "Low-Pass Filter Depth: Specifies the number of measurements over which MDL period measurements are filtered. This determines the time constant of the low pass filter. Valid values are:",
                    "mode": "RW",
                    "name": "LPFDEPTH"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Low-Pass Filter Enable: Enables, if set, the low pass filtering of MDL period measurements.",
                    "mode": "RW",
                    "name": "LPFEN"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Master Delay Line Enable: Enables, if set, the AC master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high.",
                    "mode": "RW",
                    "name": "MDLEN"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 8,
                    "description": "I/O DDR Mode (D3F I/O Only): Selects the DDR mode for the I/Os. These bits connect to bits [2:1], of the IOM pin of the SSTL I/O. For more information, refer to the SSTL I/O chapter in the DWC DDR PHY Databook.",
                    "mode": "RW",
                    "name": "IODDRM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Write Leveling Select Type: Selects the encoding type for the write leveling select signal depending on the desired setup/hold margins for the internal pipelines. Refer to the DDR PHY Databook for details of how the select type is used. Valid values are:",
                    "mode": "RW",
                    "name": "WLSELT"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "AC PHY High-Speed Reset: a Write of '0' to this bit resets the AC macro without resetting the PUB RTL logic. This bit is not self-clearing and a '1' must be written to de-assert the reset.",
                    "mode": "RW",
                    "name": "ACHRST"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Write System Latency Optimization: controls the insertion of a pipeline stage on the AC signals from the DFI interface to the PHY to cater for a negative write system latency (WSL) value (only -1 possible). Valid values are:",
                    "mode": "RW",
                    "name": "WSLOPT"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Write Leveling Step: Specifies the number of delay step-size increments during each step of write leveling. Valid values are:",
                    "mode": "RW",
                    "name": "WLSTEP"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Write Leveling (Software) Mode: Indicates if set that the PUB is in software write leveling mode in which software executes single steps of DQS pulsing by writing '1' to PIR.WL. The write leveling DQ status from the DRAM is captured in DXnGSR0.WLDQ.",
                    "mode": "RW",
                    "name": "WLMODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Power Down Disabled Byte: Indicates if set that the PLL and I/Os of a disabled byte should be powered down.",
                    "mode": "RW",
                    "name": "PDDISDX"
                }
            ]
        },
        "mu_phy.MUPUB_PGCR2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Dynamic AC Power Down Driver: Powers down, when set, the output driver on I/O for ADDR and BA. This bit is ORed with bit ACIOCR[3] (ACPDD)",
                    "mode": "RW",
                    "name": "DYNACPDD"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Low-Power Master Channel 0: set to 1 to have channel 0 act as master to drive channel 1 low-power functions simultaneously. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "LPMSTRC0"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "AC Power-Down with Dual Channels : Set to 1 to power-down address/command lane when both data channels are powered-down. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "ACPDDC"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Shared-AC mode: set to 1 to enable shared address/command mode with two independent data channels - available only if shared address/command mode support is compiled in.",
                    "mode": "RW",
                    "name": "SHRAC"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 27,
                    "description": "PUB Mode Timer: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training.",
                    "mode": "RW",
                    "name": "PUBMODE"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Fixed Latency: Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency. Valid values are:",
                    "mode": "RW",
                    "name": "FXDLAT"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "No Bubbles: Specified whether reads should be returned to the controller with no bubbles. Enabling no-bubble reads increases the read latency. Valid values are:",
                    "mode": "RW",
                    "name": "NOBUB"
                },
                {
                    "altname": "TREFPRD",
                    "bit_lsb": 0,
                    "bit_msb": 17,
                    "description": "Refresh Period: Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further 400 clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. The default corresponds to DDR3 9*7.8us at 1066MHz when a burst of 9 refreshes are issued at every refresh interval.",
                    "mode": "RW",
                    "name": "tREFPRD"
                }
            ]
        },
        "mu_phy.MUPUB_PGSR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "AC PLL Lock: Indicates, if set, that AC PLL has locked. This is a direct status of the AC PLL lock pin.",
                    "mode": "RO",
                    "name": "APLOCK"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 29,
                    "description": "PLL Lock Done per Channel: Indicates PLL locking has completed for each underlying channel. Bit 28 represents channel 0 while bit 29 represents channel 1.",
                    "mode": "RO",
                    "name": "PLDONE_CHN"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Write Eye Training Error: Indicates if set that there is an error in write eye training.",
                    "mode": "RO",
                    "name": "WEERR"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "Read Eye Training Error: Indicates if set that there is an error in read eye training.",
                    "mode": "RO",
                    "name": "REERR"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "Write Bit Deskew Error: Indicates if set that there is an error in write bit deskew.",
                    "mode": "RO",
                    "name": "WDERR"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Read Bit Deskew Error: Indicates if set that there is an error in read bit deskew.",
                    "mode": "RO",
                    "name": "RDERR"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Write Leveling Adjustment Error: Indicates if set that there is an error in write leveling adjustment.",
                    "mode": "RO",
                    "name": "WLAERR"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "DQS Gate Training Error: Indicates if set that there is an error in DQS gate training.",
                    "mode": "RO",
                    "name": "QSGERR"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Write Leveling Error: Indicates if set that there is an error in write leveling.",
                    "mode": "RO",
                    "name": "WLERR"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Impedance Calibration Error: Indicates if set that there is an error in impedance calibration.",
                    "mode": "RO",
                    "name": "ZCERR"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Write Eye Training Done: Indicates if set that write eye training has completed.",
                    "mode": "RO",
                    "name": "WEDONE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Read Eye Training Done: Indicates if set that read eye training has completed.",
                    "mode": "RO",
                    "name": "REDONE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Write Bit Deskew Done: Indicates if set that write bit deskew has completed.",
                    "mode": "RO",
                    "name": "WDDONE"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Read Bit Deskew Done: Indicates if set that read bit deskew has completed.",
                    "mode": "RO",
                    "name": "RDDONE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Write Leveling Adjustment Done: Indicates if set that write leveling adjustment has completed.",
                    "mode": "RO",
                    "name": "WLADONE"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "DQS Gate Training Done: Indicates if set that DQS gate training has completed.",
                    "mode": "RO",
                    "name": "QSGDONE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Write Leveling Done: Indicates if set that write leveling has completed.",
                    "mode": "RO",
                    "name": "WLDONE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "DRAM Initialization Done: Indicates if set that DRAM initialization has completed.",
                    "mode": "RO",
                    "name": "DIDONE"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Impedance Calibration Done: Indicates if set that impedance calibration has completed.",
                    "mode": "RO",
                    "name": "ZCDONE"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Digital Delay Line (DDL) Calibration Done: Indicates if set that DDL calibration has completed.",
                    "mode": "RO",
                    "name": "DCDONE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "PLL Lock Done: Indicates if set that PLL locking has completed.",
                    "mode": "RO",
                    "name": "PLDONE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Initialization Done: Indicates if set that the DDR system initialization has completed. This bit is set after all the selected initialization routines in PIR register have completed.",
                    "mode": "RO",
                    "name": "IDONE"
                }
            ]
        },
        "mu_phy.MUPUB_PGSR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "RDIMM Parity Error: Indicates, if set, that there was a parity error (i.e. err_out_n was sampled low) during one of the transactions to the RDIMM buffer chip. This bit remains asserted until cleared by the PIR.CLRSR.",
                    "mode": "RO",
                    "name": "PARERR"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "VT Stop: Indicates if set that the VT calculation logic has stopped computing the next values for the VT compensated delay line values. After assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers.",
                    "mode": "RO",
                    "name": "VTSTOP"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 24,
                    "description": "Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the AC delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTCODE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the AC delay line digital test output.",
                    "mode": "RO",
                    "name": "DLTDONE"
                }
            ]
        },
        "mu_phy.MUPUB_PIR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Initialization Bypass: Bypasses or stops, if set, all initialization routines currently running, including PHY initialization, DRAM initialization, and PHY training. Initialization may be triggered manually using INIT and the other relevant bits of the PIR register. This bit is self-clearing.",
                    "mode": "W1C",
                    "name": "INITBYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the PIR register. This bit is self-clearing.",
                    "mode": "RW",
                    "name": "ZCALBYP"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Digital Delay Line (DDL) Calibration Bypass: Bypasses or stops, if set, DDL calibration that automatically triggers after reset. DDL calibration may be triggered manually using INIT and DCAL bits of the PIR register. This bit is self- clearing.",
                    "mode": "RW",
                    "name": "DCALBYP"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "PLL Lock Bypass: Bypasses or stops, if set, the waiting of PLLs to lock. PLL lock wait is automatically triggered after reset. PLL lock wait may be triggered manually using INIT and PLLLOCK bits of the PIR register. This bit is self- clearing.",
                    "mode": "RW",
                    "name": "LOCKBYP"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Clear Status Registers: A write of '1' to this bit will clear (reset to '0') all status registers, including PGSR and DXnGSR. The clear status register bit is self- clearing. Note, this bit does not clear the PGSR.IDONE bit. If the IDONE bit is set it remains at 1'b1 to indicate the PUB has competed its task.\n\n\nThis bit is primarily for debug purposes and is typically not needed during normal functional operation. It can be used when PGSR.IDONE=1, to manually clear the PGSR status bits, although starting a new init process will automatically clear the PGSR status bits. Or it can be used to manually clear the DXnGSR status bits, although starting a new data training process will automatically clear the DXnGSR status bits.",
                    "mode": "RW",
                    "name": "CLRSR"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "RDIMM Initialization: Executes the RDIMM buffer chip initialization before executing DRAM initialization. The RDIMM buffer chip initialization is run after the DRAM is reset and CKE have been driven high by the DRAM initialization sequence.",
                    "mode": "RW",
                    "name": "RDIMMINIT"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Controller DRAM Initialization: Indicates if set that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port.",
                    "mode": "RW",
                    "name": "CTLDINIT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Bypass: A setting of 1 on this bit will put all PHY PLLs in bypass mode.",
                    "mode": "RW",
                    "name": "PLLBYP"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Initialization Complete Pin Configuration: Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization. Valid value are:",
                    "mode": "RW",
                    "name": "ICPC"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Write Data Eye Training: Executes a PUB training routine to maximize the write data eye.",
                    "mode": "RW",
                    "name": "WREYE"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Read Data Eye Training: Executes a PUB training routine to maximize the read data eye.",
                    "mode": "RW",
                    "name": "RDEYE"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Write Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during write.",
                    "mode": "RW",
                    "name": "WRDSKW"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Read Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during read.",
                    "mode": "RW",
                    "name": "RDDSKW"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Write Leveling Adjust (DDR3 Only): Executes a PUB training routine that re- adjusts the write latency used during write in case the write leveling routine changed the expected latency.",
                    "mode": "RW",
                    "name": "WLADJ"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Read DQS Gate Training: Executes a PUB training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins.",
                    "mode": "RW",
                    "name": "QSGATE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Write Leveling (DDR3 Only): Executes a PUB write leveling routine.",
                    "mode": "RW",
                    "name": "WL"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "DRAM Initialization: Executes the DRAM initialization sequence.",
                    "mode": "RW",
                    "name": "DRAMINIT"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "DRAM Reset (DDR3 Only): Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence.",
                    "mode": "RW",
                    "name": "DRAMRST"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "PHY Reset: Resets the AC and DATX8 modules by asserting the AC/DATX8 reset pin.",
                    "mode": "RW",
                    "name": "PHYRST"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Digital Delay Line (DDL) Calibration: Performs PHY delay line calibration.",
                    "mode": "RW",
                    "name": "DCAL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "PLL Initialization: Executes the PLL initialization sequence which includes correct driving of PLL power-down, reset and gear shift pins, and then waiting for the PHY PLLs to lock.",
                    "mode": "RW",
                    "name": "PLLINIT"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Impedance Calibration: Performs PHY impedance calibration. When set the impedance calibration will be performed in parallel with PHY initialization (PLL initialization + DDL calibration + PHY reset).",
                    "mode": "RW",
                    "name": "ZCAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Initialization Trigger: A write of '1' to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of '0' means the step will be bypassed. The initialization trigger bit is self-clearing.",
                    "mode": "RW",
                    "name": "INIT"
                }
            ]
        },
        "mu_phy.MUPUB_PLLCR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "PLL Bypass: Bypasses the PLL if set to 1.",
                    "mode": "RW",
                    "name": "BYP"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "PLL Rest: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a '0' must be written to de-assert the reset.",
                    "mode": "RW",
                    "name": "PLLRST"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down.",
                    "mode": "RW",
                    "name": "PLLPD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "PLL Frequency Select: Selects the operating range of the PLL. Valid values for PHYs that go up to 2133 Mbps are: 00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 335MHz to 533MHz 01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 225MHz to 385MHz 10 = Reserved 11 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 275MHz Valid values for PHYs that don't go up to 2133 Mbps are:00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 250MHz to 400MHz 01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 300MHz 10 = Reserved 11 = Reserved",
                    "mode": "RW",
                    "name": "FRQSEL"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PLL Quadrature Phase Mode: Enables, if set, the quadrature phase clock outputs. This mode is not used in this version of the PHY.",
                    "mode": "RW",
                    "name": "QPMODE"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 16,
                    "description": "Charge Pump Proportional Current Control",
                    "mode": "RW",
                    "name": "CPPC"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "Charge Pump Integrating Current Control",
                    "mode": "RW",
                    "name": "CPIC"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Gear Shift: Enables, if set, rapid locking mode.",
                    "mode": "RW",
                    "name": "GSHIFT"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 9,
                    "description": "Analog Test Enable (ATOEN): Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:",
                    "mode": "RW",
                    "name": "ATOEN"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 5,
                    "description": "Analog Test Control: Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato). Valid values are:",
                    "mode": "RW",
                    "name": "ATC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Digital Test Control: Selects various PLL digital test signals and other test mode signals to be brought out via bit [1], of the PLL digital test output (pll_dto[1],). Valid values are:",
                    "mode": "RW",
                    "name": "DTC"
                }
            ]
        },
        "mu_phy.MUPUB_PTR0": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TPLLPD",
                    "bit_lsb": 21,
                    "bit_msb": 31,
                    "description": "PLL Power-Down Time: Number of configuration or APB clock cycles that the PLL must remain in power-down mode, i.e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us.",
                    "mode": "RW",
                    "name": "tPLLPD"
                },
                {
                    "altname": "TPLLGS",
                    "bit_lsb": 6,
                    "bit_msb": 20,
                    "description": "PLL Gear Shift Time: Number of configuration or APB clock cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted. This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us.",
                    "mode": "RW",
                    "name": "tPLLGS"
                },
                {
                    "altname": "TPHYRST",
                    "bit_lsb": 0,
                    "bit_msb": 5,
                    "description": "PHY Reset Time: Number of configuration or APB clock cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable.",
                    "mode": "RW",
                    "name": "tPHYRST"
                }
            ]
        },
        "mu_phy.MUPUB_PTR1": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TPLLLOCK",
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "PLL Lock Time: Number of configuration or APB clock cycles for the PLL to stabilize and lock, i.e. number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. This must correspond to a value that is equal to or more than 100us. Default value corresponds to 100us.",
                    "mode": "RW",
                    "name": "tPLLLOCK"
                },
                {
                    "altname": "TPLLRST",
                    "bit_lsb": 0,
                    "bit_msb": 12,
                    "description": "PLL Reset Time: Number of configuration or APB clock cycles that the PLL must remain in reset mode, i.e. number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de-asserted. This must correspond to a value that is equal to or more than 9us. Default value corresponds to 9us.",
                    "mode": "RW",
                    "name": "tPLLRST"
                }
            ]
        },
        "mu_phy.MUPUB_PTR2": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TWLDLYS",
                    "bit_lsb": 15,
                    "bit_msb": 19,
                    "description": "Write Leveling Delay Settling Time: Number of controller clock cycles from when a new value of the write leveling delay is applies to the LCDL to when to DQS high is driven high. This allows the delay to settle.",
                    "mode": "RW",
                    "name": "tWLDLYS"
                },
                {
                    "altname": "TCALH",
                    "bit_lsb": 10,
                    "bit_msb": 14,
                    "description": "Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en deasserted) to when calibration is enable (cal_en asserted).",
                    "mode": "RW",
                    "name": "tCALH"
                },
                {
                    "altname": "TCALS",
                    "bit_lsb": 5,
                    "bit_msb": 9,
                    "description": "Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).",
                    "mode": "RW",
                    "name": "tCALS"
                },
                {
                    "altname": "TCALON",
                    "bit_lsb": 0,
                    "bit_msb": 4,
                    "description": "Calibration On Time: Number of clock cycles that the calibration clock is enabled (cal_clk_en asserted).",
                    "mode": "RW",
                    "name": "tCALON"
                }
            ]
        },
        "mu_phy.MUPUB_PTR3": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TDINIT1",
                    "bit_lsb": 20,
                    "bit_msb": 28,
                    "description": "DRAM Initialization Time 1: DRAM initialization timein DRAM clock cycles corresponding to the following:",
                    "mode": "RW",
                    "name": "tDINIT1"
                },
                {
                    "altname": "TDINIT0",
                    "bit_lsb": 0,
                    "bit_msb": 19,
                    "description": "DRAM Initialization Time 0: DRAM initialization time in DRAM clock cycles corresponding to the following:",
                    "mode": "RW",
                    "name": "tDINIT0"
                }
            ]
        },
        "mu_phy.MUPUB_PTR4": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "TDINIT3",
                    "bit_lsb": 18,
                    "bit_msb": 27,
                    "description": "DRAM Initialization Time 3: DRAM initialization time in DRAM clock cycles corresponding to the following:",
                    "mode": "RW",
                    "name": "tDINIT3"
                },
                {
                    "altname": "TDINIT2",
                    "bit_lsb": 0,
                    "bit_msb": 17,
                    "description": "DRAM Initialization Time 2: DRAM initialization time in DRAM clock cycles corresponding to the following:",
                    "mode": "RW",
                    "name": "tDINIT2"
                }
            ]
        },
        "mu_phy.MUPUB_RDIMMCR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Control Word 7: Reserved, free to use by vendor.",
                    "mode": "RW",
                    "name": "RC7"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Control Word 6: Reserved, free to use by vendor.",
                    "mode": "RW",
                    "name": "RC6"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Control Word 5 (CK Driver Characteristics Control Word): RC5[1:0], is driver settings for clock Y1, Y1#, Y3, and Y3# outputs, and RC5[3:2], is driver settings for clock Y0, Y0#, Y2, and Y2# outputs. Bit definitions are:",
                    "mode": "RW",
                    "name": "RC5"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Control Word 4 (Control Signals Driver Characteristics Control Word): RC4[1:0], is driver settings for control A outputs, and RC4[3:2], is driver settings for control B outputs. Bit definitions are:",
                    "mode": "RW",
                    "name": "RC4"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Control Word 3 (Command/Address Signals Driver Characteristics Control Word): RC3[1:0], is driver settings for command/address A outputs, and RC3[3:2], is driver settings for command/address B outputs. Bit definitions are:",
                    "mode": "RW",
                    "name": "RC3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Control Word 2 (Timing Control Word): Bit definitions are:",
                    "mode": "RW",
                    "name": "RC2"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Control Word 1 (Clock Driver Enable Control Word): Bit definitions are: RC1[0],: 0 = Y0/Y0# clock enabled, 1 = Y0/Y0# clock disabled.\nRC1[1],: 0 = Y1/Y1# clock enabled, 1 = Y1/Y1# clock disabled. RC1[2],: 0 = Y2/Y2# clock enabled, 1 = Y2/Y2# clock disabled. RC1[3],: 0 = Y3/Y3# clock enabled, 1 = Y3/Y3# clock disabled.",
                    "mode": "RW",
                    "name": "RC1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Control Word 0 (Global Features Control Word): Bit definitions are: RC0[0],: 0 = Output inversion enabled, 1 = Output inversion disabled. RC0[1],: 0 = Floating outputs disabled, 1 = Floating outputs enabled. RC0[2],: 0 = A outputs enabled, 1 = A outputs disabled. RC0[3],: 0 = B outputs enabled, 1 = B outputs disabled.",
                    "mode": "RW",
                    "name": "RC0"
                }
            ]
        },
        "mu_phy.MUPUB_RDIMMCR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Control Word 15: Reserved for future use.",
                    "mode": "RW",
                    "name": "RC15"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Control Word 14: Reserved for future use.",
                    "mode": "RW",
                    "name": "RC14"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Control Word 13: Reserved for future use.",
                    "mode": "RW",
                    "name": "RC13"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Control Word 12: Reserved for future use.",
                    "mode": "RW",
                    "name": "RC12"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Control Word 11 (Operating Voltage VDD Control Word):",
                    "mode": "RW",
                    "name": "RC11"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Control Word 10 (RDIMM Operating Speed Control Word): RC10[2:0], is RDIMM operating speed setting as follows RC10[3],: Don't care.:",
                    "mode": "RW",
                    "name": "RC10"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Control Word 9 (Power Saving Settings Control Word): Bit definitions are: RC9[0]: 0 = Floating outputs as defined in RC0, 1 = Weak drive enabled. RC9[1]: 0 = Reserved.\nRC9[2]: 0 = CKE power down with IBT ON, QxODT is a function of DxODT, 1 = CKE power down with IBT off, QxODT held LOW. RC9[2] is valid only when RC9[3] is 1.\nRC9[3]: 0 = CKE power down mode disabled, 1 = CKE power down mode enabled",
                    "mode": "RW",
                    "name": "RC9"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Control Word 8 (Additional Input Bus Termination Setting Control Word):",
                    "mode": "RW",
                    "name": "RC8"
                }
            ]
        },
        "mu_phy.MUPUB_RDIMMGCR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "RDIMM Mirror: Selects between two different ballouts of the RDIMM buffer chip for front or back operation. This register bit controls the buffer chip MIRROR signal.",
                    "mode": "RW",
                    "name": "MIRROR"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "RDMIMM Quad CS Enable: Enables, if set, the Quad CS mode for the RDIMM registering buffer chip. This register bit controls the buffer chip QCSEN# signal.",
                    "mode": "RW",
                    "name": "QCSEN"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "MIRROR Output Enable: Enables, when set, the output driver on the I/O for MIRROR pin.",
                    "mode": "RW",
                    "name": "MIRROROE"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "QCSEN# Output Enable: Enables, when set, the output driver on the I/O for QCSEN# pin.",
                    "mode": "RW",
                    "name": "QCSENOE"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "RDIMM Outputs I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for QCSEN# and MIRROR pins.",
                    "mode": "RW",
                    "name": "RDIMMIOM"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "RDIMM Outputs Power Down Receiver: Powers down, when set, the input receiver on the I/O for QCSEN# and MIRROR pins.",
                    "mode": "RW",
                    "name": "RDIMMPDR"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "RDIMM Outputs Power Down Driver: Powers down, when set, the output driver on the I/O for QCSEN# and MIRROR pins.",
                    "mode": "RW",
                    "name": "RDIMMPDD"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "RDIMM Outputs On-Die Termination: Enables, when set, the on-die termination on the I/O for QCSEN# and MIRROR pins.",
                    "mode": "RW",
                    "name": "RDIMMODT"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "ERROUT# Output Enable: Enables, when set, the output driver on the I/O for ERROUT# pin.",
                    "mode": "RW",
                    "name": "ERROUTOE"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "ERROUT# I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for ERROUT# pin.",
                    "mode": "RW",
                    "name": "ERROUTIOM"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "ERROUT# Power Down Receiver: Powers down, when set, the input receiver on the I/O for ERROUT# pin.",
                    "mode": "RW",
                    "name": "ERROUTPDR"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "ERROUT# Power Down Driver: Powers down, when set, the output driver on the I/O for ERROUT# pin.",
                    "mode": "RW",
                    "name": "ERROUTPDD"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ERROUT# On-Die Termination: Enables, when set, the on-die termination on the I/O for ERROUT# pin.",
                    "mode": "RW",
                    "name": "ERROUTODT"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "PAR_IN Output Enable: Enables, when set, the output driver on the I/O for PAR_IN pin.",
                    "mode": "RW",
                    "name": "PARINOE"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "PAR_IN I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for PAR_IN pin.",
                    "mode": "RW",
                    "name": "PARINIOM"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "PAR_IN Power Down Receiver: Powers down, when set, the input receiver on the I/O for PAR_IN pin.",
                    "mode": "RW",
                    "name": "PARINPDR"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "PAR_IN Power Down Driver: Powers down, when set, the output driver on the I/O for PAR_IN pin.",
                    "mode": "RW",
                    "name": "PARINPDD"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "PAR_IN On-Die Termination: Enables, when set, the on-die termination on the I/O for PAR_IN pin.",
                    "mode": "RW",
                    "name": "PARINODT"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Stop On Parity Error: Indicates, if set, that the PUB is to stop driving commands to the DRAM upon encountering a parity error. Transactions can resume only after status is cleared via PIR.CLRSR.",
                    "mode": "RW",
                    "name": "SOPERR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Parity Error No Registering: Indicates, if set, that parity error signal from the RDIMM should be passed to the DFI controller without any synchronization or registering. Otherwise, the error signal is synchronized as shown in Figure 4-28 on page 208.",
                    "mode": "RW",
                    "name": "ERRNOREG"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Registered DIMM: Indicates if set that a registered DIMM is used. In this case, the PUB increases the SDRAM write and read latencies (WL/RL) by 1 and also enforces that accesses adhere to RDIMM buffer chip. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments to WL/RL when using a registered DIMM. The DCR.NOSRA register bit must be set to '1' if using the standard RDIMM buffer chip so that normal DRAM accesses do not assert multiple chip select bits at the same time.",
                    "mode": "RW",
                    "name": "RDIMM"
                }
            ]
        },
        "mu_phy.MUPUB_RDIMMGCR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Control Registers Initialization Enable: Indicates which RDIMM buffer chip control registers (RC0 to RC15) should be initialized (written) when the PUB is triggered to initialize the buffer chip. A setting of '1' on CRINIT[n], bit means that CRn should be written during initialization.",
                    "mode": "RW",
                    "name": "CRINIT"
                },
                {
                    "altname": "TBCMRD",
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Command word to command word programming delay: Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses. The value used for tBCMRD is 8 plus the value programmed in these bits, i.e. tBCMRD value ranges from 8 to 15. This parameter corresponds to the buffer chip tMRD parameter.",
                    "mode": "RW",
                    "name": "tBCMRD"
                },
                {
                    "altname": "TBCSTAB",
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Stabilization time: Number of DRAM clock cycles for the RDIMM buffer chip to stabilize. This parameter corresponds to the buffer chip tSTAB parameter. Default value is in decimal format and corresponds to 6us at 533MHz.",
                    "mode": "RW",
                    "name": "tBCSTAB"
                }
            ]
        },
        "mu_phy.MUPUB_RIDR": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "User-Defined Revision ID: General purpose revision identification set by the user.",
                    "mode": "RO",
                    "name": "UDRID"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "PHY Major Revision: Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions.",
                    "mode": "RO",
                    "name": "PHYMJR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "PHY Moderate Revision: Indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions.",
                    "mode": "RO",
                    "name": "PHYMDR"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "PHY Minor Revision: Indicates minor update of the PHY such as bug fixes. Normally no new features are included.",
                    "mode": "RO",
                    "name": "PHYMNR"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "PUB Major Revision: Indicates major revision of the PUB such addition of the features that make the new version not compatible with previous versions.",
                    "mode": "RO",
                    "name": "PUBMJR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "PUB Moderate Revision: Indicates moderate revision of the PUB such as addition of new features. Normally the new version is still compatible with previous versions.",
                    "mode": "RO",
                    "name": "PUBMDR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "PUB Minor Revision: Indicates minor update of the PUB such as bug fixes. Normally no new features are included.",
                    "mode": "RO",
                    "name": "PUBMNR"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ0CR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "ZQ Power Down: Powers down, if set, the PZQ cell.",
                    "mode": "RW",
                    "name": "ZQPD"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Enable: Enables if the set the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.",
                    "mode": "RW",
                    "name": "ZCALEN"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.",
                    "mode": "W1C",
                    "name": "ZCALBYP"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZQDATA field. Otherwise, the control is generated automatically by the impedance control logic",
                    "mode": "RW",
                    "name": "ZDEN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Over-Ride Data: Data used to directly drive the impedance control.",
                    "mode": "RW",
                    "name": "ZDATA"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ0CR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFIPU1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFIPU0"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/Command lane. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICCU"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICU1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFICU0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:",
                    "mode": "RW",
                    "name": "ZPROG"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ0SR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Impedance Calibration Done: Indicates that impedance calibration has completed.",
                    "mode": "RO",
                    "name": "ZDONE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Error: If set, indicates that there was an error during impedance calibration.",
                    "mode": "RO",
                    "name": "ZERR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Control: Current value of impedance control.",
                    "mode": "RO",
                    "name": "ZCTRL"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ0SR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 6,
                    "bit_msb": 7,
                    "description": "On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPU"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 3,
                    "description": "Output impedance pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "ZPU"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Output impedance pull-down calibration status. Valid status encodings are: ",
                    "mode": "RO",
                    "name": "ZPD"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ1CR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "ZQ Power Down: Powers down, if set, the PZQ cell.",
                    "mode": "RW",
                    "name": "ZQPD"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Enable: Enables if the set the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.",
                    "mode": "RW",
                    "name": "ZCALEN"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.",
                    "mode": "W1C",
                    "name": "ZCALBYP"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZQDATA field. Otherwise, the control is generated automatically by the impedance control logic",
                    "mode": "RW",
                    "name": "ZDEN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Over-Ride Data: Data used to directly drive the impedance control.",
                    "mode": "RW",
                    "name": "ZDATA"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ1CR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFIPU1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFIPU0"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/Command lane. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICCU"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICU1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFICU0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:",
                    "mode": "RW",
                    "name": "ZPROG"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ1SR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Impedance Calibration Done: Indicates that impedance calibration has completed.",
                    "mode": "RO",
                    "name": "ZDONE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Error: If set, indicates that there was an error during impedance calibration.",
                    "mode": "RO",
                    "name": "ZERR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Control: Current value of impedance control.",
                    "mode": "RO",
                    "name": "ZCTRL"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ1SR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 6,
                    "bit_msb": 7,
                    "description": "On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPU"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 3,
                    "description": "Output impedance pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "ZPU"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Output impedance pull-down calibration status. Valid status encodings are: ",
                    "mode": "RO",
                    "name": "ZPD"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ2CR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "ZQ Power Down: Powers down, if set, the PZQ cell.",
                    "mode": "RW",
                    "name": "ZQPD"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Enable: Enables if the set the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.",
                    "mode": "RW",
                    "name": "ZCALEN"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.",
                    "mode": "W1C",
                    "name": "ZCALBYP"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZQDATA field. Otherwise, the control is generated automatically by the impedance control logic",
                    "mode": "RW",
                    "name": "ZDEN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Over-Ride Data: Data used to directly drive the impedance control.",
                    "mode": "RW",
                    "name": "ZDATA"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ2CR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFIPU1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFIPU0"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/Command lane. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICCU"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICU1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFICU0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:",
                    "mode": "RW",
                    "name": "ZPROG"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ2SR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Impedance Calibration Done: Indicates that impedance calibration has completed.",
                    "mode": "RO",
                    "name": "ZDONE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Error: If set, indicates that there was an error during impedance calibration.",
                    "mode": "RO",
                    "name": "ZERR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Control: Current value of impedance control.",
                    "mode": "RO",
                    "name": "ZCTRL"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ2SR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 6,
                    "bit_msb": 7,
                    "description": "On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPU"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 3,
                    "description": "Output impedance pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "ZPU"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Output impedance pull-down calibration status. Valid status encodings are: ",
                    "mode": "RO",
                    "name": "ZPD"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ3CR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "ZQ Power Down: Powers down, if set, the PZQ cell.",
                    "mode": "RW",
                    "name": "ZQPD"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Enable: Enables if the set the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.",
                    "mode": "RW",
                    "name": "ZCALEN"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.",
                    "mode": "W1C",
                    "name": "ZCALBYP"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZQDATA field. Otherwise, the control is generated automatically by the impedance control logic",
                    "mode": "RW",
                    "name": "ZDEN"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Over-Ride Data: Data used to directly drive the impedance control.",
                    "mode": "RW",
                    "name": "ZDATA"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ3CR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFIPU1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFIPU0"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/Command lane. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICCU"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.",
                    "mode": "RW",
                    "name": "DFICU1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.",
                    "mode": "RW",
                    "name": "DFICU0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:",
                    "mode": "RW",
                    "name": "ZPROG"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ3SR0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Impedance Calibration Done: Indicates that impedance calibration has completed.",
                    "mode": "RO",
                    "name": "ZDONE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Impedance Calibration Error: If set, indicates that there was an error during impedance calibration.",
                    "mode": "RO",
                    "name": "ZERR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 27,
                    "description": "Impedance Control: Current value of impedance control.",
                    "mode": "RO",
                    "name": "ZCTRL"
                }
            ]
        },
        "mu_phy.MUPUB_ZQ3SR1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 6,
                    "bit_msb": 7,
                    "description": "On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPU"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 5,
                    "description": "On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "OPD"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 3,
                    "description": "Output impedance pull-up calibration status. Similar status encodings as ZPD.",
                    "mode": "RO",
                    "name": "ZPU"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Output impedance pull-down calibration status. Valid status encodings are: ",
                    "mode": "RO",
                    "name": "ZPD"
                }
            ]
        }
    }
}