From 4381b4a8cfc31b42a95c9411a294aa287f65e925 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Wed, 9 Oct 2013 12:38:29 +0200
Subject: [PATCH 1025/1825] ddr: alp: added support for frequency mode for
 RD-6650 (20 - 800/400/400)

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 7ac73ea4815f921cd715a70713fdc96875ed9f13

	Added support for frequency mode = 0x14 (Clocks: CPU - 800Mhz, L2 - 400Mhz, DDR - 400Mhz)
	- The mode is now supported by RD-6650 and both DB-6650/60

	As part of RD-6650 board ECO, the default frequency mode (in MHz)
	was changed from (CPU, L2, DDR) = (600, 400, 300)
	to (CPU, L2, DDR)=(800, 400, 400).

Change-Id: I1af1a29e0258e3241dadc4d4ba3b87c68eed9337
Signed-off-by: Omri Itach <omrii@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/3648
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/ctrlEnv/mvCtrlEnvRegs.h       |    1 +
 .../avanta_lp_family/ctrlEnv/mvCtrlEnvSpec.h       |    4 ++--
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvRegs.h b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvRegs.h
index 5eb590d..2bccd25 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvRegs.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvRegs.h
@@ -335,6 +335,7 @@ typedef struct {
 #define MV_USER_SAR_FREQ_MODES { \
 		{ 6,  400,  400, 200 }, \
 		{ 14, 600,  400, 300 }, \
+		{ 20, 800,  400, 400 }, \
 		{ 21, 800,  534, 400 }, \
 		{ 25, 1000, 500, 500 }, \
 };
diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvSpec.h b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvSpec.h
index dd51a5e..eccde38 100755
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvSpec.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/mvCtrlEnvSpec.h
@@ -258,8 +258,8 @@ extern "C" {
 #define TBL_UNUSED      0       /* Used to mark unused entry */
 #define FREQ_MODES_NUM		29
 #define FREQ_MODES_NUM_6610	0
-#define FREQ_MODES_NUM_6650	3
-#define FREQ_MODES_NUM_6660	4
+#define FREQ_MODES_NUM_6650	4
+#define FREQ_MODES_NUM_6660	5
 
 
 #define MPP_GROUP_0_TYPE { \
-- 
1.7.5.4

