# ERROR: No extended dataflow license exists
# do de0_pulse_gen_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/tyler/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/pedge_req.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:21 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/pedge_req.v 
# -- Compiling module pedge_req
# 
# Top level modules:
# 	pedge_req
# End time: 16:52:21 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen {/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:21 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen" /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v 
# -- Compiling module de0_pulse_gen_top
# 
# Top level modules:
# 	de0_pulse_gen_top
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/posedge_detector.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:22 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/posedge_detector.v 
# -- Compiling module posedge_detector
# 
# Top level modules:
# 	posedge_detector
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/negedge_detector.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:22 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/negedge_detector.v 
# -- Compiling module negedge_detector
# 
# Top level modules:
# 	negedge_detector
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/config_ind.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:22 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/config_ind.v 
# -- Compiling module config_ind
# 
# Top level modules:
# 	config_ind
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/sync.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:22 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/sync.v 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/inc_params.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:52:22 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/tyler/de0_pulse_gen/hdl" /home/tyler/de0_pulse_gen/hdl/inc_params.v 
# ** Error: /home/tyler/de0_pulse_gen/hdl/inc_params.v(4): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
# End time: 16:52:22 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/tyler/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./de0_pulse_gen_run_msim_rtl_verilog.do line 14
# /home/tyler/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/inc_params.v}"
# Load canceled
# Loading project test
