Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 16 21:18:41 2021
| Host         : DESKTOP-BMH7MVV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.699        0.000                      0                 2621        0.046        0.000                      0                 2621        9.020        0.000                       0                  1279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.699        0.000                      0                 2621        0.046        0.000                      0                 2621        9.020        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 3.087ns (44.055%)  route 3.920ns (55.944%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.948 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg_i_1/O[1]
                         net (fo=1, routed)           0.000     9.948    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[30]
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__0/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__0
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 2.992ns (43.287%)  route 3.920ns (56.713%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.853 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg_i_1/O[2]
                         net (fo=1, routed)           0.000     9.853    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[31]
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.810ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 2.976ns (43.155%)  route 3.920ns (56.845%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.837 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg_i_1/O[0]
                         net (fo=1, routed)           0.000     9.837    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[29]
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y95         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__1/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__1
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 12.810    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.973ns (43.130%)  route 3.920ns (56.870%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.834 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/O[1]
                         net (fo=1, routed)           0.000     9.834    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[26]
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__4/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__4
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             12.834ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.952ns (42.956%)  route 3.920ns (57.044%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.813 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/O[3]
                         net (fo=1, routed)           0.000     9.813    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[28]
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 12.834    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 2.878ns (42.336%)  route 3.920ns (57.664%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/O[2]
                         net (fo=1, routed)           0.000     9.739    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[27]
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__3/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__3
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.924ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 2.862ns (42.199%)  route 3.920ns (57.800%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.723 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__2_i_1/O[0]
                         net (fo=1, routed)           0.000     9.723    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[25]
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__5/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__5
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 12.924    

Slack (MET) :             12.927ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 2.859ns (42.174%)  route 3.920ns (57.826%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/O[1]
                         net (fo=1, routed)           0.000     9.720    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[22]
    SLICE_X43Y93         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__8/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__8
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 12.927    

Slack (MET) :             12.948ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 2.838ns (41.994%)  route 3.920ns (58.006%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.647     2.941    design_1_i/fir_0/inst/ap_clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/fir_0/inst/shift_reg_V_4_reg[6]/Q
                         net (fo=9, routed)           1.832     5.229    design_1_i/fir_0/inst/shift_reg_V_4[6]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.353 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_18_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.903 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.903    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_11_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.237 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11/O[1]
                         net (fo=2, routed)           1.398     7.635    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_11_n_6
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.333     7.968 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2/O
                         net (fo=2, routed)           0.690     8.658    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_2_n_0
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.327     8.985 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6/O
                         net (fo=1, routed)           0.000     8.985    design_1_i/fir_0/inst/mul_ln700_3_reg_244__10_i_6_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.386 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__10_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.699 r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6_i_1/O[3]
                         net (fo=1, routed)           0.000     9.699    design_1_i/fir_0/inst/mul_ln700_3_fu_114_p2[24]
    SLICE_X43Y93         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.479    22.658    design_1_i/fir_0/inst/ap_clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)        0.062    22.647    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__6
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 12.948    

Slack (MET) :             12.993ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 3.181ns (47.392%)  route 3.531ns (52.608%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.649     2.943    design_1_i/fir_0/inst/ap_clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fir_0/inst/shift_reg_V_7_reg[0]/Q
                         net (fo=8, routed)           1.791     5.190    design_1_i/fir_0/inst/shift_reg_V_7[0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.846 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[0]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.960    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[16]_i_10_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.074    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[20]_i_10_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.188    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[24]_i_10_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.302    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[28]_i_10_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[31]_i_7/O[0]
                         net (fo=2, routed)           1.050     7.574    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[31]_i_7_n_7
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.329     7.903 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269[28]_i_2/O
                         net (fo=2, routed)           0.690     8.593    design_1_i/fir_0/inst/mul_ln700_1_reg_269[28]_i_2_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.327     8.920 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269[28]_i_6/O
                         net (fo=1, routed)           0.000     8.920    design_1_i/fir_0/inst/mul_ln700_1_reg_269[28]_i_6_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.321 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[28]_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.655 r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.655    design_1_i/fir_0/inst/mul_ln700_1_fu_192_p2[30]
    SLICE_X33Y97         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        1.480    22.659    design_1_i/fir_0/inst/ap_clk
    SLICE_X33Y97         FDRE                                         r  design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[30]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.062    22.648    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[30]
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 12.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/shift_reg_V_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_0/inst/shift_reg_V_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.773%)  route 0.253ns (64.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.554     0.890    design_1_i/fir_0/inst/ap_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fir_0/inst/shift_reg_V_1_reg[15]/Q
                         net (fo=7, routed)           0.253     1.284    design_1_i/fir_0/inst/shift_reg_V_1[15]
    SLICE_X50Y91         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.819     1.185    design_1_i/fir_0/inst/ap_clk
    SLICE_X50Y91         FDRE                                         r  design_1_i/fir_0/inst/shift_reg_V_2_reg[15]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.052     1.202    design_1_i/fir_0/inst/shift_reg_V_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.177     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.557     0.893    design_1_i/fir_0/inst/fir_ap_start_s_axi_U/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[8]/Q
                         net (fo=1, routed)           0.201     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X39Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.819     1.185    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.888    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.553     0.889    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.085    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.820     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.889    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.075     0.964    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.554     0.890    design_1_i/fir_0/inst/fir_ap_start_s_axi_U/ap_clk
    SLICE_X33Y84         FDRE                                         r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[1]/Q
                         net (fo=1, routed)           0.116     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X32Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X32Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.556     0.892    design_1_i/fir_0/inst/fir_ap_start_s_axi_U/ap_clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/fir_0/inst/fir_ap_start_s_axi_U/rdata_reg[10]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X32Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.821     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X32Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.021    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.113     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1279, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y93    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y92    design_1_i/fir_0/inst/mul_ln700_1_reg_269_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y95    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y94    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y95    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y95    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y95    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y95    design_1_i/fir_0/inst/mul_ln700_2_reg_274_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y91    design_1_i/fir_0/inst/mul_ln700_3_reg_244_reg__15/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



