
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003946    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150121    0.000057    6.510057 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012012    0.076171    0.163701    6.673758 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.076176    0.000660    6.674418 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.132879    0.255935    6.930353 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.133443    0.006720    6.937073 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.937073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.347380    6.592921   library hold time
                                              6.592921   data required time
---------------------------------------------------------------------------------------------
                                              6.592921   data required time
                                             -6.937073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344152   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.115951    0.019074    7.265813 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              7.265813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.578148    6.823689   library hold time
                                              6.823689   data required time
---------------------------------------------------------------------------------------------
                                              6.823689   data required time
                                             -7.265813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442125   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.118167    0.021988    7.268728 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              7.268728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.577633    6.823174   library hold time
                                              6.823174   data required time
---------------------------------------------------------------------------------------------
                                              6.823174   data required time
                                             -7.268728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445554   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.119178    0.023237    7.269977 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              7.269977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.577398    6.822939   library hold time
                                              6.822939   data required time
---------------------------------------------------------------------------------------------
                                              6.822939   data required time
                                             -7.269977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447038   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.119884    0.024088    7.270828 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              7.270828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.577234    6.822774   library hold time
                                              6.822774   data required time
---------------------------------------------------------------------------------------------
                                              6.822774   data required time
                                             -7.270828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448053   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.120607    0.024941    7.271681 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              7.271681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.577066    6.822606   library hold time
                                              6.822606   data required time
---------------------------------------------------------------------------------------------
                                              6.822606   data required time
                                             -7.271681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449075   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.121105    0.025519    7.272259 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              7.272259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576950    6.822491   library hold time
                                              6.822491   data required time
---------------------------------------------------------------------------------------------
                                              6.822491   data required time
                                             -7.272259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449768   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.121414    0.025876    7.272615 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              7.272615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576878    6.822419   library hold time
                                              6.822419   data required time
---------------------------------------------------------------------------------------------
                                              6.822419   data required time
                                             -7.272615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450197   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004145    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090145    0.000069    5.840069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534683    6.374752 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374811 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940185 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940495 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029192    0.032892    0.140319    7.080814 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.033371    0.002654    7.083469 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.109823    0.163271    7.246740 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.121588    0.026074    7.272814 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              7.272814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576838    6.822379   library hold time
                                              6.822379   data required time
---------------------------------------------------------------------------------------------
                                              6.822379   data required time
                                             -7.272814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450436   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.160343    0.050585    7.286525 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              7.286525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.567831    6.813371   library hold time
                                              6.813371   data required time
---------------------------------------------------------------------------------------------
                                              6.813371   data required time
                                             -7.286525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473154   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.162503    0.052330    7.288270 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              7.288270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.567328    6.812869   library hold time
                                              6.812869   data required time
---------------------------------------------------------------------------------------------
                                              6.812869   data required time
                                             -7.288270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475402   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.164124    0.053630    7.289570 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              7.289570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.566952    6.812492   library hold time
                                              6.812492   data required time
---------------------------------------------------------------------------------------------
                                              6.812492   data required time
                                             -7.289570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477078   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.165350    0.054602    7.290542 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              7.290542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.566667    6.812207   library hold time
                                              6.812207   data required time
---------------------------------------------------------------------------------------------
                                              6.812207   data required time
                                             -7.290542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478335   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.167268    0.056102    7.292042 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              7.292042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.566221    6.811761   library hold time
                                              6.811761   data required time
---------------------------------------------------------------------------------------------
                                              6.811761   data required time
                                             -7.292042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480281   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.168825    0.057335    7.293276 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              7.293276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.565859    6.811399   library hold time
                                              6.811399   data required time
---------------------------------------------------------------------------------------------
                                              6.811399   data required time
                                             -7.293276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481876   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.170226    0.058424    7.294365 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              7.294365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.565533    6.811074   library hold time
                                              6.811074   data required time
---------------------------------------------------------------------------------------------
                                              6.811074   data required time
                                             -7.294365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483291   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023417    0.030177    0.137331    7.082605 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030346    0.002127    7.084732 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.121993    0.151208    7.235940 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.170474    0.058616    7.294556 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              7.294556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.565476    6.811017   library hold time
                                              6.811017   data required time
---------------------------------------------------------------------------------------------
                                              6.811017   data required time
                                             -7.294556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483539   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.119583    0.023271    7.306828 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              7.306828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.577304    6.822844   library hold time
                                              6.822844   data required time
---------------------------------------------------------------------------------------------
                                              6.822844   data required time
                                             -7.306828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483984   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.127990    0.030353    7.306787 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              7.306787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.575350    6.820891   library hold time
                                              6.820891   data required time
---------------------------------------------------------------------------------------------
                                              6.820891   data required time
                                             -7.306787   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485897   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.121221    0.025197    7.308753 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              7.308753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576923    6.822464   library hold time
                                              6.822464   data required time
---------------------------------------------------------------------------------------------
                                              6.822464   data required time
                                             -7.308753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486290   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.122161    0.026265    7.309822 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              7.309822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576705    6.822245   library hold time
                                              6.822245   data required time
---------------------------------------------------------------------------------------------
                                              6.822245   data required time
                                             -7.309822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487577   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.129974    0.032360    7.308794 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              7.308794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574889    6.820429   library hold time
                                              6.820429   data required time
---------------------------------------------------------------------------------------------
                                              6.820429   data required time
                                             -7.308794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488365   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.123087    0.027296    7.310853 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              7.310853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576489    6.822030   library hold time
                                              6.822030   data required time
---------------------------------------------------------------------------------------------
                                              6.822030   data required time
                                             -7.310853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488823   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.131089    0.033459    7.309894 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              7.309894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574630    6.820170   library hold time
                                              6.820170   data required time
---------------------------------------------------------------------------------------------
                                              6.820170   data required time
                                             -7.309894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489724   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.123786    0.028059    7.311615 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              7.311615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576327    6.821868   library hold time
                                              6.821868   data required time
---------------------------------------------------------------------------------------------
                                              6.821868   data required time
                                             -7.311615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489748   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.124244    0.028554    7.312111 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              7.312111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576220    6.821761   library hold time
                                              6.821761   data required time
---------------------------------------------------------------------------------------------
                                              6.821761   data required time
                                             -7.312111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490350   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.124591    0.028925    7.312481 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              7.312481   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576140    6.821681   library hold time
                                              6.821681   data required time
---------------------------------------------------------------------------------------------
                                              6.821681   data required time
                                             -7.312481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490801   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.131986    0.034331    7.310766 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              7.310766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574421    6.819962   library hold time
                                              6.819962   data required time
---------------------------------------------------------------------------------------------
                                              6.819962   data required time
                                             -7.310766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490804   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003021    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.049531    0.533750    6.373790 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049531    0.000058    6.373848 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010970    0.090633    0.570556    6.944404 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090633    0.000378    6.944782 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065175    0.047890    0.155320    7.100102 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055413    0.013605    7.113707 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.110136    0.169849    7.283556 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.124764    0.029110    7.312667 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              7.312667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.576100    6.821640   library hold time
                                              6.821640   data required time
---------------------------------------------------------------------------------------------
                                              6.821640   data required time
                                             -7.312667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491026   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.132856    0.035167    7.311602 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              7.311602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574219    6.819760   library hold time
                                              6.819760   data required time
---------------------------------------------------------------------------------------------
                                              6.819760   data required time
                                             -7.311602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491842   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.133445    0.035727    7.312162 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              7.312162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574082    6.819623   library hold time
                                              6.819623   data required time
---------------------------------------------------------------------------------------------
                                              6.819623   data required time
                                             -7.312162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492539   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.133816    0.036078    7.312512 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              7.312512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.573996    6.819537   library hold time
                                              6.819537   data required time
---------------------------------------------------------------------------------------------
                                              6.819537   data required time
                                             -7.312512   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492976   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003091    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090085    0.000040    5.840041 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530656    6.370696 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370742 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010625    0.089161    0.568378    6.939120 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089161    0.000382    6.939502 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069182    0.049632    0.155718    7.095220 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057815    0.014470    7.109690 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.112073    0.166745    7.276435 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.134012    0.036263    7.312697 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              7.312697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.573950    6.819491   library hold time
                                              6.819491   data required time
---------------------------------------------------------------------------------------------
                                              6.819491   data required time
                                             -7.312697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493206   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.008757    4.955203 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.131477    5.086679 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000881    5.087561 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138952    0.368988    5.456548 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138952    0.000280    5.456829 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003405    0.036371    0.184841    5.641670 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.036371    0.000103    5.641772 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.641772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.009678    5.907329 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.145317    6.052646 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000974    6.053619 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.153620   clock uncertainty
                                 -0.965966    5.187654   clock reconvergence pessimism
                                 -0.044147    5.143507   library hold time
                                              5.143507   data required time
---------------------------------------------------------------------------------------------
                                              5.143507   data required time
                                             -5.641772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498265   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003618    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090099    0.000047    6.300047 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055593    0.543181    6.843228 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.055593    0.000099    6.843327 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018799    0.104665    0.189237    7.032564 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.104682    0.001270    7.033834 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.149478    0.150767    7.184600 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.149667    0.004136    7.188735 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              7.188735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.299048    6.544589   library hold time
                                              6.544589   data required time
---------------------------------------------------------------------------------------------
                                              6.544589   data required time
                                             -7.188735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644147   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003530    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070107    0.000051    5.690051 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001998    0.048973    0.524189    6.214240 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048973    0.000053    6.214293 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001751    0.047753    0.513187    6.727480 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.047753    0.000032    6.727512 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010509    0.040755    0.128955    6.856467 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.040761    0.000469    6.856935 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.174910    0.646990    7.503925 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.174934    0.001976    7.505901 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              7.505901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.574307    6.819848   library hold time
                                              6.819848   data required time
---------------------------------------------------------------------------------------------
                                              6.819848   data required time
                                             -7.505901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686053   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003064    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070079    0.000038    5.690038 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002243    0.049992    0.526289    6.216327 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049992    0.000059    6.216386 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002865    0.053373    0.523170    6.739556 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.053373    0.000084    6.739640 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009071    0.037328    0.127835    6.867475 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.037333    0.000442    6.867917 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.216706    0.677674    7.545591 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.216802    0.004026    7.549617 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              7.549617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.563248    6.808789   library hold time
                                              6.808789   data required time
---------------------------------------------------------------------------------------------
                                              6.808789   data required time
                                             -7.549617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740828   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002713    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070067    0.000032    5.690032 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002435    0.050813    0.527939    6.217971 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.050813    0.000068    6.218038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001761    0.047788    0.513952    6.731990 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.047788    0.000032    6.732021 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.014969    0.048887    0.138076    6.870098 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.048909    0.000911    6.871008 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.216389    0.681986    7.552994 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.216528    0.004762    7.557756 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              7.557756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.563320    6.808861   library hold time
                                              6.808861   data required time
---------------------------------------------------------------------------------------------
                                              6.808861   data required time
                                             -7.557756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748895   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003040    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070085    0.000040    5.690041 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001983    0.048895    0.524044    6.214084 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048895    0.000052    6.214137 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049299    0.515847    6.729983 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.049299    0.000039    6.730022 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011349    0.042850    0.131530    6.861553 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.042858    0.000564    6.862117 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.243209    0.699705    7.561822 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.243383    0.005603    7.567425 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              7.567425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.556227    6.801768   library hold time
                                              6.801768   data required time
---------------------------------------------------------------------------------------------
                                              6.801768   data required time
                                             -7.567425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765657   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002771    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070069    0.000033    5.690033 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003614    0.057600    0.537536    6.227569 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057600    0.000117    6.227685 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003967    0.058780    0.534343    6.762029 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.058780    0.000131    6.762160 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010970    0.041837    0.134741    6.896901 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.041842    0.000451    6.897352 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.225625    0.686502    7.583854 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.225726    0.004203    7.588057 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              7.588057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.560891    6.806432   library hold time
                                              6.806432   data required time
---------------------------------------------------------------------------------------------
                                              6.806432   data required time
                                             -7.588057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781625   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004054    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070132    0.000063    5.690063 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047419    0.521499    6.211562 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047419    0.000031    6.211593 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002816    0.053087    0.521790    6.733383 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053087    0.000077    6.733459 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012713    0.042996    0.143572    6.877031 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.043005    0.000601    6.877632 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.248565    0.704957    7.582589 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.248747    0.005778    7.588367 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              7.588367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.554810    6.800351   library hold time
                                              6.800351   data required time
---------------------------------------------------------------------------------------------
                                              6.800351   data required time
                                             -7.588367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.788017   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003152    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070088    0.000042    5.690042 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001773    0.047856    0.522233    6.212275 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.047856    0.000047    6.212322 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002509    0.051258    0.519307    6.731629 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051258    0.000068    6.731697 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014623    0.046847    0.146407    6.878105 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.046868    0.000877    6.878982 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.259075    0.713647    7.592629 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.259341    0.007061    7.599690 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              7.599690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.552012    6.797553   library hold time
                                              6.797553   data required time
---------------------------------------------------------------------------------------------
                                              6.797553   data required time
                                             -7.599690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802137   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002777    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070069    0.000033    5.690033 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002111    0.049526    0.525148    6.215181 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049526    0.000040    6.215221 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003156    0.055268    0.525503    6.740725 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.055268    0.000089    6.740814 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039556    0.067044    0.165551    6.906364 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.068213    0.006713    6.913078 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.230218    0.699993    7.613070 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.230500    0.006906    7.619977 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              7.619977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.559630    6.805171   library hold time
                                              6.805171   data required time
---------------------------------------------------------------------------------------------
                                              6.805171   data required time
                                             -7.619977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814806   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003513    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070107    0.000051    5.690051 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.049097    0.524405    6.214456 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049097    0.000055    6.214511 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002348    0.050403    0.518386    6.732897 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.050403    0.000042    6.732939 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.033032    0.058714    0.158146    6.891084 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.059422    0.004869    6.895953 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.251761    0.710712    7.606666 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.252085    0.007641    7.614307 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              7.614307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.553929    6.799469   library hold time
                                              6.799469   data required time
---------------------------------------------------------------------------------------------
                                              6.799469   data required time
                                             -7.614307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814838   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003480    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070110    0.000052    5.440053 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001803    0.048005    0.522503    5.962556 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048005    0.000047    5.962603 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002627    0.051943    0.520377    6.482980 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.051943    0.000071    6.483051 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042818    0.070646    0.167826    6.650877 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.071844    0.006841    6.657717 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.224317    0.698014    7.355731 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.224437    0.004520    7.360251 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              7.360251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298154    6.543694   library hold time
                                              6.543694   data required time
---------------------------------------------------------------------------------------------
                                              6.543694   data required time
                                             -7.360251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816557   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003463    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070101    0.000048    5.690048 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002153    0.049672    0.525515    6.215563 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.049672    0.000059    6.215622 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002868    0.053394    0.523071    6.738693 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053394    0.000079    6.738772 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034479    0.060236    0.161130    6.899902 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.060901    0.004597    6.904499 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.246283    0.709008    7.613507 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.246576    0.007224    7.620732 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              7.620732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.555384    6.800924   library hold time
                                              6.800924   data required time
---------------------------------------------------------------------------------------------
                                              6.800924   data required time
                                             -7.620732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819808   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002390    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070057    0.000027    5.690027 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002110    0.049521    0.525126    6.215154 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049521    0.000056    6.215210 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.053991    0.523826    6.739036 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.053991    0.000081    6.739117 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035533    0.061738    0.161804    6.900921 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.062579    0.005461    6.906383 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.245367    0.709996    7.616378 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.245599    0.006452    7.622830 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              7.622830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.555642    6.801182   library hold time
                                              6.801182   data required time
---------------------------------------------------------------------------------------------
                                              6.801182   data required time
                                             -7.622830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821648   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003164    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070083    0.000040    5.690040 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002095    0.049449    0.525009    6.215049 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049449    0.000056    6.215106 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002308    0.050240    0.518160    6.733266 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050240    0.000061    6.733326 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036896    0.085166    0.177142    6.910469 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.085718    0.005023    6.915491 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.228434    0.706432    7.621923 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.228617    0.005548    7.627471 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              7.627471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.560127    6.805668   library hold time
                                              6.805668   data required time
---------------------------------------------------------------------------------------------
                                              6.805668   data required time
                                             -7.627471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821803   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003452    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070103    0.000049    5.690049 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002089    0.049421    0.524969    6.215018 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049421    0.000057    6.215075 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.051202    0.519820    6.734894 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.051202    0.000046    6.734941 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032740    0.058410    0.158070    6.893010 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.059235    0.005225    6.898235 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.256368    0.713862    7.612097 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.256736    0.008195    7.620292 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              7.620292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.552700    6.798241   library hold time
                                              6.798241   data required time
---------------------------------------------------------------------------------------------
                                              6.798241   data required time
                                             -7.620292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822051   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004166    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070139    0.000066    5.690066 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002764    0.052742    0.530804    6.220870 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.052742    0.000079    6.220949 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.049880    0.518595    6.739544 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.049880    0.000041    6.739584 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032200    0.076551    0.170764    6.910348 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.076977    0.004079    6.914428 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.235850    0.708679    7.623107 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.236043    0.005801    7.628908 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              7.628908   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.558166    6.803706   library hold time
                                              6.803706   data required time
---------------------------------------------------------------------------------------------
                                              6.803706   data required time
                                             -7.628908   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825201   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003692    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070116    0.000055    5.690055 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.049667    0.525510    6.215566 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049667    0.000059    6.215624 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.050447    0.518711    6.734335 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.050447    0.000064    6.734399 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015281    0.047668    0.147226    6.881625 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.047700    0.001083    6.882708 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.280851    0.728668    7.611376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.281250    0.008900    7.620276 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              7.620276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.546225    6.791766   library hold time
                                              6.791766   data required time
---------------------------------------------------------------------------------------------
                                              6.791766   data required time
                                             -7.620276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828511   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003337    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070098    0.000046    5.440046 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.048107    0.522674    5.962720 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048107    0.000049    5.962769 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003153    0.055265    0.524955    6.487724 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055265    0.000090    6.487814 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044653    0.072906    0.170978    6.658792 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.074053    0.006974    6.665765 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.235751    0.707048    7.372814 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.235873    0.004682    7.377495 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              7.377495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298182    6.543722   library hold time
                                              6.543722   data required time
---------------------------------------------------------------------------------------------
                                              6.543722   data required time
                                             -7.377495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833773   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002984    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070079    0.000037    5.690038 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.051024    0.528269    6.218306 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.051024    0.000068    6.218374 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002119    0.049558    0.517114    6.735488 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.049558    0.000039    6.735527 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037794    0.086949    0.178052    6.913579 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.087499    0.005058    6.918636 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.236059    0.712911    7.631547 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.236266    0.005977    7.637525 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              7.637525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.558107    6.803648   library hold time
                                              6.803648   data required time
---------------------------------------------------------------------------------------------
                                              6.803648   data required time
                                             -7.637525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833877   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002826    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070075    0.000036    5.690036 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001993    0.048946    0.524129    6.214164 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.048946    0.000053    6.214218 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003155    0.055267    0.525280    6.739498 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.055267    0.000091    6.739589 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013935    0.045427    0.146666    6.886255 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.045458    0.001034    6.887289 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.283199    0.729919    7.617208 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.283533    0.008219    7.625428 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              7.625428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.545622    6.791162   library hold time
                                              6.791162   data required time
---------------------------------------------------------------------------------------------
                                              6.791162   data required time
                                             -7.625428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834265   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002805    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070072    0.000034    5.690034 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001642    0.047204    0.521100    6.211134 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.047204    0.000030    6.211164 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002729    0.052558    0.520960    6.732124 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052558    0.000075    6.732199 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035382    0.082429    0.176047    6.908246 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.082883    0.004721    6.912966 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.244424    0.717027    7.629994 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.244670    0.006603    7.636597 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              7.636597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.555887    6.801428   library hold time
                                              6.801428   data required time
---------------------------------------------------------------------------------------------
                                              6.801428   data required time
                                             -7.636597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835169   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002892    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070070    0.000033    5.440033 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002695    0.052323    0.530180    5.970213 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.052323    0.000078    5.970291 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002846    0.053232    0.523861    6.494152 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.053232    0.000079    6.494231 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042551    0.070244    0.168328    6.662559 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.071367    0.006758    6.669317 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.234837    0.704988    7.374304 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.234976    0.004967    7.379272 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              7.379272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298179    6.543720   library hold time
                                              6.543720   data required time
---------------------------------------------------------------------------------------------
                                              6.543720   data required time
                                             -7.379272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835551   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003546    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070114    0.000054    5.690054 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047419    0.521492    6.211546 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047419    0.000031    6.211577 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002170    0.049763    0.516230    6.727807 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.049763    0.000040    6.727847 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018269    0.051749    0.151862    6.879709 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.051792    0.001253    6.880962 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.287850    0.736357    7.617319 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.288176    0.008205    7.625524 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              7.625524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.544395    6.789936   library hold time
                                              6.789936   data required time
---------------------------------------------------------------------------------------------
                                              6.789936   data required time
                                             -7.625524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835588   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003028    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070083    0.000040    5.440040 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001907    0.048521    0.523390    5.963429 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048521    0.000050    5.963480 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002657    0.052116    0.520826    6.484306 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052116    0.000072    6.484378 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052544    0.082421    0.177122    6.661500 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.083752    0.008019    6.669519 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.227656    0.705797    7.375316 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.227778    0.004597    7.379913 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              7.379913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298162    6.543703   library hold time
                                              6.543703   data required time
---------------------------------------------------------------------------------------------
                                              6.543703   data required time
                                             -7.379913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836210   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003185    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070086    0.000041    5.690041 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002891    0.053529    0.531875    6.221917 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.053529    0.000084    6.222001 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.049805    0.518735    6.740736 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049805    0.000040    6.740776 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035607    0.082794    0.175317    6.916093 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.083256    0.004522    6.920615 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.245161    0.718392    7.639007 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.245381    0.006280    7.645288 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              7.645288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.555699    6.801240   library hold time
                                              6.801240   data required time
---------------------------------------------------------------------------------------------
                                              6.801240   data required time
                                             -7.645288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844048   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002498    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070060    0.000028    5.690029 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002308    0.050230    0.526836    6.216865 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050230    0.000063    6.216927 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002381    0.050516    0.519081    6.736008 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050516    0.000064    6.736072 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034380    0.080642    0.173546    6.909617 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.081188    0.004814    6.914432 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.254551    0.722590    7.637022 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.254839    0.007259    7.644281 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              7.644281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.553201    6.798742   library hold time
                                              6.798742   data required time
---------------------------------------------------------------------------------------------
                                              6.798742   data required time
                                             -7.644281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845539   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003199    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070093    0.000044    5.690044 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001764    0.047815    0.522164    6.212208 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.047815    0.000047    6.212255 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002457    0.050962    0.518845    6.731100 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.050962    0.000064    6.731164 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017226    0.050010    0.150780    6.881944 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.050062    0.001351    6.883296 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.296955    0.743613    7.626908 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.297383    0.009504    7.636412 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              7.636412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.541964    6.787504   library hold time
                                              6.787504   data required time
---------------------------------------------------------------------------------------------
                                              6.787504   data required time
                                             -7.636412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848908   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003097    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070087    0.000041    5.690042 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001754    0.047762    0.522070    6.212111 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.047762    0.000046    6.212157 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002429    0.050802    0.518580    6.730737 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050802    0.000066    6.730803 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017910    0.051161    0.151639    6.882442 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.051213    0.001364    6.883805 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.294745    0.744637    7.628442 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.295206    0.009790    7.638232 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              7.638232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.542539    6.788079   library hold time
                                              6.788079   data required time
---------------------------------------------------------------------------------------------
                                              6.788079   data required time
                                             -7.638232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.850152   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003522    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070100    0.000048    5.440048 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001759    0.047789    0.522121    5.962169 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.047789    0.000048    5.962216 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003289    0.056204    0.526005    6.488222 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056204    0.000095    6.488317 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052218    0.081887    0.178898    6.667215 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.082983    0.007140    6.674355 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.241484    0.716129    7.390484 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.241640    0.005302    7.395786 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              7.395786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298196    6.543736   library hold time
                                              6.543736   data required time
---------------------------------------------------------------------------------------------
                                              6.543736   data required time
                                             -7.395786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852050   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003680    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070108    0.000052    5.690052 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002838    0.053198    0.531434    6.221486 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.053198    0.000078    6.221563 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005460    0.065899    0.541700    6.763264 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.065899    0.000174    6.763438 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028652    0.070222    0.172365    6.935803 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.070666    0.003947    6.939750 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.242173    0.710053    7.649803 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.242438    0.006829    7.656632 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              7.656632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.556476    6.802017   library hold time
                                              6.802017   data required time
---------------------------------------------------------------------------------------------
                                              6.802017   data required time
                                             -7.656632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854615   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002687    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070065    0.000031    5.690031 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003741    0.058029    0.538327    6.228358 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.058029    0.000109    6.228467 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003441    0.057023    0.531275    6.759742 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.057023    0.000108    6.759850 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042592    0.095772    0.187740    6.947590 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.096436    0.005928    6.953518 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.225662    0.709437    7.662956 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.225806    0.004934    7.667890 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              7.667890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.560870    6.806410   library hold time
                                              6.806410   data required time
---------------------------------------------------------------------------------------------
                                              6.806410   data required time
                                             -7.667890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861479   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002910    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070078    0.000037    5.690037 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.056930    0.536258    6.226295 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.056930    0.000098    6.226393 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003743    0.058003    0.532673    6.759066 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.058003    0.000110    6.759175 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037140    0.085727    0.180719    6.939894 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.086280    0.005028    6.944921 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.239968    0.715238    7.660160 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.240194    0.006279    7.666439 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              7.666439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.557069    6.802610   library hold time
                                              6.802610   data required time
---------------------------------------------------------------------------------------------
                                              6.802610   data required time
                                             -7.666439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863828   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003402    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070098    0.000047    5.690047 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002724    0.052499    0.530442    6.220489 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.052499    0.000079    6.220568 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003956    0.058736    0.532123    6.752691 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.058736    0.000112    6.752803 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.028922    0.053798    0.158180    6.910984 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.054388    0.004205    6.915188 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.284230    0.732170    7.647358 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.284671    0.009391    7.656749 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              7.656749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.545321    6.790862   library hold time
                                              6.790862   data required time
---------------------------------------------------------------------------------------------
                                              6.790862   data required time
                                             -7.656749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865887   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004452    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070129    0.000061    5.440062 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003402    0.056916    0.536254    5.976315 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.056916    0.000109    5.976424 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002896    0.053547    0.526233    6.502657 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053547    0.000078    6.502735 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056167    0.081507    0.181477    6.684212 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.083256    0.008931    6.693142 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.239943    0.714175    7.407317 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.240085    0.005072    7.412389 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              7.412389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298192    6.543733   library hold time
                                              6.543733   data required time
---------------------------------------------------------------------------------------------
                                              6.543733   data required time
                                             -7.412389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.868657   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002910    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070077    0.000037    5.690037 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003367    0.056742    0.535973    6.226010 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.056742    0.000096    6.226107 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003680    0.057793    0.532204    6.758310 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.057793    0.000107    6.758418 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034900    0.081602    0.177224    6.935641 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.082213    0.005155    6.940796 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.254499    0.723128    7.663925 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.254770    0.007041    7.670966 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              7.670966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.553219    6.798760   library hold time
                                              6.798760   data required time
---------------------------------------------------------------------------------------------
                                              6.798760   data required time
                                             -7.670966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872206   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004034    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070139    0.000066    5.440066 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.050745    0.527862    5.967928 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050745    0.000069    5.967998 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003319    0.056392    0.527357    6.495354 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.056392    0.000099    6.495453 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064440    0.090751    0.189096    6.684549 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.092488    0.009436    6.693985 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.238184    0.717752    7.411737 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.238325    0.005021    7.416758 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              7.416758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298188    6.543728   library hold time
                                              6.543728   data required time
---------------------------------------------------------------------------------------------
                                              6.543728   data required time
                                             -7.416758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873030   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003517    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070091    0.000044    5.690044 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003111    0.054953    0.533773    6.223817 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.054953    0.000088    6.223905 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002640    0.051976    0.523174    6.747078 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051976    0.000069    6.747147 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019975    0.054629    0.155069    6.902216 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.054693    0.001573    6.903789 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.296124    0.747074    7.650862 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.296718    0.011092    7.661954 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              7.661954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.542139    6.787680   library hold time
                                              6.787680   data required time
---------------------------------------------------------------------------------------------
                                              6.787680   data required time
                                             -7.661954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874274   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003231    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070093    0.000044    5.440044 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.052967    0.531105    5.971150 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052967    0.000077    5.971227 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002952    0.053897    0.525016    6.496244 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053897    0.000083    6.496327 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065674    0.092165    0.188770    6.685097 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.094016    0.009813    6.694910 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.243247    0.722332    7.417242 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.243417    0.005540    7.422782 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              7.422782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298200    6.543740   library hold time
                                              6.543740   data required time
---------------------------------------------------------------------------------------------
                                              6.543740   data required time
                                             -7.422782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.879041   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003811    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070126    0.000060    5.690060 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002297    0.050188    0.526768    6.216828 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050188    0.000062    6.216890 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002607    0.051808    0.521012    6.737902 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.051808    0.000072    6.737974 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.016039    0.039990    0.142871    6.880845 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.040028    0.001061    6.881906 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    0.339581    0.773007    7.654913 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.340261    0.012672    7.667585 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              7.667585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.534972    6.780512   library hold time
                                              6.780512   data required time
---------------------------------------------------------------------------------------------
                                              6.780512   data required time
                                             -7.667585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887073   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003302    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070096    0.000046    5.690046 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.050327    0.527074    6.217120 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.050327    0.000062    6.217182 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002351    0.050401    0.518860    6.736042 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.050401    0.000042    6.736084 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020347    0.044133    0.147010    6.883095 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.044245    0.001771    6.884866 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    0.344260    0.774680    7.659546 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.345433    0.016555    7.676101 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.676101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.534162    6.779703   library hold time
                                              6.779703   data required time
---------------------------------------------------------------------------------------------
                                              6.779703   data required time
                                             -7.676101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896398   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002749    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070072    0.000034    5.440034 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001750    0.047743    0.522029    5.962063 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047743    0.000047    5.962110 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003414    0.056977    0.527000    6.489110 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056977    0.000102    6.489212 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019234    0.042939    0.148812    6.638023 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043009    0.001338    6.639361 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    0.364634    0.789578    7.428939 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.365602    0.015607    7.444546 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              7.444546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.298828    6.544369   library hold time
                                              6.544369   data required time
---------------------------------------------------------------------------------------------
                                              6.544369   data required time
                                             -7.444546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900176   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003123    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070086    0.000041    5.690041 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002235    0.049967    0.526223    6.216264 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.049967    0.000044    6.216308 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004806    0.062870    0.536438    6.752745 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.062870    0.000167    6.752913 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015582    0.039962    0.146800    6.899713 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040002    0.001082    6.900795 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    0.365168    0.789259    7.690053 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.366465    0.015900    7.705954 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.705954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.530871    6.776411   library hold time
                                              6.776411   data required time
---------------------------------------------------------------------------------------------
                                              6.776411   data required time
                                             -7.705954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929542   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004133    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070143    0.000068    5.440068 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005542    0.066411    0.549462    5.989530 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.066411    0.000198    5.989728 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004047    0.059098    0.538636    6.528364 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.059098    0.000129    6.528493 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018237    0.041991    0.148570    6.677063 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.042128    0.001608    6.678671 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    0.392333    0.806713    7.485384 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.393886    0.018337    7.503721 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              7.503721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.245541   clock uncertainty
                                  0.000000    6.245541   clock reconvergence pessimism
                                  0.299041    6.544581   library hold time
                                              6.544581   data required time
---------------------------------------------------------------------------------------------
                                              6.544581   data required time
                                             -7.503721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.959140   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.008757    4.955203 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.131477    5.086679 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000881    5.087561 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013749    0.087006    0.383457    5.471017 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.087007    0.000497    5.471515 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.102971    0.201527    5.673042 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.103129    0.003377    5.676419 v wbs_ack_o (out)
                                              5.676419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.676419   data arrival time
---------------------------------------------------------------------------------------------
                                              1.376419   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.029227    0.035988    1.841340    7.012068 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035988    0.002913    7.014980 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.103161    0.179639    7.194620 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.103357    0.003745    7.198365 v wbs_dat_o[15] (out)
                                              7.198365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.198365   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658365   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.037671    0.037896    1.844436    7.015163 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037896    0.004103    7.019266 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.103070    0.180480    7.199746 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.103255    0.003644    7.203390 v wbs_dat_o[14] (out)
                                              7.203390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663390   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.039398    0.038104    1.844962    7.015689 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038104    0.004676    7.020365 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.103363    0.180522    7.200887 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.103576    0.003899    7.204785 v wbs_dat_o[13] (out)
                                              7.204785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.204785   data arrival time
---------------------------------------------------------------------------------------------
                                              2.664785   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.044830    0.039443    1.846698    7.017425 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.039634    0.005963    7.023388 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.102682    0.181446    7.204834 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.102818    0.003149    7.207984 v wbs_dat_o[12] (out)
                                              7.207984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207984   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667984   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047061    0.039844    1.847242    7.017970 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.040435    0.007063    7.025033 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.103759    0.181161    7.206193 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.104107    0.004503    7.210697 v wbs_dat_o[9] (out)
                                              7.210697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210697   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670697   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050256    0.041249    1.848453    7.019180 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.041721    0.007016    7.026196 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.103152    0.182147    7.208343 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.103338    0.003650    7.211993 v wbs_dat_o[10] (out)
                                              7.211993   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.211993   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671993   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051147    0.041246    1.848596    7.019323 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.042002    0.007729    7.027052 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.103302    0.182219    7.209271 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.103504    0.003800    7.213072 v wbs_dat_o[11] (out)
                                              7.213072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.213072   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673072   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056471    0.045981    1.848263    7.018990 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.047754    0.006966    7.025957 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.103076    0.184633    7.210589 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.103262    0.003645    7.214234 v wbs_dat_o[20] (out)
                                              7.214234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214234   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674234   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056360    0.043682    1.849700    7.020427 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.045932    0.008159    7.028586 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.103266    0.183769    7.212356 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.103476    0.003870    7.216226 v wbs_dat_o[6] (out)
                                              7.216226   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.216226   data arrival time
---------------------------------------------------------------------------------------------
                                              2.676225   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058272    0.046522    1.849414    7.020142 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.053020    0.006884    7.027025 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.103327    0.186796    7.213822 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.103537    0.003873    7.217695 v wbs_dat_o[25] (out)
                                              7.217695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217695   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677695   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057105    0.043630    1.850125    7.020852 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.045722    0.008004    7.028855 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.104296    0.185658    7.214514 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.104445    0.003302    7.217816 v wbs_dat_o[8] (out)
                                              7.217816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217816   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677816   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058340    0.044165    1.850337    7.021064 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.046762    0.007976    7.029040 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.104023    0.186084    7.215124 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.104151    0.003078    7.218202 v wbs_dat_o[7] (out)
                                              7.218202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.218202   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678202   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063411    0.045003    1.851386    7.022113 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.050429    0.007855    7.029968 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.102709    0.186008    7.215976 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.102846    0.003151    7.219127 v wbs_dat_o[5] (out)
                                              7.219127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.219127   data arrival time
---------------------------------------------------------------------------------------------
                                              2.679127   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062823    0.045454    1.851464    7.022192 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.049973    0.008274    7.030466 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.103115    0.185596    7.216062 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.103301    0.003646    7.219708 v wbs_dat_o[4] (out)
                                              7.219708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.219708   data arrival time
---------------------------------------------------------------------------------------------
                                              2.679708   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067713    0.049357    1.856599    7.027327 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.049357    0.003923    7.031249 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.103616    0.185066    7.216315 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.103873    0.004258    7.220573 v wbs_dat_o[26] (out)
                                              7.220573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.220573   data arrival time
---------------------------------------------------------------------------------------------
                                              2.680573   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069745    0.050506    1.857150    7.027877 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.050506    0.004031    7.031908 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.102807    0.185956    7.217864 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.102957    0.003298    7.221162 v wbs_dat_o[21] (out)
                                              7.221162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.221162   data arrival time
---------------------------------------------------------------------------------------------
                                              2.681162   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060562    0.043843    1.849771    7.020498 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.054935    0.012197    7.032695 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.103256    0.187515    7.220210 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.103470    0.003904    7.224114 v wbs_dat_o[17] (out)
                                              7.224114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.224114   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684114   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061378    0.047261    1.849364    7.020092 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.056175    0.013172    7.033264 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.103078    0.188177    7.221441 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.103264    0.003645    7.225086 v wbs_dat_o[22] (out)
                                              7.225086   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.225086   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685086   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075584    0.052777    1.859736    7.030464 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.052777    0.004223    7.034687 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.103393    0.186517    7.221204 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.103628    0.004085    7.225288 v wbs_dat_o[0] (out)
                                              7.225288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.225288   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685288   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075837    0.052889    1.859244    7.029972 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.052889    0.004956    7.034927 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.103120    0.186720    7.221647 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.103316    0.003744    7.225391 v wbs_dat_o[27] (out)
                                              7.225391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.225391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685391   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065223    0.047185    1.851055    7.021782 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057441    0.012346    7.034129 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.103099    0.188726    7.222855 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.103284    0.003646    7.226500 v wbs_dat_o[16] (out)
                                              7.226500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.226500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686500   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063640    0.047877    1.850269    7.020997 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.057391    0.013661    7.034657 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.102929    0.188786    7.223443 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.103094    0.003448    7.226891 v wbs_dat_o[19] (out)
                                              7.226891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.226891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686891   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076948    0.053351    1.859859    7.030586 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.053351    0.005642    7.036228 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.103133    0.187035    7.223263 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.103318    0.003645    7.226908 v wbs_dat_o[3] (out)
                                              7.226908   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.226908   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686908   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077834    0.053732    1.859952    7.030679 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.053732    0.005995    7.036674 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.102996    0.187089    7.223764 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.103181    0.003641    7.227405 v wbs_dat_o[2] (out)
                                              7.227405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.227405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.687405   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065622    0.047276    1.850971    7.021698 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.058117    0.013204    7.034902 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.103077    0.188994    7.223896 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.103262    0.003645    7.227540 v wbs_dat_o[18] (out)
                                              7.227540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.227540   data arrival time
---------------------------------------------------------------------------------------------
                                              2.687541   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063596    0.047790    1.849869    7.020597 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.057954    0.015419    7.036015 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.103825    0.188630    7.224646 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.104107    0.004459    7.229105 v wbs_dat_o[24] (out)
                                              7.229105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.229105   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689105   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063328    0.047743    1.849960    7.020687 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056922    0.016511    7.037198 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.103254    0.188382    7.225580 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.103464    0.003871    7.229451 v wbs_dat_o[29] (out)
                                              7.229451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.229451   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689451   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.083417    0.056262    1.862531    7.033258 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.056262    0.004726    7.037984 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.103987    0.190053    7.228037 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.104115    0.003077    7.231114 v wbs_dat_o[1] (out)
                                              7.231114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.231114   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691114   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068889    0.049028    1.850799    7.021526 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.062407    0.017696    7.039222 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.102699    0.191042    7.230264 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.102836    0.003150    7.233414 v wbs_dat_o[23] (out)
                                              7.233414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.233414   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693413   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068385    0.048908    1.850768    7.021495 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.061712    0.017719    7.039214 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.103390    0.190203    7.229418 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.103633    0.004150    7.233568 v wbs_dat_o[28] (out)
                                              7.233568   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.233568   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693568   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072912    0.049660    1.850826    7.021554 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.067125    0.020258    7.041812 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.103165    0.192616    7.234427 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.103374    0.003864    7.238291 v wbs_dat_o[31] (out)
                                              7.238291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.238291   data arrival time
---------------------------------------------------------------------------------------------
                                              2.698291   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286045    4.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001239    4.947684 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208813    5.156497 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014230    5.170727 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076928    0.050213    1.850741    7.021469 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.071995    0.021951    7.043419 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.103362    0.194663    7.238082 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.103587    0.004006    7.242088 v wbs_dat_o[30] (out)
                                              7.242088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.242088   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702088   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002602    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008233    0.054760    0.089196   17.239223 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.054762    0.000377   17.239601 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004705    0.030534    0.048425   17.288025 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.030534    0.000062   17.288088 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.288088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.009678    5.907329 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.145317    6.052646 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000974    6.053619 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.153620   clock uncertainty
                                  0.000000    6.153620   clock reconvergence pessimism
                                  0.314016    6.467636   library removal time
                                              6.467636   data required time
---------------------------------------------------------------------------------------------
                                              6.467636   data required time
                                            -17.288088   data arrival time
---------------------------------------------------------------------------------------------
                                             10.820453   slack (MET)



