# TODO: Signal width checking
# TODO: Alias and width spec, when writing alias width check that all usages are the exact same width

# FOR BLACKHOLE

DBUS_MULTIINSTANCES = [
    {"location":"tt_mover",      "name":"debug_daisy_stop",       "id":18, "note":""},
    {"location":"tt_pack_row",   "name":"debug_daisy_stop_issue", "id":14, "note":""},
    {"location":"tt_unpack_row", "name":"debug_daisy_stop",       "id":12, "note":"UNP0"},
    {"location":"tt_unpack_row", "name":"debug_daisy_stop",       "id":13, "note":"UNP1"},
]

DBUS_DAISIES = [
    {"location":"tt_instruction_issue", "name":"debug_daisy_stop_issue0", "id":3, "num_inputs":4, "width":256, "daisy_width":128, "i_debug_check":1024, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_issue0_in[3]", "width_spec":""},
        {"name":"debug_issue0_in[2]", "width_spec":""}, # Same as debug_issue0_in_2_d
        {"name":"debug_issue0_in[1]", "width_spec":""},
        {"name":"debug_issue0_in[0]", "width_spec":""},
    ]},
    {"location":"tt_instruction_issue", "name":"debug_daisy_stop_issue1", "id":4, "num_inputs":14, "width":256, "daisy_width":128, "i_debug_check":3584, "i_debug_daisy_check":128, "inputs":[
        {"name":"perf_cnt_instrn_issue_dbg[20]", "width_spec":"", "alias":"0"},
        {"name":"perf_cnt_instrn_issue_dbg[19]", "width_spec":"", "alias":"0"},
        {"name":"perf_cnt_instrn_issue_dbg[18]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[17]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[16]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[15]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[14]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[13]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[12]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[11]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[10]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[9]",  "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[8]",  "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"dbg_array_data_to_dbus",        "width_spec":""},
    ]},
    {"location":"tt_instruction_issue", "name":"debug_daisy_stop_issue2", "id":5, "num_inputs":8, "width":256, "daisy_width":128, "i_debug_check":2048, "i_debug_daisy_check":128, "inputs":[
        {"name":"perf_cnt_instrn_issue_dbg[7]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[6]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[5]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[4]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[3]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[2]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[1]", "width_spec":"", "alias":"perf_cnt", "note":""},
        {"name":"perf_cnt_instrn_issue_dbg[0]", "width_spec":"", "alias":"perf_cnt", "note":""},
    ]},
    {"location":"tt_instruction_issue", "name":"debug_daisy_stop_issue3", "id":6, "num_inputs":6, "width":256, "daisy_width":128, "i_debug_check":1536, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_issue2_in[5]", "width_spec":"", "alias":"sfpu_debug_issue"},
        {"name":"debug_issue2_in[4]", "width_spec":"", "alias":"regblocks_debug_bus_0"},
        {"name":"debug_issue2_in[3]", "width_spec":""},
        {"name":"debug_issue2_in[2]", "width_spec":"", "alias":"dma_cnt_state", "note":"TRISC2 view of PACK"},
        {"name":"debug_issue2_in[1]", "width_spec":"", "alias":"dma_cnt_state", "note":"TRISC0 view of UNP1"},
        {"name":"debug_issue2_in[0]", "width_spec":"", "alias":"dma_cnt_state", "note":"TRISC0 view of UNP0"},
    ]},
    {"location":"tt_instruction_issue", "name":"debug_daisy_stop_issue4", "id":20, "num_inputs":16, "width":256, "daisy_width":128, "i_debug_check":4096, "i_debug_daisy_check":128, "inputs":[
        {"name":"regblocks_debug_bus_zflags", "width_spec":""},
    ]},
    {"location":"tt_instruction_thread", "name":"debug_daisy_stop_threads(when i_dbg_instrn_thread_perf_cnt_mux_sel[0]==0)", "id":1, "num_inputs":7, "width":256, "daisy_width":128, "i_debug_check":1792, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_bus_thread_state[0]",            "width_spec":"",        "alias":"debug_bus_thread_state",           "note":"THREAD0"},
        {"name":"debug_bus_stall_inst_cnt[0]",          "width_spec":"",        "alias":"perf_cnt_instrn_thread_inst_cnts", "note":"THREAD0"},
        {"name":"debug_bus_thread_state[1]",            "width_spec":"",        "alias":"debug_bus_thread_state",           "note":"THREAD1"},
        {"name":"debug_bus_stall_inst_cnt[1]",          "width_spec":"",        "alias":"perf_cnt_instrn_thread_inst_cnts", "note":"THREAD1"},
        {"name":"debug_bus_thread_state[2]",            "width_spec":"",        "alias":"debug_bus_thread_state",           "note":"THREAD2"},
        {"name":"debug_bus_stall_inst_cnt[2]",          "width_spec":"",        "alias":"perf_cnt_instrn_thread_inst_cnts", "note":"THREAD2"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[0]", "width_spec":"[63:32]", "alias":"perf_cnt",                         "note":"THREAD0"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[1]", "width_spec":"[63:32]", "alias":"perf_cnt",                         "note":"THREAD1"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[2]", "width_spec":"[63:32]", "alias":"perf_cnt",                         "note":"THREAD2"},
        {"name":"0",                                    "width_spec":"[159:0]"},
    ]},
    {"location":"tt_instruction_thread", "name":"debug_daisy_stop_threads(when i_dbg_instrn_thread_perf_cnt_mux_sel[0]!=0)", "id":1, "num_inputs":7, "width":256, "daisy_width":128, "i_debug_check":1792, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_bus_stall_rsn_cnt0[0]",          "width_spec":"[255:0]",   "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD0"},
        {"name":"debug_bus_stall_rsn_cnt1[0]",          "width_spec":"[511:256]", "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD0"},
        {"name":"debug_bus_stall_rsn_cnt0[1]",          "width_spec":"[255:0]",   "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD1"},
        {"name":"debug_bus_stall_rsn_cnt1[1]",          "width_spec":"[511:256]", "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD1"},
        {"name":"debug_bus_stall_rsn_cnt0[2]",          "width_spec":"[255:0]",   "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD2"},
        {"name":"debug_bus_stall_rsn_cnt1[2]",          "width_spec":"[511:256]", "alias":"perf_cnt_instrn_thread_stall_rsn_cnts",  "note":"THREAD2"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[0]", "width_spec":"[63:32]",   "alias":"perf_cnt", "note":"THREAD0"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[1]", "width_spec":"[63:32]",   "alias":"perf_cnt", "note":"THREAD1"},
        {"name":"perf_cnt_instrn_thread_stall_cnts[2]", "width_spec":"[63:32]",   "alias":"perf_cnt", "note":"THREAD2"},
        {"name":"0",                                    "width_spec":"[159:0]"},
    ]},
    {"location":"tt_instruction_thread", "name":"debug_daisy_stop_gprs", "id":2, "num_inputs":9, "width":256, "daisy_width":128, "i_debug_check":2304, "i_debug_daisy_check":128, "inputs":[
        {"name":"thcon_gpr_debug_bus",     "width_spec":""},
        {"name":"gpr_data_debug_buses[0]", "width_spec":""},
        {"name":"gpr_data_debug_buses[1]", "width_spec":""},
        {"name":"gpr_data_debug_buses[2]", "width_spec":""},
        {"name":"gpr_data_debug_buses[3]", "width_spec":""},
        {"name":"gpr_data_debug_buses[4]", "width_spec":""},
        {"name":"gpr_data_debug_buses[5]", "width_spec":""},
        {"name":"gpr_data_debug_buses[6]", "width_spec":""},
        {"name":"gpr_data_debug_buses[7]", "width_spec":""},
    ]},
    {"location":"tt_tensix_with_l1", "name":"debug_daisy_stop_l1", "id":8, "num_inputs":7, "width":256, "daisy_width":128, "i_debug_check":1792, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_tensix_w_l1_in_6", "width_spec":""},
        {"name":"debug_tensix_w_l1_in_5", "width_spec":"[647:392]", "alias":"t_l1_addr"},
        {"name":"debug_tensix_w_l1_in_4", "width_spec":"[391:136]", "alias":"t_l1_addr"},
        {"name":"debug_tensix_w_l1_in_3", "width_spec":""},
        {"name":"debug_tensix_w_l1_in_2", "width_spec":""},
        {"name":"debug_tensix_w_l1_in_1", "width_spec":"[255:0]", "alias":"t_l1_at_instrn"},
        {"name":"debug_tensix_w_l1_in_0", "width_spec":"[255:0]", "alias":"t_l1_at_instrn"},
    ]},
    {"location":"tt_tensix", "name":"debug_daisy_stop_tensix", "id":7, "num_inputs":16, "width":256, "daisy_width":128, "i_debug_check":4096, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_tensix_in_15", "width_spec":"", "alias":"0"},
        {"name":"debug_tensix_in_14", "width_spec":"", "alias":"fpu_dbg_bus"},
        {"name":"debug_tensix_in_13", "width_spec":""},
        {"name":"debug_tensix_in_12", "width_spec":"", "alias":"debug_bus_trisc",         "note":"NCRISC"},
        {"name":"debug_tensix_in_11", "width_spec":"", "alias":"trisc_wrapper_debug_bus", "note":"TRISC2"},
        {"name":"debug_tensix_in_10", "width_spec":"", "alias":"trisc_wrapper_debug_bus", "note":"TRISC1"},
        {"name":"debug_tensix_in_9",  "width_spec":"", "alias":"trisc_wrapper_debug_bus", "note":"TRISC0"},
        {"name":"debug_tensix_in_8",  "width_spec":"", "alias":"debug_bus_trisc",         "note":"TRISC2"},
        {"name":"debug_tensix_in_7",  "width_spec":"", "alias":"debug_bus_trisc",         "note":"TRISC1"},
        {"name":"debug_tensix_in_6",  "width_spec":"", "alias":"debug_bus_trisc",         "note":"TRISC0"},
        {"name":"debug_tensix_in_5",  "width_spec":"", "alias":"debug_bus_trisc",         "note":"BRISC"},
        {"name":"debug_tensix_in_4",  "width_spec":"", "alias":"perf_cnt_l1_dbg_dual",    "note":"7 and 6"},
        {"name":"debug_tensix_in_3",  "width_spec":"", "alias":"perf_cnt_l1_dbg_dual",    "note":"5 and 4"},
        {"name":"debug_tensix_in_2",  "width_spec":"", "alias":"perf_cnt_l1_dbg_dual",    "note":"3 and 2"},
        {"name":"debug_tensix_in_1",  "width_spec":"", "alias":"perf_cnt_l1_dbg_dual",    "note":"1 and 0"},
        {"name":"debug_tensix_in_0",  "width_spec":""},
    ]},
    {"location":"tt_tensix", "name":"debug_daisy_stop_noc_overlay", "id":9, "num_inputs":2, "width":256, "daisy_width":128, "i_debug_check":512, "i_debug_daisy_check":128, "inputs":[
        {"name":"i_stream_debug_status", "width_spec":""},
    ]},
    {"location":"tt_mover", "name":"debug_daisy_stop", "id":0, "num_inputs":2, "width":256, "daisy_width":128, "i_debug_check":512, "i_debug_daisy_check":128, "inputs":[
        {"name":"0",               "width_spec":"[255:0]"},
        {"name":"debug_in_move_0", "width_spec":""},
    ]},
    {"location":"tt_pack_row", "name":"debug_daisy_stop_issue", "id":0, "num_inputs":4, "width":256, "daisy_width":128, "i_debug_check":1024, "i_debug_daisy_check":128, "inputs":[
        {"name":"0",                          "width_spec":"[215:0]"},
        {"name":"i_debug_tile_pos_generator", "width_spec":""},
        {"name":"debug_in_pack_2",            "width_spec":""},
        {"name":"debug_in_pack_1",            "width_spec":""},
        {"name":"debug_in_pack_0",            "width_spec":""},
    ]},
    {"location":"tt_search_startx", "name":"debug_daisy_stop", "id":11, "num_inputs":4, "width":256, "daisy_width":128, "i_debug_check":1024, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_in_xsearch_3", "width_spec":""},
        {"name":"debug_in_xsearch_2", "width_spec":""},
        {"name":"debug_in_xsearch_1", "width_spec":"", "alias":"debug_in_xsearch_output"},
        {"name":"debug_in_xsearch_0", "width_spec":""},
    ]},
    {"location":"tt_thread_controller", "name":"debug_daisy_stop", "id":10, "num_inputs":2, "width":256, "daisy_width":128, "i_debug_check":512, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_in_thcon_1", "width_spec":"", "alias":"debug_in_thcon_tdma_params_1"},
        {"name":"debug_in_thcon_0", "width_spec":""},
    ]},
    {"location":"tt_unpack_row", "name":"debug_daisy_stop", "id":0, "num_inputs":2, "width":256, "daisy_width":128, "i_debug_check":512, "i_debug_daisy_check":128, "inputs":[
        {"name":"debug_in_unpack_1", "width_spec":"", "alias":"uncompress_debug_status_0"},
        {"name":"debug_in_unpack_0", "width_spec":""},
    ]},
]

DBUS_SIGNALS = [
    # First order signals
    {"name":"0", "width":256, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"1", "width":256, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"debug_issue0_in[3]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                                      "width_spec":"[47:0]"},
        {"name":"0",                                      "width_spec":"[1:0]"},
        {"name":"math_instrn",                            "width_spec":""},
        {"name":"math_winner_thread",                     "width_spec":""},
        {"name":"math_winner",                            "width_spec":""},
        {"name":"s0_fidelity_phase_d",                    "width_spec":""},
        {"name":"s0_srca_reg_addr_d",                     "width_spec":""},
        {"name":"s0_srcb_reg_addr_d",                     "width_spec":""},
        {"name":"s0_dst_reg_addr_d",                      "width_spec":""},
        {"name":"s0_mov_dst_reg_addr_d",                  "width_spec":""},
        {"name":"s0_dec_instr_single_output_row_d",       "width_spec":""},
        {"name":"fpu_rd_data_required_d",                 "width_spec":""},
        {"name":"0",                                      "width_spec":"[26:0]"},
        {"name":"tdma_srca_regif_unpack_src_reg_set_upd", "width_spec":""},
        {"name":"dma_srca_wr_port_avail",                 "width_spec":""},
        {"name":"srca_write_ready",                       "width_spec":""},
        {"name":"tdma_srca_regif_unpack_if_sel",          "width_spec":""},
        {"name":"tdma_srca_regif_state_id",               "width_spec":""},
        {"name":"tdma_srca_regif_addr",                   "width_spec":"[13:0]"},
        {"name":"tdma_srca_regif_wren",                   "width_spec":"[3:0]"},
        {"name":"tdma_srca_regif_thread_id",              "width_spec":"[1:0]"},
        {"name":"tdma_srca_regif_out_data_format",        "width_spec":"[3:0]"},
        {"name":"tdma_srca_regif_data_format",            "width_spec":"[3:0]"},
        {"name":"tdma_srca_regif_shift_amount",           "width_spec":"[3:0]"},
        {"name":"tdma_srcb_regif_unpack_src_reg_set_upd", "width_spec":""},
        {"name":"dma_srcb_wr_port_avail",                 "width_spec":""},
        {"name":"srcb_write_ready",                       "width_spec":""},
        {"name":"tdma_srcb_regif_state_id",               "width_spec":""},
        {"name":"tdma_srcb_regif_addr",                   "width_spec":"[13:0]"},
        {"name":"tdma_srcb_regif_wren",                   "width_spec":"[3:0]"},
        {"name":"tdma_srcb_regif_thread_id",              "width_spec":"[1:0]"},
        {"name":"tdma_srcb_regif_out_data_format",        "width_spec":"[3:0]"},
        {"name":"tdma_srcb_regif_data_format",            "width_spec":"[3:0]"},
        {"name":"0",                                      "width_spec":"[23:0]"},
        {"name":"tdma_dstac_regif_rden_raw",              "width_spec":""},
        {"name":"tdma_dstac_regif_thread_id",             "width_spec":"[1:0]"},
        {"name":"tdma_dstac_regif_data_format",           "width_spec":"[3:0]"},
        {"name":"dstac_regif_tdma_reqif_ready",           "width_spec":""},
    ]},
    {"name":"debug_issue0_in[2]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                                          "width_spec":"[11:0]"},
        {"name":"tdma_pack_busy",                             "width_spec":"[0:0]"},
        {"name":"tdma_unpack_busy",                           "width_spec":"[5:0]"},
        {"name":"tdma_tc_busy",                               "width_spec":"[2:0]"},
        {"name":"tdma_move_busy",                             "width_spec":""},
        {"name":"tdma_xsearch_busy",                          "width_spec":"[5:0]"},
        {"name":"0",                                          "width_spec":"[1:0]"},
        {"name":"i_cg_regblocks_en",                          "width_spec":""},
        {"name":"cg_regblocks_busy_d",                        "width_spec":""},
        {"name":"srcb_reg_addr",                              "width_spec":"[4:0]"},
        {"name":"srcb_reg_addr_d",                            "width_spec":"[4:0]"},
        {"name":"fpu_output_mode_d",                          "width_spec":"[2:0]"},
        {"name":"fpu_output_mode",                            "width_spec":"[2:0]"},
        {"name":"srcb_single_row_rd_mode_d",                  "width_spec":""},
        {"name":"srcb_single_row_rd_mode",                    "width_spec":""},
        {"name":"0",                                          "width_spec":"[62:0]"},
        {"name":"dest_apply_relu",                            "width_spec":"[1:0]"},
        {"name":"tdma_dstac_regif_state_id",                  "width_spec":"[0:0]"},
        {"name":"relu_thresh",                                "width_spec":"[15:0]"},
        {"name":"dest_offset_state_id",                       "width_spec":"[0:0]"},
        {"name":"dma_dest_offset_apply_en",                   "width_spec":"[0:0]"},
        {"name":"srca_fpu_output_alu_format_s1",              "width_spec":"[3:0]"},
        {"name":"srcb_fpu_output_alu_format_s1",              "width_spec":"[3:0]"},
        {"name":"dest_fpu_output_alu_format_s1",              "width_spec":"[3:0]"},
        {"name":"dest_dma_output_alu_format",                 "width_spec":"[3:0]"},
        {"name":"0",                                          "width_spec":"[4:0]"},
        {"name":"srca_gate_src_pipeline",                     "width_spec":"[0:0]"},
        {"name":"srca_gate_src_pipeline",                     "width_spec":"[1:1]"},
        {"name":"srcb_gate_src_pipeline",                     "width_spec":"[0:0]"},
        {"name":"srcb_gate_src_pipeline",                     "width_spec":"[1:1]"},
        {"name":"squash_alu_instrn",                          "width_spec":""},
        {"name":"alu_inst_issue_ready",                       "width_spec":""},
        {"name":"alu_inst_issue_ready_src",                   "width_spec":""},
        {"name":"sfpu_inst_issue_ready_s1",                   "width_spec":""},
        {"name":"sfpu_inst_store_ready_s1",                   "width_spec":""},
        {"name":"lddest_instr_valid",                         "width_spec":""},
        {"name":"rddest_instr_valid",                         "width_spec":""},
        {"name":"dest_reg_deps_scoreboard_bank_pending",      "width_spec":"[1:0]"},
        {"name":"dest_reg_deps_scoreboard_something_pending", "width_spec":""},
        {"name":"dest_reg_deps_scoreboard_pending_thread",    "width_spec":"[2:0]"},
        {"name":"all_buffers_empty",                          "width_spec":"[2:0]"},
        {"name":"dest_reg_deps_scoreboard_stall",             "width_spec":""},
        {"name":"dest_wr_port_stall",                         "width_spec":""},
        {"name":"dest_fpu_rd_port_stall",                     "width_spec":""},
        {"name":"dest2src_post_stall",                        "width_spec":""},
        {"name":"post_shiftxb_stall",                         "width_spec":""},
        {"name":"dest2src_dest_stall",                        "width_spec":""},
        {"name":"post_alu_instr_stall",                       "width_spec":""},
        {"name":"fidelity_phase_cnt",                         "width_spec":"[5:0]"},
        {"name":"dbg_last_math_instrn",                       "width_spec":"[33:0]"},
        {"name":"0",                                          "width_spec":"[0:0]"},
        {"name":"s0_srca_reg_addr",                           "width_spec":""},
        {"name":"s0_srcb_reg_addr",                           "width_spec":""},
        {"name":"s0_dst_reg_addr",                            "width_spec":""},
        {"name":"s0_fidelity_phase",                          "width_spec":""},
        {"name":"s0_dec_instr_single_output_row",             "width_spec":""},
    ]},
    {"name":"debug_issue0_in[1]", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                "width_spec":"[15:0]"},
        {"name":"regw_status_dbus", "width_spec":"[239:0]"},
    ]},
    {"name":"debug_issue0_in[0]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"(|math_winner_combo&math_instrn_pipe_ack)", "width_spec":""},
        {"name":"math_instrn_pipe_ack",                      "width_spec":""},
        {"name":"o_math_instrnbuf_rden",                     "width_spec":""},
        {"name":"math_instrn_valid",                         "width_spec":""},
        {"name":"src_data_ready",                            "width_spec":""},
        {"name":"srcb_data_ready",                           "width_spec":""},
        {"name":"srca_data_ready",                           "width_spec":""},
        {"name":"srcb_write_ready",                          "width_spec":""},
        {"name":"srca_write_ready",                          "width_spec":""},
        {"name":"srca_update_inst",                          "width_spec":""},
        {"name":"srcb_update_inst",                          "width_spec":""},
        {"name":"allow_regfile_update",                      "width_spec":""},
        {"name":"math_srca_wr_port_avail",                   "width_spec":""},
        {"name":"dma_srca_wr_port_avail",                    "width_spec":""},
        {"name":"math_srcb_wr_port_avail",                   "width_spec":""},
        {"name":"dma_srcb_wr_port_avail",                    "width_spec":""},
        {"name":"s0_alu_inst_decoded",                       "width_spec":""},
        {"name":"s0_sfpu_inst_decoded",                      "width_spec":""},
        {"name":"regw_incr_inst_decoded",                    "width_spec":""},
        {"name":"regmov_inst_decoded",                       "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"math_instr_valid_th",                       "width_spec":""},
        {"name":"math_winner_thread_combo",                  "width_spec":""},
        {"name":"0",                                         "width_spec":"[2:0]"},
        {"name":"math_instrn_pipe_ack",                      "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"math_winner_wo_pipe_stall",                 "width_spec":"[2:0]"},
        {"name":"s0_srca_data_ready",                        "width_spec":""},
        {"name":"s0_srcb_data_ready",                        "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"math_thread_inst_data_valid",               "width_spec":"[2:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC0_Offset",    "width_spec":"[11:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC1_Offset",    "width_spec":"[11:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC2_Offset",    "width_spec":"[11:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC3_Offset",    "width_spec":"[11:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC0_ZOffset",   "width_spec":"[5:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC1_ZOffset",   "width_spec":"[5:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC2_ZOffset",   "width_spec":"[5:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC3_ZOffset",   "width_spec":"[5:0]"},
        {"name":"i_DEST_TARGET_REG_CFG_Math_offset",         "width_spec":"[35:24]"},
        {"name":"i_DEST_TARGET_REG_CFG_Math_offset",         "width_spec":"[23:12]"},
        {"name":"i_DEST_TARGET_REG_CFG_Math_offset",         "width_spec":"[11:0]"},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"i_thread_state_id",                         "width_spec":"[2:0]"},
        {"name":"i_opcode",                                  "width_spec":"[23:16]"},
        {"name":"i_instrn_payload",                          "width_spec":"[71:48]"},
        {"name":"i_opcode",                                  "width_spec":"[15:8]"},
        {"name":"i_instrn_payload",                          "width_spec":"[47:24]"},
        {"name":"i_opcode",                                  "width_spec":"[8:8]"},
        {"name":"i_instrn_payload",                          "width_spec":"[23:0]"},
    ]},
    {"name":"dbg_array_data_to_dbus", "width":256, "leaf_signal":0, "required":0, "inputs":[]},    
    {"name":"debug_issue2_in[3]", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                              "width_spec":"[9:0]"},
        {"name":"dec_instr_single_output_row",    "width_spec":""},
        {"name":"curr_issue_instr_dest_fpu_addr", "width_spec":"[9:0]"},
        {"name":"fpu_dest_row_tag",               "width_spec":"[9:0]"},
        {"name":"fpu_tag",                        "width_spec":"[60:0]"},
        {"name":"0",                              "width_spec":"[1:0]"},
        {"name":"dest_wrmask",                    "width_spec":"[3:0]"},
        {"name":"dest_fpu_wr_en",                 "width_spec":"[7:0]"},
        {"name":"dest_fpu_rd_en",                 "width_spec":"[1:0]"},
        {"name":"pack_req_fifo_wren",             "width_spec":""},
        {"name":"pack_req_fifo_rden",             "width_spec":""},
        {"name":"pack_req_fifo_empty",            "width_spec":""},
        {"name":"pack_req_fifo_full",             "width_spec":""},
        {"name":"pack_req_data_in",               "width_spec":""},
    ]},
    {"name":"regblocks_debug_bus_zflags", "width":4096, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"thcon_gpr_debug_bus", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                       "width_spec":"[141:0]"},
        {"name":"thcon_p0_tid",            "width_spec":""},
        {"name":"thcon_p0_wren",           "width_spec":""},
        {"name":"thcon_p0_rden",           "width_spec":""},
        {"name":"thcon_p0_gpr_addr",       "width_spec":""},
        {"name":"thcon_p0_gpr_byten",      "width_spec":""},
        {"name":"p0_gpr_accept",           "width_spec":""},
        {"name":"cfg_gpr_p0_req",          "width_spec":""},
        {"name":"cfg_gpr_p0_tid",          "width_spec":""},
        {"name":"cfg_gpr_p0_addr",         "width_spec":""},
        {"name":"gpr_cfg_p0_accept",       "width_spec":""},
        {"name":"l1_ret_vld",              "width_spec":""},
        {"name":"l1_ret_tid",              "width_spec":""},
        {"name":"l1_ret_gpr",              "width_spec":""},
        {"name":"l1_ret_byten",            "width_spec":""},
        {"name":"l1_return_accept",        "width_spec":""},
        {"name":"thcon_p1_req_vld",        "width_spec":""},
        {"name":"thcon_p1_tid",            "width_spec":""},
        {"name":"thcon_p1_gpr",            "width_spec":""},
        {"name":"thcon_p1_req_accept",     "width_spec":""},
        {"name":"cfg_gpr_p1_req",          "width_spec":""},
        {"name":"cfg_gpr_p1_tid",          "width_spec":""},
        {"name":"cfg_gpr_p1_addr",         "width_spec":""},
        {"name":"cfg_gpr_p1_byten",        "width_spec":""},
        {"name":"gpr_cfg_p1_accept",       "width_spec":""},
        {"name":"i_risc_out_reg_rden",     "width_spec":""},
        {"name":"i_risc_out_reg_wren",     "width_spec":""},
        {"name":"riscv_tid",               "width_spec":""},
        {"name":"i_risc_out_reg_index",    "width_spec":"[5:2]"},
        {"name":"i_risc_out_reg_byten",    "width_spec":""},
        {"name":"o_risc_in_reg_req_ready", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[0]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                   "width_spec":"[127:0]"},
        {"name":"thcon_p0_gpr_wrdata", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[1]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",          "width_spec":"[127:0]"},
        {"name":"p0_gpr_ret", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[2]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",               "width_spec":"[127:0]"},
        {"name":"gpr_cfg_p0_data", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[3]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",             "width_spec":"[127:0]"},
        {"name":"l1_ret_wrdata", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[4]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",            "width_spec":"[127:0]"},
        {"name":"thcon_p1_ret", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[5]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",               "width_spec":"[127:0]"},
        {"name":"cfg_gpr_p1_data", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[6]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                     "width_spec":"[127:0]"},
        {"name":"i_risc_out_reg_wrdata", "width_spec":""},
    ]},
    {"name":"gpr_data_debug_buses[7]", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                    "width_spec":"[127:0]"},
        {"name":"o_risc_in_reg_rddata", "width_spec":""},
    ]},
    {"name":"debug_tensix_w_l1_in_6", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",               "width_spec":"[61:0]"},
        {"name":"t_l1_addr",       "width_spec":"[713:648]"},
        {"name":"dbg_l1_rddata",   "width_spec":""},
    ]},
    {"name":"debug_tensix_w_l1_in_3", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"t_l1_addr",        "width_spec":"[129:0]"},
        {"name":"t_l1_reqif_ready",   "width_spec":"[41:0]"},
        {"name":"t_l1_rden",        "width_spec":"[41:0]"},
        {"name":"t_l1_wren",        "width_spec":"[41:0]"},
    ]},
    {"name":"debug_tensix_w_l1_in_2", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",              "width_spec":"[95:0]"},
        {"name":"t_l1_at_instrn", "width_spec":"[159:0]"},
    ]},
    {"name":"debug_tensix_in_13", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"risc_wrapper_noc_ctrl_debug_bus",  "width_spec":"[127:0]", "alias":"risc_wrapper_debug_bus", "note":"NCRISC"},
        {"name":"0",                                "width_spec":"[2:0]"},
        {"name":"icache_debug_bus_trisc[2]",        "width_spec":"",        "alias":"icache_debug_bus",       "note":"TRISC2"},
        {"name":"icache_debug_bus_trisc[1]",        "width_spec":"",        "alias":"icache_debug_bus",       "note":"TRISC1"},
        {"name":"icache_debug_bus_trisc[0]",        "width_spec":"",        "alias":"icache_debug_bus",       "note":"TRISC0"},
        {"name":"icache_debug_bus_briscv",          "width_spec":"",        "alias":"icache_debug_bus",       "note":"BRISC"},
        {"name":"icache_debug_bus_briscv_noc_ctrl", "width_spec":"",        "alias":"icache_debug_bus",       "note":"NCRISC"},
    ]},
    {"name":"debug_tensix_in_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"risc_wrapper_debug_bus", "width_spec":"[127:0]", "alias":"risc_wrapper_debug_bus", "note":"BRISC"},
        {"name":"perf_cnt_fpu_dbg_0",     "width_spec":"[127:0]", "alias":"perf_cnt"},
    ]},
    {"name":"i_stream_debug_status", "width":512, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_move_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                    "width_spec":"[31:0]"},
        {"name":"0",                    "width_spec":"[127:0]"},
        {"name":"debug_in_move_addr",   "width_spec":""},
        {"name":"debug_in_move_status", "width_spec":""},
    ]},
    {"name":"i_debug_tile_pos_generator", "width":40, "leaf_signal":0, "required":1, "inputs":[
        {"name":"o_tdma_packer_z_pos", "width_spec":"[23:0]"},
        {"name":"o_tdma_packer_y_pos", "width_spec":"[15:0]"},
    ]},
    {"name":"debug_in_pack_2", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                                         "width_spec":"[31:0]"},
        {"name":"packed_exps_p5",                            "width_spec":"[61:0]"},
        {"name":"packed_data_p5",                            "width_spec":"[61:0]"},
        {"name":"dram_data_fifo_rden",                       "width_spec":""},
        {"name":"dram_rden",                                 "width_spec":""},
        {"name":"dram_data_fifo_rden_p2",                    "width_spec":""},
        {"name":"dram_rddata_phase_adj_asmbld_any_valid_p2", "width_spec":""},
        {"name":"pipe_data_clken_p2",                        "width_spec":""},
        {"name":"pipe_clken_p2",                             "width_spec":""},
        {"name":"pipe_clken_p3",                             "width_spec":""},
        {"name":"pipe_busy_p3",                              "width_spec":""},
        {"name":"pipe_clken_p4",                             "width_spec":""},
        {"name":"pipe_busy_p4",                              "width_spec":""},
        {"name":"pipe_busy_p5",                              "width_spec":""},
        {"name":"pipe_busy_p6",                              "width_spec":""},
        {"name":"pipe_busy_p6p7",                            "width_spec":""},
        {"name":"pipe_busy_p8",                              "width_spec":""},
        {"name":"in_param_fifo_empty",                       "width_spec":""},
        {"name":"fmt_bw_expand_in_param_fifo_empty_p1",      "width_spec":""},
        {"name":"&l1_req_fifo_empty",                        "width_spec":""},
        {"name":"dram_req_fifo_empty",                       "width_spec":""},
        {"name":"&l1_to_l1_pack_resp_fifo_empty",            "width_spec":""},
        {"name":"&l1_to_l1_pack_resp_demux_fifo_empty",      "width_spec":""},
        {"name":"|requester_busy",                           "width_spec":""},
        {"name":"stall_on_tile_end_drain_q",                 "width_spec":""},
        {"name":"stall_on_tile_end_drain_nxt",               "width_spec":""},
        {"name":"last_row_end_valid",                        "width_spec":""},
        {"name":"set_last_row_end_valid",                    "width_spec":""},
        {"name":"data_conv_busy_c0",                         "width_spec":""},
        {"name":"data_conv_busy_c1",                         "width_spec":""},
        {"name":"in_param_fifo_full",                        "width_spec":""},
        {"name":"fmt_bw_expand_in_param_fifo_full_p1",       "width_spec":""},
        {"name":"|l1_req_fifo_full",                         "width_spec":""},
        {"name":"dram_req_fifo_full",                        "width_spec":""},
        {"name":"|l1_to_l1_pack_resp_fifo_full",             "width_spec":""},
        {"name":"|l1_to_l1_pack_resp_demux_fifo_full",       "width_spec":""},
        {"name":"reg_fifo_empty",                            "width_spec":""},
        {"name":"reg_fifo_full",                             "width_spec":""},
        {"name":"param_fifo_flush_wa_buffers_vld_p2",        "width_spec":""},
        {"name":"debug_in_pack_dc_wa_c0",                    "width_spec":"[127:64]"},
    ]},
    {"name":"debug_in_pack_1", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_pack_dc_wa_c0",        "width_spec":"[63:0]"},
        {"name":"debug_in_pack_row_start_wa_p6", "width_spec":""},
        {"name":"debug_in_pack_delta_wa_p6",     "width_spec":""},
        {"name":"debug_in_pack_data_wa_p6",      "width_spec":""},
    ]},
    {"name":"debug_in_pack_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_pack_requester_4",  "width_spec":""},
        {"name":"debug_in_pack_requester_3",  "width_spec":""},
        {"name":"debug_in_pack_requester_2",  "width_spec":""},
        {"name":"debug_in_pack_requester_1",  "width_spec":""},
        {"name":"debug_in_pack_requester_0",  "width_spec":""},
        {"name":"debug_in_pack_dc_status_c0", "width_spec":""},
        {"name":"debug_in_pack_nz_count",     "width_spec":""},
        {"name":"debug_in_pack_status",       "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_3", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_xsearch_x",         "width_spec":"[39:20]"},
        {"name":"debug_in_xsearch_last_addr", "width_spec":"[235:0]"},
    ]},
    {"name":"debug_in_xsearch_2", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_xsearch_x",          "width_spec":"[19:0]"},
        {"name":"debug_in_xsearch_first_addr", "width_spec":"[235:0]"},
    ]},
    {"name":"debug_in_xsearch_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_xsearch_x",               "width_spec":"[55:40]"},
        {"name":"debug_in_xsearch_dims",            "width_spec":"[107:0]"},
        {"name":"debug_in_xsearch_delta_read_addr", "width_spec":""},
        {"name":"debug_in_xsearch_row_offset",      "width_spec":""},
        {"name":"debug_in_xsearch_rows",            "width_spec":""},
        {"name":"debug_in_xsearch_fsm",             "width_spec":"[31:0]"},
    ]},
    {"name":"debug_in_thcon_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_thcon_tdma_params_0", "width_spec":""},
        {"name":"debug_in_thcon_l_if",          "width_spec":""},
        {"name":"debug_in_thcon_outstand_cnts", "width_spec":"[31:0]"},
        {"name":"debug_in_thcon_instrn",        "width_spec":""},
        {"name":"debug_in_thcon_fsm",           "width_spec":""},
    ]},
    {"name":"debug_in_unpack_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"uncompress_debug_status_1",       "width_spec":""},
        {"name":"demux_fifo_empty",                "width_spec":"[2:0]"},
        {"name":"demux_fifo_full",                 "width_spec":"[2:0]"},
        {"name":"&demux_fifo_empty",               "width_spec":""},
        {"name":"debug_in_unpack_data_requester",  "width_spec":"[91:64]"},
        {"name":"|demux_fifo_full",                "width_spec":""},
        {"name":"debug_in_unpack_data_requester",  "width_spec":"[59:32]"},
        {"name":"debug_in_unpack_exp_requester",   "width_spec":""},
        {"name":"debug_in_unpack_delta_requester", "width_spec":""},
        {"name":"req_param_fifo_empty",            "width_spec":""},
        {"name":"req_param_fifo_full",             "width_spec":""},
        {"name":"param_fifo_empty",                "width_spec":""},
        {"name":"param_fifo_full",                 "width_spec":""},
        {"name":"debug_in_unpack_data_requester",  "width_spec":"[27:0]"},
        {"name":"debug_in_unpack_front_end",       "width_spec":""},
    ]},

    # Other signals
    {"name":"regblocks_debug_bus_0_pre", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"srcb_dbus1",                        "width_spec":""},
        {"name":"srcb_dbus0",                        "width_spec":""},
        {"name":"srca_dbus",                         "width_spec":""},
        {"name":"i_dest_fp32_read_en",               "width_spec":""},
        {"name":"i_pack_unsigned",                   "width_spec":""},
        {"name":"i_dest_read_int8",                  "width_spec":""},
        {"name":"i_gasket_round_10b_mant",           "width_spec":""},
        {"name":"i_pack_req_dest_output_alu_format", "width_spec":""},
        {"name":"i_pack_req_dest_x_pos",             "width_spec":""},
        {"name":"i_pack_req_dest_ds_rate",           "width_spec":""},
        {"name":"i_pack_req_dest_ds_mask",           "width_spec":""},
        {"name":"i_packer_z_pos",                    "width_spec":""},
        {"name":"i_packer_edge_mask",                "width_spec":""},
        {"name":"i_packer_edge_mask_mode",           "width_spec":""},
    ]},
    {"name":"mop_decode_debug_bus", "width":74, "leaf_signal":0, "required":1, "inputs":[
        {"name":"debug_math_loop_state",   "width_spec":""},
        {"name":"debug_unpack_loop_state", "width_spec":""},
        {"name":"mop_stage_valid",         "width_spec":""},
        {"name":"mop_stage_opcode",        "width_spec":"[31:0]"},
        {"name":"math_loop_active",        "width_spec":""},
        {"name":"unpack_loop_active",      "width_spec":""},
        {"name":"o_instrn_valid",          "width_spec":""},
        {"name":"o_instrn_opcode",         "width_spec":"[31:0]"},
    ]},
    {"name":"pc_buffer_debug_bus", "width":60, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                          "width_spec":"[2:0]"},
        {"name":"sempost_pending",            "width_spec":""},
        {"name":"semget_pending",             "width_spec":""},
        {"name":"trisc_read_request_pending", "width_spec":""},
        {"name":"trisc_sync_activated",       "width_spec":""},
        {"name":"trisc_sync_type",            "width_spec":""},
        {"name":"riscv_sync_activated",       "width_spec":""},
        {"name":"pc_buffer_idle",             "width_spec":""},
        {"name":"i_busy",                     "width_spec":""},
        {"name":"i_mops_outstanding",         "width_spec":""},
        {"name":"cmd_fifo_full",              "width_spec":""},
        {"name":"cmd_fifo_empty",             "width_spec":""},
        {"name":"next_cmd_fifo_data",         "width_spec":"[31:0]"},
    ]},
    {"name":"i_ttsync_dbg_bits", "width":54, "leaf_signal":0, "required":1, "inputs":[
        {"name":"ibuffer_stall",   "width_spec":""},
        {"name":"risc_cfg_stall",  "width_spec":""},
        {"name":"risc_gpr_stall",  "width_spec":""},
        {"name":"risc_tdma_stall", "width_spec":""},
        {"name":"prev_gen_no",     "width_spec":"[7:0]"},
        {"name":"lsq_head_valid",  "width_spec":""},
        {"name":"lsq_head_rsrcs",  "width_spec":"", "alias":"ttsync_rsrc_t"},
        {"name":"lsq_head_gen_no", "width_spec":"[7:0]"},
        {"name":"lsq_full",        "width_spec":""},
        {"name":"rq_head_valid",   "width_spec":""},
        {"name":"rq_head_rsrcs",   "width_spec":"", "alias":"ttsync_rsrc_t"},
        {"name":"rq_head_gen_no",  "width_spec":"[7:0]"},
        {"name":"rq_full",         "width_spec":""},
    ]},
    {"name":"dbg_last_math_instrn", "width":34, "leaf_signal":0, "required":1, "inputs":[
        {"name":"math_instrn",        "width_spec":"[1:0]"},
        {"name":"math_winner_thread", "width_spec":"[31:0]"},
    ]},
    {"name":"dbg_last_sfpu_instrn_q", "width":34, "leaf_signal":0, "required":0, "inputs":[
        {"name":"sfpu_winner_thread_s1_q", "width_spec":"[1:0]"},
        {"name":"sfpu_instrn_s1_q",        "width_spec":"[31:0]"},
    ]},
    {"name":"regw_status_dbus", "width":240, "leaf_signal":0, "required":0, "inputs":[
        {"name":"regw_dest_sp_trimmed", "width_spec":""},
        {"name":"regw_dest_trimmed",    "width_spec":""},
        {"name":"regw_srcb_trimmed",    "width_spec":""},
        {"name":"regw_srca_trimmed",    "width_spec":""},
    ]},
    {"name":"sfpu_tag_s1", "width":37, "leaf_signal":0, "required":0, "inputs":[
        {"name":"fp32_en",      "width_spec":""},
        {"name":"instrn_hi",    "width_spec":"[21:0]"},
        {"name":"dst_fmt_spec", "width_spec":"[3:0]"},
        {"name":"dstacc_idx",   "width_spec":"[9:0]"},
    ]},
    {"name":"srcb_dbus1", "width":16, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"srcb_dbus0", "width":16, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"srca_dbus", "width":16, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                     "width_spec":"[0:0]"},
        {"name":"write_math_id_reg",     "width_spec":""},
        {"name":"read_math_id_reg_man",  "width_spec":""},
        {"name":"read_math_id_reg_exp",  "width_spec":""},
        {"name":"data_valid",            "width_spec":"[0:0]"},
        {"name":"data_valid",            "width_spec":"[1:1]"},
        {"name":"data_valid_exp",        "width_spec":"[0:0]"},
        {"name":"data_valid_exp",        "width_spec":"[1:1]"},
        {"name":"o_data_ready_curr_th",  "width_spec":"[1:1]"},
        {"name":"o_data_ready_other_th", "width_spec":"[1:1]"},
        {"name":"o_data_ready",          "width_spec":""},
        {"name":"o_write_ready",         "width_spec":""},
        {"name":"0",                     "width_spec":"[0:0]"},
        {"name":"0",                     "width_spec":"[0:0]"},
        {"name":"0",                     "width_spec":"[0:0]"},
        {"name":"0",                     "width_spec":"[0:0]"},
    ]},
    {"name":"fpu_dest_row_tag", "width":11, "leaf_signal":0, "required":0, "inputs":[
        {"name":"rd_mode",   "width_spec":"[1:0]"},
        {"name":"rd_en",     "width_spec":"[7:0]"},
        {"name":"rd_single", "width_spec":"[0:0]"},
    ]},
    {"name":"fpu_tag", "width":65, "leaf_signal":0, "required":0, "inputs":[
        {"name":"srcb_sel_ports47",   "width_spec":""},
        {"name":"sparse_mvmul",       "width_spec":""},
        {"name":"_2bank_mode",        "width_spec":""},
        {"name":"multi_filter_conv",  "width_spec":""},
        {"name":"zf_disable",         "width_spec":""},
        {"name":"dest_lo_en",         "width_spec":""},
        {"name":"rd_zero_val",        "width_spec":""},
        {"name":"rd_ret_zero",        "width_spec":"[7:0]"},
        {"name":"dest_wr_mode",       "width_spec":"[1:0]"},
        {"name":"dest_wr_type",       "width_spec":"[2:0]"},
        {"name":"instr_tag",          "width_spec":"", "alias":"alu_tag_t"},
        {"name":"fpu_single_row",     "width_spec":""},
        {"name":"output_mode",        "width_spec":"[2:0]"},
        {"name":"src_fmt_spec",       "width_spec":"[3:0]"},
        {"name":"srca_rd_addr",       "width_spec":"[5:0]"},
        {"name":"srca_rd_other_bank", "width_spec":""},
        {"name":"dst_single_row",     "width_spec":""},
        {"name":"dst_fmt_spec",       "width_spec":"[3:0]"},
        {"name":"dstacc_idx",         "width_spec":"[9:0]"},
    ]},
    {"name":"pack_req_data_in", "width":95, "leaf_signal":0, "required":0, "inputs":[
        {"name":"tdma_dstac_regif_dest_read_ctrl",  "width_spec":"[3:0]"},
        {"name":"tdma_dstac_regif_dst_intf_mask",   "width_spec":"[3:0]"},
        {"name":"tdma_dstac_regif_packer_context",  "width_spec":"[1:0]"},
        {"name":"tdma_dstac_regif_dst_access_mode", "width_spec":"[0:0]"},
        {"name":"tdma_dstac_regif_ds_mask",         "width_spec":"[15:0]"},
        {"name":"tdma_dstac_regif_x_pos",           "width_spec":"[7:0]"},
        {"name":"tdma_dstac_regif_ds_rate",         "width_spec":"[2:0]"},
        {"name":"tdma_dstac_regif_data_format",     "width_spec":"[3:0]"},
        {"name":"0",                                "width_spec":"[1:0]"},
        {"name":"tdma_dstac_regif_packer_y_pos",    "width_spec":"[15:0]"},
        {"name":"tdma_dstac_regif_packer_z_pos",    "width_spec":"[23:0]"},
        {"name":"tdma_dstac_regif_req_phase",       "width_spec":"[0:0]"},
        {"name":"tdma_dstac_regif_addr_stripped",   "width_spec":"[9:0]"},
    ]},
    {"name":"sticky_bits_out", "width":8, "leaf_signal":0, "required":0, "inputs":[
        {"name":"|risc_dest_req_row_int_datum_sat", "width_spec":""},
        {"name":"fpu_flags_ored",                   "width_spec":""},
        {"name":"any_sfpu_nan_detected",            "width_spec":""},
        {"name":"any_sfpu_inf_detected",            "width_spec":""},
        {"name":"any_sfpu_denorm_detected",         "width_spec":""},
        {"name":"any_sfpu_overflow_detected",       "width_spec":""},
    ]},
    {"name":"mtile_dbg_bus[7]", "width":8, "leaf_signal":0, "required":0, "inputs":[
        {"name":"tile_dbg_unpack_to_dest_valid", "width_spec":"[3:0]"},
        {"name":"srca_debug_bus",                "width_spec":"[3:0]"},
    ]},
    {"name":"srca_debug_bus", "width":4, "leaf_signal":0, "required":0, "inputs":[
        {"name":"write_math_id_reg",    "width_spec":""},
        {"name":"read_math_id_reg_exp", "width_spec":""},
        {"name":"read_math_id_reg_man", "width_spec":""},
        {"name":"read_math_id_reg_iwr", "width_spec":""},
    ]},
    {"name":"intf_rden_trisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_dest_rden",            "width_spec":""},
        {"name":"mop_cfg_rden",           "width_spec":""},
        {"name":"o_pc_buf_rden_trisc",    "width_spec":""},
        {"name":"instrn_buf_rd_en_trisc", "width_spec":""},
        {"name":"o_tdma_reg_rden",        "width_spec":""},
        {"name":"o_reg_rden",             "width_spec":""},
        {"name":"o_cfg_reg_rden",         "width_spec":""},
        {"name":"risc_data_l1_rden",      "width_spec":""},
        {"name":"o_mailbox_rden",         "width_spec":""},
        {"name":"o_local_reg_rd_en",      "width_spec":""},
    ]},
    {"name":"intf_rden_brisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_dest_rden",            "width_spec":""},
        {"name":"mop_cfg_rden",           "width_spec":""},
        {"name":"o_pc_buf_rden_brisc",    "width_spec":""},
        {"name":"instrn_buf_rd_en_brisc", "width_spec":""},
        {"name":"o_tdma_reg_rden",        "width_spec":""},
        {"name":"o_reg_rden",             "width_spec":""},
        {"name":"o_cfg_reg_rden",         "width_spec":""},
        {"name":"risc_data_l1_rden",      "width_spec":""},
        {"name":"o_mailbox_rden",         "width_spec":""},
        {"name":"o_local_reg_rd_en",      "width_spec":""},
    ]},
    {"name":"intf_wren_trisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_dest_wren",             "width_spec":""},
        {"name":"o_mop_cfg_wren",          "width_spec":""},
        {"name":"pc_buf_wren_trisc",       "width_spec":""},
        {"name":"o_instrn_buf_wren_trisc", "width_spec":""},
        {"name":"o_tdma_reg_wren",         "width_spec":""},
        {"name":"o_reg_wren",              "width_spec":""},
        {"name":"o_cfg_reg_wren",          "width_spec":""},
        {"name":"risc_data_l1_wren",       "width_spec":""},
        {"name":"mailbox_wren",            "width_spec":""},
        {"name":"o_local_reg_wr_en",       "width_spec":""},
    ]},
    {"name":"intf_wren_brisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_dest_wren",             "width_spec":""},
        {"name":"o_mop_cfg_wren",          "width_spec":""},
        {"name":"pc_buf_wren_brisc",       "width_spec":""},
        {"name":"o_instrn_buf_wren_brisc", "width_spec":""},
        {"name":"o_tdma_reg_wren",         "width_spec":""},
        {"name":"o_reg_wren",              "width_spec":""},
        {"name":"o_cfg_reg_wren",          "width_spec":""},
        {"name":"risc_data_l1_wren",       "width_spec":""},
        {"name":"mailbox_wren",            "width_spec":""},
        {"name":"o_local_reg_wr_en",       "width_spec":""},
    ]},
    {"name":"intf_ready_trisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"i_dest_req_ready",             "width_spec":""},
        {"name":"1",                            "width_spec":"[0:0]"},
        {"name":"i_pc_buf_req_ready_trisc",     "width_spec":""},
        {"name":"i_instrn_buf_req_ready_trisc", "width_spec":""},
        {"name":"i_tdma_reg_req_ready",         "width_spec":""},
        {"name":"i_reg_req_ready",              "width_spec":""},
        {"name":"i_cfg_reg_req_ready",          "width_spec":""},
        {"name":"l1_arb_req_ready",             "width_spec":""},
        {"name":"mailbox_req_ready",            "width_spec":""},
        {"name":"i_local_reg_req_ready",        "width_spec":""},
    ]},
    {"name":"intf_ready_brisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"i_dest_req_ready",             "width_spec":""},
        {"name":"1",                            "width_spec":"[0:0]"},
        {"name":"i_pc_buf_req_ready_brisc",     "width_spec":""},
        {"name":"i_instrn_buf_req_ready_brisc", "width_spec":""},
        {"name":"i_tdma_reg_req_ready",         "width_spec":""},
        {"name":"i_reg_req_ready",              "width_spec":""},
        {"name":"i_cfg_reg_req_ready",          "width_spec":""},
        {"name":"l1_arb_req_ready",             "width_spec":""},
        {"name":"mailbox_req_ready",            "width_spec":""},
        {"name":"i_local_reg_req_ready",        "width_spec":""},
    ]},
    {"name":"intf_rd_data_vld_trisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"i_dest_data_vld",        "width_spec":""},
        {"name":"0",                      "width_spec":"[0:0]"},
        {"name":"i_pc_buf_rdvalid_trisc", "width_spec":""},
        {"name":"0",                      "width_spec":"[0:0]"},
        {"name":"i_tdma_reg_data_vld",    "width_spec":""},
        {"name":"i_reg_data_vld",         "width_spec":""},
        {"name":"i_cfg_reg_data_vld",     "width_spec":""},
        {"name":"l1_arb_data_rdvalid",    "width_spec":""},
        {"name":"i_mailbox_rdvalid",      "width_spec":""},
        {"name":"i_local_reg_rdvalid",    "width_spec":""},
    ]},
    {"name":"intf_rd_data_vld_brisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"i_dest_data_vld",        "width_spec":""},
        {"name":"0",                      "width_spec":"[0:0]"},
        {"name":"i_pc_buf_rdvalid_brisc", "width_spec":""},
        {"name":"0",                      "width_spec":"[2:0]"},
        {"name":"i_tdma_reg_data_vld",    "width_spec":""},
        {"name":"i_reg_data_vld",         "width_spec":""},
        {"name":"i_cfg_reg_data_vld",     "width_spec":""},
        {"name":"l1_arb_data_rdvalid",    "width_spec":""},
        {"name":"i_mailbox_rdvalid",      "width_spec":""},
        {"name":"i_local_reg_rdvalid",    "width_spec":""},
    ]},
    {"name":"target_intf_trisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"target_dest_regs",        "width_spec":""},
        {"name":"target_mop_cfg",          "width_spec":""},
        {"name":"target_pc_buffer_trisc",  "width_spec":""},
        {"name":"target_instrn_buf_trisc", "width_spec":""},
        {"name":"target_tdma_regs",        "width_spec":""},
        {"name":"target_regfile",          "width_spec":""},
        {"name":"target_cfg_regs",         "width_spec":""},
        {"name":"target_l1",               "width_spec":""},
        {"name":"target_mailbox",          "width_spec":""},
        {"name":"target_local_reg",        "width_spec":""},
    ]},
    {"name":"target_intf_brisc", "width":17, "leaf_signal":0, "required":0, "inputs":[
        {"name":"target_dest_regs",        "width_spec":""},
        {"name":"target_mop_cfg",          "width_spec":""},
        {"name":"target_pc_buffer_brisc",  "width_spec":""},
        {"name":"target_instrn_buf_brisc", "width_spec":""},
        {"name":"target_tdma_regs",        "width_spec":""},
        {"name":"target_regfile",          "width_spec":""},
        {"name":"target_cfg_regs",         "width_spec":""},
        {"name":"target_l1",               "width_spec":""},
        {"name":"target_mailbox",          "width_spec":""},
        {"name":"target_local_reg",        "width_spec":""},
    ]},
    {"name":"dbg_l1_rddata", "width":128, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_thcon_regfile_if", "width":32, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                            "width_spec":"[1:0]"},
        {"name":"debug_in_thcon_outstand_cnts", "width_spec":"[45:32]"},
        {"name":"0",                            "width_spec":"[15:0]"},
    ]},
    {"name":"debug_in_thcon_1_d", "width":176, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_tile_addr",                "width_spec":"[87:0]"},
        {"name":"debug_tile_l1_destination_addr", "width_spec":"[87:0]"},
    ]},
    {"name":"debug_in_thcon_tdma_params_0", "width":128, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                                 "width_spec":"[3:0]"},
        {"name":"debug_in_thcon_regfile_if",         "width_spec":"[7:0]"},
        {"name":"o_data_format",                     "width_spec":"[15:0]"},
        {"name":"o_out_data_format",                 "width_spec":"[15:0]"},
        {"name":"o_unpack_out_data_format",          "width_spec":""},
        {"name":"o_src_if_sel",                      "width_spec":"[3:0]"},
        {"name":"0",                                 "width_spec":"[3:0]"},
        {"name":"o_unpack_up_sample_and_interleave", "width_spec":""},
        {"name":"o_unpack_haloize_mode",             "width_spec":""},
        {"name":"o_unpack_up_sample_rate",           "width_spec":""},
        {"name":"o_disable_zero_comp",               "width_spec":"[3:0]"},
        {"name":"o_exp_threshold_en",                "width_spec":"[3:0]"},
        {"name":"0",                                 "width_spec":"[31:0]"},
    ]},
    {"name":"debug_in_thcon_l_if", "width":32, "leaf_signal":0, "required":0, "inputs":[
        {"name":"l0_arb_in_vld",           "width_spec":""},
        {"name":"l0_arb_packet_accept",    "width_spec":""},
        {"name":"l0_arb_packet_vld",       "width_spec":""},
        {"name":"l0_arb_out_winner",       "width_spec":""},
        {"name":"l0_dmx_fifo_rden",        "width_spec":""},
        {"name":"l0_dmx_fifo_wren",        "width_spec":""},
        {"name":"l0_dmx_fifo_empty",       "width_spec":""},
        {"name":"l0_dmx_fifo_full",        "width_spec":""},
        {"name":"l1_arb_in_vld",           "width_spec":""},
        {"name":"l1_arb_packet_accept",    "width_spec":""},
        {"name":"l1_arb_packet_vld",       "width_spec":""},
        {"name":"l1_arb_out_winner",       "width_spec":""},
        {"name":"l1_dmx_fifo_rden",        "width_spec":""},
        {"name":"l1_dmx_fifo_wren",        "width_spec":""},
        {"name":"l1_dmx_fifo_empty",       "width_spec":""},
        {"name":"l1_dmx_fifo_full",        "width_spec":""},
        {"name":"l0_match_req_fifo_rden",  "width_spec":""},
        {"name":"l0_match_req_fifo_wren",  "width_spec":""},
        {"name":"l0_match_req_fifo_empty", "width_spec":""},
        {"name":"l0_match_req_fifo_full",  "width_spec":""},
        {"name":"l1_match_req_fifo_rden",  "width_spec":""},
        {"name":"l1_match_req_fifo_wren",  "width_spec":""},
        {"name":"l1_match_req_fifo_empty", "width_spec":""},
        {"name":"l1_match_req_fifo_full",  "width_spec":""},
        {"name":"0",                       "width_spec":"[3:0]"},
    ]},
    {"name":"debug_in_thcon_outstand_cnts", "width":46, "leaf_signal":0, "required":0, "inputs":[
        {"name":"l0_outstanding_rdreq",    "width_spec":""},
        {"name":"l1_outstanding_rdreq",    "width_spec":""},
        {"name":"l0_outstanding_matchreq", "width_spec":""},
        {"name":"l1_outstanding_matchreq", "width_spec":""},
        {"name":"l0_dmx_fifo_empty",       "width_spec":""},
        {"name":"l1_dmx_fifo_empty",       "width_spec":""},
        {"name":"l0_match_req_fifo_empty", "width_spec":""},
        {"name":"l1_match_req_fifo_empty", "width_spec":""},
    ]},
    {"name":"debug_in_thcon_fsm", "width":32, "leaf_signal":0, "required":0, "inputs":[
        {"name":"state",                           "width_spec":""},
        {"name":"busy",                            "width_spec":""},
        {"name":"pipe1_instrn_thread_id",          "width_spec":"[1:0]"},
        {"name":"pipe1_mem_instrn_no_reg_data_rd", "width_spec":""},
        {"name":"pipe1_mem_instrn_w_reg_data_rd",  "width_spec":""},
        {"name":"c0_offset",                       "width_spec":"[13:0]"},
        {"name":"pipe1_mem_cndtnl_instrn",         "width_spec":""},
        {"name":"pipe1_FLUSH_DMA_vld",             "width_spec":""},
        {"name":"pipe1_AT_INCR_GET_vld",           "width_spec":""},
        {"name":"pipe1_AT_INCR_GET_PTR_vld",       "width_spec":""},
        {"name":"pipe1_AT_SWAP_vld",               "width_spec":""},
        {"name":"pipe1_AT_CAS_vld",                "width_spec":""},
        {"name":"pipe1_LOAD_IND_vld",              "width_spec":""},
        {"name":"pipe1_STORE_IND_vld",             "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_x", "width":64, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                         "width_spec":"[6:0]"},
        {"name":"nibble_sel",                "width_spec":""},
        {"name":"running_delta_count_end",   "width_spec":""},
        {"name":"running_delta_count_start", "width_spec":""},
        {"name":"searched_word_cnt",         "width_spec":""},
        {"name":"found_start_d",             "width_spec":""},
        {"name":"found_end_d",               "width_spec":""},
        {"name":"zero_phase_cntr",           "width_spec":""},
        {"name":"search_phase_cntr",         "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_last_addr", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                        "width_spec":"[191:0]"},
        {"name":"delta_start_addr",         "width_spec":""},
        {"name":"o_last_delta_nibble_addr", "width_spec":""},
        {"name":"o_last_data_nibble_addr",  "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_first_addr", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                         "width_spec":"[191:0]"},
        {"name":"row_start_addr",            "width_spec":""},
        {"name":"o_first_delta_nibble_addr", "width_spec":""},
        {"name":"o_first_data_nibble_addr",  "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_dims", "width":128, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                     "width_spec":"[49:0]"},
        {"name":"0",                     "width_spec":"[2:0]"},
        {"name":"data_format_d",         "width_spec":""},
        {"name":"disable_zero_comp_d",   "width_spec":""},
        {"name":"tile_w_dim",            "width_spec":""},
        {"name":"tile_z_dim",            "width_spec":""},
        {"name":"tile_y_dim",            "width_spec":""},
        {"name":"tile_x_dim",            "width_spec":""},
        {"name":"data_start_addr",       "width_spec":""},
        {"name":"debug_in_xsearch_fsm",  "width_spec":"[39:32]"},
        {"name":"debug_in_xsearch_rows", "width_spec":"[35:32]"},
    ]},
    {"name":"debug_in_xsearch_delta_read_addr", "width":32, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                          "width_spec":"[13:0]"},
        {"name":"current_delta_read_address", "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_row_offset", "width":32, "leaf_signal":0, "required":0, "inputs":[
        {"name":"row_end_offset_reg",   "width_spec":""},
        {"name":"row_start_offset_reg", "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_rows", "width":36, "leaf_signal":0, "required":0, "inputs":[
        {"name":"row_number_reg",            "width_spec":""},
        {"name":"l1_req_fifo_empty",         "width_spec":""},
        {"name":"l1_req_fifo_full",          "width_spec":""},
        {"name":"l1_resp_fifo_empty",        "width_spec":""},
        {"name":"l1_resp_fifo_full",         "width_spec":""},
        {"name":"row_ptr_cache_entry_valid", "width_spec":""},
    ]},
    {"name":"debug_in_xsearch_fsm", "width":40, "leaf_signal":0, "required":0, "inputs":[
        {"name":"search_phase_cntr",      "width_spec":""},
        {"name":"start_at_start",         "width_spec":""},
        {"name":"end_at_end",             "width_spec":""},
        {"name":"l1_req_credit_cnt",      "width_spec":""},
        {"name":"l1_req_fifo_full",       "width_spec":""},
        {"name":"l1_req_fifo_empty",      "width_spec":""},
        {"name":"l1_req_fifo_no_credits", "width_spec":""},
        {"name":"w_start_overflow",       "width_spec":""},
        {"name":"z_start_overflow",       "width_spec":""},
        {"name":"y_end_overflow",         "width_spec":""},
        {"name":"y_start_overflow",       "width_spec":""},
        {"name":"state",                  "width_spec":""},
    ]},

    # Leaf signals
    {"name":"i_cg_trisc_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"machine_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_iramd_buffer_not_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"gpr_file_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_exu_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_iramd_buffer_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_iramd_buffer_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"~ibuffer_rtr", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"ibuffer_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"ibuffer_empty_raw", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thread_inst", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pack_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"move_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"unpack_inst", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"xsearch_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sync_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_pack_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_unpack_inst", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_math_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_tdma_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_move_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_xsearch_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_thcon_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_sync_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_cfg_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stalled_sfpu_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_kick_move", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_kick_pack", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_kick_unpack", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_kick_xsearch", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_kick_thcon", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_status_busy", "width":5, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"packer_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"unpacker_busy", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"move_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"xsearch_busy", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stall_cnt", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"grant_cnt", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_cnt", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"ref_cnt", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_wren", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_gpr_addr", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_gpr_byten", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"p0_gpr_accept", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p0_req", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p0_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p0_addr", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"gpr_cfg_p0_accept", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_ret_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_ret_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_ret_gpr", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_ret_byten", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_return_accept", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p1_req_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p1_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p1_gpr", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p1_req_accept", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p1_req", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p1_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p1_addr", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p1_byten", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"gpr_cfg_p1_accept", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_risc_out_reg_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_risc_out_reg_wren", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"riscv_tid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_risc_out_reg_index", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_risc_out_reg_byten", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_risc_in_reg_req_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p0_gpr_wrdata", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"p0_gpr_ret", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"gpr_cfg_p0_data", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_ret_wrdata", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thcon_p1_ret", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_gpr_p1_data", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_risc_out_reg_wrdata", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_risc_in_reg_rddata", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_instrn", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_winner_thread", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_winner", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_fidelity_phase_d", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srca_reg_addr_d", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srcb_reg_addr_d", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_dst_reg_addr_d", "width":10, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_mov_dst_reg_addr_d", "width":10, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_dec_instr_single_output_row_d", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fpu_rd_data_required_d", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dma_srca_wr_port_avail", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dma_srcb_wr_port_avail", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_srca_wr_port_avail", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_srcb_wr_port_avail", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_write_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_write_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_data_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_data_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_unpack_if_sel", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_unpack_src_reg_set_upd", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_state_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_addr", "width":14, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_wren", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_thread_id", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_out_data_format", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_data_format", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srca_regif_shift_amount", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_unpack_src_reg_set_upd", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_state_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_addr", "width":14, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_wren", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_thread_id", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_out_data_format", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_srcb_regif_data_format", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_dstac_regif_rden_raw", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_dstac_regif_thread_id", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_dstac_regif_state_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_dstac_regif_data_format", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dstac_regif_tdma_reqif_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_pack_busy", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_unpack_busy", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_tc_busy", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_move_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_xsearch_busy", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_cg_regblocks_en", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cg_regblocks_busy_d", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_reg_addr", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_reg_addr_d", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fpu_output_mode_d", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fpu_output_mode", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_single_row_rd_mode_d", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_single_row_rd_mode", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_apply_relu", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"relu_thresh", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_offset_state_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dma_dest_offset_apply_en", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_fpu_output_alu_format_s1", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_fpu_output_alu_format_s1", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_fpu_output_alu_format_s1", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_dma_output_alu_format", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_gate_src_pipeline", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_gate_src_pipeline", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"squash_alu_instrn", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"alu_inst_issue_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"alu_inst_issue_ready_src", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_inst_issue_ready_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_inst_store_ready_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"lddest_instr_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rddest_instr_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_reg_deps_scoreboard_bank_pending", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_reg_deps_scoreboard_something_pending", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_reg_deps_scoreboard_pending_thread", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"all_buffers_empty", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_reg_deps_scoreboard_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_wr_port_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_fpu_rd_port_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest2src_post_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"post_shiftxb_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest2src_dest_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"post_alu_instr_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fidelity_phase_cnt", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srca_reg_addr", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srcb_reg_addr", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_dst_reg_addr", "width":10, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_fidelity_phase", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_dec_instr_single_output_row", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"(|math_winner_combo&math_instrn_pipe_ack)", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_instrn_pipe_ack", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_math_instrnbuf_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_instrn_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"src_data_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_update_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_update_inst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"allow_regfile_update", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_alu_inst_decoded", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_sfpu_inst_decoded", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"regw_incr_inst_decoded", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"regmov_inst_decoded", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_instr_valid_th", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_winner_thread_combo", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_winner_wo_pipe_stall", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srca_data_ready", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"s0_srcb_data_ready", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_thread_inst_data_valid", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC0_Offset", "width":12, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC1_Offset", "width":12, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC2_Offset", "width":12, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC3_Offset", "width":12, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC0_ZOffset", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC1_ZOffset", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC2_ZOffset", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_PACK_SEC3_ZOffset", "width":6, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_DEST_TARGET_REG_CFG_Math_offset", "width":36, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_thread_state_id", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_opcode", "width":24, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_instrn_payload", "width":72, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_dest_sfpu_zero_return", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_sfpu_wr_en", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_sfpu_rd_en", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_store_32bits_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_load_32bits_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_dst_reg_addr_s1_q", "width":10, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_update_zero_flags_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_instr_valid_th_s1s4", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_empty", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_active_q", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_winner_combo_s0", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_sfpu_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_instrn_pipe_ack_s0", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_instrnbuf_rden_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_instruction_issue_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sfpu_instrn_valid_s1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_srcb_done", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_write_done", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"clr_src_b", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"tdma_unpack_clr_src_b_ctrl", "width":5, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"clr_all_banks", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"reset_datavalid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"disable_srcb_dvalid_clear", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"disable_srcb_bank_switch", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fpu_op_valid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_CG_SRC_PIPELINE_GateSrcBPipeEn", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"gate_srcb_src_pipeline_rst", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_data_valid", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_data_valid_exp", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_write_math_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_read_math_id", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_read_math_id_exp", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_addr_chg_track_state_exp", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srcb_addr_chg_track_state_man", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_dest_fp32_read_en", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_pack_unsigned", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_dest_read_int8", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_gasket_round_10b_mant", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_pack_req_dest_output_alu_format", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_pack_req_dest_x_pos", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_pack_req_dest_ds_rate", "width":12, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_pack_req_dest_ds_mask", "width":64, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_packer_z_pos", "width":24, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_packer_edge_mask", "width":64, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_packer_edge_mask_mode", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dec_instr_single_output_row", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"curr_issue_instr_dest_fpu_addr", "width":10, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_wrmask", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_fpu_wr_en", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dest_fpu_rd_en", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pack_req_fifo_wren", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pack_req_fifo_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pack_req_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pack_req_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"w_cr", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"w_counter", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"z_cr", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"z_counter", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"y_cr", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"y_counter", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"x_cr", "width":18, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"x_counter", "width":18, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_wren_resh_d[7]", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_wr_datum_en_resh_d[7]", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_wraddr_resh_d[7]", "width":14, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"srca_wr_format_resh_d[7]", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_par_err_risc_localmem", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_mailbox_rden", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_mailbox_rd_type", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_mailbox_rd_req_ready", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_mailbox_rdvalid", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_mailbox_rddata", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"intf_wrack_trisc", "width":17, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"intf_wrack_brisc", "width":17, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dmem_tensix_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dmem_tensix_wren", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"icache_req_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"icache_req_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mshr_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mshr_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"way_hit", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mshr_pf_hit", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mshr_cpu_hit", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"some_mshr_allocated", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"latched_req_cpu_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cpu_req_dispatched", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"latched_req_pf_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pf_req_dispatched", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"qual_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_mispredict", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_req_ready", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_instrn_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"ex_id_rtr", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_ex_rts", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"if_rts", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"if_ex_predicted", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"if_ex_deco", "width":37, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_ex_pc", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_wr_flag", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_wraddr", "width":5, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_p1_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_p1_rdaddr", "width":5, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_p0_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"id_rf_p0_rdaddr", "width":5, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_instrn_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_instrn", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_instrn_req_rtr", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"(o_instrn_req_early&~o_instrn_req_cancel)", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_instrn_addr", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_obs_mem_wren", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_obs_mem_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_obs_mem_addr", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_obs_cmt_vld", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dbg_obs_cmt_pc", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"trisc_mop_buf_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"trisc_mop_buf_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"debug_math_loop_state", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"debug_unpack_loop_state", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mop_stage_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"mop_stage_opcode", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"math_loop_active", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"unpack_loop_active", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_instrn_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_instrn_opcode", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"sempost_pending", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"semget_pending", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"trisc_read_request_pending", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"trisc_sync_activated", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"trisc_sync_type", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"riscv_sync_activated", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pc_buffer_idle", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"i_mops_outstanding", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cmd_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cmd_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"next_cmd_fifo_data", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"t_l1_reqif_ready", "width":42, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"t_l1_rden", "width":42, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"t_l1_wren", "width":42, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_exp_section_size", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_rowstart_section_size", "width":128, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_add_l1_destination_addr_offset", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"debug_in_thcon_instrn", "width":32, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_first_datum_prefix_zeros", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_start_datum_index", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_end_datum_index", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_first_data_skip_one_phase", "width":4, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"x_start_d", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"x_end_d", "width":13, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"unpack_sel_d", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"thread_id_d", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"demux_fifo_empty", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"demux_fifo_full", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"&demux_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"|demux_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_param_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"req_param_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"param_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"param_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_tdma_packer_z_pos", "width":24, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"o_tdma_packer_y_pos", "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"packed_exps_p5", "width":512, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"packed_data_p5", "width":512, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_data_fifo_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_rden", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_data_fifo_rden_p2", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_rddata_phase_adj_asmbld_any_valid_p2", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_data_clken_p2", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_clken_p2", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_clken_p3", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p3", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_clken_p4", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p4", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p5", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p6", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p6p7", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"pipe_busy_p8", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"in_param_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fmt_bw_expand_in_param_fifo_empty_p1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"&l1_req_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_req_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"&l1_to_l1_pack_resp_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"&l1_to_l1_pack_resp_demux_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"|requester_busy", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stall_on_tile_end_drain_q", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"stall_on_tile_end_drain_nxt", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"last_row_end_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"set_last_row_end_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"data_conv_busy_c0", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"data_conv_busy_c1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"in_param_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"fmt_bw_expand_in_param_fifo_full_p1", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"|l1_req_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"dram_req_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"|l1_to_l1_pack_resp_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"|l1_to_l1_pack_resp_demux_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"reg_fifo_empty", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"reg_fifo_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"param_fifo_flush_wa_buffers_vld_p2", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"ibuffer_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"risc_cfg_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"risc_gpr_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"risc_tdma_stall", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"prev_gen_no", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"lsq_head_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"wr_tdma", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rd_tdma", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"wr_gpr", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rd_gpr", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"target_cfg_space", "width":3, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cfg_state", "width":2, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"wr_cfg", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rd_cfg", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"lsq_head_gen_no", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"lsq_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rq_head_valid", "width":1, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rq_head_gen_no", "width":8, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"rq_full", "width":1, "leaf_signal":1, "required":1, "inputs":[]},

    # Aliases
    {"name":"perf_cnt", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",         "width_spec":"[127:0]"},
        {"name":"stall_cnt", "width_spec":""},
        {"name":"grant_cnt", "width_spec":""},
        {"name":"req_cnt",   "width_spec":""},
        {"name":"ref_cnt",   "width_spec":""},
    ]},
    {"name":"sfpu_debug_issue", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                            "width_spec":"[118:0]"},
        {"name":"dbg_dest_sfpu_zero_return",    "width_spec":"[7:0]"},
        {"name":"dest_sfpu_wr_en",              "width_spec":"[7:0]"},
        {"name":"dest_sfpu_rd_en",              "width_spec":"[7:0]"},
        {"name":"sfpu_store_32bits_s1",         "width_spec":""},
        {"name":"sfpu_load_32bits_s1",          "width_spec":""},
        {"name":"0",                            "width_spec":"[1:0]"},
        {"name":"sfpu_dst_reg_addr_s1_q",       "width_spec":"[9:0]"},
        {"name":"sfpu_update_zero_flags_s1",    "width_spec":""},
        {"name":"sfpu_instr_valid_th_s1s4",     "width_spec":"[2:0]"},
        {"name":"sfpu_empty",                   "width_spec":"[2:0]"},
        {"name":"sfpu_active_q",                "width_spec":"[2:0]"},
        {"name":"sfpu_winner_combo_s0",         "width_spec":"[2:0]"},
        {"name":"i_sfpu_busy",                  "width_spec":""},
        {"name":"sfpu_instrn_pipe_ack_s0",      "width_spec":""},
        {"name":"sfpu_instrnbuf_rden_s1",       "width_spec":""},
        {"name":"sfpu_instruction_issue_stall", "width_spec":""},
        {"name":"sfpu_instrn_valid_s1",         "width_spec":""},
        {"name":"0",                            "width_spec":"[9:0]"},
        {"name":"sfpu_tag_s1",                  "width_spec":""},
        {"name":"dbg_last_sfpu_instrn_q",       "width_spec":"[33:0]"},
    ]},
    {"name":"regblocks_debug_bus_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                                "width_spec":"[1:0]"},
        {"name":"math_srcb_done",                   "width_spec":""},
        {"name":"srcb_write_done",                  "width_spec":""},
        {"name":"clr_src_b",                        "width_spec":""},
        {"name":"tdma_unpack_clr_src_b_ctrl",       "width_spec":"[4:0]"},
        {"name":"clr_all_banks",                    "width_spec":""},
        {"name":"reset_datavalid",                  "width_spec":""},
        {"name":"disable_srcb_dvalid_clear",        "width_spec":""},
        {"name":"disable_srcb_bank_switch",         "width_spec":""},
        {"name":"fpu_op_valid",                     "width_spec":""},
        {"name":"i_CG_SRC_PIPELINE_GateSrcBPipeEn", "width_spec":""},
        {"name":"gate_srcb_src_pipeline_rst",       "width_spec":""},
        {"name":"srcb_data_valid",                  "width_spec":""},
        {"name":"srcb_data_valid_exp",              "width_spec":""},
        {"name":"srcb_write_math_id",               "width_spec":""},
        {"name":"srcb_read_math_id",                "width_spec":""},
        {"name":"srcb_read_math_id_exp",            "width_spec":""},
        {"name":"srcb_addr_chg_track_state_exp",    "width_spec":""},
        {"name":"srcb_addr_chg_track_state_man",    "width_spec":""},
        {"name":"regblocks_debug_bus_0_pre",        "width_spec":"[223:0]"},
    ]},
    {"name":"dma_cnt_state", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"dma_cnt_ch1_state", "width_spec":"[127:0]", "alias":"dma_cnt_ch_state", "note":"ch1"},
        {"name":"dma_cnt_ch0_state", "width_spec":"[127:0]", "alias":"dma_cnt_ch_state", "note":"ch0"},
    ]},
    {"name":"dma_cnt_ch_state", "width":128, "leaf_signal":0, "required":1, "inputs":[
        {"name":"w_cr",      "width_spec":"[7:0]"},
        {"name":"w_counter", "width_spec":"[7:0]"},
        {"name":"z_cr",      "width_spec":"[7:0]"},
        {"name":"z_counter", "width_spec":"[7:0]"},
        {"name":"0",         "width_spec":"[2:0]"},
        {"name":"y_cr",      "width_spec":""},
        {"name":"0",         "width_spec":"[2:0]"},
        {"name":"y_counter", "width_spec":""},
        {"name":"0",         "width_spec":"[27:0]"},
        {"name":"x_cr",      "width_spec":"[17:0]"},
        {"name":"x_counter", "width_spec":"[17:0]"},
    ]},
    {"name":"debug_bus_thread_state", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                          "width_spec":"[104:0]"},
        {"name":"i_ttsync_dbg_bits",          "width_spec":""},
        {"name":"i_cg_trisc_busy",            "width_spec":""},
        {"name":"machine_busy",               "width_spec":""},
        {"name":"req_iramd_buffer_not_empty", "width_spec":""},
        {"name":"gpr_file_busy",              "width_spec":""},
        {"name":"cfg_exu_busy",               "width_spec":""},
        {"name":"req_iramd_buffer_empty",     "width_spec":""},
        {"name":"req_iramd_buffer_full",      "width_spec":""},
        {"name":"~ibuffer_rtr",               "width_spec":""},
        {"name":"ibuffer_empty",              "width_spec":""},
        {"name":"ibuffer_empty_raw",          "width_spec":""},
        {"name":"thread_inst",                "width_spec":"[31:0]"},
        {"name":"math_inst",                  "width_spec":""},
        {"name":"tdma_inst",                  "width_spec":""},
        {"name":"pack_inst",                  "width_spec":"[0:0]"},
        {"name":"move_inst",                  "width_spec":""},
        {"name":"sfpu_inst",                  "width_spec":""},
        {"name":"unpack_inst",                "width_spec":"[1:0]"},
        {"name":"xsearch_inst",               "width_spec":""},
        {"name":"thcon_inst",                 "width_spec":""},
        {"name":"sync_inst",                  "width_spec":""},
        {"name":"cfg_inst",                   "width_spec":""},
        {"name":"stalled_pack_inst",          "width_spec":"[0:0]"},
        {"name":"stalled_unpack_inst",        "width_spec":"[1:0]"},
        {"name":"stalled_math_inst",          "width_spec":""},
        {"name":"stalled_tdma_inst",          "width_spec":""},
        {"name":"stalled_move_inst",          "width_spec":""},
        {"name":"stalled_xsearch_inst",       "width_spec":""},
        {"name":"stalled_thcon_inst",         "width_spec":""},
        {"name":"stalled_sync_inst",          "width_spec":""},
        {"name":"stalled_cfg_inst",           "width_spec":""},
        {"name":"stalled_sfpu_inst",          "width_spec":""},
        {"name":"tdma_kick_move",             "width_spec":""},
        {"name":"tdma_kick_pack",             "width_spec":"[0:0]"},
        {"name":"tdma_kick_unpack",           "width_spec":"[1:0]"},
        {"name":"tdma_kick_xsearch",          "width_spec":""},
        {"name":"tdma_kick_thcon",            "width_spec":""},
        {"name":"tdma_status_busy",           "width_spec":"[4:0]"},
        {"name":"packer_busy",                "width_spec":""},
        {"name":"unpacker_busy",              "width_spec":""},
        {"name":"thcon_busy",                 "width_spec":""},
        {"name":"move_busy",                  "width_spec":"[0:0]"},
        {"name":"xsearch_busy",               "width_spec":""},
    ]},
    {"name":"perf_cnt_instrn_thread_inst_cnts", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"perf_cnt_instrn_thread_inst_pack",    "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_unpack",  "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_math",    "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_move",    "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_xsearch", "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_thcon",   "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_sync",    "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_inst_cfg",     "width_spec":"[95:64]", "alias":"perf_cnt"},
    ]},
    {"name":"perf_cnt_instrn_thread_stall_rsn_cnts", "width":512, "leaf_signal":0, "required":1, "inputs":[
        {"name":"perf_cnt_instrn_thread_stall_rsn_thcon",            "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_unpack0",          "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"0",                                                 "width_spec":"[31:0]"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_pack0",            "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"0",                                                 "width_spec":"[31:0]"},
        {"name":"0",                                                 "width_spec":"[31:0]"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_sfpu",             "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_math",             "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_sem_zero",         "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_sem_max",          "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_srca_cleared",     "width_spec":"[95:64]", "alias":"perf_cnt", "note":"Only on thread 0"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_srcb_cleared",     "width_spec":"[95:64]", "alias":"perf_cnt", "note":"Only on thread 0"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_srca_valid",       "width_spec":"[95:64]", "alias":"perf_cnt", "note":"Only on thread 0"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_srcb_valid",       "width_spec":"[95:64]", "alias":"perf_cnt", "note":"Only on thread 0"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_move",             "width_spec":"[95:64]", "alias":"perf_cnt"},
        {"name":"perf_cnt_instrn_thread_stall_rsn_trisc_reg_access", "width_spec":"[95:64]", "alias":"perf_cnt"},
    ]},
    {"name":"t_l1_addr", "width":714, "leaf_signal":0, "required":1, "inputs":[
        {"name":"l1_addr_p41", "width_spec":"", "alias":"l1_addr", "note":"Port41"},
        {"name":"l1_addr_p40", "width_spec":"", "alias":"l1_addr", "note":"Port40"},
        {"name":"l1_addr_p39", "width_spec":"", "alias":"l1_addr", "note":"Port39"},
        {"name":"l1_addr_p38", "width_spec":"", "alias":"l1_addr", "note":"Port38"},
        {"name":"l1_addr_p37", "width_spec":"", "alias":"l1_addr", "note":"Port37"},
        {"name":"l1_addr_p36", "width_spec":"", "alias":"l1_addr", "note":"Port36"},
        {"name":"l1_addr_p35", "width_spec":"", "alias":"l1_addr", "note":"Port35"},
        {"name":"l1_addr_p34", "width_spec":"", "alias":"l1_addr", "note":"Port34"},
        {"name":"l1_addr_p33", "width_spec":"", "alias":"l1_addr", "note":"Port33"},
        {"name":"l1_addr_p32", "width_spec":"", "alias":"l1_addr", "note":"Port32"},
        {"name":"l1_addr_p31", "width_spec":"", "alias":"l1_addr", "note":"Port31"},
        {"name":"l1_addr_p30", "width_spec":"", "alias":"l1_addr", "note":"Port30"},
        {"name":"l1_addr_p29", "width_spec":"", "alias":"l1_addr", "note":"Port29"},
        {"name":"l1_addr_p28", "width_spec":"", "alias":"l1_addr", "note":"Port28"},
        {"name":"l1_addr_p27", "width_spec":"", "alias":"l1_addr", "note":"Port27"},
        {"name":"l1_addr_p26", "width_spec":"", "alias":"l1_addr", "note":"Port26"},
        {"name":"l1_addr_p25", "width_spec":"", "alias":"l1_addr", "note":"Port25"},
        {"name":"l1_addr_p24", "width_spec":"", "alias":"l1_addr", "note":"Port24"},
        {"name":"l1_addr_p23", "width_spec":"", "alias":"l1_addr", "note":"Port23"},
        {"name":"l1_addr_p22", "width_spec":"", "alias":"l1_addr", "note":"Port22"},
        {"name":"l1_addr_p21", "width_spec":"", "alias":"l1_addr", "note":"Port21"},
        {"name":"l1_addr_p20", "width_spec":"", "alias":"l1_addr", "note":"Port20"},
        {"name":"l1_addr_p19", "width_spec":"", "alias":"l1_addr", "note":"Port19"},
        {"name":"l1_addr_p18", "width_spec":"", "alias":"l1_addr", "note":"Port18"},
        {"name":"l1_addr_p17", "width_spec":"", "alias":"l1_addr", "note":"Port17"},
        {"name":"l1_addr_p16", "width_spec":"", "alias":"l1_addr", "note":"Port16"},
        {"name":"l1_addr_p15", "width_spec":"", "alias":"l1_addr", "note":"Port15"},
        {"name":"l1_addr_p14", "width_spec":"", "alias":"l1_addr", "note":"Port14"},
        {"name":"l1_addr_p13", "width_spec":"", "alias":"l1_addr", "note":"Port13"},
        {"name":"l1_addr_p12", "width_spec":"", "alias":"l1_addr", "note":"Port12"},
        {"name":"l1_addr_p11", "width_spec":"", "alias":"l1_addr", "note":"Port11"},
        {"name":"l1_addr_p10", "width_spec":"", "alias":"l1_addr", "note":"Port10"},
        {"name":"l1_addr_p9",  "width_spec":"", "alias":"l1_addr", "note":"Port9"},
        {"name":"l1_addr_p8",  "width_spec":"", "alias":"l1_addr", "note":"Port8"},
        {"name":"l1_addr_p7",  "width_spec":"", "alias":"l1_addr", "note":"Port7"},
        {"name":"l1_addr_p6",  "width_spec":"", "alias":"l1_addr", "note":"Port6"},
        {"name":"l1_addr_p5",  "width_spec":"", "alias":"l1_addr", "note":"Port5"},
        {"name":"l1_addr_p4",  "width_spec":"", "alias":"l1_addr", "note":"Port4"},
        {"name":"l1_addr_p3",  "width_spec":"", "alias":"l1_addr", "note":"Port3"},
        {"name":"l1_addr_p2",  "width_spec":"", "alias":"l1_addr", "note":"Port2"},
        {"name":"l1_addr_p1",  "width_spec":"", "alias":"l1_addr", "note":"Port1"},
        {"name":"l1_addr_p0",  "width_spec":"", "alias":"l1_addr", "note":"Port0"},
    ]},
    {"name":"t_l1_at_instrn", "width":672, "leaf_signal":0, "required":1, "inputs":[
        {"name":"l1_at_instrn_p41", "width_spec":"", "alias":"l1_at_instrn", "note":"Port41"},
        {"name":"l1_at_instrn_p40", "width_spec":"", "alias":"l1_at_instrn", "note":"Port40"},
        {"name":"l1_at_instrn_p39", "width_spec":"", "alias":"l1_at_instrn", "note":"Port39"},
        {"name":"l1_at_instrn_p38", "width_spec":"", "alias":"l1_at_instrn", "note":"Port38"},
        {"name":"l1_at_instrn_p37", "width_spec":"", "alias":"l1_at_instrn", "note":"Port37"},
        {"name":"l1_at_instrn_p36", "width_spec":"", "alias":"l1_at_instrn", "note":"Port36"},
        {"name":"l1_at_instrn_p35", "width_spec":"", "alias":"l1_at_instrn", "note":"Port35"},
        {"name":"l1_at_instrn_p34", "width_spec":"", "alias":"l1_at_instrn", "note":"Port34"},
        {"name":"l1_at_instrn_p33", "width_spec":"", "alias":"l1_at_instrn", "note":"Port33"},
        {"name":"l1_at_instrn_p32", "width_spec":"", "alias":"l1_at_instrn", "note":"Port32"},
        {"name":"l1_at_instrn_p31", "width_spec":"", "alias":"l1_at_instrn", "note":"Port31"},
        {"name":"l1_at_instrn_p30", "width_spec":"", "alias":"l1_at_instrn", "note":"Port30"},
        {"name":"l1_at_instrn_p29", "width_spec":"", "alias":"l1_at_instrn", "note":"Port29"},
        {"name":"l1_at_instrn_p28", "width_spec":"", "alias":"l1_at_instrn", "note":"Port28"},
        {"name":"l1_at_instrn_p27", "width_spec":"", "alias":"l1_at_instrn", "note":"Port27"},
        {"name":"l1_at_instrn_p26", "width_spec":"", "alias":"l1_at_instrn", "note":"Port26"},
        {"name":"l1_at_instrn_p25", "width_spec":"", "alias":"l1_at_instrn", "note":"Port25"},
        {"name":"l1_at_instrn_p24", "width_spec":"", "alias":"l1_at_instrn", "note":"Port24"},
        {"name":"l1_at_instrn_p23", "width_spec":"", "alias":"l1_at_instrn", "note":"Port23"},
        {"name":"l1_at_instrn_p22", "width_spec":"", "alias":"l1_at_instrn", "note":"Port22"},
        {"name":"l1_at_instrn_p21", "width_spec":"", "alias":"l1_at_instrn", "note":"Port21"},
        {"name":"l1_at_instrn_p20", "width_spec":"", "alias":"l1_at_instrn", "note":"Port20"},
        {"name":"l1_at_instrn_p19", "width_spec":"", "alias":"l1_at_instrn", "note":"Port19"},
        {"name":"l1_at_instrn_p18", "width_spec":"", "alias":"l1_at_instrn", "note":"Port18"},
        {"name":"l1_at_instrn_p17", "width_spec":"", "alias":"l1_at_instrn", "note":"Port17"},
        {"name":"l1_at_instrn_p16", "width_spec":"", "alias":"l1_at_instrn", "note":"Port16"},
        {"name":"l1_at_instrn_p15", "width_spec":"", "alias":"l1_at_instrn", "note":"Port15"},
        {"name":"l1_at_instrn_p14", "width_spec":"", "alias":"l1_at_instrn", "note":"Port14"},
        {"name":"l1_at_instrn_p13", "width_spec":"", "alias":"l1_at_instrn", "note":"Port13"},
        {"name":"l1_at_instrn_p12", "width_spec":"", "alias":"l1_at_instrn", "note":"Port12"},
        {"name":"l1_at_instrn_p11", "width_spec":"", "alias":"l1_at_instrn", "note":"Port11"},
        {"name":"l1_at_instrn_p10", "width_spec":"", "alias":"l1_at_instrn", "note":"Port10"},
        {"name":"l1_at_instrn_p9",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port9"},
        {"name":"l1_at_instrn_p8",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port8"},
        {"name":"l1_at_instrn_p7",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port7"},
        {"name":"l1_at_instrn_p6",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port6"},
        {"name":"l1_at_instrn_p5",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port5"},
        {"name":"l1_at_instrn_p4",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port4"},
        {"name":"l1_at_instrn_p3",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port3"},
        {"name":"l1_at_instrn_p2",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port2"},
        {"name":"l1_at_instrn_p1",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port1"},
        {"name":"l1_at_instrn_p0",  "width_spec":"", "alias":"l1_at_instrn", "note":"Port0"},
    ]},
    {"name":"fpu_dbg_bus", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                          "width_spec":"[170:0]"},
        {"name":"sticky_bits_out",            "width_spec":"[7:0]",                               "note":"Only when h2_debug_en_q[3]"},
        {"name":"srca_wren_resh_d[7]",        "width_spec":"",                                    "note":"Only when h2_debug_en_q[3]"},
        {"name":"0",                          "width_spec":"[1:0]",                               "note":"Only when h2_debug_en_q[3]"},
        {"name":"srca_wr_datum_en_resh_d[7]", "width_spec":"[15:0]",                              "note":"Only when h2_debug_en_q[3]"},
        {"name":"srca_wraddr_resh_d[7]",      "width_spec":"[13:0]",                              "note":"Only when h2_debug_en_q[3]"},
        {"name":"srca_wr_format_resh_d[7]",   "width_spec":"[3:0]",                               "note":"Only when h2_debug_en_q[3]"},
        {"name":"mtile_dbg_bus[7]",           "width_spec":"[7:0]",                               "note":"Only when h2_debug_en_q[3]"},
        {"name":"h2_sfpu_dbg_bus[7]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 7, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[6]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 6, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[5]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 5, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[4]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 4, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[3]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 3, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[2]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 2, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[1]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 1, only when coresponding h2_debug_en_q"},
        {"name":"h2_sfpu_dbg_bus[0]",         "width_spec":"[3:0]", "alias":"cc_satisfied_s3[0]", "note":"SFPU Instance 0, only when coresponding h2_debug_en_q"},
    ]},
    {"name":"debug_bus_trisc", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                                         "width_spec":"[21:0]"},
        {"name":"ex_id_rtr",                                 "width_spec":""},
        {"name":"id_ex_rts",                                 "width_spec":""},
        {"name":"if_rts",                                    "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"if_ex_predicted",                           "width_spec":""},
        {"name":"if_ex_deco",                                "width_spec":"[36:32]"},
        {"name":"if_ex_deco",                                "width_spec":"[31:0]"},
        {"name":"id_ex_rts",                                 "width_spec":""},
        {"name":"ex_id_rtr",                                 "width_spec":""},
        {"name":"id_ex_pc",                                  "width_spec":"[29:0]"},
        {"name":"0",                                        "width_spec":"[1:0]"},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"id_rf_wr_flag",                             "width_spec":""},
        {"name":"0",                                         "width_spec":"[2:0]"},
        {"name":"id_rf_wraddr",                              "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"id_rf_p1_rden",                             "width_spec":""},
        {"name":"0",                                         "width_spec":"[2:0]"},
        {"name":"id_rf_p1_rdaddr",                           "width_spec":""},
        {"name":"0",                                         "width_spec":"[0:0]"},
        {"name":"id_rf_p0_rden",                             "width_spec":""},
        {"name":"0",                                         "width_spec":"[2:0]"},
        {"name":"id_rf_p0_rdaddr",                           "width_spec":""},
        {"name":"i_instrn_vld",                              "width_spec":""},
        {"name":"i_instrn",                                  "width_spec":"[30:0]"},
        {"name":"i_instrn_req_rtr",                          "width_spec":""},
        {"name":"(o_instrn_req_early&~o_instrn_req_cancel)", "width_spec":""},
        {"name":"o_instrn_addr",                             "width_spec":"[29:0]"},
        {"name":"dbg_obs_mem_wren",                          "width_spec":""},
        {"name":"dbg_obs_mem_rden",                          "width_spec":""},
        {"name":"dbg_obs_mem_addr",                          "width_spec":"[29:0]"},
        {"name":"dbg_obs_cmt_vld",                           "width_spec":""},
        {"name":"dbg_obs_cmt_pc",                            "width_spec":"[30:0]"},
    ]},
    {"name":"trisc_wrapper_debug_bus", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                            "width_spec":"[0:0]"},
        {"name":"trisc_mop_buf_empty",          "width_spec":""},
        {"name":"trisc_mop_buf_full",           "width_spec":""},
        {"name":"mop_decode_debug_bus",         "width_spec":""},
        {"name":"pc_buffer_debug_bus",          "width_spec":""},
        {"name":"risc_wrapper_debug_bus_trisc", "width_spec":""},
    ]},
    {"name":"risc_wrapper_debug_bus_trisc", "width":119, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_par_err_risc_localmem", "width_spec":""},
        {"name":"i_mailbox_rden",          "width_spec":""},
        {"name":"i_mailbox_rd_type",       "width_spec":""},
        {"name":"o_mailbox_rd_req_ready",  "width_spec":""},
        {"name":"o_mailbox_rdvalid",       "width_spec":""},
        {"name":"o_mailbox_rddata",        "width_spec":"[21:0]"},
        {"name":"intf_rden_trisc",         "width_spec":"[12:12]"},
        {"name":"intf_rden_trisc",         "width_spec":"[10:0]"},
        {"name":"intf_wren_trisc",         "width_spec":"[12:0]"},
        {"name":"intf_ready_trisc",        "width_spec":"[12:0]"},
        {"name":"intf_rd_data_vld_trisc",  "width_spec":"[12:12]"},
        {"name":"intf_rd_data_vld_trisc",  "width_spec":"[10:0]"},
        {"name":"intf_wrack_trisc",        "width_spec":"[12:0]"},
        {"name":"dmem_tensix_rden",        "width_spec":""},
        {"name":"dmem_tensix_wren",        "width_spec":""},
        {"name":"target_intf_trisc",       "width_spec":"[12:0]"},
        {"name":"icache_req_fifo_full",    "width_spec":""},
        {"name":"icache_req_fifo_empty",   "width_spec":""},
    ]},
    {"name":"risc_wrapper_debug_bus", "width":128, "leaf_signal":0, "required":0, "inputs":[
        {"name":"o_par_err_risc_localmem", "width_spec":""},
        {"name":"i_mailbox_rden",          "width_spec":""},
        {"name":"i_mailbox_rd_type",       "width_spec":""},
        {"name":"o_mailbox_rd_req_ready",  "width_spec":""},
        {"name":"o_mailbox_rdvalid",       "width_spec":""},
        {"name":"o_mailbox_rddata",        "width_spec":"[6:0]"},
        {"name":"intf_rden_brisc",         "width_spec":"[16:16]"},
        {"name":"intf_rden_brisc",         "width_spec":"[14:0]"},
        {"name":"intf_wren_brisc",         "width_spec":"[16:0]"},
        {"name":"intf_ready_brisc",        "width_spec":"[16:0]"},
        {"name":"intf_rd_data_vld_brisc",  "width_spec":"[16:16]"},
        {"name":"intf_rd_data_vld_brisc",  "width_spec":"[14:0]"},
        {"name":"intf_wrack_brisc",        "width_spec":"[16:0]"},
        {"name":"dmem_tensix_rden",        "width_spec":""},
        {"name":"dmem_tensix_wren",        "width_spec":""},
        {"name":"target_intf_brisc",       "width_spec":"[16:0]"},
        {"name":"icache_req_fifo_full",    "width_spec":""},
        {"name":"icache_req_fifo_empty",   "width_spec":""},
    ]},
    {"name":"perf_cnt_l1_dbg_dual", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"perf_cnt_l1_dbg",   "width_spec":"[127:0]", "alias":"perf_cnt", "note":"High counter"},
        {"name":"perf_cnt_l1_dbg",   "width_spec":"[127:0]", "alias":"perf_cnt", "note":"Low counter"},
    ]},
    {"name":"icache_debug_bus", "width":25, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                   "width_spec":"[6:0]"},
        {"name":"o_busy",              "width_spec":""},
        {"name":"req_fifo_empty",      "width_spec":""},
        {"name":"req_fifo_full",       "width_spec":""},
        {"name":"mshr_empty",          "width_spec":""},
        {"name":"mshr_full",           "width_spec":""},
        {"name":"way_hit",             "width_spec":""},
        {"name":"mshr_pf_hit",         "width_spec":""},
        {"name":"mshr_cpu_hit",        "width_spec":""},
        {"name":"some_mshr_allocated", "width_spec":""},
        {"name":"latched_req_cpu_vld", "width_spec":""},
        {"name":"cpu_req_dispatched",  "width_spec":""},
        {"name":"latched_req_pf_vld",  "width_spec":""},
        {"name":"pf_req_dispatched",   "width_spec":""},
        {"name":"qual_rden",           "width_spec":""},
        {"name":"i_mispredict",        "width_spec":""},
        {"name":"o_req_ready",         "width_spec":""},
        {"name":"o_instrn_vld",        "width_spec":""},
    ]},
    {"name":"debug_in_thcon_tdma_params_1", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"0",                                "width_spec":"[3:0]"},
        {"name":"debug_in_thcon_regfile_if",        "width_spec":"[15:8]"},
        {"name":"o_exp_section_size",               "width_spec":"[31:0]"},
        {"name":"o_rowstart_section_size",          "width_spec":"[31:0]"},
        {"name":"debug_in_thcon_1_d",               "width_spec":""},
        {"name":"o_add_l1_destination_addr_offset", "width_spec":"[3:0]"},
    ]},
    {"name":"debug_in_xsearch_output", "width":256, "leaf_signal":0, "required":1, "inputs":[
        {"name":"0",                           "width_spec":"[174:0]"},
        {"name":"o_first_datum_prefix_zeros",  "width_spec":""},
        {"name":"o_start_datum_index",         "width_spec":""},
        {"name":"o_end_datum_index",           "width_spec":""},
        {"name":"o_first_data_skip_one_phase", "width_spec":""},
        {"name":"x_start_d",                   "width_spec":""},
        {"name":"x_end_d",                     "width_spec":""},
        {"name":"unpack_sel_d",                "width_spec":""},
        {"name":"thread_id_d",                 "width_spec":""},
    ]},
    {"name":"uncompress_debug_status_0", "width":256, "leaf_signal":0, "required":0, "inputs":[
        {"name":"debug_in_unpack_dc_wa", "width_spec":""},
        {"name":"debug_in_uncompress_3", "width_spec":""},
        {"name":"debug_in_uncompress_2", "width_spec":""},
        {"name":"debug_in_uncompress_1", "width_spec":""},
        {"name":"debug_in_uncompress_0", "width_spec":""},
    ]},
    {"name":"ttsync_rsrc_t", "width":11, "leaf_signal":0, "required":1, "inputs":[
        {"name":"wr_tdma",          "width_spec":""},
        {"name":"rd_tdma",          "width_spec":""},
        {"name":"wr_gpr",           "width_spec":""},
        {"name":"rd_gpr",           "width_spec":""},
        {"name":"target_cfg_space", "width_spec":"[2:0]"},
        {"name":"cfg_state",        "width_spec":"[1:0]"},
        {"name":"wr_cfg",           "width_spec":""},
        {"name":"rd_cfg",           "width_spec":""},
    ]},
    {"name":"alu_tag_t", "width":15, "leaf_signal":0, "required":0, "inputs":[
        {"name":"elwadd_accum_en", "width_spec":""},
        {"name":"tf32_en",         "width_spec":""},
        {"name":"max_index_en",    "width_spec":""},
        {"name":"gs_lf",           "width_spec":""},
        {"name":"bfp8_hf",         "width_spec":""},
        {"name":"rnd_mode",        "width_spec":""},
        {"name":"int8_op",         "width_spec":""},
        {"name":"fi_phase",        "width_spec":"[1:0]"},
        {"name":"dotpv_inst",      "width_spec":""},
        {"name":"fpu_bias",        "width_spec":""},
        {"name":"fp32_acc",        "width_spec":""},
        {"name":"max_decoded",     "width_spec":""},
        {"name":"sop_en",          "width_spec":""},
        {"name":"elwadd_en",       "width_spec":""},
    ]},

    {"name":"l1_addr",            "width":17, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"l1_at_instrn",       "width":16, "leaf_signal":1, "required":1, "inputs":[]},
    {"name":"cc_satisfied_s3[0]", "width":4,  "leaf_signal":1, "required":1, "inputs":[]},

    # New signals
    {"name":"debug_in_unpack_dc_wa", "width":128, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_uncompress_3", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_uncompress_2", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_uncompress_1", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_uncompress_0", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_unpack_data_requester", "width":256, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_unpack_exp_requester", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_unpack_delta_requester", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_unpack_front_end", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"uncompress_debug_status_1", "width":64, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_dc_wa_c0", "width":128, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_row_start_wa_p6", "width":64, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_delta_wa_p6", "width":64, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_data_wa_p6", "width":64, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_requester_4", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_requester_3", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_requester_2", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_requester_1", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_requester_0", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_dc_status_c0", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_nz_count", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_pack_status", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_move_addr", "width":64, "leaf_signal":0, "required":0, "inputs":[]},
    {"name":"debug_in_move_status", "width":32, "leaf_signal":0, "required":0, "inputs":[]},
]

DBUS_REQUIRED_SIGNALS = [
    "debug_bus_thread_state",
    "debug_bus_thread_state",
    "debug_bus_thread_state",
    #"srca_dbus", #TODO
    #"srcb_dbus0", #Overwritten
    #"srcb_dbus1", #Owerwritten
    #"debug_issue2_in[4]", #Aliased
    #"debug_issue2_in[2]", #Aliased
    #"debug_issue2_in[1]", #Aliased
    #"debug_issue2_in[0]", #Aliased
    "debug_issue0_in[3]",
    "debug_issue0_in[2]",
    "debug_issue0_in[0]",
    #"dma_cnt_ch0_state", #Aliased
    #"dma_cnt_ch1_state", #Aliased
    #"regblocks_debug_bus_0", #TODO
    "dest_fpu_rd_port_stall",
    "dest_reg_deps_scoreboard_stall",
    "dest2src_dest_stall",
    "dest2src_post_stall",
    #"disable_srca_bank_switch", #Not connected to DBUS
    #"disable_srca_dvalid_clear", #Not connected to DBUS
    "disable_srcb_bank_switch",
    "disable_srcb_dvalid_clear",
    #"fpu_dest_req", #Not connected to DBUS
    #"fpu_dest_stall", #Not connected to DBUS
    "fpu_op_valid",
    #"fpu_tag", #TODO
    #"gate_srca_src_pipeline_rst", #Not connected to DBUS
    "gate_srcb_src_pipeline_rst",
    #"i_math_thread_inst_valid", #Not connected to DBUS
    #"i_sfpu_thread_inst_valid_s0", #Not connected to DBUS
    #"i_tdma_thread_inst_valid", #Not connected to DBUS
    #"i_thread_inst", #Not connected to DBUS
    #"instruction_issue_stall", #Not connected to DBUS
    #"math_srca_done", #Not connected to DBUS
    #"mov2srca_wr_port_stall", #Not connected to DBUS
    #"o_math_thread_ib_rden", #Not connected to DBUS
    #"o_sfpu_thread_ib_rden_s0", #Not connected to DBUS
    #"o_tdma_thread_ib_rden", #Not connected to DBUS
    #"pack_req_data_in", #TODO
    "post_alu_instr_stall",
    "post_shiftxb_stall",
    #"regw_status_dbus", #TODO
    "reset_datavalid",
    "s0_dst_reg_addr_d",
    "s0_srca_reg_addr_d",
    "s0_srcb_reg_addr_d",
    #"sfpu_addr_overlap_s1s2", #Not connected to DBUS
    #"sfpu_debug_issue", #TODO
    #"sfpu_dest_req", #Not connected to DBUS
    #"sfpu_dest_stall", #Not connected to DBUS
    #"sfpu_instr_load_s1", #Not connected to DBUS
    #"sfpu_instr_store_s2_q", #Not connected to DBUS
    "sfpu_instruction_issue_stall",
    #"sfpu_scbd_stall", #Not connected to DBUS
    #"srca_data_valid", #Doesnt exist in RTL
    #"srca_data_valid_exp", #Doesnt exist in RTL
    #"srca_read_math_id", #Doesnt exist in RTL
    #"srca_read_math_id_exp", #Doesnt exist in RTL
    #"srca_write_done", #Not connected to DBUS
    #"srca_write_math_id", #Doesnt exist in RTL
]