module obstacle (clock, resetn, go, out_x, out_y, colour, plot);
	input clock, resetn, go;

	output [7:0] out_x;
	output [6:0] out_y;
	output [2:0] colour;
	output plot;
	
	wire  en, down, left, select_colour, draw, change_en, finish_erase, back_to_start, colour_black, erase_en, init;
	wire [25:0] delay;
	
	
	// module datapath(colour_black, resetn, clock, draw, erase_en, en_d, left, out_x, out_y, change, colour, finish_erase);
	// Instansiate datapath
	datapath d0(
		.colour_black(colour_black),
		.resetn(resetn),
		.clock(clock),
		.draw(draw),
		.erase_en(erase_en),
		.left(left),
		
		.out_x(out_x),
		.out_y(out_y),
		.change_en(change_en),
		.colour(colour),
		.finish_erase(finish_erase),
		.delay(delay),
	);

	//	module control(clock, resetn, go, change_en, finish_erase, en_d, left, draw, plot, colour_black, erase_en);
   // Instansiate FSM control
   control c0(
		.delay(delay),
		.clock(clock),
		.resetn(resetn),
		.go(go),
		.change_en(change_en),
		.finish_erase(finish_erase),
		
		.left(left),
		.draw(draw),
		.plot(plot),
		.colour_black(colour_black),
		.erase_en(erase_en),
		);
		
	
endmodule

// datapath module
module datapath(colour_black, resetn, clock, draw, init, erase_en, left, out_x, out_y, change_en, colour, finish_erase, delay);
	input colour_black;
	input resetn, clock;
	input left, draw, init, erase_en;
	
	output finish_erase;
	output  [7:0] out_x;
	output  [6:0] out_y;
	output change_en;
	output reg [2:0] colour;
	
	reg [7:0] x;
	reg [6:0] y; 
	reg [3:0] q, frame;
	output reg [18:0] delay;
	
	//<<<—————————————————————————————————————————————————————————————————————————————————————————————————————————————————————Draw_State
	// speed counter
	always @(posedge clock, negedge resetn)
	begin
		if (resetn == 1'b0)
			delay <= 19'd333332;
		else if (colour_black == 1'b1)
			begin
				if (delay == 0)
					delay <= 19'd333332;
				else
					delay <= delay - 1'b1;
			end
	end

	
	assign change_en = (delay == 26'd0) ? 1 : 0;
	
	// <<< ——————————————————————————————————————————————————————————————————Draw & Erase
	// colour_conveter
	always @(posedge clock)
	begin: color_converter
		if (!resetn)
			colour <= 3'b000;
		if (colour_black)
			colour <= 3'b110;
		else
			colour <= 3'b000;
	end
	
	
	// Draw the 4x4 square
	always @(posedge clock)
	begin: counter
		if (!resetn) begin
			q <= 4'b0000;
			end
		if (draw == 1'b1)
			begin
				if (q == 4'b1111) begin
					q <= 4'd0;
					end
				else begin
					q <= q + 1'b1;
					end
			end
		else
			q <= q;
	end
	
	
	// <<< —————————————————————————————————————————————————————————————————————————————————————————————————————————————————————————Erase_State
	reg [4:0] delay_erase;
	
	always @(posedge clock)
	begin: delay_counter_for_erase
		if (!resetn)
			delay_erase <= 5'b11111;
		if (erase_en == 1'b1)
			begin
				if (delay_erase == 0)
					delay_erase <= 5'b11111;
				else
					delay_erase <= delay_erase - 1'b1;
			end
		else
			delay_erase <= delay_erase;
	end
	
	assign finish_erase = (delay_erase == 5'd0) ? 1 : 0;
	
//	always @(posedge clock, negedge resetn)
//	begin: delay_counter_for_erase
//		if (resetn == 1'b0)
//			delay_erase <= 5'b11111;
//		else if (colour_black == 1'b1)
//			begin
//				if (delay_erase == 0)
//					delay_erase <= 5'b11111;
//				else
//					delay_erase <= delay_erase - 1'b1;
//			end
//	end
//	
//	assign finish_erase = (delay_erase == 5'd0) ? 1 : 0;
//	
	// <<<———————————————————————————————————————————————————————————————————————————————————————————————————————————————————————New_x_y_State
	// moving to the left
	
	wire [3:0] r;
	random m0(clock, resetn, r);
	
	always @(posedge clock)
	begin: x_counter
		if (!resetn) begin
			y <= 7'd54;
			x <= 8'd144;
		end
		if (left == 1'b1) begin
			if (x == 8'd0) begin
				x <= 8'd150;
				if (!r[0])
					y <= 7'd54;
				else
					y <= 7'd74;
			end
			else begin
				x <= x - 1'b1;
				y <= y;
			end
		end
		else
			x <= x;
	end
	
	
	
	
	
	assign out_x = x + q[1:0];
	assign out_y = y + q[3:2];
endmodule


// control module
module control(delay, clock, resetn, go, change_en, finish_erase, left, draw, plot, colour_black, erase_en);
	input resetn, clock, go, change_en, finish_erase;
	input [18:0] delay;
	
	//——————————————————————————————————————————————————————————————————————————————————[][][][][][]
	output reg left, draw, plot, colour_black, erase_en;

	reg [2:0] current_state, next_state;
	
	localparam Start = 3'd0,
					Draw = 3'd1,
					Erase= 3'd2,
					New_x_y = 3'd3;
					

	always @(*)
	begin: state_table
		case (current_state)
			Start: next_state = go ? Draw : Start;
			Draw: next_state = (delay == 19'd0) ? Erase : Draw;
			Erase: next_state = finish_erase ? New_x_y : Erase;
			New_x_y: next_state = Draw;
			default: next_state = Start;
		endcase
	end
	
	
	
	always @(*)
	begin: signals
		colour_black = 1'b0;
		erase_en = 1'b0;
		left= 1'b0; 
		draw = 1'b0;
		plot = 1'b0;
		
		case (current_state)
		Start: begin
			plot = 1'b0; // <<<————————————————————————————————————————————————————————————————————————————————————new change
			end
		Draw: begin
			draw = 1'b1;
			colour_black = 1'b1;
			plot = 1'b1;
			end
		Erase: begin
			erase_en = 1'd1;
			draw = 1'b1;
			plot = 1'b1;
			end
		New_x_y : begin
			left = 1'b1;
			end
		endcase
	end
	
	
	
	
	// change state
	always@(posedge clock)
		 begin: state_FFs
			  if(!resetn)
					current_state <= Start;
			  else
					current_state <= next_state;
		 end // state_FFS
endmodule 








// random generator

module rand_0(clk,reset_n,data_in,q);
		input clk, reset_n, data_in;
		output reg q;
		always@(posedge clk)
		   begin
			if(reset_n == 0) 
				  q <= 1'b0; 
			else
				  q<= data_in;
			end
endmodule

module rand_1(clk,reset_n,data_in,q);
		input clk, reset_n ,data_in;
		output reg q;
		always@(posedge clk)
		   begin
			if(reset_n == 0) 
				  q <= 1'b1; 
			else
				  q<= data_in;
			end
endmodule


module random(clk ,reset_n, q);
		input clk, reset_n;
		output [3:0] q;
		
		rand_0 o1(clk, reset_n, q[2] ^ q[3], q[0]);
		rand_1 o2(clk, reset_n, q[0], q[1]);
		rand_1 o3(clk, reset_n, q[1], q[2]);
		rand_1 o4(clk, reset_n, q[2], q[3]);
endmodule



module ratedivider(enable, load, clk, reset_n, q);
	input enable, clk, reset_n;
	input [27:0] load;
	output reg [27:0] q;
	
	always @(posedge clk, negedge reset_n)
	begin
		if (reset_n == 1'b0)
			q <= load;
		else if (enable == 1'b1)
			begin
				if (q == 0)
					q <= load;
				else
					q <= q - 1'b1;
			end
	end
endmodule 