<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <h2 id="overview">Overview</h2> <ul> <li> <strong>Goal.</strong> Understand how <strong>shared-memory contention</strong> affects a Gemmini accelerator when workloads co-run on a heterogeneous RISC-V SoC, and how memory topology and scheduling can restore predictable performance.</li> <li> <strong>Timeline.</strong> Aug. 2025 – Oct. 2025 (independent project).</li> <li> <strong>Stack.</strong> Chipyard (BOOM + 2×Rocket + Gemmini), Verilator + DRAMSim2, custom co-run benchmarks and tile-level logging.</li> </ul> <p>Real systems rarely run a single accelerator in isolation. This project asks:</p> <blockquote> <p>When BOOM, two Rocket cores, and Gemmini share DRAM and L2, who actually owns the memory path, and what does it take to keep Gemmini’s speedups intact?</p> </blockquote> <hr> <h2 id="research-questions">Research questions</h2> <ol> <li>How do we <strong>reproduce and control</strong> shared-memory contention in a BOOM+Rocket+Gemmini SoC?</li> <li>Under co-run bandwidth stress, <strong>how much</strong> can a 256×256 GEMM slow down and why?</li> <li>Which changes—DRAM channels, L2 banking, memory-controller tuning, or scheduling— actually restore both <strong>throughput</strong> and <strong>predictability</strong>?</li> </ol> <hr> <h2 id="co-run-profiling-framework">Co-run profiling framework</h2> <p>I first built a reusable co-run framework on a heterogeneous SoC:</p> <ul> <li> <strong>SoC topology.</strong> <ul> <li>BOOM + 2×Rocket + Gemmini, with multiple DRAM/L2 configurations: <ul> <li>1-channel / default L2.</li> <li>2-channel / default L2.</li> <li>2-channel / 4-bank L2 with tuned memory-controller parameters.</li> </ul> </li> </ul> </li> <li> <strong>Harts.</strong> <ul> <li>Hart 0 – Rocket#1: linear memory <strong>bandwidth stressor</strong>.</li> <li>Hart 1 – Rocket#2: independent bandwidth stressor.</li> <li>Hart 2 – BOOM: Gemmini host running GEMM kernels.</li> </ul> </li> <li> <strong>Co-run benchmarks.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">hetero_gemm_bwtest-baremetal</code> <ul> <li>One-shot Gemmini GEMM (256×256×256).</li> <li>Two Rocket linear “mem-stress” loops.</li> <li>Logs per-hart start/finish cycles and GEMM total cycles.</li> </ul> </li> <li> <code class="language-plaintext highlighter-rouge">hetero_gemm_bwtest2-baremetal</code> <ul> <li>Same co-run setup, but splits GEMM into 16 tiles of 64×64.</li> <li>Logs <strong>per-tile latency</strong>: <ul> <li> <code class="language-plaintext highlighter-rouge">[tile i=0 j=0] im=64 jn=64 -&gt; cycles=...</code>.</li> </ul> </li> </ul> </li> </ul> </li> <li> <strong>Stress knobs.</strong> <ul> <li>Each Rocket streams <strong>2, 8, or 16 MiB</strong> linearly from DRAM (stride 64).</li> </ul> </li> <li> <strong>Simulator.</strong> <ul> <li>Verilator harness with DRAMSim2; generous <code class="language-plaintext highlighter-rouge">max-cycles</code> to avoid timeouts.</li> </ul> </li> </ul> <p>This framework lets me dial contention up/down and measure <strong>per-hart and per-tile</strong> timing, not just aggregate runtime.</p> <hr> <h2 id="one-shot-gemm-under-draml2-contention">One-shot GEMM under DRAM/L2 contention</h2> <h3 id="setup">Setup</h3> <ul> <li> <strong>Workload.</strong> 256×256×256 Gemmini GEMM.</li> <li> <strong>Co-run stress.</strong> Two Rocket harts each streaming 2, 8, or 16 MiB.</li> <li> <strong>Configs.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket2Config</code> – 1 DRAM channel, default L2.</li> <li> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket22CHConfig</code> – 2 channels, default L2.</li> <li> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket22CHL24BanksConfig</code> – 2 channels, 4-bank L2, tuned MC.</li> </ul> </li> <li> <strong>Metric.</strong> GEMM cycles and slowdown vs no-stress baseline.</li> </ul> <h3 id="key-result">Key result</h3> <ul> <li>Baseline (almost no co-run stress):<br> GEMM ≈ <strong>180k cycles</strong> (1.00×).</li> <li>With <strong>1 channel + default L2</strong>, 8–16 MiB stress: <ul> <li>GEMM ≈ <strong>552k cycles</strong> → <strong>3.07× slowdown</strong>.</li> <li>Additional stress doesn’t change latency → DRAM/L2 are saturated.</li> </ul> </li> <li>Adding a second DRAM channel alone: <ul> <li>Improves slightly to ≈2.89× slowdown, but Gemmini is still heavily delayed.</li> </ul> </li> <li>Combining <strong>2 channels + 4-bank L2 + tuned controller</strong> under 8 MiB stress: <ul> <li>GEMM drops to ≈<strong>207k cycles</strong> → ≈<strong>1.15× slowdown</strong>,</li> <li>almost back in the low-stress regime.</li> </ul> </li> </ul> <p>This shows that <strong>shared-memory contention alone</strong>, with the same Gemmini array, can turn a 256×256 GEMM from ~180k cycles into ~552k cycles—<strong>about 3× slower</strong>—and that carefully co-designed memory topology can almost fully restore performance.</p> <hr> <h2 id="tile-level-behavior--predictability">Tile-level behavior &amp; predictability</h2> <p>To understand <strong>predictability</strong>, not just mean throughput, I switched to tile-level logging with <code class="language-plaintext highlighter-rouge">hetero_gemm_bwtest2-baremetal</code>:</p> <ul> <li> <strong>Tiles.</strong> 16 sub-GEMMs of 64×64.</li> <li> <strong>Configs compared (8 MiB stress).</strong> <ul> <li>1 CH + default L2.</li> <li>2 CH + 4-bank L2 (tuned MC).</li> </ul> </li> </ul> <p>From the logs:</p> <ul> <li> <strong>1 CH + default L2 (8 MiB).</strong> <ul> <li>Mean tile latency ≈ <strong>40.5k cycles</strong>, std-dev ≈ <strong>3.8k</strong>.</li> <li>First tile spikes above 52k; tiles are <strong>slow and jittery</strong>.</li> </ul> </li> <li> <strong>2 CH + 4-bank L2 (8 MiB).</strong> <ul> <li>Mean tile latency ≈ <strong>13.7k cycles</strong>, std-dev ≈ <strong>0.95k</strong>.</li> <li>All tiles cluster tightly → <strong>fast and stable</strong>.</li> </ul> </li> </ul> <p>So under identical co-run stress:</p> <ul> <li>Average tile latency improves by <strong>≈2.95×</strong>.</li> <li>Variability shrinks by <strong>≈4×</strong>.</li> </ul> <p>It’s not just that the accelerator runs faster; it runs in a <strong>tight, predictable band</strong>, which is exactly the property you want under shared-memory constraints.</p> <hr> <h2 id="phase-aware-scheduling">Phase-aware scheduling</h2> <p>Hardware changes alone aren’t the whole story. Based on the per-hart and per-tile timelines, I added a lightweight <strong>phase-aware scheduling</strong> policy:</p> <ul> <li>Use simple phase markers from the co-run logs to stagger the peaks of: <ul> <li>Rocket stress loops, and</li> <li>Gemmini’s most bandwidth-intensive phases.</li> </ul> </li> <li>Avoids lining up worst-case bursts from all harts at once.</li> </ul> <p>With tuned memory topology <strong>plus</strong> phase-aware scheduling, I observed:</p> <ul> <li> <strong>Aggregate system throughput</strong> improved by up to <strong>2.7×</strong> under heavy stress.</li> <li>Gemmini’s tile-latency distribution stayed tight, instead of occasionally exploding under unlucky alignments.</li> </ul> <p>This reinforces the idea that <strong>shared-memory behavior is a HW/SW co-design problem</strong>: DRAM channels, L2 banking, controller tuning, and scheduling all have to support the accelerator if its speedups are to survive under real workloads.</p> <hr> <h2 id="what-i-learned">What I learned</h2> <ul> <li>“Accelerator performance” is often dominated by <strong>memory topology + scheduler</strong>, not just by the array itself.</li> <li>Co-run profiling with per-tile logging exposes <strong>structured contention patterns</strong> that you can actually fix; slowdowns aren’t random noise.</li> <li>A memory system that keeps performance in a <strong>tight, predictable band</strong> under co-run stress is just as important as hitting a high single-workload peak.</li> </ul> <p>This project ties together the earlier SHA-3 and Gemmini work into a more complete, heterogeneous picture and points directly toward my current focus on <strong>memory-centric, integration-first architectures</strong>.</p> <hr> <h2 id="code--data-map">Code &amp; data map</h2> <p>Key locations in the <code class="language-plaintext highlighter-rouge">chipyard_hetero</code> branch:</p> <ul> <li> <strong>SoC configs.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">generators/chipyard/src/main/scala/config/</code>: <ul> <li><code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket2Config</code></li> <li><code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket22CHConfig</code></li> <li><code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Rocket22CHL24BanksConfig</code></li> </ul> </li> </ul> </li> <li> <strong>Co-run benchmarks.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">generators/gemmini/software/gemmini-rocc-tests/</code>: <ul> <li> <code class="language-plaintext highlighter-rouge">hetero_gemm_bwtest.c</code> – one-shot 256×256 GEMM + 2×Rocket stressors.</li> <li> <code class="language-plaintext highlighter-rouge">hetero_gemm_bwtest2.c</code> – same, but with 16× 64×64 tiles and per-tile logs.</li> </ul> </li> </ul> </li> <li> <strong>Results &amp; plots.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">sims/verilator/output/chipyard.harness.TestHarness.*</code> – UART logs and cycle dumps for each config.</li> <li> <code class="language-plaintext highlighter-rouge">figs/fig1_gemm_latency.png</code> – GEMM latency vs topology and stress.</li> <li> <code class="language-plaintext highlighter-rouge">figs/fig2_tile_latency.png</code> – tile-latency distributions (1 CH vs 2 CH + 4-bank).</li> </ul> </li> </ul> <p>All of the numbers quoted above can be reproduced from these configs, benchmarks, and measurement scripts in the repo.</p> </body></html>