// Seed: 2190090819
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wand id_2
    , id_6,
    input wire id_3,
    input uwire id_4
);
  assign id_2 = 1 ? -1'h0 : id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    output logic id_0,
    output wire id_1,
    input supply1 _id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5
);
  logic [id_2 : (  1  ==  -1  )] id_7;
  parameter id_8 = 1'b0 + -1 > 1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
  generate
    always @(id_4 or -1) begin : LABEL_0
      if (-1 == {1{1'b0}}) id_0 <= -1;
    end
  endgenerate
  wire id_9;
endmodule
