<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A64 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top"/>Top-level encodings for A64</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="4">op1</td><td class="lr" colspan="25"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          0
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#reserved">Reserved</a></td></tr><tr class="instructiontable"><td class="bitfield">
          1
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#sme">SME encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0001
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0010
        </td><td class="iformname"><a href="#sve">SVE encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0011
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          100x
        </td><td class="iformname"><a href="#dpimm">Data Processing -- Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          101x
        </td><td class="iformname"><a href="#control">Branches, Exception Generating and System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x1x0
        </td><td class="iformname"><a href="#ldst">Loads and Stores</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x101
        </td><td class="iformname"><a href="#dpreg">Data Processing -- Register</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x111
        </td><td class="iformname"><a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a></td></tr></table></div><hr/><h2><a id="reserved"/>Reserved</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="4">0000</td><td class="lr" colspan="9">op1</td><td class="lr" colspan="16"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            000000000
          </td><td class="iformname"><a href="udf_perm_undef.html">UDF</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            != 000000000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            != 00
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sme"/>SME encodings</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="4">0000</td><td class="lr" colspan="15">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxxxxxxxxx
          </td><td class="bitfield">
            x0x
          </td><td class="iformname"><a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxxxxxxxxx
          </td><td class="bitfield">
            x1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            x00
          </td><td class="iformname"><a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            010xxxxxxxxxxxx
          </td><td class="bitfield">
            xx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            010xxxxxxxxxxxx
          </td><td class="bitfield">
            x10
          </td><td class="iformname"><a href="#mortlach_32bit_bin_prod">SME2 Binary Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            110xxxxxxxxxxxx
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            110xxxxxxxxxxxx
          </td><td class="bitfield">
            x1x
          </td><td class="iformname"><a href="#mortlach_16bit_fp_prod">SME FP Outer Product - 16 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xx0
          </td><td class="iformname"><a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            00xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            10xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x0xxxxxxx
          </td><td class="bitfield">
            0xx
          </td><td class="iformname"><a href="#mortlach_ins">SME Move into Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x0xxxxxxx
          </td><td class="bitfield">
            1xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x1xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_ext">SME Move from Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx010xxxxxxxxx
          </td><td class="bitfield">
            x0x
          </td><td class="iformname"><a href="#mortlach_hvadd">SME Add Vector to Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx010xxxxxxxxx
          </td><td class="bitfield">
            x1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            00x011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0000010xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero">SME Zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0000011xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multizero">SME2 Multiple Zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0010010xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero_zt">SME2 Zero Lookup Table</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0010011xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mov_zt">SME2 Move Lookup Table</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            01x001xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            010011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            011011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx00xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx01xxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx01xxxx1xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_1">SME2 Multi-vector - SVE Select</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111000
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111001
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx11101x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx010110x
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx010111x
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxxx10100x
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxxx10101x
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxx01111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxx11x11xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx11xxxx1111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx11xxx01010xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx11xxx1101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            10x1xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            11x1xxxx00xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            11x1xxxx10xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mem">SME Memory</a></td></tr></table></div><hr/><h2><a id="mortlach_64bit_prod"/>SME Outer Product - 64 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="4">0000</td><td class="lr">op1</td><td class="lr" colspan="2">11</td><td class="lr">op2</td><td class="lr" colspan="17"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f64f64_prod">SME FP64 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i64_prod">SME Int16 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f64f64_prod"><a id="mortlach_f64f64_prod"/><h3 class="iclass">SME FP64 outer product</h3><p>These instructions are under <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f64f64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmopa_za_pp_zz.html">FMOPA (non-widening)</a></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmops_za_pp_zz.html">FMOPS (non-widening)</a></td><td>FEAT_SME_F64F64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i16i64_prod"><a id="mortlach_i16i64_prod"/><h3 class="iclass">SME Int16 outer product</h3><p>These instructions are under <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">1</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smopa_za_pp_zz.html">SMOPA (4-way)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smops_za_pp_zz.html">SMOPS (4-way)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sumopa_za_pp_zz.html">SUMOPA</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sumops_za_pp_zz.html">SUMOPS</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usmopa_za_pp_zz.html">USMOPA</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmops_za_pp_zz.html">USMOPS</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umopa_za_pp_zz.html">UMOPA (4-way)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umops_za_pp_zz.html">UMOPS (4-way)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_fp_prod"/>SME FP Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1000000</td><td class="lr">op0</td><td class="lr" colspan="2">10</td><td class="lr">op1</td><td class="lr" colspan="17"/><td class="lr" colspan="2">00</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f32f32_prod">SME FP32 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_b16f32_prod">SME widening BF16 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#mortlach_f16f32_prod">SME FP16 widening outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f32f32_prod"><a id="mortlach_f32f32_prod"/><h3 class="iclass">SME FP32 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f32f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmopa_za_pp_zz.html">FMOPA (non-widening)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmops_za_pp_zz.html">FMOPS (non-widening)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16f32_prod"><a id="mortlach_b16f32_prod"/><h3 class="iclass">SME widening BF16 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="bfmopa_za32_pp_zz.html">BFMOPA (widening)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bfmops_za32_pp_zz.html">BFMOPS (widening)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f32_prod"><a id="mortlach_f16f32_prod"/><h3 class="iclass">SME FP16 widening outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmopa_za32_pp_zz.html">FMOPA (widening)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmops_za32_pp_zz.html">FMOPS (widening)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_bin_prod"/>SME2 Binary Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="10">1000000010</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr" colspan="2">10</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_bini32_prod">SME2 32-bit binary outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_bini32_prod"><a id="mortlach_bini32_prod"/><h3 class="iclass">SME2 32-bit binary outer product</h3><p>These instructions are under <a href="#mortlach_32bit_bin_prod">SME2 Binary Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_bini32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="bmopa_za_pp_zz.html">BMOPA</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bmops_za_pp_zz.html">BMOPS</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_16bit_fp_prod"/>SME FP Outer Product - 16 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="10">1000000110</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_f16f16_prod">SME FP16 non-widening outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_b16b16_prod">SME non-widening BF16 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f16f16_prod"><a id="mortlach_f16f16_prod"/><h3 class="iclass">SME FP16 non-widening outer product</h3><p>These instructions are under <a href="#mortlach_16bit_fp_prod">SME FP Outer Product - 16 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmopa_za_pp_zz.html">FMOPA (non-widening)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmops_za_pp_zz.html">FMOPS (non-widening)</a></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16b16_prod"><a id="mortlach_b16b16_prod"/><h3 class="iclass">SME non-widening BF16 outer product</h3><p>These instructions are under <a href="#mortlach_16bit_fp_prod">SME FP Outer Product - 16 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16b16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="bfmopa_za_pp_zz.html">BFMOPA (non-widening)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bfmops_za_pp_zz.html">BFMOPS (non-widening)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_int_prod"/>SME Integer Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1010000</td><td class="lr" colspan="1"/><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#mortlach_i16i32_prod">SME2 Int16 two-way outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_i8i32_prod">SME Int8 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_i16i32_prod"><a id="mortlach_i16i32_prod"/><h3 class="iclass">SME2 Int16 two-way outer product</h3><p>These instructions are under <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smopa_za32_pp_zz.html">SMOPA (2-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smops_za32_pp_zz.html">SMOPS (2-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umopa_za32_pp_zz.html">UMOPA (2-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umops_za32_pp_zz.html">UMOPS (2-way)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i8i32_prod"><a id="mortlach_i8i32_prod"/><h3 class="iclass">SME Int8 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">0</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i8i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smopa_za_pp_zz.html">SMOPA (4-way)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smops_za_pp_zz.html">SMOPS (4-way)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sumopa_za_pp_zz.html">SUMOPA</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sumops_za_pp_zz.html">SUMOPS</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usmopa_za_pp_zz.html">USMOPA</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmops_za_pp_zz.html">USMOPS</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umopa_za_pp_zz.html">UMOPA (4-way)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umops_za_pp_zz.html">UMOPS (4-way)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_ctg"/>SME2 Multi-vector - Memory (Contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">101000000</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="13"/><td class="lr">op2</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_ctg"><a id="mortlach_multi2_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mz_p_br.html">LD1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mz_p_br.html">LDNT1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mz_p_br.html">LD1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mz_p_br.html">LDNT1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mz_p_br.html">LD1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mz_p_br.html">LDNT1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mz_p_br.html">LD1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mz_p_br.html">LDNT1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_ctg"><a id="mortlach_multi4_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mz_p_br.html">LD1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mz_p_br.html">LDNT1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mz_p_br.html">LD1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mz_p_br.html">LDNT1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mz_p_br.html">LD1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mz_p_br.html">LDNT1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mz_p_br.html">LD1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mz_p_br.html">LDNT1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_ctg"><a id="mortlach_multi2_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mz_p_br.html">ST1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mz_p_br.html">STNT1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mz_p_br.html">ST1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mz_p_br.html">STNT1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mz_p_br.html">ST1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mz_p_br.html">STNT1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mz_p_br.html">ST1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mz_p_br.html">STNT1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_ctg"><a id="mortlach_multi4_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mz_p_br.html">ST1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mz_p_br.html">STNT1B (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mz_p_br.html">ST1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mz_p_br.html">STNT1H (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mz_p_br.html">ST1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mz_p_br.html">STNT1W (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mz_p_br.html">ST1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mz_p_br.html">STNT1D (scalar plus scalar, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_ctg"><a id="mortlach_multi2_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mz_p_bi.html">LD1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mz_p_bi.html">LDNT1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mz_p_bi.html">LD1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mz_p_bi.html">LDNT1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mz_p_bi.html">LD1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mz_p_bi.html">LDNT1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mz_p_bi.html">LD1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mz_p_bi.html">LDNT1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_ctg"><a id="mortlach_multi4_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mz_p_bi.html">LD1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mz_p_bi.html">LDNT1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mz_p_bi.html">LD1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mz_p_bi.html">LDNT1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mz_p_bi.html">LD1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mz_p_bi.html">LDNT1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mz_p_bi.html">LD1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mz_p_bi.html">LDNT1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_ctg"><a id="mortlach_multi2_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mz_p_bi.html">ST1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mz_p_bi.html">STNT1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mz_p_bi.html">ST1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mz_p_bi.html">STNT1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mz_p_bi.html">ST1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mz_p_bi.html">STNT1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mz_p_bi.html">ST1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mz_p_bi.html">STNT1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_ctg"><a id="mortlach_multi4_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mz_p_bi.html">ST1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mz_p_bi.html">STNT1B (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mz_p_bi.html">ST1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mz_p_bi.html">STNT1H (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mz_p_bi.html">ST1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mz_p_bi.html">STNT1W (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mz_p_bi.html">ST1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mz_p_bi.html">STNT1D (scalar plus immediate, consecutive registers)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_nctg"/>SME2 Multi-vector - Memory (Strided)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">101000010</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_nctg"><a id="mortlach_multi2_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mzx_p_br.html">LD1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mzx_p_br.html">LDNT1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mzx_p_br.html">LD1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mzx_p_br.html">LDNT1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mzx_p_br.html">LD1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mzx_p_br.html">LDNT1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mzx_p_br.html">LD1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mzx_p_br.html">LDNT1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_nctg"><a id="mortlach_multi4_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mzx_p_br.html">LD1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mzx_p_br.html">LDNT1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mzx_p_br.html">LD1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mzx_p_br.html">LDNT1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mzx_p_br.html">LD1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mzx_p_br.html">LDNT1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mzx_p_br.html">LD1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mzx_p_br.html">LDNT1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_nctg"><a id="mortlach_multi2_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mzx_p_br.html">ST1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mzx_p_br.html">STNT1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mzx_p_br.html">ST1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mzx_p_br.html">STNT1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mzx_p_br.html">ST1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mzx_p_br.html">STNT1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mzx_p_br.html">ST1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mzx_p_br.html">STNT1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_nctg"><a id="mortlach_multi4_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mzx_p_br.html">ST1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mzx_p_br.html">STNT1B (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mzx_p_br.html">ST1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mzx_p_br.html">STNT1H (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mzx_p_br.html">ST1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mzx_p_br.html">STNT1W (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mzx_p_br.html">ST1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mzx_p_br.html">STNT1D (scalar plus scalar, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_nctg"><a id="mortlach_multi2_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mzx_p_bi.html">LD1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mzx_p_bi.html">LDNT1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mzx_p_bi.html">LD1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mzx_p_bi.html">LDNT1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mzx_p_bi.html">LD1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mzx_p_bi.html">LDNT1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mzx_p_bi.html">LD1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mzx_p_bi.html">LDNT1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_nctg"><a id="mortlach_multi4_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_mzx_p_bi.html">LD1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_mzx_p_bi.html">LDNT1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_mzx_p_bi.html">LD1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_mzx_p_bi.html">LDNT1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_mzx_p_bi.html">LD1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_mzx_p_bi.html">LDNT1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_mzx_p_bi.html">LD1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_mzx_p_bi.html">LDNT1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_nctg"><a id="mortlach_multi2_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mzx_p_bi.html">ST1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mzx_p_bi.html">STNT1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mzx_p_bi.html">ST1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mzx_p_bi.html">STNT1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mzx_p_bi.html">ST1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mzx_p_bi.html">STNT1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mzx_p_bi.html">ST1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mzx_p_bi.html">STNT1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_nctg"><a id="mortlach_multi4_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="st1b_mzx_p_bi.html">ST1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1b_mzx_p_bi.html">STNT1B (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="st1h_mzx_p_bi.html">ST1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1h_mzx_p_bi.html">STNT1H (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_mzx_p_bi.html">ST1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1w_mzx_p_bi.html">STNT1W (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_mzx_p_bi.html">ST1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="stnt1d_mzx_p_bi.html">STNT1D (scalar plus immediate, strided registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ins"/>SME Move into Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">000</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr" colspan="1">0</td><td class="lr">op5</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="mova_za_mz2.html">MOVA (vector to array, two registers)</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="mova_za_mz4.html">MOVA (vector to array, four registers)</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_insert_pred">SME move vector to array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_insert_ctg">SME2 move vector to tile, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_insert_ctg">SME2 move vector to tile, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_insert_pred"><a id="mortlach_insert_pred"/><h3 class="iclass">SME move vector to array</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a>
            —
            <a href="mova_za_p_rz.html#mova_za_p_rz_b">8-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a>
            —
            <a href="mova_za_p_rz.html#mova_za_p_rz_h">16-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a>
            —
            <a href="mova_za_p_rz.html#mova_za_p_rz_w">32-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a>
            —
            <a href="mova_za_p_rz.html#mova_za_p_rz_d">64-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a>
            —
            <a href="mova_za_p_rz.html#mova_za_p_rz_q">128-bit</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_insert_ctg"><a id="mortlach_multi2_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, two registers</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a>
            —
            <a href="mova_za2_z.html#mova_za2_z_b1">8-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a>
            —
            <a href="mova_za2_z.html#mova_za2_z_h1">16-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a>
            —
            <a href="mova_za2_z.html#mova_za2_z_w1">32-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a>
            —
            <a href="mova_za2_z.html#mova_za2_z_d1">64-bit</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_insert_ctg"><a id="mortlach_multi4_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, four registers</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>
            —
            <a href="mova_za4_z.html#mova_za4_z_b1">8-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>
            —
            <a href="mova_za4_z.html#mova_za4_z_h1">16-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>
            —
            <a href="mova_za4_z.html#mova_za4_z_w1">32-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>
            —
            <a href="mova_za4_z.html#mova_za4_z_d1">64-bit</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ext"/>SME Move from Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">000</td><td class="lr">op1</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="2">op4</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op5</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="mova_mz_za2.html">MOVA (array to vector, two registers)</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="movaz_mz_za2.html">MOVAZ (array to vector, two registers)</a></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="mova_mz_za4.html">MOVA (array to vector, four registers)</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="movaz_mz_za4.html">MOVAZ (array to vector, four registers)</a></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_zero">SME zeroing move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_pred">SME move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_ctg">SME2 move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_zero">SME2 zeroing move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_ctg">SME2 move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_zero">SME2 zeroing move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zero"><a id="mortlach_extract_zero"/><h3 class="iclass">SME zeroing move array to vector</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a>
            —
            <a href="movaz_z_rza.html#movaz_z_rza_b">8-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a>
            —
            <a href="movaz_z_rza.html#movaz_z_rza_h">16-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a>
            —
            <a href="movaz_z_rza.html#movaz_z_rza_w">32-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a>
            —
            <a href="movaz_z_rza.html#movaz_z_rza_d">64-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a>
            —
            <a href="movaz_z_rza.html#movaz_z_rza_q">128-bit</a></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_extract_pred"><a id="mortlach_extract_pred"/><h3 class="iclass">SME move array to vector</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr">0</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a>
            —
            <a href="mova_z_p_rza.html#mova_z_p_rza_b">8-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a>
            —
            <a href="mova_z_p_rza.html#mova_z_p_rza_h">16-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a>
            —
            <a href="mova_z_p_rza.html#mova_z_p_rza_w">32-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a>
            —
            <a href="mova_z_p_rza.html#mova_z_p_rza_d">64-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a>
            —
            <a href="mova_z_p_rza.html#mova_z_p_rza_q">128-bit</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_ctg"><a id="mortlach_multi2_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, two registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a>
            —
            <a href="mova_mz2_za.html#mova_mz2_za_b1">8-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a>
            —
            <a href="mova_mz2_za.html#mova_mz2_za_h1">16-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a>
            —
            <a href="mova_mz2_za.html#mova_mz2_za_w1">32-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a>
            —
            <a href="mova_mz2_za.html#mova_mz2_za_d1">64-bit</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_zero"><a id="mortlach_multi2_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, two registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a>
            —
            <a href="movaz_mz2_za.html#movaz_mz2_za_b1">8-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a>
            —
            <a href="movaz_mz2_za.html#movaz_mz2_za_h1">16-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a>
            —
            <a href="movaz_mz2_za.html#movaz_mz2_za_w1">32-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a>
            —
            <a href="movaz_mz2_za.html#movaz_mz2_za_d1">64-bit</a></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_ctg"><a id="mortlach_multi4_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, four registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a>
            —
            <a href="mova_mz4_za.html#mova_mz4_za_b1">8-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a>
            —
            <a href="mova_mz4_za.html#mova_mz4_za_h1">16-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a>
            —
            <a href="mova_mz4_za.html#mova_mz4_za_w1">32-bit</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a>
            —
            <a href="mova_mz4_za.html#mova_mz4_za_d1">64-bit</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_zero"><a id="mortlach_multi4_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, four registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a>
            —
            <a href="movaz_mz4_za.html#movaz_mz4_za_b1">8-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a>
            —
            <a href="movaz_mz4_za.html#movaz_mz4_za_h1">16-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a>
            —
            <a href="movaz_mz4_za.html#movaz_mz4_za_w1">32-bit</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a>
            —
            <a href="movaz_mz4_za.html#movaz_mz4_za_d1">64-bit</a></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_hvadd"/>SME Add Vector to Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="3">010</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_addhv">SME add vector to array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_addhv"><a id="mortlach_addhv"/><h3 class="iclass">SME add vector to array</h3><p>These instructions are under <a href="#mortlach_hvadd">SME Add Vector to Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_addhv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xx</td><td class="iformname"><a href="addha_za_pp_z.html">ADDHA</a>
            —
            <a href="addha_za_pp_z.html#addha_za_pp_z_32">32-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0xx</td><td class="iformname"><a href="addva_za_pp_z.html">ADDVA</a>
            —
            <a href="addva_za_pp_z.html#addva_za_pp_z_32">32-bit</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="addha_za_pp_z.html">ADDHA</a>
            —
            <a href="addha_za_pp_z.html#addha_za_pp_z_64">64-bit</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="addva_za_pp_z.html">ADDVA</a>
            —
            <a href="addva_za_pp_z.html#addva_za_pp_z_64">64-bit</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero"/>SME Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000000010</td><td class="lr" colspan="10">op0</td><td class="lr" colspan="8"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><a href="zero_za_i.html">ZERO (tile)</a></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multizero"/>SME2 Multiple Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000000011</td><td class="lr" colspan="5"/><td class="lr" colspan="10">op0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><a href="#mortlach_multi_zero">SME multiple vectors zero array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi_zero"><a id="mortlach_multi_zero"/><h3 class="iclass">SME multiple vectors zero array</h3><p>These instructions are under <a href="#mortlach_multizero">SME2 Multiple Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x1x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="zero_za1_ri.html">ZERO (single-vector)</a>
            —
            <a href="zero_za1_ri.html#zero_za1_ri_2">two ZA single-vectors</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="zero_za2_ri.html">ZERO (double-vector)</a>
            —
            <a href="zero_za2_ri.html#zero_za2_ri_1">one ZA double-vector</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0xx</td><td class="iformname"><a href="zero_za2_ri.html">ZERO (double-vector)</a>
            —
            <a href="zero_za2_ri.html#zero_za2_ri_2">two ZA double-vectors</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0xx</td><td class="iformname"><a href="zero_za2_ri.html">ZERO (double-vector)</a>
            —
            <a href="zero_za2_ri.html#zero_za2_ri_4">four ZA double-vectors</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><a href="zero_za1_ri.html">ZERO (single-vector)</a>
            —
            <a href="zero_za1_ri.html#zero_za1_ri_4">four ZA single-vectors</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xx</td><td class="iformname"><a href="zero_za4_ri.html">ZERO (quad-vector)</a>
            —
            <a href="zero_za4_ri.html#zero_za4_ri_1">one ZA quad-vector</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">00x</td><td class="iformname"><a href="zero_za4_ri.html">ZERO (quad-vector)</a>
            —
            <a href="zero_za4_ri.html#zero_za4_ri_2">two ZA quad-vectors</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">00x</td><td class="iformname"><a href="zero_za4_ri.html">ZERO (quad-vector)</a>
            —
            <a href="zero_za4_ri.html#zero_za4_ri_4">four ZA quad-vectors</a></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero_zt"/>SME2 Zero Lookup Table</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000010010</td><td class="lr" colspan="14">op0</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000000000000
            </td><td class="iformname"><a href="#mortlach_zero_zt">SME2 zero lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000000000000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass">SME2 zero lookup table</h3><p>These instructions are under <a href="#sme">SME encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="zero_zt_i.html">ZERO (ZT0)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass">SME2 zero lookup table</h3><p>These instructions are under <a href="#mortlach_zero_zt">SME2 Zero Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="zero_zt_i.html">ZERO (ZT0)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_mov_zt"/>SME2 Move Lookup Table</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000010011</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_extract_zt">SME2 move from lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_insert_zt">SME2 move into lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zt"><a id="mortlach_extract_zt"/><h3 class="iclass">SME2 move from lookup table</h3><p>These instructions are under <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011111</td><td class="iformname"><a href="movt_r_zt.html">MOVT (ZT0 to scalar)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_insert_zt"><a id="mortlach_insert_zt"/><h3 class="iclass">SME2 move into lookup table</h3><p>These instructions are under <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011111</td><td class="iformname"><a href="movt_zt_r.html">MOVT (scalar to ZT0)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_ctg"/>SME2 Expand Lookup Table (Contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000001</td><td class="lr">op0</td><td class="lr" colspan="3">001</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_ctg">SME2 lookup table expand four contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_expand_2dst_ctg">SME2 lookup table expand two contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_expand_1dst">SME2 lookup table expand one register</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_ctg"><a id="mortlach_expand_4dst_ctg"/><h3 class="iclass">SME2 lookup table expand four contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><a href="luti4_mz4_ztz.html">LUTI4 (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><a href="luti2_mz4_ztz.html">LUTI2 (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_ctg"><a id="mortlach_expand_2dst_ctg"/><h3 class="iclass">SME2 lookup table expand two contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><a href="luti4_mz2_ztz.html">LUTI4 (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><a href="luti2_mz2_ztz.html">LUTI2 (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_1dst"><a id="mortlach_expand_1dst"/><h3 class="iclass">SME2 lookup table expand one register</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">opc</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_1dst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">00</td><td class="iformname"><a href="luti4_z_ztz.html">LUTI4 (single)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">00</td><td class="iformname"><a href="luti2_z_ztz.html">LUTI2 (single)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_nctg"/>SME2 Expand Lookup Table (Non-contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="13">1100000010011</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_nctg">SME2 lookup table expand four non-contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              x1
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_expand_2dst_nctg">SME2 lookup table expand two non-contiguous registers</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_nctg"><a id="mortlach_expand_4dst_nctg"/><h3 class="iclass">SME2 lookup table expand four non-contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">Zdh</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">Zdl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><a href="luti4_mz4_ztz.html">LUTI4 (four registers)</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><a href="luti2_mz4_ztz.html">LUTI2 (four registers)</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_nctg"><a id="mortlach_expand_2dst_nctg"/><h3 class="iclass">SME2 lookup table expand two non-contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">Zdh</td><td class="lr">0</td><td class="lr" colspan="3">Zdl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><a href="luti4_mz2_ztz.html">LUTI4 (two registers)</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><a href="luti2_mz2_ztz.html">LUTI2 (two registers)</a></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_1"/>SME2 Multi-vector - Indexed (One register)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">00</td><td class="lr" colspan="7"/><td class="lr">op1</td><td class="lr" colspan="9"/><td class="lr">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA one source 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA one source 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_fma_long_idx">SME2 multi-vec indexed long FMA one source</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_idx">SME2 multi-vec indexed long MLA one source</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_s"><a id="mortlach_multi1_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i4h</td><td class="lr" colspan="2">Rv</td><td class="lr" colspan="3">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzi.html">USMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sumlall_za_zzi.html">SUMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_d"><a id="mortlach_multi1_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_fma_long_idx"><a id="mortlach_multi1_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA one source</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzi.html">FMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzi.html">FMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzi.html">BFMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzi.html">BFMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_idx"><a id="mortlach_multi1_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA one source</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzi.html">SMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzi.html">SMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzi.html">UMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzi.html">UMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_2"/>SME2 Multi-vector - Indexed (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA two sources 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_h">SME2 multi-vec ternary indexed two registers 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_s">SME2 multi-vec ternary indexed two registers 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA two sources 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_fma_long_idx">SME2 multi-vec indexed long FMA two sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_zza_idx_d">SME2 multi-vec ternary indexed two registers 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_mla_long_idx">SME2 multi-vec indexed long MLA two sources</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_s"><a id="mortlach_multi2_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usmlall_za_zzi.html">USMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sumlall_za_zzi.html">SUMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_h"><a id="mortlach_multi2_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 16-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzi.html">BFMLA (multiple and indexed vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzi.html">BFMLS (multiple and indexed vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_s"><a id="mortlach_multi2_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="fvdot_za_zzi.html">FVDOT</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="bfvdot_za_zzi.html">BFVDOT</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="svdot_za32_zzi.html">SVDOT (2-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="uvdot_za32_zzi.html">UVDOT (2-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="sdot_za32_zzi.html">SDOT (2-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="fdot_za_zzi.html">FDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="udot_za32_zzi.html">UDOT (2-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="bfdot_za_zzi.html">BFDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="sdot_za_zzi.html">SDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="usdot_za_zzi.html">USDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="udot_za_zzi.html">UDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="sudot_za_zzi.html">SUDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_d"><a id="mortlach_multi2_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fma_long_idx"><a id="mortlach_multi2_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzi.html">FMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzi.html">FMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzi.html">BFMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzi.html">BFMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_d"><a id="mortlach_multi2_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="sdot_za_zzi.html">SDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="udot_za_zzi.html">UDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_idx"><a id="mortlach_multi2_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzi.html">SMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzi.html">SMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzi.html">UMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzi.html">UMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_3"/>SME2 Multi-vector - Indexed (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="2">op2</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA four sources 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_h">SME2 multi-vec ternary indexed four registers 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_s">SME2 multi-vec ternary indexed four registers 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA four sources 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fma_long_idx">SME2 multi-vec indexed long FMA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_d">SME2 multi-vec ternary indexed four registers 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_mla_long_idx">SME2 multi-vec indexed long MLA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_s"><a id="mortlach_multi4_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usmlall_za_zzi.html">USMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sumlall_za_zzi.html">SUMLALL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_h"><a id="mortlach_multi4_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 16-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzi.html">BFMLA (multiple and indexed vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzi.html">BFMLS (multiple and indexed vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_s"><a id="mortlach_multi4_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="svdot_za_zzi.html">SVDOT (4-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="usvdot_za_zzi.html">USVDOT</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="uvdot_za_zzi.html">UVDOT (4-way)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="suvdot_za_zzi.html">SUVDOT</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="sdot_za32_zzi.html">SDOT (2-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="fdot_za_zzi.html">FDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="udot_za32_zzi.html">UDOT (2-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="bfdot_za_zzi.html">BFDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="sdot_za_zzi.html">SDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="usdot_za_zzi.html">USDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="udot_za_zzi.html">UDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="sudot_za_zzi.html">SUDOT (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_d"><a id="mortlach_multi4_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzi.html">SMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsll_za_zzi.html">SMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzi.html">UMLALL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsll_za_zzi.html">UMLSLL (multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fma_long_idx"><a id="mortlach_multi4_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA four sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzi.html">FMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzi.html">FMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzi.html">BFMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzi.html">BFMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_d"><a id="mortlach_multi4_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr">op</td><td class="lr">i1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fmla_za_zzi.html">FMLA (multiple and indexed vector)</a></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="sdot_za_zzi.html">SDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="fmls_za_zzi.html">FMLS (multiple and indexed vector)</a></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="udot_za_zzi.html">UDOT (4-way, multiple and indexed vector)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="svdot_za_zzi.html">SVDOT (4-way)</a></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="uvdot_za_zzi.html">UVDOT (4-way)</a></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_idx"><a id="mortlach_multi4_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzi.html">SMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzi.html">SMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzi.html">UMLAL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzi.html">UMLSL (multiple and indexed vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_1"/>SME2 Multi-vector - SVE Select</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">100</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="sel_mz_p_zz.html">SEL</a>
                      —
                      <a href="sel_mz_p_zz.html#sel_mz_p_zz_4">Four registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="sel_mz_p_zz.html">SEL</a>
                      —
                      <a href="sel_mz_p_zz.html#sel_mz_p_zz_2">Two registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multi_sve_3"/>SME2 Multi-vector - SVE Constructive Binary</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">110</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="8"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_long_zip">SME2 multi-vec quadwords ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_qrshr">SME2 multi-vec saturating shift right narrow two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_fclamp">SME2 multi-vec FCLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_clamp_int">SME2 multi-vec CLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fclamp">SME2 multi-vec FCLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_clamp_int">SME2 multi-vec CLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_zip">SME2 multi-vec ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_qrshr">SME2 multi-vec saturating shift right narrow four registers</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_long_zip"><a id="mortlach_multi2_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="zip_mz_zz.html">ZIP (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uzp_mz_zz.html">UZP (two registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_qrshr"><a id="mortlach_multi2_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshr_z_mz2.html">SQRSHR (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshr_z_mz2.html">UQRSHR (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshru_z_mz2.html">SQRSHRU (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fclamp"><a id="mortlach_multi2_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><a href="fclamp_mz_zz.html">FCLAMP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="bfclamp_mz_zz.html">BFCLAMP</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_clamp_int"><a id="mortlach_multi2_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sclamp_mz_zz.html">SCLAMP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uclamp_mz_zz.html">UCLAMP</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fclamp"><a id="mortlach_multi4_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><a href="fclamp_mz_zz.html">FCLAMP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="bfclamp_mz_zz.html">BFCLAMP</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_clamp_int"><a id="mortlach_multi4_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sclamp_mz_zz.html">SCLAMP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uclamp_mz_zz.html">UCLAMP</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_zip"><a id="mortlach_multi2_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="zip_mz_zz.html">ZIP (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uzp_mz_zz.html">UZP (two registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_qrshr"><a id="mortlach_multi4_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tsize</td><td class="lr">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshr_z_mz4.html">SQRSHR (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshr_z_mz4.html">UQRSHR (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshru_z_mz4.html">SQRSHRU (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshrn_z_mz4.html">SQRSHRN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshrn_z_mz4.html">UQRSHRN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshrun_z_mz4.html">SQRSHRUN</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_4"/>SME2 Multi-vector - SVE Constructive Unary</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="6">111000</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_fpint_cvrt">SME2 multi-vec FP to int convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_intfp_cvrt">SME2 multi-vec int to FP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fpint_cvrt">SME2 multi-vec FP to int convert four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_intfp_cvrt">SME2 multi-vec int to FP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_long_zip">SME2 multi-vec quadwords ZIP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              x00
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_fp_cvrt">SME2 multi-vec FP down convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_int_cvrt">SME2 multi-vec int down convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_fp_cvrt">SME2 multi-vec convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              x01
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x01
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_int">SME2 multi-vec unpack two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_frint">SME2 multi-vec FRINT two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_narrow_int_cvrt">SME2 multi-vec int down convert four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_wide_int">SME2 multi-vec unpack four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_zip">SME2 multi-vec ZIP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_frint">SME2 multi-vec FRINT four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fpint_cvrt"><a id="mortlach_multi2_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_mz_z.html">FCVTZS</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_mz_z.html">FCVTZU</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_intfp_cvrt"><a id="mortlach_multi2_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="scvtf_mz_z.html">SCVTF</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_mz_z.html">UCVTF</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fpint_cvrt"><a id="mortlach_multi4_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_mz_z.html">FCVTZS</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_mz_z.html">FCVTZU</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_intfp_cvrt"><a id="mortlach_multi4_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="scvtf_mz_z.html">SCVTF</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_mz_z.html">UCVTF</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_long_zip"><a id="mortlach_multi4_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="zip_mz_z.html">ZIP (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uzp_mz_z.html">UZP (four registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_fp_cvrt"><a id="mortlach_multi2_narrow_fp_cvrt"/><h3 class="iclass">SME2 multi-vec FP down convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">N</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcvt_z_mz2.html">FCVT (narrowing)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtn_z_mz2.html">FCVTN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfcvt_z_mz2.html">BFCVT</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfcvtn_z_mz2.html">BFCVTN</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_int_cvrt"><a id="mortlach_multi2_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvt_z_mz2.html">SQCVT (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqcvt_z_mz2.html">UQCVT (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvtu_z_mz2.html">SQCVTU (two registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_fp_cvrt"><a id="mortlach_multi2_wide_fp_cvrt"/><h3 class="iclass">SME2 multi-vec convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fcvt_mz2_z.html">FCVT (widening)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fcvtl_mz2_z.html">FCVTL</a></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_int"><a id="mortlach_multi2_wide_int"/><h3 class="iclass">SME2 multi-vec unpack two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sunpk_mz_z.html">SUNPK</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uunpk_mz_z.html">UUNPK</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_frint"><a id="mortlach_multi2_frint"/><h3 class="iclass">SME2 multi-vec FRINT two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="frintn_mz_z.html">FRINTN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="frintp_mz_z.html">FRINTP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><a href="frintm_mz_z.html">FRINTM</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><a href="frinta_mz_z.html">FRINTA</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_narrow_int_cvrt"><a id="mortlach_multi4_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sz</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">N</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvt_z_mz4.html">SQCVT (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqcvt_z_mz4.html">UQCVT (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvtn_z_mz4.html">SQCVTN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqcvtn_z_mz4.html">UQCVTN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvtu_z_mz4.html">SQCVTU (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqcvtun_z_mz4.html">SQCVTUN</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_wide_int"><a id="mortlach_multi4_wide_int"/><h3 class="iclass">SME2 multi-vec unpack four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sunpk_mz_z.html">SUNPK</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uunpk_mz_z.html">UUNPK</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_zip"><a id="mortlach_multi4_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="zip_mz_z.html">ZIP (four registers)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uzp_mz_z.html">UZP (four registers)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_frint"><a id="mortlach_multi4_frint"/><h3 class="iclass">SME2 multi-vec FRINT four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="frintn_mz_z.html">FRINTN</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="frintp_mz_z.html">FRINTP</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><a href="frintm_mz_z.html">FRINTM</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><a href="frinta_mz_z.html">FRINTA</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2c"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="4"/><td class="lr" colspan="6">010110</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"/><td class="lr">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_mm">SME2 multiple vectors int min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_mm">SME2 multiple vectors FP min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_mm">SME2 multiple vectors shift two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="sqdmulh_mz_zzw.html">SQDMULH (multiple vectors)</a>
                      —
                      <a href="sqdmulh_mz_zzw.html#sqdmulh_mz_zzw_2x2">Two registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_mm"><a id="mortlach_multi2_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smax_mz_zzw.html">SMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umax_mz_zzw.html">UMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smin_mz_zzw.html">SMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umin_mz_zzw.html">UMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_mm"><a id="mortlach_multi2_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmax_mz_zzw.html">FMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmin_mz_zzw.html">FMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmaxnm_mz_zzw.html">FMAXNM (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fminnm_mz_zzw.html">FMINNM (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmax_mz_zzw.html">BFMAX (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmin_mz_zzw.html">BFMIN (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmaxnm_mz_zzw.html">BFMAXNM (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfminnm_mz_zzw.html">BFMINNM (multiple vectors)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_mm"><a id="mortlach_multi2_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="srshl_mz_zzw.html">SRSHL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="urshl_mz_zzw.html">URSHL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2d"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3"/><td class="lr">op0</td><td class="lr" colspan="6">010111</td><td class="lr">op1</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_mm">SME2 multiple vectors int min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_mm">SME2 multiple vectors FP min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0x00x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_mm">SME2 multiple vectors shift four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="sqdmulh_mz_zzw.html">SQDMULH (multiple vectors)</a>
                      —
                      <a href="sqdmulh_mz_zzw.html#sqdmulh_mz_zzw_4x4">Four registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_mm"><a id="mortlach_multi4_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smax_mz_zzw.html">SMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umax_mz_zzw.html">UMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smin_mz_zzw.html">SMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umin_mz_zzw.html">UMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_mm"><a id="mortlach_multi4_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmax_mz_zzw.html">FMAX (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmin_mz_zzw.html">FMIN (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmaxnm_mz_zzw.html">FMAXNM (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fminnm_mz_zzw.html">FMINNM (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmax_mz_zzw.html">BFMAX (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmin_mz_zzw.html">BFMIN (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmaxnm_mz_zzw.html">BFMAXNM (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfminnm_mz_zzw.html">BFMINNM (multiple vectors)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_mm"><a id="mortlach_multi4_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="srshl_mz_zzw.html">SRSHL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="urshl_mz_zzw.html">URSHL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2a"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4"/><td class="lr" colspan="5">10100</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"/><td class="lr">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_sm">SME2 single-multi int min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_sm">SME2 single-multi FP min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_sm">SME2 single-multi shift two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="add_mz_zzv.html">ADD (to vector)</a>
                      —
                      <a href="add_mz_zzv.html#add_mz_zzv_2x1">Two registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="sqdmulh_mz_zzv.html">SQDMULH (multiple and single vector)</a>
                      —
                      <a href="sqdmulh_mz_zzv.html#sqdmulh_mz_zzv_2x1">Two registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_sm"><a id="mortlach_multi2_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smax_mz_zzv.html">SMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umax_mz_zzv.html">UMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smin_mz_zzv.html">SMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umin_mz_zzv.html">UMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_sm"><a id="mortlach_multi2_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmax_mz_zzv.html">FMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmin_mz_zzv.html">FMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmaxnm_mz_zzv.html">FMAXNM (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fminnm_mz_zzv.html">FMINNM (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmax_mz_zzv.html">BFMAX (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmin_mz_zzv.html">BFMIN (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmaxnm_mz_zzv.html">BFMAXNM (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfminnm_mz_zzv.html">BFMINNM (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_sm"><a id="mortlach_multi2_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="srshl_mz_zzv.html">SRSHL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="urshl_mz_zzv.html">URSHL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2b"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4"/><td class="lr" colspan="5">10101</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_sm">SME2 single-multi int min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_sm">SME2 single-multi FP min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x00x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_sm">SME2 single-multi shift four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="add_mz_zzv.html">ADD (to vector)</a>
                      —
                      <a href="add_mz_zzv.html#add_mz_zzv_4x1">Four registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="sqdmulh_mz_zzv.html">SQDMULH (multiple and single vector)</a>
                      —
                      <a href="sqdmulh_mz_zzv.html#sqdmulh_mz_zzv_4x1">Four registers</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_sm"><a id="mortlach_multi4_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smax_mz_zzv.html">SMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umax_mz_zzv.html">UMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smin_mz_zzv.html">SMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umin_mz_zzv.html">UMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_sm"><a id="mortlach_multi4_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmax_mz_zzv.html">FMAX (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmin_mz_zzv.html">FMIN (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmaxnm_mz_zzv.html">FMAXNM (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fminnm_mz_zzv.html">FMINNM (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmax_mz_zzv.html">BFMAX (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmin_mz_zzv.html">BFMIN (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmaxnm_mz_zzv.html">BFMAXNM (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfminnm_mz_zzv.html">BFMINNM (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_sm"><a id="mortlach_multi4_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="srshl_mz_zzv.html">SRSHL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="urshl_mz_zzv.html">URSHL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_1"/>SME2 Multi-vector - Multiple and Single Array Vectors</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000010</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="5"/><td class="lr" colspan="4">op3</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_sm">SME2 single-multi long FMA two sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_fma_long_sm">SME2 multiple and single vector long FMA one source</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_mixed_dot_sm">SME2 single-multi mixed dot product two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_sm">SME2 single-multi long FMA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_mixed_dot_sm">SME2 single-multi mixed dot product four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_sm">SME2 single-multi long MLA two sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_sm">SME2 multiple and single vector long MLA one source</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_sm">SME2 single-multi two-way dot product two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_sm">SME2 single-multi long MLA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_sm">SME2 single-multi two-way dot product four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx0
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_sm">SME2 single-multi long long MLA two sources</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_long_sm">SME2 multiple and single vector long long FMA one source</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_fpdot_sm">SME2 single-multi FP dot product two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x0xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_sm">SME2 single-multi four-way dot product two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_sm">SME2 single-multi ternary FP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_sm">SME2 single-multi ternary int two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_sm">SME2 single-multi ternary FP16 two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx0
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_sm">SME2 single-multi long long MLA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_sm">SME2 single-multi FP dot product four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x0xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_sm">SME2 single-multi four-way dot product four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_sm">SME2 single-multi ternary FP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_sm">SME2 single-multi ternary int four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_sm">SME2 single-multi ternary FP16 four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_sm"><a id="mortlach_multi2_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzv.html">FMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzv.html">FMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzv.html">BFMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzv.html">BFMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_fma_long_sm"><a id="mortlach_multi1_zz_za_fma_long_sm"/><h3 class="iclass">SME2 multiple and single vector long FMA one source</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzv.html">FMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzv.html">FMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzv.html">BFMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzv.html">BFMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_mixed_dot_sm"><a id="mortlach_multi2_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi mixed dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="usdot_za_zzv.html">USDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sudot_za_zzv.html">SUDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_sm"><a id="mortlach_multi4_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi long FMA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzv.html">FMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzv.html">FMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzv.html">BFMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzv.html">BFMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_mixed_dot_sm"><a id="mortlach_multi4_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi mixed dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="usdot_za_zzv.html">USDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sudot_za_zzv.html">SUDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_sm"><a id="mortlach_multi2_zz_za_mla_long_sm"/><h3 class="iclass">SME2 single-multi long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzv.html">SMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzv.html">SMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzv.html">UMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzv.html">UMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_sm"><a id="mortlach_multi1_zz_za_mla_long_sm"/><h3 class="iclass">SME2 multiple and single vector long MLA one source</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzv.html">SMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzv.html">SMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzv.html">UMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzv.html">UMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_sm"><a id="mortlach_multi2_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi two-way dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za32_zzv.html">SDOT (2-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za32_zzv.html">UDOT (2-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_sm"><a id="mortlach_multi4_zz_za_mla_long_sm"/><h3 class="iclass">SME2 single-multi long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzv.html">SMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzv.html">SMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzv.html">UMLAL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzv.html">UMLSL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_sm"><a id="mortlach_multi4_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi two-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za32_zzv.html">SDOT (2-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za32_zzv.html">UDOT (2-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_sm"><a id="mortlach_multi2_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi long long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzv.html">SMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzv.html">SMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzv.html">UMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzv.html">UMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzv.html">USMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sumlall_za_zzv.html">SUMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_long_sm"><a id="mortlach_multi1_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 multiple and single vector long long FMA one source</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzv.html">SMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzv.html">SMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzv.html">UMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzv.html">UMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzv.html">USMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_sm"><a id="mortlach_multi2_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi FP dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fdot_za_zzv.html">FDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="bfdot_za_zzv.html">BFDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_sm"><a id="mortlach_multi2_z_za_4way_dot_sm"/><h3 class="iclass">SME2 single-multi four-way dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za_zzv.html">SDOT (4-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za_zzv.html">UDOT (4-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_sm"><a id="mortlach_multi2_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi ternary FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzv.html">FMLA (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzv.html">FMLS (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_sm"><a id="mortlach_multi2_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary int two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zzv.html">ADD (array results, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zzv.html">SUB (array results, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_sm"><a id="mortlach_multi2_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary FP16 two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzv.html">FMLA (multiple and single vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzv.html">FMLS (multiple and single vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzv.html">BFMLA (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzv.html">BFMLS (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_sm"><a id="mortlach_multi4_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi long long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzv.html">SMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzv.html">SMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzv.html">UMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzv.html">UMLSLL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzv.html">USMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sumlall_za_zzv.html">SUMLALL (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_sm"><a id="mortlach_multi4_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi FP dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fdot_za_zzv.html">FDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="bfdot_za_zzv.html">BFDOT (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_sm"><a id="mortlach_multi4_z_za_4way_dot_sm"/><h3 class="iclass">SME2 single-multi four-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za_zzv.html">SDOT (4-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za_zzv.html">UDOT (4-way, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_sm"><a id="mortlach_multi4_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi ternary FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzv.html">FMLA (multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzv.html">FMLS (multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_sm"><a id="mortlach_multi4_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary int four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zzv.html">ADD (array results, multiple and single vector)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zzv.html">SUB (array results, multiple and single vector)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_sm"><a id="mortlach_multi4_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary FP16 four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzv.html">FMLA (multiple and single vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzv.html">FMLS (multiple and single vector)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzv.html">BFMLA (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzv.html">BFMLS (multiple and single vector)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2a"/>SME2 Multi-vector - Multiple Array Vectors (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2">00</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="4"/><td class="lr" colspan="5">op4</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_mm">SME2 multiple vectors long FMA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              001xx
            </td><td class="iformname"><a href="usdot_za_zzw.html">USDOT (multiple vectors)</a>
                      —
                      <a href="usdot_za_zzw.html#usdot_za_zzw_s2x2">Two ZA single-vectors</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              011xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_mm">SME2 multiple vectors long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0x1xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_mm">SME2 multiple vectors two-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00xxx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_float_mm">SME2 multiple vectors binary FP two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_int_mm">SME2 multiple vectors binary int two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00xxx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_f16_mm">SME2 multiple vectors binary FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              01xxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              0xxx0
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_mm">SME2 multiple vectors long long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              0xxx1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0xx1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x1xx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_mm">SME2 multiple vectors ternary FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              1x1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              xx0xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_fpdot_mm">SME2 multiple vectors FP dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0x0xx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_mm">SME2 multiple vectors four-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              00xxx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_mm">SME2 multiple vectors ternary FP two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_mm">SME2 multiple vectors ternary int two registers</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_mm"><a id="mortlach_multi2_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzw.html">FMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzw.html">FMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzw.html">BFMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzw.html">BFMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_mm"><a id="mortlach_multi2_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzw.html">SMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzw.html">SMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzw.html">UMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzw.html">UMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_mm"><a id="mortlach_multi2_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors two-way dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za32_zzw.html">SDOT (2-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za32_zzw.html">UDOT (2-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_float_mm"><a id="mortlach_multi2_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors binary FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fadd_za_zw.html">FADD</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fsub_za_zw.html">FSUB</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_int_mm"><a id="mortlach_multi2_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary int two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zw.html">ADD (array accumulators)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zw.html">SUB (array accumulators)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_f16_mm"><a id="mortlach_multi2_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary FP16 two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fadd_za_zw.html">FADD</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fsub_za_zw.html">FSUB</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfadd_za_zw.html">BFADD</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfsub_za_zw.html">BFSUB</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_mm"><a id="mortlach_multi2_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors long long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzw.html">SMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzw.html">SMLSLL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzw.html">UMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzw.html">UMLSLL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzw.html">USMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_mm"><a id="mortlach_multi2_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP16 two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzw.html">FMLA (multiple vectors)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzw.html">FMLS (multiple vectors)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzw.html">BFMLA (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzw.html">BFMLS (multiple vectors)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_mm"><a id="mortlach_multi2_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors FP dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="2">opc2</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fdot_za_zzw.html">FDOT (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="bfdot_za_zzw.html">BFDOT (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_mm"><a id="mortlach_multi2_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za_zzw.html">SDOT (4-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za_zzw.html">UDOT (4-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_mm"><a id="mortlach_multi2_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzw.html">FMLA (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzw.html">FMLS (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_mm"><a id="mortlach_multi2_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zzw.html">ADD (array results, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zzw.html">SUB (array results, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2b"/>SME2 Multi-vector - Multiple Array Vectors (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2">10</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr" colspan="4">op5</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_mm">SME2 multiple vectors long FMA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              01xx
            </td><td class="iformname"><a href="usdot_za_zzw.html">USDOT (multiple vectors)</a>
                      —
                      <a href="usdot_za_zzw.html#usdot_za_zzw_s4x4">Four ZA single-vectors</a></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              11xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_mm">SME2 multiple vectors long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_mm">SME2 multiple vectors two-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_float_mm">SME2 multiple vectors binary FP four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_int_mm">SME2 multiple vectors binary int four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_f16_mm">SME2 multiple vectors binary FP16 four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xxx0
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_mm">SME2 multiple vectors long long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xxx1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_mm">SME2 multiple vectors ternary FP16 four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              x0xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_mm">SME2 multiple vectors FP dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_mm">SME2 multiple vectors four-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_mm">SME2 multiple vectors ternary FP four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_mm">SME2 multiple vectors ternary int four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_mm"><a id="mortlach_multi4_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlal_za_zzw.html">FMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlsl_za_zzw.html">FMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlal_za_zzw.html">BFMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlsl_za_zzw.html">BFMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_mm"><a id="mortlach_multi4_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlal_za_zzw.html">SMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlsl_za_zzw.html">SMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlal_za_zzw.html">UMLAL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlsl_za_zzw.html">UMLSL (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_mm"><a id="mortlach_multi4_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors two-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za32_zzw.html">SDOT (2-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za32_zzw.html">UDOT (2-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_float_mm"><a id="mortlach_multi4_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors binary FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fadd_za_zw.html">FADD</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fsub_za_zw.html">FSUB</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_int_mm"><a id="mortlach_multi4_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary int four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zw.html">ADD (array accumulators)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zw.html">SUB (array accumulators)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_f16_mm"><a id="mortlach_multi4_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary FP16 four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fadd_za_zw.html">FADD</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fsub_za_zw.html">FSUB</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfadd_za_zw.html">BFADD</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfsub_za_zw.html">BFSUB</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_mm"><a id="mortlach_multi4_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors long long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlall_za_zzw.html">SMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlsll_za_zzw.html">SMLSLL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="umlall_za_zzw.html">UMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlsll_za_zzw.html">UMLSLL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usmlall_za_zzw.html">USMLALL (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_mm"><a id="mortlach_multi4_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP16 four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzw.html">FMLA (multiple vectors)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzw.html">FMLS (multiple vectors)</a></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_za_zzw.html">BFMLA (multiple vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_za_zzw.html">BFMLS (multiple vectors)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_mm"><a id="mortlach_multi4_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors FP dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr" colspan="2">opc2</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fdot_za_zzw.html">FDOT (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="bfdot_za_zzw.html">BFDOT (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_mm"><a id="mortlach_multi4_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_za_zzw.html">SDOT (4-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_za_zzw.html">UDOT (4-way, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_mm"><a id="mortlach_multi4_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="fmla_za_zzw.html">FMLA (multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="fmls_za_zzw.html">FMLS (multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_mm"><a id="mortlach_multi4_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_za_zzw.html">ADD (array results, multiple vectors)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_za_zzw.html">SUB (array results, multiple vectors)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_mem"/>SME Memory</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110000</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr">op2</td><td class="lr" colspan="5">op3</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_load">SME load array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_store">SME store array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_ctxt_ldst">SME save and restore array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_zt_ldst">SME2 lookup table load/store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="ld1q_za_p_rrr.html">LD1Q</a></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="st1q_za_p_rrr.html">ST1Q</a></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              111x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_contig_load"><a id="mortlach_contig_load"/><h3 class="iclass">SME load array vector (elements)</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_load"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ld1b_za_p_rrr.html">LD1B (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ld1h_za_p_rrr.html">LD1H (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ld1w_za_p_rrr.html">LD1W (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ld1d_za_p_rrr.html">LD1D (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_contig_store"><a id="mortlach_contig_store"/><h3 class="iclass">SME store array vector (elements)</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_store"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_za_p_rrr.html">ST1B (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_za_p_rrr.html">ST1H (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_za_p_rrr.html">ST1W (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_za_p_rrr.html">ST1D (scalar plus scalar, tile slice)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_ctxt_ldst"><a id="mortlach_ctxt_ldst"/><h3 class="iclass">SME save and restore array</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_ctxt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ldr_za_ri.html">LDR (vector)</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="str_za_ri.html">STR (vector)</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zt_ldst"><a id="mortlach_zt_ldst"/><h3 class="iclass">SME2 lookup table load/store</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opc</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0xxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x10xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x110xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1110x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11110</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11111</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11111</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011111</td><td class="bitfield">00</td><td class="iformname"><a href="ldr_zt_br.html">LDR (ZT0)</a></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">111111</td><td class="bitfield">00</td><td class="iformname"><a href="str_zt_br.html">STR (ZT0)</a></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="sve"/>SVE encodings</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="4">0010</td><td class="lr" colspan="15">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxxx1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_red">SVE Integer Reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_arit_0">SVE integer add/subtract vectors (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx0100xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_index">SVE Index Generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx0101xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_alloca">SVE Stack Allocation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx1010xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_a">SVE address generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx1011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_countelt">SVE Element Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx00xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_maskimm">SVE Bitwise Immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx01xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001000
          </td><td class="bitfield"></td><td class="iformname"><a href="dup_z_zi.html">DUP (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_quads_a">SVE Permute Vector - Quadwords</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx00101x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_tbl_3src">SVE table lookup (three sources)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001100
          </td><td class="bitfield"></td><td class="iformname"><a href="tbl_z_zz.html">TBL</a>
                      —
                      <a href="tbl_z_zz.html#tbl_z_zz_1">SVE</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001101
          </td><td class="bitfield"></td><td class="iformname"><a href="tbxq_z_zz.html">TBXQ</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001110
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001111
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx010xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_predicates">SVE Permute Predicate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_bin_perm_zz">SVE permute vector elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_pred">SVE Permute Vector - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="sel_z_p_zz.html">SEL (vectors)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            10x1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_extract">SVE Permute Vector - Extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            11x1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx0xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpvec">SVE Integer Compare - Vectors</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ucmp_vi">SVE integer compare with unsigned immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx0xxxxxx0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_scmp_vi">SVE integer compare with signed immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxxx01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_log">SVE predicate logical operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_b">SVE Propagate Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxxx01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_c">SVE Partition Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_d">SVE Predicate Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx00xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx01xxxx
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#sve_int_pred_dup">SVE broadcast predicate element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx01xxxx
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx100xxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_a">SVE Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx1000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx1001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_wrffr">SVE Write FFR</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx11xxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_predicated">SVE2 Integer - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx11000x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_clamp">SVE integer clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx1101xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_binquads">SVE permute vector elements (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x10xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0000xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2">SVE two-way dot product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0100xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2_by_indexed_elem">SVE two-way dot product (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_constructive">SVE Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_acc">SVE2 Accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_narrowing">SVE2 Narrowing</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_match">SVE2 character match</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_histseg">SVE2 Histogram Computation - Segment</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="histcnt_z_p_zz.html">HISTCNT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_crypto">SVE2 Crypto Extensions</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="fcmla_z_p_zzz.html">FCMLA (vectors)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="fcadd_z_p_zz.html">FCADD</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00001x1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0001xx1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcvt2">SVE floating-point convert precision odd elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx001100100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00110011xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0011011xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00111x1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pairwise">SVE2 floating-point pairwise operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_redq">SVE floating-point recursive reduction (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx011xxx1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_by_indexed_elem">SVE floating-point multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcmla_by_indexed_elem">SVE floating-point complex multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0010x0
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmul_by_indexed_elem">SVE floating-point multiply (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_clamp">SVE FP clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx001011
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0011xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx01x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx01x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x00x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x01x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx111000
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx111001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmmla">SVE floating point matrix multiply accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx11101x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx1111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxxx1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_p_pd">SVE floating-point compare vectors</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_u_zd">SVE floating-point arithmetic (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx000xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_red">SVE floating-point recursive reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xxx0010xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xxx0011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx010xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx011xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_slowreduce">SVE Floating Point Accumulating Reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcld">SVE Memory - Contiguous Load</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem64">SVE Memory - 64-bit Gather</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx0x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx1x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss2">SVE Memory - Scatter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a></td><td>-</td></tr></table></div><hr/><h2><a id="sve_int_muladd_pred"/>SVE Integer Multiply-Add - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mlas_vvv_pred">SVE integer multiply-accumulate writing addend (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_mladdsub_vvv_pred">SVE integer multiply-add writing multiplicand (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mlas_vvv_pred"><a id="sve_int_mlas_vvv_pred"/><h3 class="iclass">SVE integer multiply-accumulate writing addend (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mlas_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mla_z_p_zzz.html">MLA (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mls_z_p_zzz.html">MLS (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mladdsub_vvv_pred"><a id="sve_int_mladdsub_vvv_pred"/><h3 class="iclass">SVE integer multiply-add writing multiplicand (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Za</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mladdsub_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mad_z_p_zzz.html">MAD</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="msb_z_p_zzz.html">MSB</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_bin"/>SVE Integer Binary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_0">SVE integer add/subtract vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_1">SVE integer min/max/difference (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_2">SVE integer multiply vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_int_bin_pred_div">SVE integer divide vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_bin_pred_log">SVE bitwise logical operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_0"><a id="sve_int_bin_pred_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_p_zz.html">ADD (vectors, predicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_p_zz.html">SUB (vectors, predicated)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="subr_z_p_zz.html">SUBR (vectors)</a></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_1"><a id="sve_int_bin_pred_arit_1"/><h3 class="iclass">SVE integer min/max/difference (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="smax_z_p_zz.html">SMAX (vectors)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="umax_z_p_zz.html">UMAX (vectors)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="smin_z_p_zz.html">SMIN (vectors)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="umin_z_p_zz.html">UMIN (vectors)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sabd_z_p_zz.html">SABD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="uabd_z_p_zz.html">UABD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_2"><a id="sve_int_bin_pred_arit_2"/><h3 class="iclass">SVE integer multiply vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="mul_z_p_zz.html">MUL (vectors, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smulh_z_p_zz.html">SMULH (predicated)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umulh_z_p_zz.html">UMULH (predicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_div"><a id="sve_int_bin_pred_div"/><h3 class="iclass">SVE integer divide vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">R</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sdiv_z_p_zz.html">SDIV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="udiv_z_p_zz.html">UDIV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sdivr_z_p_zz.html">SDIVR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="udivr_z_p_zz.html">UDIVR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_log"><a id="sve_int_bin_pred_log"/><h3 class="iclass">SVE bitwise logical operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="orr_z_p_zz.html">ORR (vectors, predicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="eor_z_p_zz.html">EOR (vectors, predicated)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="and_z_p_zz.html">AND (vectors, predicated)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="bic_z_p_zz.html">BIC (vectors, predicated)</a></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_red"/>SVE Integer Reduction</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_reduce_0">SVE integer add reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_int_reduce_0q">SVE integer add reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_int_reduce_1">SVE integer min/max reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_int_reduce_1q">SVE integer min/max reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_int_movprfx_pred">SVE constructive prefix (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_int_reduce_2">SVE bitwise logical reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_int_reduce_2q">SVE bitwise logical reduction (quadwords)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0"><a id="sve_int_reduce_0"/><h3 class="iclass">SVE integer add reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="saddv_r_p_z.html">SADDV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uaddv_r_p_z.html">UADDV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0q"><a id="sve_int_reduce_0q"/><h3 class="iclass">SVE integer add reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="addqv_z_p_z.html">ADDQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1"><a id="sve_int_reduce_1"/><h3 class="iclass">SVE integer min/max reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smaxv_r_p_z.html">SMAXV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umaxv_r_p_z.html">UMAXV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sminv_r_p_z.html">SMINV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uminv_r_p_z.html">UMINV</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1q"><a id="sve_int_reduce_1q"/><h3 class="iclass">SVE integer min/max reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smaxqv_z_p_z.html">SMAXQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="umaxqv_z_p_z.html">UMAXQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sminqv_z_p_z.html">SMINQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uminqv_z_p_z.html">UMINQV</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_movprfx_pred"><a id="sve_int_movprfx_pred"/><h3 class="iclass">SVE constructive prefix (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">M</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_movprfx_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="movprfx_z_p_z.html">MOVPRFX (predicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2"><a id="sve_int_reduce_2"/><h3 class="iclass">SVE bitwise logical reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orv_r_p_z.html">ORV</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="eorv_r_p_z.html">EORV</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="andv_r_p_z.html">ANDV</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2q"><a id="sve_int_reduce_2q"/><h3 class="iclass">SVE bitwise logical reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orqv_z_p_z.html">ORQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="eorqv_z_p_z.html">EORQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="andqv_z_p_z.html">ANDQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_shift"/>SVE Bitwise Shift - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_0">SVE bitwise shift by immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_1">SVE bitwise shift by vector (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_2">SVE bitwise shift by wide elements (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_0"><a id="sve_int_bin_pred_shift_0"/><h3 class="iclass">SVE bitwise shift by immediate (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zi.html">ASR (immediate, predicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zi.html">LSR (immediate, predicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zi.html">LSL (immediate, predicated)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asrd_z_p_zi.html">ASRD</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqshl_z_p_zi.html">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqshl_z_p_zi.html">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="srshr_z_p_zi.html">SRSHR</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="urshr_z_p_zi.html">URSHR</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqshlu_z_p_zi.html">SQSHLU</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_1"><a id="sve_int_bin_pred_shift_1"/><h3 class="iclass">SVE bitwise shift by vector (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zz.html">ASR (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zz.html">LSR (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zz.html">LSL (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asrr_z_p_zz.html">ASRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsrr_z_p_zz.html">LSRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lslr_z_p_zz.html">LSLR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_2"><a id="sve_int_bin_pred_shift_2"/><h3 class="iclass">SVE bitwise shift by wide elements (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zw.html">ASR (wide elements, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zw.html">LSR (wide elements, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zw.html">LSL (wide elements, predicated)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_un"/>SVE Integer Unary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_0">SVE integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_1">SVE bitwise unary operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_0"><a id="sve_int_un_pred_arit_0"/><h3 class="iclass">SVE integer unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxtb_z_p_z_">SXTB</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxtb_z_p_z_">UXTB</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxth_z_p_z_">SXTH</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxth_z_p_z_">UXTH</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxtw_z_p_z_">SXTW</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxtw_z_p_z_">UXTW</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="abs_z_p_z.html">ABS</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="neg_z_p_z.html">NEG</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_1"><a id="sve_int_un_pred_arit_1"/><h3 class="iclass">SVE bitwise unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="cls_z_p_z.html">CLS</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="clz_z_p_z.html">CLZ</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="cnt_z_p_z.html">CNT</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="cnot_z_p_z.html">CNOT</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fabs_z_p_z.html">FABS</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fneg_z_p_z.html">FNEG</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="not_z_p_z.html">NOT (vector)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_arit_0"><a id="sve_int_bin_cons_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_zz.html">ADD (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_zz.html">SUB (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sqadd_z_zz.html">SQADD (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uqadd_z_zz.html">UQADD (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="sqsub_z_zz.html">SQSUB (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="uqsub_z_zz.html">UQSUB (vectors, unpredicated)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_logical"/>SVE Bitwise Logical - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">001</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_cons_log">SVE bitwise logical operations (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><a href="xar_z_zzi.html">XAR</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_tern_log">SVE2 bitwise ternary operations</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_log"><a id="sve_int_bin_cons_log"/><h3 class="iclass">SVE bitwise logical operations (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="and_z_zz.html">AND (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="orr_z_zz.html">ORR (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="eor_z_zz.html">EOR (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="bic_z_zz.html">BIC (vectors, unpredicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_tern_log"><a id="sve_int_tern_log"/><h3 class="iclass">SVE2 bitwise ternary operations</h3><p>These instructions are under <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="5">Zk</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_tern_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="eor3_z_zzz.html">EOR3</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="bsl_z_zzz.html">BSL</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="bcax_z_zzz.html">BCAX</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="bsl1n_z_zzz.html">BSL1N</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="bsl2n_z_zzz.html">BSL2N</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="nbsl_z_zzz.html">NBSL</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_index"/>SVE Index Generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">0100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="index_z_ii.html">INDEX (immediates)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="index_z_ri.html">INDEX (scalar, immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="index_z_ir.html">INDEX (immediate, scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="index_z_rr.html">INDEX (scalars)</a></td></tr></table></div><hr/><h2><a id="sve_alloca"/>SVE Stack Allocation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">0101</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_arith_vl">SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_arith_svl">Streaming SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_read_vl_a">SVE stack frame size</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_read_svl_a">Streaming SVE stack frame size</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_vl"><a id="sve_int_arith_vl"/><h3 class="iclass">SVE stack frame adjustment</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_vl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="addvl_r_ri.html">ADDVL</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="addpl_r_ri.html">ADDPL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_svl"><a id="sve_int_arith_svl"/><h3 class="iclass">Streaming SVE stack frame adjustment</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_svl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="addsvl_r_ri.html">ADDSVL</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="addspl_r_ri.html">ADDSPL</a></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_vl_a"><a id="sve_int_read_vl_a"/><h3 class="iclass">SVE stack frame size</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_vl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="rdvl_r_i.html">RDVL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_svl_a"><a id="sve_int_read_svl_a"/><h3 class="iclass">Streaming SVE stack frame size</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_svl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="rdsvl_r_i.html">RDSVL</a></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_arit_b"/>SVE2 Integer Multiply - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_mul_b">SVE2 integer multiply vectors (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_sqdmulh">SVE2 signed saturating doubling multiply high (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mul_b"><a id="sve_int_mul_b"/><h3 class="iclass">SVE2 integer multiply vectors (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mul_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="mul_z_zz.html">MUL (vectors, unpredicated)</a></td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="smulh_z_zz.html">SMULH (unpredicated)</a></td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="umulh_z_zz.html">UMULH (unpredicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="pmul_z_zz.html">PMUL</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_sqdmulh"><a id="sve_int_sqdmulh"/><h3 class="iclass">SVE2 signed saturating doubling multiply high (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_sqdmulh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sqdmulh_z_zz.html">SQDMULH (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sqrdmulh_z_zz.html">SQRDMULH (vectors)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_shift"/>SVE Bitwise Shift - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">100</td><td class="lr">op0</td><td class="lr" colspan="12"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_a">SVE bitwise shift by wide elements (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_b">SVE bitwise shift by immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_a"><a id="sve_int_bin_cons_shift_a"/><h3 class="iclass">SVE bitwise shift by wide elements (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="asr_z_zw.html">ASR (wide elements, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="lsr_z_zw.html">LSR (wide elements, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="lsl_z_zw.html">LSL (wide elements, unpredicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_b"><a id="sve_int_bin_cons_shift_b"/><h3 class="iclass">SVE bitwise shift by immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="asr_z_zi.html">ASR (immediate, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="lsr_z_zi.html">LSR (immediate, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="lsl_z_zi.html">LSL (immediate, unpredicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_a"><a id="sve_int_bin_cons_misc_0_a"/><h3 class="iclass">SVE address generation</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="adr_z_az.html">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_d_s32_scaled">Unpacked 32-bit signed offsets</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="adr_z_az.html">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_d_u32_scaled">Unpacked 32-bit unsigned offsets</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname"><a href="adr_z_az.html">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_sd_same_scaled">Packed offsets</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_misc"/>SVE Integer Misc - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">1011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_b">SVE floating-point trig select coefficient</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_c">SVE floating-point exponential accelerator</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_d">SVE constructive prefix (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_b"><a id="sve_int_bin_cons_misc_0_b"/><h3 class="iclass">SVE floating-point trig select coefficient</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ftssel_z_zz.html">FTSSEL</a></td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_c"><a id="sve_int_bin_cons_misc_0_c"/><h3 class="iclass">SVE floating-point exponential accelerator</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00000</td><td class="iformname"><a href="fexpa_z_z.html">FEXPA</a></td></tr><tr><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_d"><a id="sve_int_bin_cons_misc_0_d"/><h3 class="iclass">SVE constructive prefix (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="movprfx_z_z.html">MOVPRFX (unpredicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_countelt"/>SVE Element Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="4"/><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_countvlv0">SVE saturating inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_count">SVE element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_countvlv1">SVE inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_pred_pattern_a">SVE inc/dec register by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              x01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_pred_pattern_b">SVE saturating inc/dec register by element count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_countvlv0"><a id="sve_int_countvlv0"/><h3 class="iclass">SVE saturating inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_z_zs.html">SQINCH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_z_zs.html">UQINCH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_z_zs.html">SQDECH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_z_zs.html">UQDECH (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_z_zs.html">SQINCW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_z_zs.html">UQINCW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_z_zs.html">SQDECW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_z_zs.html">UQDECW (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_z_zs.html">SQINCD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_z_zs.html">UQINCD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_z_zs.html">SQDECD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_z_zs.html">UQDECD (vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count"><a id="sve_int_count"/><h3 class="iclass">SVE element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntb_r_s_">CNTB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cnth_r_s_">CNTH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntw_r_s_">CNTW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntd_r_s_">CNTD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_countvlv1"><a id="sve_int_countvlv1"/><h3 class="iclass">SVE inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#inch_z_zs_">INCH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#dech_z_zs_">DECH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#incw_z_zs_">INCW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#decw_z_zs_">DECW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#incd_z_zs_">INCD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#decd_z_zs_">DECD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_a"><a id="sve_int_pred_pattern_a"/><h3 class="iclass">SVE inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incb_r_rs_">INCB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decb_r_rs_">DECB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#inch_r_rs_">INCH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#dech_r_rs_">DECH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incw_r_rs_">INCW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decw_r_rs_">DECW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incd_r_rs_">INCD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decd_r_rs_">DECD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_b"><a id="sve_int_pred_pattern_b"/><h3 class="iclass">SVE saturating inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">sf</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincb_r_rs.html">SQINCB</a>
            —
            <a href="sqincb_r_rs.html#sqincb_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincb_r_rs.html">UQINCB</a>
            —
            <a href="uqincb_r_rs.html#uqincb_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecb_r_rs.html">SQDECB</a>
            —
            <a href="sqdecb_r_rs.html#sqdecb_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecb_r_rs.html">UQDECB</a>
            —
            <a href="uqdecb_r_rs.html#uqdecb_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincb_r_rs.html">SQINCB</a>
            —
            <a href="sqincb_r_rs.html#sqincb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincb_r_rs.html">UQINCB</a>
            —
            <a href="uqincb_r_rs.html#uqincb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecb_r_rs.html">SQDECB</a>
            —
            <a href="sqdecb_r_rs.html#sqdecb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecb_r_rs.html">UQDECB</a>
            —
            <a href="uqdecb_r_rs.html#uqdecb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_r_rs.html">SQINCH (scalar)</a>
            —
            <a href="sqinch_r_rs.html#sqinch_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_r_rs.html">UQINCH (scalar)</a>
            —
            <a href="uqinch_r_rs.html#uqinch_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_r_rs.html">SQDECH (scalar)</a>
            —
            <a href="sqdech_r_rs.html#sqdech_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_r_rs.html">UQDECH (scalar)</a>
            —
            <a href="uqdech_r_rs.html#uqdech_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_r_rs.html">SQINCH (scalar)</a>
            —
            <a href="sqinch_r_rs.html#sqinch_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_r_rs.html">UQINCH (scalar)</a>
            —
            <a href="uqinch_r_rs.html#uqinch_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_r_rs.html">SQDECH (scalar)</a>
            —
            <a href="sqdech_r_rs.html#sqdech_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_r_rs.html">UQDECH (scalar)</a>
            —
            <a href="uqdech_r_rs.html#uqdech_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_r_rs.html">SQINCW (scalar)</a>
            —
            <a href="sqincw_r_rs.html#sqincw_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_r_rs.html">UQINCW (scalar)</a>
            —
            <a href="uqincw_r_rs.html#uqincw_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_r_rs.html">SQDECW (scalar)</a>
            —
            <a href="sqdecw_r_rs.html#sqdecw_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_r_rs.html">UQDECW (scalar)</a>
            —
            <a href="uqdecw_r_rs.html#uqdecw_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_r_rs.html">SQINCW (scalar)</a>
            —
            <a href="sqincw_r_rs.html#sqincw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_r_rs.html">UQINCW (scalar)</a>
            —
            <a href="uqincw_r_rs.html#uqincw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_r_rs.html">SQDECW (scalar)</a>
            —
            <a href="sqdecw_r_rs.html#sqdecw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_r_rs.html">UQDECW (scalar)</a>
            —
            <a href="uqdecw_r_rs.html#uqdecw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_r_rs.html">SQINCD (scalar)</a>
            —
            <a href="sqincd_r_rs.html#sqincd_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_r_rs.html">UQINCD (scalar)</a>
            —
            <a href="uqincd_r_rs.html#uqincd_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_r_rs.html">SQDECD (scalar)</a>
            —
            <a href="sqdecd_r_rs.html#sqdecd_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_r_rs.html">UQDECD (scalar)</a>
            —
            <a href="uqdecd_r_rs.html#uqdecd_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_r_rs.html">SQINCD (scalar)</a>
            —
            <a href="sqincd_r_rs.html#sqincd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_r_rs.html">UQINCD (scalar)</a>
            —
            <a href="uqincd_r_rs.html#uqincd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_r_rs.html">SQDECD (scalar)</a>
            —
            <a href="sqdecd_r_rs.html#sqdecd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_r_rs.html">UQDECD (scalar)</a>
            —
            <a href="uqdecd_r_rs.html#uqdecd_r_rs_x">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_maskimm"/>SVE Bitwise Immediate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">00</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="18"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="dupm_z_i.html">DUPM</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_log_imm">SVE bitwise logical with immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_log_imm"><a id="sve_int_log_imm"/><h3 class="iclass">SVE bitwise logical with immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_maskimm">SVE Bitwise Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13">imm13</td><td class="lr" colspan="5">Zdn</td></tr><tr class="secondrow"><td colspan="8"/><td class="droppedname" colspan="2">opc</td><td colspan="4"/><td colspan="13"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orr_z_zi.html">ORR (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="eor_z_zi.html">EOR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="and_z_zi.html">AND (immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_pred"/>SVE Integer Wide Immediate - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#sve_int_dup_imm_pred">SVE copy integer immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><a href="fcpy_z_p_i.html">FCPY</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm_pred"><a id="sve_int_dup_imm_pred"/><h3 class="iclass">SVE copy integer immediate (predicated)</h3><p>These instructions are under <a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr">M</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="cpy_z_p_i.html">CPY (immediate, merging)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_quads_a"/>SVE Permute Vector - Quadwords</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="6">001001</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="dupq_z_zi.html">DUPQ</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="extq_z_zi.html">EXTQ</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_tbl_3src"><a id="sve_int_perm_tbl_3src"/><h3 class="iclass">SVE table lookup (three sources)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_tbl_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="tbl_z_zz.html">TBL</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="tbx_z_zz.html">TBX</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_unpred_d"/>SVE Permute Vector - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6">001110</td><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="dup_z_r.html">DUP (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="insr_z_r.html">INSR (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mov_v2p">SVE move predicate from vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_mov_p2v">SVE move predicate into vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_unpk">SVE unpack vector elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="insr_z_v.html">INSR (SIMD&amp;FP scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rev_z_z.html">REV (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mov_v2p"><a id="sve_int_mov_v2p"/><h3 class="iclass">SVE move predicate from vector</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_v2p"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="pmov_p_zi.html">PMOV (to predicate)</a>
            —
            <a href="pmov_p_zi.html#pmov_p_zi_b">byte</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><a href="pmov_p_zi.html">PMOV (to predicate)</a>
            —
            <a href="pmov_p_zi.html#pmov_p_zi_h">halfword</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><a href="pmov_p_zi.html">PMOV (to predicate)</a>
            —
            <a href="pmov_p_zi.html#pmov_p_zi_s">word</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><a href="pmov_p_zi.html">PMOV (to predicate)</a>
            —
            <a href="pmov_p_zi.html#pmov_p_zi_d">doubleword</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mov_p2v"><a id="sve_int_mov_p2v"/><h3 class="iclass">SVE move predicate into vector</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_p2v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="pmov_z_pi.html">PMOV (to vector)</a>
            —
            <a href="pmov_z_pi.html#pmov_z_pi_b">byte</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><a href="pmov_z_pi.html">PMOV (to vector)</a>
            —
            <a href="pmov_z_pi.html#pmov_z_pi_h">halfword</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><a href="pmov_z_pi.html">PMOV (to vector)</a>
            —
            <a href="pmov_z_pi.html#pmov_z_pi_s">word</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><a href="pmov_z_pi.html">PMOV (to vector)</a>
            —
            <a href="pmov_z_pi.html#pmov_z_pi_d">doubleword</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_unpk"><a id="sve_int_perm_unpk"/><h3 class="iclass">SVE unpack vector elements</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">H</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_unpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sunpkhi_z_z.html">SUNPKHI, SUNPKLO</a>
            —
            <a href="sunpkhi_z_z.html#sunpklo_z_z_">SUNPKLO</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sunpkhi_z_z.html">SUNPKHI, SUNPKLO</a>
            —
            <a href="sunpkhi_z_z.html#sunpkhi_z_z_">SUNPKHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uunpkhi_z_z.html">UUNPKHI, UUNPKLO</a>
            —
            <a href="uunpkhi_z_z.html#uunpklo_z_z_">UUNPKLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uunpkhi_z_z.html">UUNPKHI, UUNPKLO</a>
            —
            <a href="uunpkhi_z_z.html#uunpkhi_z_z_">UUNPKHI</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_predicates"/>SVE Permute Predicate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="3">010</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_punpk">SVE unpack predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_perm_pp">SVE permute predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10100
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="rev_p_p.html">REV (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10101
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              x100
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xx10
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x1x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_punpk"><a id="sve_int_perm_punpk"/><h3 class="iclass">SVE unpack predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_punpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="punpkhi_p_p.html">PUNPKHI, PUNPKLO</a>
            —
            <a href="punpkhi_p_p.html#punpklo_p_p_">PUNPKLO</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="punpkhi_p_p.html">PUNPKHI, PUNPKLO</a>
            —
            <a href="punpkhi_p_p.html#punpkhi_p_p_">PUNPKHI</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_pp"><a id="sve_int_perm_bin_perm_pp"/><h3 class="iclass">SVE permute predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_pp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="zip1_p_pp.html">ZIP1, ZIP2 (predicates)</a>
            —
            <a href="zip1_p_pp.html#zip1_p_pp_">ZIP1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="zip1_p_pp.html">ZIP1, ZIP2 (predicates)</a>
            —
            <a href="zip1_p_pp.html#zip2_p_pp_">ZIP2</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="uzp1_p_pp.html">UZP1, UZP2 (predicates)</a>
            —
            <a href="uzp1_p_pp.html#uzp1_p_pp_">UZP1</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="uzp1_p_pp.html">UZP1, UZP2 (predicates)</a>
            —
            <a href="uzp1_p_pp.html#uzp2_p_pp_">UZP2</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="trn1_p_pp.html">TRN1, TRN2 (predicates)</a>
            —
            <a href="trn1_p_pp.html#trn1_p_pp_">TRN1</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="trn1_p_pp.html">TRN1, TRN2 (predicates)</a>
            —
            <a href="trn1_p_pp.html#trn2_p_pp_">TRN2</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_zz"><a id="sve_int_perm_bin_perm_zz"/><h3 class="iclass">SVE permute vector elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip1_z_zz_">ZIP1</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip2_z_zz_">ZIP2</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp1_z_zz_">UZP1</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp2_z_zz_">UZP2</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn1_z_zz_">TRN1</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn2_z_zz_">TRN2</a></td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_pred"/>SVE Permute Vector - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="3">op1</td><td class="lr">op2</td><td class="lr" colspan="2">10</td><td class="lr">op3</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="cpy_z_p_v.html">CPY (SIMD&amp;FP scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="compact_z_p_z.html">COMPACT</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_last_r">SVE extract element to general register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_last_v">SVE extract element to SIMD&amp;FP scalar register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_rev">SVE reverse within elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="cpy_z_p_r.html">CPY (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_zz">SVE conditionally broadcast element to vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_vz">SVE conditionally extract element to SIMD&amp;FP scalar</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="splice_z_p_zz.html">SPLICE</a>
                      —
                      <a href="splice_z_p_zz.html#splice_z_p_zz_des">Destructive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="splice_z_p_zz.html">SPLICE</a>
                      —
                      <a href="splice_z_p_zz.html#splice_z_p_zz_con">Constructive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_revd">SVE reverse doublewords</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x01
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_clast_rz">SVE conditionally extract element to general register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_r"><a id="sve_int_perm_last_r"/><h3 class="iclass">SVE extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="lasta_r_p_z.html">LASTA (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="lastb_r_p_z.html">LASTB (scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_v"><a id="sve_int_perm_last_v"/><h3 class="iclass">SVE extract element to SIMD&amp;FP scalar register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="lasta_v_p_z.html">LASTA (SIMD&amp;FP scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="lastb_v_p_z.html">LASTB (SIMD&amp;FP scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_rev"><a id="sve_int_perm_rev"/><h3 class="iclass">SVE reverse within elements</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_rev"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="revb_z_z.html">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revb_z_z_">REVB</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="revb_z_z.html">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revh_z_z_">REVH</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="revb_z_z.html">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revw_z_z_">REVW</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="rbit_z_p_z.html">RBIT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_zz"><a id="sve_int_perm_clast_zz"/><h3 class="iclass">SVE conditionally broadcast element to vector</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_z_p_zz.html">CLASTA (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_z_p_zz.html">CLASTB (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_vz"><a id="sve_int_perm_clast_vz"/><h3 class="iclass">SVE conditionally extract element to SIMD&amp;FP scalar</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_vz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_v_p_z.html">CLASTA (SIMD&amp;FP scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_v_p_z.html">CLASTB (SIMD&amp;FP scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_revd"><a id="sve_int_perm_revd"/><h3 class="iclass">SVE reverse doublewords</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_revd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="revd_z_p_z.html">REVD</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_rz"><a id="sve_int_perm_clast_rz"/><h3 class="iclass">SVE conditionally extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_rz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_r_p_z.html">CLASTA (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_r_p_z.html">CLASTB (scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_extract"/>SVE Permute Vector - Extract</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">000001010</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="ext_z_zi.html">EXT</a>
                      —
                      <a href="ext_z_zi.html#ext_z_zi_des">Destructive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="ext_z_zi.html">EXT</a>
                      —
                      <a href="ext_z_zi.html#ext_z_zi_con">Constructive</a></td></tr></table></div><hr/><h2><a id="sve_perm_inter_long"/>SVE Permute Vector - Segments</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">000001011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_long_perm_zz">SVE permute vector segments</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_long_perm_zz"><a id="sve_int_perm_bin_long_perm_zz"/><h3 class="iclass">SVE permute vector segments</h3><p>These instructions are under <a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_long_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip1_z_zz_q">ZIP1</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip2_z_zz_q">ZIP2</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp1_z_zz_q">UZP1</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp2_z_zz_q">UZP2</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn1_z_zz_q">TRN1</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn2_z_zz_q">TRN2</a></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpvec"/>SVE Integer Compare - Vectors</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="6"/><td class="lr">op0</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_cmp_0">SVE integer compare vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_cmp_1">SVE integer compare with wide elements</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_cmp_0"><a id="sve_int_cmp_0"/><h3 class="iclass">SVE integer compare vectors</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmphs_p_p_zz_">CMPHS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmphi_p_p_zz_">CMPHI</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpeq_p_p_zw_">CMPEQ</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpne_p_p_zw_">CMPNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpge_p_p_zz_">CMPGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpgt_p_p_zz_">CMPGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpeq_p_p_zz_">CMPEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpne_p_p_zz_">CMPNE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cmp_1"><a id="sve_int_cmp_1"/><h3 class="iclass">SVE integer compare with wide elements</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">U</td><td class="lr">1</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpge_p_p_zw_">CMPGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpgt_p_p_zw_">CMPGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmplt_p_p_zw_">CMPLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmple_p_p_zw_">CMPLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmphs_p_p_zw_">CMPHS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmphi_p_p_zw_">CMPHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmplo_p_p_zw_">CMPLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpls_p_p_zw_">CMPLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ucmp_vi"><a id="sve_int_ucmp_vi"/><h3 class="iclass">SVE integer compare with unsigned immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="7">imm7</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ucmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmphs_p_p_zi_">CMPHS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmphi_p_p_zi_">CMPHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmplo_p_p_zi_">CMPLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpls_p_p_zi_">CMPLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_scmp_vi"><a id="sve_int_scmp_vi"/><h3 class="iclass">SVE integer compare with signed immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">imm5</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_scmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpge_p_p_zi_">CMPGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpgt_p_p_zi_">CMPGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmplt_p_p_zi_">CMPLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmple_p_p_zi_">CMPLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpeq_p_p_zi_">CMPEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpne_p_p_zi_">CMPNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_log"><a id="sve_int_pred_log"/><h3 class="iclass">SVE predicate logical operations</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">o2</td><td class="lr" colspan="4">Pn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="and_p_p_pp.html">AND (predicates)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bic_p_p_pp.html">BIC (predicates)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="eor_p_p_pp.html">EOR (predicates)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sel_p_p_pp.html">SEL (predicates)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ands_p_p_pp.html">ANDS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bics_p_p_pp.html">BICS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="eors_p_p_pp.html">EORS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="orr_p_p_pp.html">ORR (predicates)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="orn_p_p_pp.html">ORN (predicates)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="nor_p_p_pp.html">NOR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="nand_p_p_pp.html">NAND</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="orrs_p_p_pp.html">ORRS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="orns_p_p_pp.html">ORNS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="nors_p_p_pp.html">NORS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="nands_p_p_pp.html">NANDS</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_b"/>SVE Propagate Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">00</td><td class="lr" colspan="4"/><td class="lr" colspan="2">11</td><td class="lr" colspan="4"/><td class="lr">op0</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkp">SVE propagate break from previous partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkp"><a id="sve_int_brkp"/><h3 class="iclass">SVE propagate break from previous partition</h3><p>These instructions are under <a href="#sve_pred_gen_b">SVE Propagate Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">B</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="brkpa_p_p_pp.html">BRKPA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="brkpb_p_p_pp.html">BRKPB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brkpas_p_p_pp.html">BRKPAS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="brkpbs_p_p_pp.html">BRKPBS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_c"/>SVE Partition Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkn">SVE propagate break to next partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_break">SVE partition break condition</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkn"><a id="sve_int_brkn"/><h3 class="iclass">SVE propagate break to next partition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pdm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="brkn_p_p_pp.html">BRKN</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="brkns_p_p_pp.html">BRKNS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_break"><a id="sve_int_break"/><h3 class="iclass">SVE partition break condition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">M</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_break"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="brka_p_p_p.html">BRKA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brkas_p_p_p.html">BRKAS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="brkb_p_p_p.html">BRKB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brkbs_p_p_p.html">BRKBS</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_d"/>SVE Predicate Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">op3</td><td class="lr">op4</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptest">SVE predicate test</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfirst">SVE predicate first active</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfalse">SVE predicate zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr">SVE predicate read from FFR (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="pnext_p_p_p.html">PNEXT</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr_2">SVE predicate read from FFR (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptrue">SVE predicate initialize</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ptest"><a id="sve_int_ptest"/><h3 class="iclass">SVE predicate test</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ptest_p_p.html">PTEST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfirst"><a id="sve_int_pfirst"/><h3 class="iclass">SVE predicate first active</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfirst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="pfirst_p_p_p.html">PFIRST</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfalse"><a id="sve_int_pfalse"/><h3 class="iclass">SVE predicate zero</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfalse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="pfalse_p.html">PFALSE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr"><a id="sve_int_rdffr"/><h3 class="iclass">SVE predicate read from FFR (predicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rdffr_p_p_f.html">RDFFR (predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rdffrs_p_p_f.html">RDFFRS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr_2"><a id="sve_int_rdffr_2"/><h3 class="iclass">SVE predicate read from FFR (unpredicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rdffr_p_f.html">RDFFR (unpredicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ptrue"><a id="sve_int_ptrue"/><h3 class="iclass">SVE predicate initialize</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">pattern</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptrue"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ptrue_p_s.html">PTRUE (predicate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ptrues_p_s.html">PTRUES</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpgpr"/>SVE Integer Compare - Scalars</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="2">00</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="6"/><td class="lr" colspan="4">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr">SVE integer compare scalar count and limit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_int_cterm">SVE conditionally terminate scalars</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_whilenc">SVE pointer conflict compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_while_rr"><a id="sve_int_while_rr"/><h3 class="iclass">SVE integer compare scalar count and limit</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">sf</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">eq</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilege_p_p_rr.html">WHILEGE (predicate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilegt_p_p_rr.html">WHILEGT (predicate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelt_p_p_rr.html">WHILELT (predicate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilele_p_p_rr.html">WHILELE (predicate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilehs_p_p_rr.html">WHILEHS (predicate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilehi_p_p_rr.html">WHILEHI (predicate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelo_p_p_rr.html">WHILELO (predicate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilels_p_p_rr.html">WHILELS (predicate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cterm"><a id="sve_int_cterm"/><h3 class="iclass">SVE conditionally terminate scalars</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">ne</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cterm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ctermeq_rr.html">CTERMEQ, CTERMNE</a>
            —
            <a href="ctermeq_rr.html#ctermeq_rr_">CTERMEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ctermeq_rr.html">CTERMEQ, CTERMNE</a>
            —
            <a href="ctermeq_rr.html#ctermne_rr_">CTERMNE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_whilenc"><a id="sve_int_whilenc"/><h3 class="iclass">SVE pointer conflict compare</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">rw</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_whilenc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">rw</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="whilewr_p_rr.html">WHILEWR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="whilerw_p_rr.html">WHILERW</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_dup"><a id="sve_int_pred_dup"/><h3 class="iclass">SVE broadcast predicate element</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">i1</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="3">tszl</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pn</td><td class="lr">S</td><td class="lr" colspan="4">Pm</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="psel_p_ppi.html">PSEL</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_while_pn"/>SVE Scalar Integer Compare - Predicate-as-counter</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6">op2</td><td class="lr" colspan="1">1</td><td class="lr">op3</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ctr_to_mask">SVE extract mask predicate from predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="ptrue_pn_i.html">PTRUE (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              != 000000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pair">SVE integer compare scalar count and limit (predicate pair)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pn">SVE integer compare scalar count and limit (predicate-as-counter)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ctr_to_mask"><a id="sve_int_ctr_to_mask"/><h3 class="iclass">SVE extract mask predicate from predicate-as-counter</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">PNn</td><td class="lr">1</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ctr_to_mask"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname"><a href="pext_pn_rr.html">PEXT (predicate)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname"><a href="pext_pp_rr.html">PEXT (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pair"><a id="sve_int_while_rr_pair"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate pair)</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr" colspan="3">Pd</td><td class="lr">eq</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilege_pp_rr.html">WHILEGE (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilegt_pp_rr.html">WHILEGT (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelt_pp_rr.html">WHILELT (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilele_pp_rr.html">WHILELE (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilehs_pp_rr.html">WHILEHS (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilehi_pp_rr.html">WHILEHI (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelo_pp_rr.html">WHILELO (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilels_pp_rr.html">WHILELS (predicate pair)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pn"><a id="sve_int_while_rr_pn"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate-as-counter)</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">1</td><td class="lr">vl</td><td class="lr">0</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr">eq</td><td class="lr" colspan="3">PNd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilege_pn_rr.html">WHILEGE (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilegt_pn_rr.html">WHILEGT (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelt_pn_rr.html">WHILELT (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilele_pn_rr.html">WHILELE (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="whilehs_pn_rr.html">WHILEHS (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="whilehi_pn_rr.html">WHILEHI (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelo_pn_rr.html">WHILELO (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilels_pn_rr.html">WHILELS (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_unpred"/>SVE Integer Wide Immediate - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"/><td class="lr">op1</td><td class="lr" colspan="2">11</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm0">SVE integer add/subtract immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm1">SVE integer min/max immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm2">SVE integer multiply immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_dup_imm">SVE broadcast integer immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_dup_fpimm">SVE broadcast floating-point immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm0"><a id="sve_int_arith_imm0"/><h3 class="iclass">SVE integer add/subtract immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_zi.html">ADD (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_zi.html">SUB (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="subr_z_zi.html">SUBR (immediate)</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sqadd_z_zi.html">SQADD (immediate)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uqadd_z_zi.html">UQADD (immediate)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="sqsub_z_zi.html">SQSUB (immediate)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="uqsub_z_zi.html">UQSUB (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm1"><a id="sve_int_arith_imm1"/><h3 class="iclass">SVE integer min/max immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="smax_z_zi.html">SMAX (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="umax_z_zi.html">UMAX (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="smin_z_zi.html">SMIN (immediate)</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><a href="umin_z_zi.html">UMIN (immediate)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm2"><a id="sve_int_arith_imm2"/><h3 class="iclass">SVE integer multiply immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="mul_z_zi.html">MUL (immediate)</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm"><a id="sve_int_dup_imm"/><h3 class="iclass">SVE broadcast integer immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="dup_z_i.html">DUP (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_fpimm"><a id="sve_int_dup_fpimm"/><h3 class="iclass">SVE broadcast floating-point immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fdup_z_i.html">FDUP</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_a"/>SVE Predicate Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">100</td><td class="lr" colspan="3"/><td class="lr" colspan="2">10</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_pcount_pn">SVE predicate count (predicate-as-counter)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pcount_pred">SVE predicate count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pn"><a id="sve_int_pcount_pn"/><h3 class="iclass">SVE predicate count (predicate-as-counter)</h3><p>These instructions are under <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">vl</td><td class="lr">1</td><td class="lr" colspan="4">PNn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="cntp_r_pn.html">CNTP (predicate as counter)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pred"><a id="sve_int_pcount_pred"/><h3 class="iclass">SVE predicate count</h3><p>These instructions are under <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="cntp_r_p_p.html">CNTP (predicate)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_b"/>SVE Inc/Dec by Predicate Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="4">1000</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v_sat">SVE saturating inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r_sat">SVE saturating inc/dec register by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v">SVE inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r">SVE inc/dec register by predicate count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_count_v_sat"><a id="sve_int_count_v_sat"/><h3 class="iclass">SVE saturating inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sqincp_z_p_z.html">SQINCP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uqincp_z_p_z.html">UQINCP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sqdecp_z_p_z.html">SQDECP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uqdecp_z_p_z.html">UQDECP (vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r_sat"><a id="sve_int_count_r_sat"/><h3 class="iclass">SVE saturating inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sf</td><td class="lr">op</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincp_r_p_r.html">SQINCP (scalar)</a>
            —
            <a href="sqincp_r_p_r.html#sqincp_r_p_r_sx">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqincp_r_p_r.html">SQINCP (scalar)</a>
            —
            <a href="sqincp_r_p_r.html#sqincp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uqincp_r_p_r.html">UQINCP (scalar)</a>
            —
            <a href="uqincp_r_p_r.html#uqincp_r_p_r_uw">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uqincp_r_p_r.html">UQINCP (scalar)</a>
            —
            <a href="uqincp_r_p_r.html#uqincp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecp_r_p_r.html">SQDECP (scalar)</a>
            —
            <a href="sqdecp_r_p_r.html#sqdecp_r_p_r_sx">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecp_r_p_r.html">SQDECP (scalar)</a>
            —
            <a href="sqdecp_r_p_r.html#sqdecp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uqdecp_r_p_r.html">UQDECP (scalar)</a>
            —
            <a href="uqdecp_r_p_r.html#uqdecp_r_p_r_uw">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uqdecp_r_p_r.html">UQDECP (scalar)</a>
            —
            <a href="uqdecp_r_p_r.html#uqdecp_r_p_r_x">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_v"><a id="sve_int_count_v"/><h3 class="iclass">SVE inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="incp_z_p_z.html">INCP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="decp_z_p_z.html">DECP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r"><a id="sve_int_count_r"/><h3 class="iclass">SVE inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="incp_r_p_r.html">INCP (scalar)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="decp_r_p_r.html">DECP (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_wrffr"/>SVE Write FFR</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">1001</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="4">op3</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_wrffr">SVE FFR write from predicate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_setffr">SVE FFR initialise</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1xxx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_wrffr"><a id="sve_int_wrffr"/><h3 class="iclass">SVE FFR write from predicate</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_wrffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="wrffr_f_p.html">WRFFR</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_setffr"><a id="sve_int_setffr"/><h3 class="iclass">SVE FFR initialise</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_setffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="setffr_f.html">SETFFR</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_muladd_unpred"/>SVE Integer Multiply-Add - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000x
            </td><td class="iformname"><a href="#sve_intx_dot">SVE integer dot product (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0001x
            </td><td class="iformname"><a href="#sve_intx_qdmlalbt">SVE2 saturating multiply-add interleaved long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001xx
            </td><td class="iformname"><a href="cdot_z_zzz.html">CDOT (vectors)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#sve_intx_cmla">SVE2 complex integer multiply-add</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xxx
            </td><td class="iformname"><a href="#sve_intx_mlal_long">SVE2 integer multiply-add long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110xx
            </td><td class="iformname"><a href="#sve_intx_qdmlal_long">SVE2 saturating multiply-add long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1110x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah">SVE2 saturating multiply-add high</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11110
            </td><td class="iformname"><a href="#sve_intx_mixed_dot">SVE mixed sign dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot"><a id="sve_intx_dot"/><h3 class="iclass">SVE integer dot product (unpredicated)</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzz.html">SDOT (4-way, vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzz.html">UDOT (4-way, vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlalbt"><a id="sve_intx_qdmlalbt"/><h3 class="iclass">SVE2 saturating multiply-add interleaved long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlalbt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sqdmlalbt_z_zzz.html">SQDMLALBT</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sqdmlslbt_z_zzz.html">SQDMLSLBT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla"><a id="sve_intx_cmla"/><h3 class="iclass">SVE2 complex integer multiply-add</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="cmla_z_zzz.html">CMLA (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sqrdcmlah_z_zzz.html">SQRDCMLAH (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mlal_long"><a id="sve_intx_mlal_long"/><h3 class="iclass">SVE2 integer multiply-add long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlalb_z_zzz.html">SMLALB (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlalt_z_zzz.html">SMLALT (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlalb_z_zzz.html">UMLALB (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlalt_z_zzz.html">UMLALT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlslb_z_zzz.html">SMLSLB (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlslt_z_zzz.html">SMLSLT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlslb_z_zzz.html">UMLSLB (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlslt_z_zzz.html">UMLSLT (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlal_long"><a id="sve_intx_qdmlal_long"/><h3 class="iclass">SVE2 saturating multiply-add long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlalb_z_zzz.html">SQDMLALB (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlalt_z_zzz.html">SQDMLALT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlslb_z_zzz.html">SQDMLSLB (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlslt_z_zzz.html">SQDMLSLT (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah"><a id="sve_intx_qrdmlah"/><h3 class="iclass">SVE2 saturating multiply-add high</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sqrdmlah_z_zzz.html">SQRDMLAH (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sqrdmlsh_z_zzz.html">SQRDMLSH (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot"><a id="sve_intx_mixed_dot"/><h3 class="iclass">SVE mixed sign dot product</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="usdot_z_zzz.html">USDOT (vectors)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_predicated"/>SVE2 Integer - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">10</td><td class="lr">op1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_accumulate_long_pairs">SVE2 integer pairwise add and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0011
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              011x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x0x
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_pred_arith_unary">SVE2 integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_bin_pred_shift_sat_round">SVE2 saturating/rounding bitwise shift left (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary">SVE2 integer halving add/subtract (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_arith_binary_pairs">SVE2 integer pairwise arithmetic</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary_sat">SVE2 saturating add/subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_accumulate_long_pairs"><a id="sve_intx_accumulate_long_pairs"/><h3 class="iclass">SVE2 integer pairwise add and accumulate long</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_accumulate_long_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sadalp_z_p_z.html">SADALP</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uadalp_z_p_z.html">UADALP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_unary"><a id="sve_intx_pred_arith_unary"/><h3 class="iclass">SVE2 integer unary operations (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="urecpe_z_p_z.html">URECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ursqrte_z_p_z.html">URSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="sqabs_z_p_z.html">SQABS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="sqneg_z_p_z.html">SQNEG</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_bin_pred_shift_sat_round"><a id="sve_intx_bin_pred_shift_sat_round"/><h3 class="iclass">SVE2 saturating/rounding bitwise shift left (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">R</td><td class="lr">N</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_bin_pred_shift_sat_round"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srshl_z_p_zz.html">SRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="urshl_z_p_zz.html">URSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srshlr_z_p_zz.html">SRSHLR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="urshlr_z_p_zz.html">URSHLR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqshl_z_p_zz.html">SQSHL (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqshl_z_p_zz.html">UQSHL (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshl_z_p_zz.html">SQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshl_z_p_zz.html">UQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqshlr_z_p_zz.html">SQSHLR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqshlr_z_p_zz.html">UQSHLR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshlr_z_p_zz.html">SQRSHLR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshlr_z_p_zz.html">UQRSHLR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary"><a id="sve_intx_pred_arith_binary"/><h3 class="iclass">SVE2 integer halving add/subtract (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="shadd_z_p_zz.html">SHADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uhadd_z_p_zz.html">UHADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsub_z_p_zz.html">SHSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uhsub_z_p_zz.html">UHSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="srhadd_z_p_zz.html">SRHADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="urhadd_z_p_zz.html">URHADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsubr_z_p_zz.html">SHSUBR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uhsubr_z_p_zz.html">UHSUBR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_binary_pairs"><a id="sve_intx_arith_binary_pairs"/><h3 class="iclass">SVE2 integer pairwise arithmetic</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_binary_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="addp_z_p_zz.html">ADDP</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="smaxp_z_p_zz.html">SMAXP</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="umaxp_z_p_zz.html">UMAXP</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sminp_z_p_zz.html">SMINP</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="uminp_z_p_zz.html">UMINP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary_sat"><a id="sve_intx_pred_arith_binary_sat"/><h3 class="iclass">SVE2 saturating add/subtract</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqadd_z_p_zz.html">SQADD (vectors, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqadd_z_p_zz.html">UQADD (vectors, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqsub_z_p_zz.html">SQSUB (vectors, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqsub_z_p_zz.html">UQSUB (vectors, predicated)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="suqadd_z_p_zz.html">SUQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usqadd_z_p_zz.html">USQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqsubr_z_p_zz.html">SQSUBR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqsubr_z_p_zz.html">UQSUBR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clamp"><a id="sve_intx_clamp"/><h3 class="iclass">SVE integer clamp</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sclamp_z_zz.html">SCLAMP</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uclamp_z_zz.html">UCLAMP</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_binquads"><a id="sve_int_perm_binquads"/><h3 class="iclass">SVE permute vector elements (quadwords)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_binquads"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="zipq1_z_zz.html">ZIPQ1</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="zipq2_z_zz.html">ZIPQ2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="uzpq1_z_zz.html">UZPQ1</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="uzpq2_z_zz.html">UZPQ2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="tblq_z_zz.html">TBLQ</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_by_indexed_elem"/>SVE Multiply - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000x
            </td><td class="iformname"><a href="#sve_intx_dot_by_indexed_elem">SVE integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00001x
            </td><td class="iformname"><a href="#sve_intx_mla_by_indexed_elem">SVE2 integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00010x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah_by_indexed_elem">SVE2 saturating multiply-add high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00011x
            </td><td class="iformname"><a href="#sve_intx_mixed_dot_by_indexed_elem">SVE mixed sign dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001xxx
            </td><td class="iformname"><a href="#sve_intx_qdmla_long_by_indexed_elem">SVE2 saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100xx
            </td><td class="iformname"><a href="#sve_intx_cdot_by_indexed_elem">SVE2 complex integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0101xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110xx
            </td><td class="iformname"><a href="#sve_intx_cmla_by_indexed_elem">SVE2 complex integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0111xx
            </td><td class="iformname"><a href="#sve_intx_qrdcmla_by_indexed_elem">SVE2 complex saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xxxx
            </td><td class="iformname"><a href="#sve_intx_mla_long_by_indexed_elem">SVE2 integer multiply-add long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110xxx
            </td><td class="iformname"><a href="#sve_intx_mul_long_by_indexed_elem">SVE2 integer multiply long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#sve_intx_qdmul_long_by_indexed_elem">SVE2 saturating multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11110x
            </td><td class="iformname"><a href="#sve_intx_qdmulh_by_indexed_elem">SVE2 saturating multiply high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111110
            </td><td class="iformname"><a href="#sve_intx_mul_by_indexed_elem">SVE2 integer multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot_by_indexed_elem"><a id="sve_intx_dot_by_indexed_elem"/><h3 class="iclass">SVE integer dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzzi.html">SDOT (4-way, indexed)</a>
            —
            <a href="sdot_z_zzzi.html#sdot_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzzi.html">UDOT (4-way, indexed)</a>
            —
            <a href="udot_z_zzzi.html#udot_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzzi.html">SDOT (4-way, indexed)</a>
            —
            <a href="sdot_z_zzzi.html#sdot_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzzi.html">UDOT (4-way, indexed)</a>
            —
            <a href="udot_z_zzzi.html#udot_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_by_indexed_elem"><a id="sve_intx_mla_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="mla_z_zzzi.html">MLA (indexed)</a>
            —
            <a href="mla_z_zzzi.html#mla_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="mls_z_zzzi.html">MLS (indexed)</a>
            —
            <a href="mls_z_zzzi.html#mls_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="mla_z_zzzi.html">MLA (indexed)</a>
            —
            <a href="mla_z_zzzi.html#mla_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="mls_z_zzzi.html">MLS (indexed)</a>
            —
            <a href="mls_z_zzzi.html#mls_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="mla_z_zzzi.html">MLA (indexed)</a>
            —
            <a href="mla_z_zzzi.html#mla_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="mls_z_zzzi.html">MLS (indexed)</a>
            —
            <a href="mls_z_zzzi.html#mls_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah_by_indexed_elem"><a id="sve_intx_qrdmlah_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add high (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a>
            —
            <a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmlsh_z_zzzi.html">SQRDMLSH (indexed)</a>
            —
            <a href="sqrdmlsh_z_zzzi.html#sqrdmlsh_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a>
            —
            <a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmlsh_z_zzzi.html">SQRDMLSH (indexed)</a>
            —
            <a href="sqrdmlsh_z_zzzi.html#sqrdmlsh_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a>
            —
            <a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmlsh_z_zzzi.html">SQRDMLSH (indexed)</a>
            —
            <a href="sqrdmlsh_z_zzzi.html#sqrdmlsh_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot_by_indexed_elem"><a id="sve_intx_mixed_dot_by_indexed_elem"/><h3 class="iclass">SVE mixed sign dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="usdot_z_zzzi.html">USDOT (indexed)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sudot_z_zzzi.html">SUDOT</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmla_long_by_indexed_elem"><a id="sve_intx_qdmla_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlalb_z_zzzi.html">SQDMLALB (indexed)</a>
            —
            <a href="sqdmlalb_z_zzzi.html#sqdmlalb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlalt_z_zzzi.html">SQDMLALT (indexed)</a>
            —
            <a href="sqdmlalt_z_zzzi.html#sqdmlalt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlslb_z_zzzi.html">SQDMLSLB (indexed)</a>
            —
            <a href="sqdmlslb_z_zzzi.html#sqdmlslb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlslt_z_zzzi.html">SQDMLSLT (indexed)</a>
            —
            <a href="sqdmlslt_z_zzzi.html#sqdmlslt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlalb_z_zzzi.html">SQDMLALB (indexed)</a>
            —
            <a href="sqdmlalb_z_zzzi.html#sqdmlalb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlalt_z_zzzi.html">SQDMLALT (indexed)</a>
            —
            <a href="sqdmlalt_z_zzzi.html#sqdmlalt_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmlslb_z_zzzi.html">SQDMLSLB (indexed)</a>
            —
            <a href="sqdmlslb_z_zzzi.html#sqdmlslb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmlslt_z_zzzi.html">SQDMLSLT (indexed)</a>
            —
            <a href="sqdmlslt_z_zzzi.html#sqdmlslt_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cdot_by_indexed_elem"><a id="sve_intx_cdot_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="cdot_z_zzzi.html">CDOT (indexed)</a>
            —
            <a href="cdot_z_zzzi.html#cdot_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="cdot_z_zzzi.html">CDOT (indexed)</a>
            —
            <a href="cdot_z_zzzi.html#cdot_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla_by_indexed_elem"><a id="sve_intx_cmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="cmla_z_zzzi.html">CMLA (indexed)</a>
            —
            <a href="cmla_z_zzzi.html#cmla_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="cmla_z_zzzi.html">CMLA (indexed)</a>
            —
            <a href="cmla_z_zzzi.html#cmla_z_zzzi_s">32-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdcmla_by_indexed_elem"><a id="sve_intx_qrdcmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex saturating multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="sqrdcmlah_z_zzzi.html">SQRDCMLAH (indexed)</a>
            —
            <a href="sqrdcmlah_z_zzzi.html#sqrdcmlah_z_zzzi_h">16-bit</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="sqrdcmlah_z_zzzi.html">SQRDCMLAH (indexed)</a>
            —
            <a href="sqrdcmlah_z_zzzi.html#sqrdcmlah_z_zzzi_s">32-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_long_by_indexed_elem"><a id="sve_intx_mla_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a>
            —
            <a href="smlalb_z_zzzi.html#smlalb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a>
            —
            <a href="smlalt_z_zzzi.html#smlalt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a>
            —
            <a href="umlalb_z_zzzi.html#umlalb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a>
            —
            <a href="umlalt_z_zzzi.html#umlalt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a>
            —
            <a href="smlslb_z_zzzi.html#smlslb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a>
            —
            <a href="smlslt_z_zzzi.html#smlslt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a>
            —
            <a href="umlslb_z_zzzi.html#umlslb_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a>
            —
            <a href="umlslt_z_zzzi.html#umlslt_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a>
            —
            <a href="smlalb_z_zzzi.html#smlalb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a>
            —
            <a href="smlalt_z_zzzi.html#smlalt_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a>
            —
            <a href="umlalb_z_zzzi.html#umlalb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a>
            —
            <a href="umlalt_z_zzzi.html#umlalt_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a>
            —
            <a href="smlslb_z_zzzi.html#smlslb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a>
            —
            <a href="smlslt_z_zzzi.html#smlslt_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a>
            —
            <a href="umlslb_z_zzzi.html#umlslb_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a>
            —
            <a href="umlslt_z_zzzi.html#umlslt_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_long_by_indexed_elem"><a id="sve_intx_mul_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply long (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smullb_z_zzi.html">SMULLB (indexed)</a>
            —
            <a href="smullb_z_zzi.html#smullb_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smullt_z_zzi.html">SMULLT (indexed)</a>
            —
            <a href="smullt_z_zzi.html#smullt_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umullb_z_zzi.html">UMULLB (indexed)</a>
            —
            <a href="umullb_z_zzi.html#umullb_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umullt_z_zzi.html">UMULLT (indexed)</a>
            —
            <a href="umullt_z_zzi.html#umullt_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smullb_z_zzi.html">SMULLB (indexed)</a>
            —
            <a href="smullb_z_zzi.html#smullb_z_zzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smullt_z_zzi.html">SMULLT (indexed)</a>
            —
            <a href="smullt_z_zzi.html#smullt_z_zzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umullb_z_zzi.html">UMULLB (indexed)</a>
            —
            <a href="umullb_z_zzi.html#umullb_z_zzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umullt_z_zzi.html">UMULLT (indexed)</a>
            —
            <a href="umullt_z_zzi.html#umullt_z_zzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmul_long_by_indexed_elem"><a id="sve_intx_qdmul_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmullb_z_zzi.html">SQDMULLB (indexed)</a>
            —
            <a href="sqdmullb_z_zzi.html#sqdmullb_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmullt_z_zzi.html">SQDMULLT (indexed)</a>
            —
            <a href="sqdmullt_z_zzi.html#sqdmullt_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmullb_z_zzi.html">SQDMULLB (indexed)</a>
            —
            <a href="sqdmullb_z_zzi.html#sqdmullb_z_zzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmullt_z_zzi.html">SQDMULLT (indexed)</a>
            —
            <a href="sqdmullt_z_zzi.html#sqdmullt_z_zzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmulh_by_indexed_elem"><a id="sve_intx_qdmulh_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply high (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmulh_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a>
            —
            <a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_h">16-bit</a></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a>
            —
            <a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_h">16-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a>
            —
            <a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a>
            —
            <a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a>
            —
            <a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a>
            —
            <a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_by_indexed_elem"><a id="sve_intx_mul_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname"><a href="mul_z_zzi.html">MUL (indexed)</a>
            —
            <a href="mul_z_zzi.html#mul_z_zzi_h">16-bit</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="mul_z_zzi.html">MUL (indexed)</a>
            —
            <a href="mul_z_zzi.html#mul_z_zzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mul_z_zzi.html">MUL (indexed)</a>
            —
            <a href="mul_z_zzi.html#mul_z_zzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2"><a id="sve_intx_dot2"/><h3 class="iclass">SVE two-way dot product</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_z32_zzz.html">SDOT (2-way, vectors)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_z32_zzz.html">UDOT (2-way, vectors)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2_by_indexed_elem"><a id="sve_intx_dot2_by_indexed_elem"/><h3 class="iclass">SVE two-way dot product (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_z32_zzzi.html">SDOT (2-way, indexed)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_z32_zzzi.html">UDOT (2-way, indexed)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_cons_widening"/>SVE2 Widening Integer Arithmetic</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_intx_cons_arith_long">SVE2 integer add/subtract long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_intx_cons_arith_wide">SVE2 integer add/subtract wide</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_intx_cons_mul_long">SVE2 integer multiply long</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_long"><a id="sve_intx_cons_arith_long"/><h3 class="iclass">SVE2 integer add/subtract long</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="saddlb_z_zz.html">SADDLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="saddlt_z_zz.html">SADDLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uaddlb_z_zz.html">UADDLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uaddlt_z_zz.html">UADDLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssublb_z_zz.html">SSUBLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ssublt_z_zz.html">SSUBLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="usublb_z_zz.html">USUBLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="usublt_z_zz.html">USUBLT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sabdlb_z_zz.html">SABDLB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sabdlt_z_zz.html">SABDLT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uabdlb_z_zz.html">UABDLB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uabdlt_z_zz.html">UABDLT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_wide"><a id="sve_intx_cons_arith_wide"/><h3 class="iclass">SVE2 integer add/subtract wide</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_wide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="saddwb_z_zz.html">SADDWB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="saddwt_z_zz.html">SADDWT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uaddwb_z_zz.html">UADDWB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uaddwt_z_zz.html">UADDWT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssubwb_z_zz.html">SSUBWB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ssubwt_z_zz.html">SSUBWT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="usubwb_z_zz.html">USUBWB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="usubwt_z_zz.html">USUBWT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_mul_long"><a id="sve_intx_cons_mul_long"/><h3 class="iclass">SVE2 integer multiply long</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_mul_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdmullb_z_zz.html">SQDMULLB (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqdmullt_z_zz.html">SQDMULLT (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smullb_z_zz.html">SMULLB (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smullt_z_zz.html">SMULLT (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="umullb_z_zz.html">UMULLB (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umullt_z_zz.html">UMULLT (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="pmullb_z_zz.html">PMULLB</a>
            —
            <a href="pmullb_z_zz.html#pmullb_z_zz_">16-bit or 64-bit elements</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="pmullt_z_zz.html">PMULLT</a>
            —
            <a href="pmullt_z_zz.html#pmullt_z_zz_">16-bit or 64-bit elements</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="pmullb_z_zz.html">PMULLB</a>
            —
            <a href="pmullb_z_zz.html#pmullb_z_zz_q">128-bit element</a></td><td>FEAT_SVE_PMULL128</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="pmullt_z_zz.html">PMULLT</a>
            —
            <a href="pmullt_z_zz.html#pmullt_z_zz_q">128-bit element</a></td><td>FEAT_SVE_PMULL128</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_constructive"/>SVE Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#sve_intx_shift_long">SVE2 bitwise shift left long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00xx
            </td><td class="iformname"><a href="#sve_intx_clong">SVE2 integer add/subtract interleaved long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010x
            </td><td class="iformname"><a href="#sve_intx_eorx">SVE2 bitwise exclusive-or interleaved</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0110
            </td><td class="iformname"><a href="#sve_intx_mmla">SVE integer matrix multiply accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xx
            </td><td class="iformname"><a href="#sve_intx_perm_bit">SVE2 bitwise permute</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_shift_long"><a id="sve_intx_shift_long"/><h3 class="iclass">SVE2 bitwise shift left long</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sshllb_z_zi.html">SSHLLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sshllt_z_zi.html">SSHLLT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ushllb_z_zi.html">USHLLB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ushllt_z_zi.html">USHLLT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clong"><a id="sve_intx_clong"/><h3 class="iclass">SVE2 integer add/subtract interleaved long</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clong"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="saddlbt_z_zz.html">SADDLBT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ssublbt_z_zz.html">SSUBLBT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ssubltb_z_zz.html">SSUBLTB</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_eorx"><a id="sve_intx_eorx"/><h3 class="iclass">SVE2 bitwise exclusive-or interleaved</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_eorx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="eorbt_z_zz.html">EORBT</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="eortb_z_zz.html">EORTB</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mmla"><a id="sve_intx_mmla"/><h3 class="iclass">SVE integer matrix multiply accumulate</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">uns</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">uns</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="smmla_z_zzz.html">SMMLA</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="usmmla_z_zzz.html">USMMLA</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ummla_z_zzz.html">UMMLA</a></td><td>FEAT_I8MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_perm_bit"><a id="sve_intx_perm_bit"/><h3 class="iclass">SVE2 bitwise permute</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_perm_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="bext_z_zz.html">BEXT</a></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bdep_z_zz.html">BDEP</a></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="bgrp_z_zz.html">BGRP</a></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_acc"/>SVE2 Accumulate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_intx_cadd">SVE2 complex integer add</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_intx_aba_long">SVE2 integer absolute difference and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_intx_adc_long">SVE2 integer add/subtract long with carry</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_intx_sra">SVE2 bitwise shift right and accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_intx_shift_insert">SVE2 bitwise shift and insert</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_intx_aba">SVE2 integer absolute difference and accumulate</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cadd"><a id="sve_intx_cadd"/><h3 class="iclass">SVE2 complex integer add</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">rot</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cadd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="cadd_z_zz.html">CADD</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sqcadd_z_zz.html">SQCADD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba_long"><a id="sve_intx_aba_long"/><h3 class="iclass">SVE2 integer absolute difference and accumulate long</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sabalb_z_zzz.html">SABALB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sabalt_z_zzz.html">SABALT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uabalb_z_zzz.html">UABALB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uabalt_z_zzz.html">UABALT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_adc_long"><a id="sve_intx_adc_long"/><h3 class="iclass">SVE2 integer add/subtract long with carry</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_adc_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="adclb_z_zzz.html">ADCLB</a></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="adclt_z_zzz.html">ADCLT</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname"><a href="sbclb_z_zzz.html">SBCLB</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname"><a href="sbclt_z_zzz.html">SBCLT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_sra"><a id="sve_intx_sra"/><h3 class="iclass">SVE2 bitwise shift right and accumulate</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_sra"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssra_z_zi.html">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="usra_z_zi.html">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srsra_z_zi.html">SRSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ursra_z_zi.html">URSRA</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_insert"><a id="sve_intx_shift_insert"/><h3 class="iclass">SVE2 bitwise shift and insert</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_insert"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sri_z_zzi.html">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sli_z_zzi.html">SLI</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba"><a id="sve_intx_aba"/><h3 class="iclass">SVE2 integer absolute difference and accumulate</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="saba_z_zzz.html">SABA</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="uaba_z_zzz.html">UABA</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_narrowing"/>SVE2 Narrowing</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="2"/><td class="lr">op4</td><td class="lr" colspan="4"/><td class="lr">op5</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_extract_narrow">SVE2 saturating extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_extract_narrow">SME2 multi-vec extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_shift_narrow">SVE2 bitwise shift right narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_shift_narrow">SME2 multi-vec shift narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_arith_narrow">SVE2 integer add/subtract narrow high part</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_extract_narrow"><a id="sve_intx_extract_narrow"/><h3 class="iclass">SVE2 saturating extract narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="sqxtnb_z_zz.html">SQXTNB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="sqxtnt_z_zz.html">SQXTNT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="uqxtnb_z_zz.html">UQXTNB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="uqxtnt_z_zz.html">UQXTNT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sqxtunb_z_zz.html">SQXTUNB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sqxtunt_z_zz.html">SQXTUNT</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_extract_narrow"><a id="sve_intx_multi_extract_narrow"/><h3 class="iclass">SME2 multi-vec extract narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tszh</th><th class="bitfields" colspan="" rowspan="">tszl</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="sqcvtn_z_mz2.html">SQCVTN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="uqcvtn_z_mz2.html">UQCVTN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="sqcvtun_z_mz2.html">SQCVTUN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_narrow"><a id="sve_intx_shift_narrow"/><h3 class="iclass">SVE2 bitwise shift right narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqshrunb_z_zi.html">SQSHRUNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqshrunt_z_zi.html">SQSHRUNT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshrunb_z_zi.html">SQRSHRUNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqrshrunt_z_zi.html">SQRSHRUNT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="shrnb_z_zi.html">SHRNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="shrnt_z_zi.html">SHRNT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rshrnb_z_zi.html">RSHRNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rshrnt_z_zi.html">RSHRNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqshrnb_z_zi.html">SQSHRNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqshrnt_z_zi.html">SQSHRNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqrshrnb_z_zi.html">SQRSHRNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sqrshrnt_z_zi.html">SQRSHRNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uqshrnb_z_zi.html">UQSHRNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqshrnt_z_zi.html">UQSHRNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uqrshrnb_z_zi.html">UQRSHRNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshrnt_z_zi.html">UQRSHRNT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_shift_narrow"><a id="sve_intx_multi_shift_narrow"/><h3 class="iclass">SME2 multi-vec shift narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr">tszl</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">R</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tszh</th><th class="bitfields" colspan="" rowspan="">tszl</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqrshrun_z_mz2.html">SQRSHRUN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sqrshrn_z_mz2.html">SQRSHRN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqrshrn_z_mz2.html">UQRSHRN</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_narrow"><a id="sve_intx_arith_narrow"/><h3 class="iclass">SVE2 integer add/subtract narrow high part</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="addhnb_z_zz.html">ADDHNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="addhnt_z_zz.html">ADDHNT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="raddhnb_z_zz.html">RADDHNB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="raddhnt_z_zz.html">RADDHNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="subhnb_z_zz.html">SUBHNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="subhnt_z_zz.html">SUBHNT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rsubhnb_z_zz.html">RSUBHNB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rsubhnt_z_zz.html">RSUBHNT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_match"><a id="sve_intx_match"/><h3 class="iclass">SVE2 character match</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_match"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="match_p_p_zz.html">MATCH</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="nmatch_p_p_zz.html">NMATCH</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_histseg"/>SVE2 Histogram Computation - Segment</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">101</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="histseg_z_zz.html">HISTSEG</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sve_intx_crypto"/>SVE2 Crypto Extensions</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="1"/><td class="lr" colspan="5">op3</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_crypto_unary">SVE2 crypto unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_dest">SVE2 crypto destructive binary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_const">SVE2 crypto constructive binary operations</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_crypto_unary"><a id="sve_crypto_unary"/><h3 class="iclass">SVE2 crypto unary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="aesmc_z_z.html">AESMC</a></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="aesimc_z_z.html">AESIMC</a></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_dest"><a id="sve_crypto_binary_dest"/><h3 class="iclass">SVE2 crypto destructive binary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_dest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="aese_z_zz.html">AESE</a></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="aesd_z_zz.html">AESD</a></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sm4e_z_zz.html">SM4E</a></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_const"><a id="sve_crypto_binary_const"/><h3 class="iclass">SVE2 crypto constructive binary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_const"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="sm4ekey_z_zz.html">SM4EKEY</a></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="rax1_z_zz.html">RAX1</a></td><td>FEAT_SVE_SHA3</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcvt2"><a id="sve_fp_fcvt2"/><h3 class="iclass">SVE floating-point convert precision odd elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcvt2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="fcvtxnt_z_p_z.html">FCVTXNT</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="fcvtnt_z_p_z.html">FCVTNT</a>
            —
            <a href="fcvtnt_z_p_z.html#fcvtnt_z_p_z_s2h">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="fcvtlt_z_p_z.html">FCVTLT</a>
            —
            <a href="fcvtlt_z_p_z.html#fcvtlt_z_p_z_h2s">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="bfcvtnt_z_p_z.html">BFCVTNT</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="fcvtnt_z_p_z.html">FCVTNT</a>
            —
            <a href="fcvtnt_z_p_z.html#fcvtnt_z_p_z_d2s">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="fcvtlt_z_p_z.html">FCVTLT</a>
            —
            <a href="fcvtlt_z_p_z.html#fcvtlt_z_p_z_s2d">single-precision to double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_pairwise"><a id="sve_fp_pairwise"/><h3 class="iclass">SVE2 floating-point pairwise operations</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_pairwise"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="faddp_z_p_zz.html">FADDP</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnmp_z_p_zz.html">FMAXNMP</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnmp_z_p_zz.html">FMINNMP</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmaxp_z_p_zz.html">FMAXP</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fminp_z_p_zz.html">FMINP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_redq"><a id="sve_fp_fast_redq"/><h3 class="iclass">SVE floating-point recursive reduction (quadwords)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_redq"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="faddqv_z_p_z.html">FADDQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnmqv_z_p_z.html">FMAXNMQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnmqv_z_p_z.html">FMINNMQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmaxqv_z_p_z.html">FMAXQV</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fminqv_z_p_z.html">FMINQV</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_by_indexed_elem"><a id="sve_fp_fma_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_h">half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_h">half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmla_z_zzzi.html">BFMLA (indexed)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmls_z_zzzi.html">BFMLS (indexed)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_d">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_d">double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcmla_by_indexed_elem"><a id="sve_fp_fcmla_by_indexed_elem"/><h3 class="iclass">SVE floating-point complex multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fcmla_z_zzzi.html">FCMLA (indexed)</a>
            —
            <a href="fcmla_z_zzzi.html#fcmla_z_zzzi_h">half-precision</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fcmla_z_zzzi.html">FCMLA (indexed)</a>
            —
            <a href="fcmla_z_zzzi.html#fcmla_z_zzzi_s">single-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmul_by_indexed_elem"><a id="sve_fp_fmul_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="fmul_z_zzi.html">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_h">half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="bfmul_z_zzi.html">BFMUL (indexed)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fmul_z_zzi.html">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fmul_z_zzi.html">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_d">double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_clamp"><a id="sve_fp_clamp"/><h3 class="iclass">SVE FP clamp</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><a href="fclamp_z_zz.html">FCLAMP</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="bfclamp_z_zz.html">BFCLAMP</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w_by_indexed_elem"/>SVE Floating Point Widening Multiply-Add - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100100</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="2">01</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="12"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_fdot_by_indexed_elem">SVE BFloat16 floating-point dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem">SVE floating-point multiply-add long (indexed)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot_by_indexed_elem"><a id="sve_fp_fdot_by_indexed_elem"/><h3 class="iclass">SVE BFloat16 floating-point dot product (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fdot_z_zzzi.html">FDOT (indexed)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="bfdot_z_zzzi.html">BFDOT (indexed)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long_by_indexed_elem"><a id="sve_fp_fma_long_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlalb_z_zzzi.html">FMLALB (indexed)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlalt_z_zzzi.html">FMLALT (indexed)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmlslb_z_zzzi.html">FMLSLB (indexed)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fmlslt_z_zzzi.html">FMLSLT (indexed)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzzi.html">BFMLALB (indexed)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzzi.html">BFMLALT (indexed)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlslb_z_zzzi.html">BFMLSLB (indexed)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlslt_z_zzzi.html">BFMLSLT (indexed)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w"/>SVE Floating Point Widening Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100100</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="2">10</td><td class="lr" colspan="1"/><td class="lr" colspan="2">00</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_fdot">SVE BFloat16 floating-point dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_fp_fma_long">SVE floating-point multiply-add long</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot"><a id="sve_fp_fdot"/><h3 class="iclass">SVE BFloat16 floating-point dot product</h3><p>These instructions are under <a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">o2</td><td class="l">0</td><td class="r">0</td><td class="lr">o3</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fdot_z_zzz.html">FDOT (vectors)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfdot_z_zzz.html">BFDOT (vectors)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long"><a id="sve_fp_fma_long"/><h3 class="iclass">SVE floating-point multiply-add long</h3><p>These instructions are under <a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmlalb_z_zzz.html">FMLALB (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmlalt_z_zzz.html">FMLALT (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fmlslb_z_zzz.html">FMLSLB (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fmlslt_z_zzz.html">FMLSLT (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzz.html">BFMLALB (vectors)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzz.html">BFMLALT (vectors)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlslb_z_zzz.html">BFMLSLB (vectors)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlslt_z_zzz.html">BFMLSLT (vectors)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmmla"><a id="sve_fp_fmmla"/><h3 class="iclass">SVE floating point matrix multiply accumulate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bfmmla_z_zzz.html">BFMMLA</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fmmla_z_zzz.html">FMMLA</a>
            —
            <a href="fmmla_z_zzz.html#fmmla_z_zzz_s">32-bit element</a></td><td>FEAT_F32MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fmmla_z_zzz.html">FMMLA</a>
            —
            <a href="fmmla_z_zzz.html#fmmla_z_zzz_d">64-bit element</a></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_pd"><a id="sve_fp_3op_p_pd"/><h3 class="iclass">SVE floating-point compare vectors</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmge_p_p_zz_">FCMGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_zz.html">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmgt_p_p_zz_">FCMGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmeq_p_p_zz_">FCMEQ</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_zz.html">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmne_p_p_zz_">FCMNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmuo_p_p_zz_">FCMUO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="facge_p_p_zz.html">FAC&lt;cc></a>
            —
            <a href="facge_p_p_zz.html#facge_p_p_zz_">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="facge_p_p_zz.html">FAC&lt;cc></a>
            —
            <a href="facge_p_p_zz.html#facgt_p_p_zz_">FACGT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_u_zd"><a id="sve_fp_3op_u_zd"/><h3 class="iclass">SVE floating-point arithmetic (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">011</td><td class="iformname"><a href="ftsmul_z_zz.html">FTSMUL</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="iformname"><a href="frecps_z_zz.html">FRECPS</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_z_zz.html">FRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">000</td><td class="iformname"><a href="fadd_z_zz.html">FADD (vectors, unpredicated)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">001</td><td class="iformname"><a href="fsub_z_zz.html">FSUB (vectors, unpredicated)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">010</td><td class="iformname"><a href="fmul_z_zz.html">FMUL (vectors, unpredicated)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="bfadd_z_zz.html">BFADD (unpredicated)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="bfsub_z_zz.html">BFSUB (unpredicated)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="bfmul_z_zz.html">BFMUL (vectors, unpredicated)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_pred"/>SVE Floating Point Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="6"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_2op_p_zds">SVE floating-point arithmetic (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="ftmad_z_zzi.html">FTMAD</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_fp_2op_i_p_zds">SVE floating-point arithmetic with immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zds"><a id="sve_fp_2op_p_zds"/><h3 class="iclass">SVE floating-point arithmetic (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><a href="fsubr_z_p_zz.html">FSUBR (vectors)</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><a href="fabd_z_p_zz.html">FABD</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname"><a href="fscale_z_p_zz.html">FSCALE</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><a href="fmulx_z_p_zz.html">FMULX</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><a href="fdivr_z_p_zz.html">FDIVR</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><a href="fdiv_z_p_zz.html">FDIV</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0000</td><td class="iformname"><a href="fadd_z_p_zz.html">FADD (vectors, predicated)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0001</td><td class="iformname"><a href="fsub_z_p_zz.html">FSUB (vectors, predicated)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0010</td><td class="iformname"><a href="fmul_z_p_zz.html">FMUL (vectors, predicated)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0100</td><td class="iformname"><a href="fmaxnm_z_p_zz.html">FMAXNM (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0101</td><td class="iformname"><a href="fminnm_z_p_zz.html">FMINNM (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0110</td><td class="iformname"><a href="fmax_z_p_zz.html">FMAX (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0111</td><td class="iformname"><a href="fmin_z_p_zz.html">FMIN (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="bfadd_z_p_zz.html">BFADD (predicated)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="bfsub_z_p_zz.html">BFSUB (predicated)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="bfmul_z_p_zz.html">BFMUL (vectors, predicated)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="bfmaxnm_z_p_zz.html">BFMAXNM</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="bfminnm_z_p_zz.html">BFMINNM</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="bfmax_z_p_zz.html">BFMAX</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="bfmin_z_p_zz.html">BFMIN</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_i_p_zds"><a id="sve_fp_2op_i_p_zds"/><h3 class="iclass">SVE floating-point arithmetic with immediate (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_i_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="fadd_z_p_zs.html">FADD (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="fsub_z_p_zs.html">FSUB (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="fmul_z_p_zs.html">FMUL (immediate)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="fsubr_z_p_zs.html">FSUBR (immediate)</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnm_z_p_zs.html">FMAXNM (immediate)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnm_z_p_zs.html">FMINNM (immediate)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmax_z_p_zs.html">FMAX (immediate)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fmin_z_p_zs.html">FMIN (immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary"/>SVE Floating Point Unary Operations - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_a">SVE floating-point round to integral value</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_0">SVE floating-point convert precision</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_1">SVE floating-point unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_c">SVE integer convert to floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_d">SVE floating-point convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_a"><a id="sve_fp_2op_p_zd_a"/><h3 class="iclass">SVE floating-point round to integral value</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintn_z_p_z_">nearest with ties to even</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintp_z_p_z_">toward plus infinity</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintm_z_p_z_">toward minus infinity</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintz_z_p_z_">toward zero</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frinta_z_p_z_">nearest with ties to away</a></td></tr><tr><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintx_z_p_z_">current mode signalling inexact</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="frinta_z_p_z.html">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frinti_z_p_z_">current mode</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_0"><a id="sve_fp_2op_p_zd_b_0"/><h3 class="iclass">SVE floating-point convert precision</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="fcvtx_z_p_z.html">FCVTX</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_s2h">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_h2s">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="bfcvt_z_p_z.html">BFCVT</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_d2h">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_h2d">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_d2s">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="fcvt_z_p_z.html">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_s2d">single-precision to double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_1"><a id="sve_fp_2op_p_zd_b_1"/><h3 class="iclass">SVE floating-point unary operations</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="frecpx_z_p_z.html">FRECPX</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="fsqrt_z_p_z.html">FSQRT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_c"><a id="sve_fp_2op_p_zd_c"/><h3 class="iclass">SVE integer convert to floating-point</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_h2fp16">16-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_h2fp16">16-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2fp16">32-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2fp16">32-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2fp16">64-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2fp16">64-bit to half-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2s">32-bit to single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2s">32-bit to single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2d">32-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2d">32-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2s">64-bit to single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2s">64-bit to single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2d">64-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2d">64-bit to double-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_d"><a id="sve_fp_2op_p_zd_d"/><h3 class="iclass">SVE floating-point convert to integer</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname"><a href="flogb_z_p_z.html">FLOGB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162h">half-precision to 16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162h">half-precision to 16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162w">half-precision to 32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162w">half-precision to 32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162x">half-precision to 64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162x">half-precision to 64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_s2w">single-precision to 32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_s2w">single-precision to 32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_d2w">double-precision to 32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_d2w">double-precision to 32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_s2x">single-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_s2x">single-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_d2x">double-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_d2x">double-precision to 64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_red"><a id="sve_fp_fast_red"/><h3 class="iclass">SVE floating-point recursive reduction</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_red"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="faddv_v_p_z.html">FADDV</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnmv_v_p_z.html">FMAXNMV</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnmv_v_p_z.html">FMINNMV</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmaxv_v_p_z.html">FMAXV</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fminv_v_p_z.html">FMINV</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary_unpred"/>SVE Floating Point Unary Operations - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="3"/><td class="lr" colspan="4">0011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_fp_2op_u_zd">SVE floating-point reciprocal estimate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_u_zd"><a id="sve_fp_2op_u_zd"/><h3 class="iclass">SVE floating-point reciprocal estimate (unpredicated)</h3><p>These instructions are under <a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="frecpe_z_z.html">FRECPE</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="frsqrte_z_z.html">FRSQRTE</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_cmpzero"/>SVE Floating Point Compare - with Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">010</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_pd">SVE floating-point compare with zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_pd"><a id="sve_fp_2op_p_pd"/><h3 class="iclass">SVE floating-point compare with zero</h3><p>These instructions are under <a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">eq</td><td class="lr">lt</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">eq</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmge_p_p_z0_">FCMGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmgt_p_p_z0_">FCMGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmlt_p_p_z0_">FCMLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmle_p_p_z0_">FCMLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmeq_p_p_z0_">FCMEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmne_p_p_z0_">FCMNE</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_slowreduce"/>SVE Floating Point Accumulating Reduction</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">011</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_vd">SVE floating-point serial reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_vd"><a id="sve_fp_2op_p_vd"/><h3 class="iclass">SVE floating-point serial reduction (predicated)</h3><p>These instructions are under <a href="#sve_fp_slowreduce">SVE Floating Point Accumulating Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_vd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="fadda_v_p_z.html">FADDA</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma"/>SVE Floating Point Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_a">SVE floating-point multiply-accumulate writing addend</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_b">SVE floating-point multiply-accumulate writing multiplicand</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_a"><a id="sve_fp_3op_p_zds_a"/><h3 class="iclass">SVE floating-point multiply-accumulate writing addend</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="fnmla_z_p_zzz.html">FNMLA</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="fnmls_z_p_zzz.html">FNMLS</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="iformname"><a href="fmla_z_p_zzz.html">FMLA (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="iformname"><a href="fmls_z_p_zzz.html">FMLS (vectors)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="bfmla_z_p_zzz.html">BFMLA (vectors)</a></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="bfmls_z_p_zzz.html">BFMLS (vectors)</a></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_b"><a id="sve_fp_3op_p_zds_b"/><h3 class="iclass">SVE floating-point multiply-accumulate writing multiplicand</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Za</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="fmad_z_p_zzz.html">FMAD</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="fmsb_z_p_zzz.html">FMSB</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fnmad_z_p_zzz.html">FNMAD</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fnmsb_z_p_zzz.html">FNMSB</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem32"/>SVE Memory - 32-bit Gather and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1000010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_sv">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_a">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_b">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="ldr_p_bi.html">LDR (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="iformname"><a href="ldr_z_bi.html">LDR (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_si">SVE contiguous prefetch (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vs">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gldnt_vs">SVE2 32-bit gather non-temporal load (vector plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_ss">SVE contiguous prefetch (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_vi">SVE 32-bit gather prefetch (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vi">SVE 32-bit gather load (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_ld_dup">SVE load and broadcast element</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_sv"><a id="sve_mem_32b_prfm_sv"/><h3 class="iclass">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_a"><a id="sve_mem_32b_gld_sv_a"/><h3 class="iclass">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_b"><a id="sve_mem_32b_gld_sv_b"/><h3 class="iclass">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_si"><a id="sve_mem_prfm_si"/><h3 class="iclass">SVE contiguous prefetch (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bi.html">PRFB (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bi.html">PRFH (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bi.html">PRFW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bi.html">PRFD (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vs"><a id="sve_mem_32b_gld_vs"/><h3 class="iclass">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 11</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gldnt_vs"><a id="sve_mem_32b_gldnt_vs"/><h3 class="iclass">SVE2 32-bit gather non-temporal load (vector plus scalar)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ldnt1sb_z_p_ar.html">LDNT1SB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_z_p_ar.html">LDNT1B (vector plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ldnt1sh_z_p_ar.html">LDNT1SH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_z_p_ar.html">LDNT1H (vector plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_z_p_ar.html">LDNT1W (vector plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_ss"><a id="sve_mem_prfm_ss"/><h3 class="iclass">SVE contiguous prefetch (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_br.html">PRFB (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_br.html">PRFH (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_br.html">PRFW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_br.html">PRFD (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_vi"><a id="sve_mem_32b_prfm_vi"/><h3 class="iclass">SVE 32-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_ai.html">PRFB (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_ai.html">PRFH (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_ai.html">PRFW (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_ai.html">PRFD (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vi"><a id="sve_mem_32b_gld_vi"/><h3 class="iclass">SVE 32-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_ai.html">LD1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_ai.html">LDFF1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_ai.html">LD1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_ai.html">LDFF1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_ai.html">LD1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_ai.html">LDFF1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_ai.html">LD1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_ai.html">LDFF1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_ai.html">LD1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_ai.html">LDFF1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ld_dup"><a id="sve_mem_ld_dup"/><h3 class="iclass">SVE load and broadcast element</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtypeh</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr">1</td><td class="lr" colspan="2">dtypel</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ld_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtypeh</th><th class="bitfields" colspan="" rowspan="">dtypel</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rb_z_p_bi.html">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rb_z_p_bi.html">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rb_z_p_bi.html">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rb_z_p_bi.html">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsw_z_p_bi.html">LD1RSW</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rh_z_p_bi.html">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rh_z_p_bi.html">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rh_z_p_bi.html">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsh_z_p_bi.html">LD1RSH</a>
            —
            <a href="ld1rsh_z_p_bi.html#ld1rsh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rsh_z_p_bi.html">LD1RSH</a>
            —
            <a href="ld1rsh_z_p_bi.html#ld1rsh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rw_z_p_bi.html">LD1RW</a>
            —
            <a href="ld1rw_z_p_bi.html#ld1rw_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rw_z_p_bi.html">LD1RW</a>
            —
            <a href="ld1rw_z_p_bi.html#ld1rw_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsb_z_p_bi.html">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rsb_z_p_bi.html">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rsb_z_p_bi.html">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rd_z_p_bi.html">LD1RD</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcld"/>SVE Memory - Contiguous Load</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1010010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_cldnt_si">SVE contiguous non-temporal load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_cld_si_q">SVE contiguous load (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eldq_si">SVE load multiple structures (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_cld_ss_q">SVE contiguous load (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_cldnt_ss">SVE contiguous non-temporal load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_eldq_ss">SVE load multiple structures (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eld_si">SVE load multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_eld_ss">SVE load multiple structures (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_ldqr_si">SVE load and broadcast quadword (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cld_si">SVE contiguous load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cldnf_si">SVE contiguous non-fault load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_mem_ldqr_ss">SVE load and broadcast quadword (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_mem_cld_ss">SVE contiguous load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_mem_cldff_ss">SVE contiguous first-fault load (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_si"><a id="sve_mem_cldnt_si"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldnt1b_z_p_bi.html">LDNT1B (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldnt1h_z_p_bi.html">LDNT1H (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ldnt1w_z_p_bi.html">LDNT1W (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ldnt1d_z_p_bi.html">LDNT1D (scalar plus immediate, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si_q"><a id="sve_mem_cld_si_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ld1w_z_p_bi.html">LD1W (scalar plus immediate, single register)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ld1d_z_p_bi.html">LD1D (scalar plus immediate, single register)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_si"><a id="sve_mem_eldq_si"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ld2q_z_p_bi.html">LD2Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ld3q_z_p_bi.html">LD3Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ld4q_z_p_bi.html">LD4Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss_q"><a id="sve_mem_cld_ss_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ld1w_z_p_br.html">LD1W (scalar plus scalar, single register)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ld1d_z_p_br.html">LD1D (scalar plus scalar, single register)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_ss"><a id="sve_mem_cldnt_ss"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldnt1b_z_p_br.html">LDNT1B (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldnt1h_z_p_br.html">LDNT1H (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ldnt1w_z_p_br.html">LDNT1W (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ldnt1d_z_p_br.html">LDNT1D (scalar plus scalar, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_ss"><a id="sve_mem_eldq_ss"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ld2q_z_p_br.html">LD2Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ld3q_z_p_br.html">LD3Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ld4q_z_p_br.html">LD4Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_si"><a id="sve_mem_eld_si"/><h3 class="iclass">SVE load multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld2b_z_p_bi.html">LD2B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld3b_z_p_bi.html">LD3B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld4b_z_p_bi.html">LD4B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld2h_z_p_bi.html">LD2H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld3h_z_p_bi.html">LD3H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld4h_z_p_bi.html">LD4H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld2w_z_p_bi.html">LD2W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld3w_z_p_bi.html">LD3W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld4w_z_p_bi.html">LD4W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld2d_z_p_bi.html">LD2D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld3d_z_p_bi.html">LD3D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld4d_z_p_bi.html">LD4D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_ss"><a id="sve_mem_eld_ss"/><h3 class="iclass">SVE load multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld2b_z_p_br.html">LD2B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld3b_z_p_br.html">LD3B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld4b_z_p_br.html">LD4B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld2h_z_p_br.html">LD2H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld3h_z_p_br.html">LD3H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld4h_z_p_br.html">LD4H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld2w_z_p_br.html">LD2W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld3w_z_p_br.html">LD3W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld4w_z_p_br.html">LD4W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld2d_z_p_br.html">LD2D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld3d_z_p_br.html">LD3D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld4d_z_p_br.html">LD4D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_si"><a id="sve_mem_ldqr_si"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqb_z_p_bi.html">LD1RQB (scalar plus immediate)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rob_z_p_bi.html">LD1ROB (scalar plus immediate)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqh_z_p_bi.html">LD1RQH (scalar plus immediate)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1roh_z_p_bi.html">LD1ROH (scalar plus immediate)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqw_z_p_bi.html">LD1RQW (scalar plus immediate)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1row_z_p_bi.html">LD1ROW (scalar plus immediate)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqd_z_p_bi.html">LD1RQD (scalar plus immediate)</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rod_z_p_bi.html">LD1ROD (scalar plus immediate)</a></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si"><a id="sve_mem_cld_si"/><h3 class="iclass">SVE contiguous load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ld1b_z_p_bi.html">LD1B (scalar plus immediate, single register)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ld1b_z_p_bi.html">LD1B (scalar plus immediate, single register)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ld1b_z_p_bi.html">LD1B (scalar plus immediate, single register)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ld1b_z_p_bi.html">LD1B (scalar plus immediate, single register)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ld1sw_z_p_bi.html">LD1SW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ld1h_z_p_bi.html">LD1H (scalar plus immediate, single register)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ld1h_z_p_bi.html">LD1H (scalar plus immediate, single register)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ld1h_z_p_bi.html">LD1H (scalar plus immediate, single register)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ld1sh_z_p_bi.html">LD1SH (scalar plus immediate)</a>
            —
            <a href="ld1sh_z_p_bi.html#ld1sh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ld1sh_z_p_bi.html">LD1SH (scalar plus immediate)</a>
            —
            <a href="ld1sh_z_p_bi.html#ld1sh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ld1w_z_p_bi.html">LD1W (scalar plus immediate, single register)</a>
            —
            <a href="ld1w_z_p_bi.html#ld1w_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ld1w_z_p_bi.html">LD1W (scalar plus immediate, single register)</a>
            —
            <a href="ld1w_z_p_bi.html#ld1w_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ld1sb_z_p_bi.html">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ld1sb_z_p_bi.html">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ld1sb_z_p_bi.html">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ld1d_z_p_bi.html">LD1D (scalar plus immediate, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnf_si"><a id="sve_mem_cldnf_si"/><h3 class="iclass">SVE contiguous non-fault load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnf_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ldnf1b_z_p_bi.html">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ldnf1b_z_p_bi.html">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ldnf1b_z_p_bi.html">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ldnf1b_z_p_bi.html">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ldnf1sw_z_p_bi.html">LDNF1SW</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ldnf1h_z_p_bi.html">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ldnf1h_z_p_bi.html">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ldnf1h_z_p_bi.html">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ldnf1sh_z_p_bi.html">LDNF1SH</a>
            —
            <a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ldnf1sh_z_p_bi.html">LDNF1SH</a>
            —
            <a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ldnf1w_z_p_bi.html">LDNF1W</a>
            —
            <a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ldnf1w_z_p_bi.html">LDNF1W</a>
            —
            <a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ldnf1d_z_p_bi.html">LDNF1D</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_ss"><a id="sve_mem_ldqr_ss"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqb_z_p_br.html">LD1RQB (scalar plus scalar)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rob_z_p_br.html">LD1ROB (scalar plus scalar)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqh_z_p_br.html">LD1RQH (scalar plus scalar)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1roh_z_p_br.html">LD1ROH (scalar plus scalar)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqw_z_p_br.html">LD1RQW (scalar plus scalar)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1row_z_p_br.html">LD1ROW (scalar plus scalar)</a></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqd_z_p_br.html">LD1RQD (scalar plus scalar)</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rod_z_p_br.html">LD1ROD (scalar plus scalar)</a></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss"><a id="sve_mem_cld_ss"/><h3 class="iclass">SVE contiguous load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ld1b_z_p_br.html">LD1B (scalar plus scalar, single register)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ld1b_z_p_br.html">LD1B (scalar plus scalar, single register)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ld1b_z_p_br.html">LD1B (scalar plus scalar, single register)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ld1b_z_p_br.html">LD1B (scalar plus scalar, single register)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ld1sw_z_p_br.html">LD1SW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ld1h_z_p_br.html">LD1H (scalar plus scalar, single register)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ld1h_z_p_br.html">LD1H (scalar plus scalar, single register)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ld1h_z_p_br.html">LD1H (scalar plus scalar, single register)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ld1sh_z_p_br.html">LD1SH (scalar plus scalar)</a>
            —
            <a href="ld1sh_z_p_br.html#ld1sh_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ld1sh_z_p_br.html">LD1SH (scalar plus scalar)</a>
            —
            <a href="ld1sh_z_p_br.html#ld1sh_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ld1w_z_p_br.html">LD1W (scalar plus scalar, single register)</a>
            —
            <a href="ld1w_z_p_br.html#ld1w_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ld1w_z_p_br.html">LD1W (scalar plus scalar, single register)</a>
            —
            <a href="ld1w_z_p_br.html#ld1w_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ld1sb_z_p_br.html">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ld1sb_z_p_br.html">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ld1sb_z_p_br.html">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ld1d_z_p_br.html">LD1D (scalar plus scalar, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldff_ss"><a id="sve_mem_cldff_ss"/><h3 class="iclass">SVE contiguous first-fault load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldff_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ldff1sw_z_p_br.html">LDFF1SW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ldff1sh_z_p_br.html">LDFF1SH (scalar plus scalar)</a>
            —
            <a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ldff1sh_z_p_br.html">LDFF1SH (scalar plus scalar)</a>
            —
            <a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ldff1w_z_p_br.html">LDFF1W (scalar plus scalar)</a>
            —
            <a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ldff1w_z_p_br.html">LDFF1W (scalar plus scalar)</a>
            —
            <a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ldff1d_z_p_br.html">LDFF1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem64"/>SVE Memory - 64-bit Gather</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1100010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="ld1q_z_p_ar.html">LD1Q</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv2">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv2">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_vi">SVE 64-bit gather prefetch (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gldnt_vs">SVE2 64-bit gather non-temporal load (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vi">SVE 64-bit gather load (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs2">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv2"><a id="sve_mem_64b_prfm_sv2"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv"><a id="sve_mem_64b_prfm_sv"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv2"><a id="sve_mem_64b_gld_sv2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td colspan="2"/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv"><a id="sve_mem_64b_gld_sv"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_vi"><a id="sve_mem_64b_prfm_vi"/><h3 class="iclass">SVE 64-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_ai.html">PRFB (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_ai.html">PRFH (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_ai.html">PRFW (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_ai.html">PRFD (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gldnt_vs"><a id="sve_mem_64b_gldnt_vs"/><h3 class="iclass">SVE2 64-bit gather non-temporal load (vector plus scalar)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ldnt1sb_z_p_ar.html">LDNT1SB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1b_z_p_ar.html">LDNT1B (vector plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ldnt1sh_z_p_ar.html">LDNT1SH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1h_z_p_ar.html">LDNT1H (vector plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ldnt1sw_z_p_ar.html">LDNT1SW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1w_z_p_ar.html">LDNT1W (vector plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldnt1d_z_p_ar.html">LDNT1D (vector plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vi"><a id="sve_mem_64b_gld_vi"/><h3 class="iclass">SVE 64-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_ai.html">LD1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_ai.html">LDFF1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_ai.html">LD1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_ai.html">LDFF1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_ai.html">LD1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_ai.html">LDFF1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_ai.html">LD1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_ai.html">LDFF1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_ai.html">LD1SW (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_ai.html">LDFF1SW (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_ai.html">LD1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_ai.html">LDFF1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_ai.html">LD1D (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_ai.html">LDFF1D (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs2"><a id="sve_mem_64b_gld_vs2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs"><a id="sve_mem_64b_gld_vs"/><h3 class="iclass">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_cs"/>SVE Memory - Contiguous Store and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_si">SVE store multiple structures (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_ss">SVE store multiple structures (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="str_p_bi.html">STR (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="str_z_bi.html">STR (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_cst_ss">SVE contiguous store (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_estq_si"><a id="sve_mem_estq_si"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st2q_z_p_bi.html">ST2Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st3q_z_p_bi.html">ST3Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st4q_z_p_bi.html">ST4Q (scalar plus immediate)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_estq_ss"><a id="sve_mem_estq_ss"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st2q_z_p_br.html">ST2Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st3q_z_p_br.html">ST3Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st4q_z_p_br.html">ST4Q (scalar plus scalar)</a></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_ss"><a id="sve_mem_cst_ss"/><h3 class="iclass">SVE contiguous store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">!= 110</td><td class="lr">o2</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="3">opc</td><td/><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 110 &amp;&amp; opc != 110 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname"><a href="st1b_z_p_br.html">ST1B (scalar plus scalar, single register)</a></td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname"><a href="st1h_z_p_br.html">ST1H (scalar plus scalar, single register)</a></td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="iformname"><a href="st1w_z_p_br.html">ST1W (scalar plus scalar, single register)</a>
            —
            <a href="st1w_z_p_br.html#st1w_z_p_br_u128">SVE2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><a href="st1w_z_p_br.html">ST1W (scalar plus scalar, single register)</a>
            —
            <a href="st1w_z_p_br.html#st1w_z_p_br_">SVE</a></td><td>-</td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="iformname"><a href="st1d_z_p_br.html">ST1D (scalar plus scalar, single register)</a>
            —
            <a href="st1d_z_p_br.html#st1d_z_p_br_u128">SVE2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="iformname"><a href="st1d_z_p_br.html">ST1D (scalar plus scalar, single register)</a>
            —
            <a href="st1d_z_p_br.html#st1d_z_p_br_">SVE</a></td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memsst_nt"/>SVE Memory - Non-temporal and Quadword Scatter Store</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="3">op0</td><td class="lr">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="st1q_z_p_ar.html">ST1Q</a></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_64b_vs">SVE2 64-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_32b_vs">SVE2 32-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_64b_vs"><a id="sve_mem_sstnt_64b_vs"/><h3 class="iclass">SVE2 64-bit scatter non-temporal store (vector plus scalar)</h3><p>These instructions are under <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_64b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_ar.html">STNT1B (vector plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_ar.html">STNT1H (vector plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_ar.html">STNT1W (vector plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="stnt1d_z_p_ar.html">STNT1D (vector plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_32b_vs"><a id="sve_mem_sstnt_32b_vs"/><h3 class="iclass">SVE2 32-bit scatter non-temporal store (vector plus scalar)</h3><p>These instructions are under <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_32b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_ar.html">STNT1B (vector plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_ar.html">STNT1H (vector plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_ar.html">STNT1W (vector plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcst_nt"/>SVE Memory - Non-temporal and Multi-register Contiguous Store</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="3">011</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_cstnt_ss">SVE contiguous non-temporal store (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname"><a href="#sve_mem_est_ss">SVE store multiple structures (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_ss"><a id="sve_mem_cstnt_ss"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_br.html">STNT1B (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_br.html">STNT1H (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_br.html">STNT1W (scalar plus scalar, single register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="stnt1d_z_p_br.html">STNT1D (scalar plus scalar, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_ss"><a id="sve_mem_est_ss"/><h3 class="iclass">SVE store multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="st2b_z_p_br.html">ST2B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="st3b_z_p_br.html">ST3B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="st4b_z_p_br.html">ST4B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="st2h_z_p_br.html">ST2H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="st3h_z_p_br.html">ST3H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="st4h_z_p_br.html">ST4H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="st2w_z_p_br.html">ST2W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="st3w_z_p_br.html">ST3W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="st4w_z_p_br.html">ST4W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="st2d_z_p_br.html">ST2D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="st3d_z_p_br.html">ST3D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="st4d_z_p_br.html">ST4D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss"/>SVE Memory - Scatter with Optional Sign Extend</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">1</td><td class="lr" colspan="1"/><td class="lr" colspan="1">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vs_b">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_sv_b">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_a"><a id="sve_mem_sst_vs_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_a"><a id="sve_mem_sst_sv_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_b"><a id="sve_mem_sst_vs_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_b"><a id="sve_mem_sst_sv_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss2"/>SVE Memory - Scatter</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs2">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv2">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vi_a">SVE 64-bit scatter store (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_vi_b">SVE 32-bit scatter store (vector plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs2"><a id="sve_mem_sst_vs2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv2"><a id="sve_mem_sst_sv2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_a"><a id="sve_mem_sst_vi_a"/><h3 class="iclass">SVE 64-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_ai.html">ST1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_ai.html">ST1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_ai.html">ST1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_ai.html">ST1D (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_b"><a id="sve_mem_sst_vi_b"/><h3 class="iclass">SVE 32-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_ai.html">ST1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_ai.html">ST1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_ai.html">ST1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_si"/>SVE Memory - Contiguous Store with Immediate Offset</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">111</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_cstnt_si">SVE contiguous non-temporal store (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_est_si">SVE store multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_cst_si">SVE contiguous store (scalar plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_si"><a id="sve_mem_cstnt_si"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_bi.html">STNT1B (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_bi.html">STNT1H (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_bi.html">STNT1W (scalar plus immediate, single register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="stnt1d_z_p_bi.html">STNT1D (scalar plus immediate, single register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_si"><a id="sve_mem_est_si"/><h3 class="iclass">SVE store multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="st2b_z_p_bi.html">ST2B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="st3b_z_p_bi.html">ST3B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="st4b_z_p_bi.html">ST4B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="st2h_z_p_bi.html">ST2H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="st3h_z_p_bi.html">ST3H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="st4h_z_p_bi.html">ST4H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="st2w_z_p_bi.html">ST2W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="st3w_z_p_bi.html">ST3W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="st4w_z_p_bi.html">ST4W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="st2d_z_p_bi.html">ST2D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="st3d_z_p_bi.html">ST3D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="st4d_z_p_bi.html">ST4D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_si"><a id="sve_mem_cst_si"/><h3 class="iclass">SVE contiguous store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="st1b_z_p_bi.html">ST1B (scalar plus immediate, single register)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><a href="st1h_z_p_bi.html">ST1H (scalar plus immediate, single register)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="st1w_z_p_bi.html">ST1W (scalar plus immediate, single register)</a>
            —
            <a href="st1w_z_p_bi.html#st1w_z_p_bi_u128">SVE2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1x</td><td class="iformname"><a href="st1w_z_p_bi.html">ST1W (scalar plus immediate, single register)</a>
            —
            <a href="st1w_z_p_bi.html#st1w_z_p_bi_">SVE</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="st1d_z_p_bi.html">ST1D (scalar plus immediate, single register)</a>
            —
            <a href="st1d_z_p_bi.html#st1d_z_p_bi_u128">SVE2</a></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bi.html">ST1D (scalar plus immediate, single register)</a>
            —
            <a href="st1d_z_p_bi.html#st1d_z_p_bi_">SVE</a></td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="dpimm"/>Data Processing -- Immediate</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="22"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00xx
          </td><td class="iformname"><a href="#pcreladdr">PC-rel. addressing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010x
          </td><td class="iformname"><a href="#addsub_imm">Add/subtract (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="iformname"><a href="#addsub_immtags">Add/subtract (immediate, with tags)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="iformname"><a href="#minmax_imm">Min/max (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100x
          </td><td class="iformname"><a href="#log_imm">Logical (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101x
          </td><td class="iformname"><a href="#movewide">Move wide (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110x
          </td><td class="iformname"><a href="#bitfield">Bitfield</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111x
          </td><td class="iformname"><a href="#extract">Extract</a></td></tr></table></div><hr/><div class="iclass" id="iclass-pcreladdr"><a id="pcreladdr"/><h3 class="iclass">PC-rel. addressing</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="lr" colspan="2">immlo</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">immhi</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pcreladdr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="adr.html">ADR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="adrp.html">ADRP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_imm"><a id="addsub_imm"/><h3 class="iclass">Add/subtract (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sh</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="add_addsub_imm.html">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adds_addsub_imm.html">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sub_addsub_imm.html">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="subs_addsub_imm.html">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="add_addsub_imm.html">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adds_addsub_imm.html">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_64S_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sub_addsub_imm.html">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="subs_addsub_imm.html">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_64S_addsub_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_immtags"><a id="addsub_immtags"/><h3 class="iclass">Add/subtract (immediate, with tags)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">uimm6</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="4">uimm4</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_immtags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="addg.html">ADDG</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="subg.html">SUBG</a></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-minmax_imm"><a id="minmax_imm"/><h3 class="iclass">Min/max (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-minmax_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="smax_imm.html">SMAX (immediate)</a>
            —
            <a href="smax_imm.html#SMAX_32_minmax_imm">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="umax_imm.html">UMAX (immediate)</a>
            —
            <a href="umax_imm.html#UMAX_32U_minmax_imm">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="smin_imm.html">SMIN (immediate)</a>
            —
            <a href="smin_imm.html#SMIN_32_minmax_imm">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="umin_imm.html">UMIN (immediate)</a>
            —
            <a href="umin_imm.html#UMIN_32U_minmax_imm">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="smax_imm.html">SMAX (immediate)</a>
            —
            <a href="smax_imm.html#SMAX_64_minmax_imm">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="umax_imm.html">UMAX (immediate)</a>
            —
            <a href="umax_imm.html#UMAX_64U_minmax_imm">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="smin_imm.html">SMIN (immediate)</a>
            —
            <a href="smin_imm.html#SMIN_64_minmax_imm">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="umin_imm.html">UMIN (immediate)</a>
            —
            <a href="umin_imm.html#UMIN_64U_minmax_imm">64-bit</a></td><td>FEAT_CSSC</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_imm"><a id="log_imm"/><h3 class="iclass">Logical (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="and_log_imm.html">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="orr_log_imm.html">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="eor_log_imm.html">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ands_log_imm.html">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_32S_log_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="and_log_imm.html">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><a href="orr_log_imm.html">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><a href="eor_log_imm.html">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><a href="ands_log_imm.html">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_64S_log_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movewide"><a id="movewide"/><h3 class="iclass">Move wide (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">hw</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movewide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">hw</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname"><a href="movn.html">MOVN</a>
            —
            <a href="movn.html#MOVN_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0x</td><td class="iformname"><a href="movz.html">MOVZ</a>
            —
            <a href="movz.html#MOVZ_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname"><a href="movk.html">MOVK</a>
            —
            <a href="movk.html#MOVK_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="movn.html">MOVN</a>
            —
            <a href="movn.html#MOVN_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><a href="movz.html">MOVZ</a>
            —
            <a href="movz.html#MOVZ_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><a href="movk.html">MOVK</a>
            —
            <a href="movk.html#MOVK_64_movewide">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-bitfield"><a id="bitfield"/><h3 class="iclass">Bitfield</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bitfield"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="sbfm.html">SBFM</a>
            —
            <a href="sbfm.html#SBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="bfm.html">BFM</a>
            —
            <a href="bfm.html#BFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ubfm.html">UBFM</a>
            —
            <a href="ubfm.html#UBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="sbfm.html">SBFM</a>
            —
            <a href="sbfm.html#SBFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="bfm.html">BFM</a>
            —
            <a href="bfm.html#BFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ubfm.html">UBFM</a>
            —
            <a href="ubfm.html#UBFM_64M_bitfield">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-extract"><a id="extract"/><h3 class="iclass">Extract</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op21</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr">o0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extract"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op21</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">imms</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="iformname"><a href="extr.html">EXTR</a>
            —
            <a href="extr.html#EXTR_32_extract">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="extr.html">EXTR</a>
            —
            <a href="extr.html#EXTR_64_extract">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="control"/>Branches, Exception Generating and System instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="3">101</td><td class="lr" colspan="14">op1</td><td class="lr" colspan="7"/><td class="lr" colspan="5">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#condbranch">Conditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            00xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#exception">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110001
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrswithreg">System instructions with register argument</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110010
          </td><td class="bitfield">
            11111
          </td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110011
          </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#pstate">PSTATE</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100100xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemresult">System with result</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrs">System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmove">System register move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#syspairinstrs">System pair instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmovepr">System register pair move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#branch_reg">Unconditional branch (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#branch_imm">Unconditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch">Compare and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#testbranch">Test and branch (immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-condbranch"><a id="condbranch"/><h3 class="iclass">Conditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o1</td><td class="lr" colspan="19">imm19</td><td class="lr">o0</td><td class="lr" colspan="4">cond</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="b_cond.html">B.cond</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bc_cond.html">BC.cond</a></td><td>FEAT_HBC</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-exception"><a id="exception"/><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="2">LL</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-exception"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">LL</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="svc.html">SVC</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="hvc.html">HVC</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="smc.html">SMC</a></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="brk.html">BRK</a></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="hlt.html">HLT</a></td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="tcancel.html">TCANCEL</a></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="dcps1.html">DCPS1</a></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="dcps2.html">DCPS2</a></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="dcps3.html">DCPS3</a></td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">111</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrswithreg"><a id="systeminstrswithreg"/><h3 class="iclass">System instructions with register argument</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrswithreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">!= 0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><a href="wfet.html">WFET</a></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><a href="wfit.html">WFIT</a></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-hints"><a id="hints"/><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="hint.html">HINT</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><a href="nop.html">NOP</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><a href="yield.html">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">010</td><td class="iformname"><a href="wfe.html">WFE</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><a href="wfi.html">WFI</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">100</td><td class="iformname"><a href="sev.html">SEV</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">101</td><td class="iformname"><a href="sevl.html">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">110</td><td class="iformname"><a href="dgh.html">DGH</a></td><td>FEAT_DGH</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">111</td><td class="iformname"><a href="xpac.html">XPACD, XPACI, XPACLRI</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">000</td><td class="iformname"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIA1716_HI_hints">PACIA1716</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">010</td><td class="iformname"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIB1716_HI_hints">PACIB1716</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">100</td><td class="iformname"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIA1716_HI_hints">AUTIA1716</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">110</td><td class="iformname"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIB1716_HI_hints">AUTIB1716</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">000</td><td class="iformname"><a href="esb.html">ESB</a></td><td>FEAT_RAS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">001</td><td class="iformname"><a href="psb.html">PSB CSYNC</a></td><td>FEAT_SPE</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">010</td><td class="iformname"><a href="tsb.html">TSB CSYNC</a></td><td>FEAT_TRF</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">011</td><td class="iformname"><a href="gcsb.html">GCSB DSYNC</a></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">100</td><td class="iformname"><a href="csdb.html">CSDB</a></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">110</td><td class="iformname"><a href="clrbhb.html">CLRBHB</a></td><td>FEAT_CLRBHB</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">000</td><td class="iformname"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIAZ_HI_hints">PACIAZ</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">001</td><td class="iformname"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIASP_HI_hints">PACIASP</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">010</td><td class="iformname"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIBZ_HI_hints">PACIBZ</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">011</td><td class="iformname"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIBSP_HI_hints">PACIBSP</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">100</td><td class="iformname"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIAZ_HI_hints">AUTIAZ</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">101</td><td class="iformname"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIASP_HI_hints">AUTIASP</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">110</td><td class="iformname"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIBZ_HI_hints">AUTIBZ</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">111</td><td class="iformname"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIBSP_HI_hints">AUTIBSP</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">xx0</td><td class="iformname"><a href="bti.html">BTI</a></td><td>FEAT_BTI</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">000</td><td class="iformname"><a href="chkfeat.html">CHKFEAT</a></td><td>FEAT_CHK</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-barriers"><a id="barriers"/><h3 class="iclass">Barriers</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="clrex.html">CLREX</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="dsb.html">DSB</a>
            —
            <a href="dsb.html#DSB_BO_barriers">memory barrier</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="dmb.html">DMB</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="isb.html">ISB</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="sb.html">SB</a></td><td>FEAT_SB</td></tr><tr><td class="bitfield">xx0x</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">xx10</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="dsb.html">DSB</a>
            —
            <a href="dsb.html#DSB_BOn_barriers">Memory nXS barrier</a></td><td>FEAT_XS</td></tr><tr><td class="bitfield">xx11</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="tcommit.html">TCOMMIT</a></td><td>FEAT_TME</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001x</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pstate"><a id="pstate"/><h3 class="iclass">PSTATE</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pstate"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><a href="msr_imm.html">MSR (immediate)</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="cfinv.html">CFINV</a></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">000</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="xaflag.html">XAFLAG</a></td><td>FEAT_FlagM2</td></tr><tr><td class="bitfield">000</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="axflag.html">AXFLAG</a></td><td>FEAT_FlagM2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemresult"><a id="systemresult"/><h3 class="iclass">System with result</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemresult"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">CRn</th><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">!= 011</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 0011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"/><td class="bitfield">!= 011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">!= 000x</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><a href="tstart.html">TSTART</a></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0001</td><td class="bitfield">011</td><td class="iformname"><a href="ttest.html">TTEST</a></td><td>FEAT_TME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrs"><a id="systeminstrs"/><h3 class="iclass">System instructions</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sys.html">SYS</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sysl.html">SYSL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmove"><a id="systemmove"/><h3 class="iclass">System register move</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmove"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="msr_reg.html">MSR (register)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mrs.html">MRS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-syspairinstrs"><a id="syspairinstrs"/><h3 class="iclass">System pair instructions</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-syspairinstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sysp.html">SYSP</a></td><td>FEAT_SYSINSTR128</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmovepr"><a id="systemmovepr"/><h3 class="iclass">System register pair move</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmovepr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="msrr.html">MSRR</a></td><td>FEAT_SYSREG128</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mrrs.html">MRRS</a></td><td>FEAT_SYSREG128</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_reg"><a id="branch_reg"/><h3 class="iclass">Unconditional branch (register)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="6">op3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="br.html">BR</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAAZ_64_branch_reg">key A, zero modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRABZ_64_branch_reg">key B, zero modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="blr.html">BLR</a></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAAZ_64_branch_reg">key A, zero modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRABZ_64_branch_reg">key B, zero modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="ret.html">RET</a></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="reta.html">RETAA, RETAB</a>
            —
            <a href="reta.html#RETAA_64E_branch_reg">RETAA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="reta.html">RETAA, RETAB</a>
            —
            <a href="reta.html#RETAB_64E_branch_reg">RETAB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="eret.html">ERET</a></td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="ereta.html">ERETAA, ERETAB</a>
            —
            <a href="ereta.html#ERETAA_64E_branch_reg">ERETAA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="ereta.html">ERETAA, ERETAB</a>
            —
            <a href="ereta.html#ERETAB_64E_branch_reg">ERETAB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">!= 000000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="drps.html">DRPS</a></td><td>-</td></tr><tr><td class="bitfield">011x</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAA_64P_branch_reg">key A, register modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAB_64P_branch_reg">key B, register modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAA_64P_branch_reg">key A, register modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAB_64P_branch_reg">key B, register modifier</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101x</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_imm"><a id="branch_imm"/><h3 class="iclass">Unconditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="26">imm26</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="b_uncond.html">B</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bl.html">BL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch"><a id="compbranch"/><h3 class="iclass">Compare and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html">CBZ</a>
            —
            <a href="cbz.html#CBZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html">CBZ</a>
            —
            <a href="cbz.html#CBZ_64_compbranch">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_64_compbranch">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-testbranch"><a id="testbranch"/><h3 class="iclass">Test and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">b40</td><td class="lr" colspan="14">imm14</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-testbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="tbz.html">TBZ</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="tbnz.html">TBNZ</a></td></tr></tbody></table></div></div><hr/><h2><a id="ldst"/>Loads and Stores</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="15">op2</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswappr">Compare and swap pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00x000000xxxxxx
          </td><td class="iformname"><a href="#asisdlse">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00xxxxxx1xxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            01x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#asisdlsep">Advanced SIMD load/store multiple structures (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10xx0000xxxxxxx
          </td><td class="iformname"><a href="#asisdlso">Advanced SIMD load/store single structure</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            11xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#asisdlsop">Advanced SIMD load/store single structure (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0xx1xxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0xxx1xxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0xxxx1xxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0xxxxx1xxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx000010
          </td><td class="iformname"><a href="#rcwcomswap">RCW compare and swap</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx000011
          </td><td class="iformname"><a href="#rcwcomswappr">RCW compare and swap pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxx00
          </td><td class="iformname"><a href="#memop_128">128-bit atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1000111110xxx11
          </td><td class="iformname"><a href="#ldst_gcs">GCS load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldsttags">Load/store memory tags</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstexclp">Load/store exclusive pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstexclr">Load/store exclusive register</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            01x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstord">Load/store ordered</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            01x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswap">Compare and swap</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            10x0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldiappstilp">LDIAPP/STILP</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x000000000010
          </td><td class="iformname"><a href="#ldapstl_writeback">LDAPR/STLR (writeback)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0xxxxxxxxx00
          </td><td class="iformname"><a href="#ldapstl_unscaled">LDAPR/STLR (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldapstl_simd">LDAPR/STLR (SIMD&amp;FP)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxxxxxxxxxxxx
          </td><td class="iformname"><a href="#loadlit">Load register (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield"></td><td class="bitfield">
            1xx0xxxxxxxxx01
          </td><td class="iformname"><a href="#memcms">Memory Copy and Memory Set</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            00xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstnapair_offs">Load/store no-allocate pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            01xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_post">Load/store register pair (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            10xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_off">Load/store register pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            11xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_pre">Load/store register pair (pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx00
          </td><td class="iformname"><a href="#ldst_unscaled">Load/store register (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx01
          </td><td class="iformname"><a href="#ldst_immpost">Load/store register (immediate post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldst_unpriv">Load/store register (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx11
          </td><td class="iformname"><a href="#ldst_immpre">Load/store register (immediate pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxx00
          </td><td class="iformname"><a href="#memop">Atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxx10
          </td><td class="iformname"><a href="#ldst_regoff">Load/store register (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxxx1
          </td><td class="iformname"><a href="#ldst_pac">Load/store register (pac)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldst_pos">Load/store register (unsigned immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-comswappr"><a id="comswappr"/><h3 class="iclass">Compare and swap pair</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP32_comswappr">32-bit CASP</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP32_comswappr">32-bit CASPL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP32_comswappr">32-bit CASPA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP32_comswappr">32-bit CASPAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP64_comswappr">64-bit CASP</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP64_comswappr">64-bit CASPL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP64_comswappr">64-bit CASPA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP64_comswappr">64-bit CASPAL</a></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlse"><a id="asisdlse"/><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsep"><a id="asisdlsep"/><h3 class="iclass">Advanced SIMD load/store multiple structures (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsep"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlso"><a id="asisdlso"/><h3 class="iclass">Advanced SIMD load/store single structure</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">R</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlso"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_B1_1b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_B3_3b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_H1_1h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_H3_3h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_S1_1s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_D1_1d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_S3_3s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_D3_3d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="stl1_advsimd_sngl.html">STL1 (SIMD&amp;FP)</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_B2_2b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_B4_4b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_H2_2h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_H4_4h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_S2_2s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_D2_2d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_S4_4s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_D4_4d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_B1_1b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_B3_3b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_H1_1h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_H3_3h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_S1_1s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_D1_1d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_S3_3s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_D3_3d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld1r_advsimd.html">LD1R</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld3r_advsimd.html">LD3R</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldap1_advsimd_sngl.html">LDAP1 (SIMD&amp;FP)</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_B2_2b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_B4_4b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_H2_2h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_H4_4h">16-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_S2_2s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_D2_2d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_S4_4s">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_D4_4d">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld2r_advsimd.html">LD2R</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld4r_advsimd.html">LD4R</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsop"><a id="asisdlsop"/><h3 class="iclass">Advanced SIMD load/store single structure (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">R</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld1r_advsimd.html">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_RX1_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld3r_advsimd.html">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_RX3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld1r_advsimd.html">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_R1_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld3r_advsimd.html">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_R3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld2r_advsimd.html">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_RX2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld4r_advsimd.html">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_RX4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld2r_advsimd.html">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_R2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ld4r_advsimd.html">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_R4_i">immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswap"><a id="rcwcomswap"/><h3 class="iclass">RCW compare and swap</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rcwcas.html">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</a>
            —
            <a href="rcwcas.html#RCWCAS_C64_rcwcomswap">RCWCAS</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rcwcas.html">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</a>
            —
            <a href="rcwcas.html#RCWCASL_C64_rcwcomswap">RCWCASL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rcwcas.html">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</a>
            —
            <a href="rcwcas.html#RCWCASA_C64_rcwcomswap">RCWCASA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rcwcas.html">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</a>
            —
            <a href="rcwcas.html#RCWCASAL_C64_rcwcomswap">RCWCASAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rcwscas.html">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</a>
            —
            <a href="rcwscas.html#RCWSCAS_C64_rcwcomswap">RCWSCAS</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rcwscas.html">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</a>
            —
            <a href="rcwscas.html#RCWSCASL_C64_rcwcomswap">RCWSCASL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rcwscas.html">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</a>
            —
            <a href="rcwscas.html#RCWSCASA_C64_rcwcomswap">RCWSCASA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rcwscas.html">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</a>
            —
            <a href="rcwscas.html#RCWSCASAL_C64_rcwcomswap">RCWSCASAL</a></td><td>FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswappr"><a id="rcwcomswappr"/><h3 class="iclass">RCW compare and swap pair</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rcwcasp.html">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</a>
            —
            <a href="rcwcasp.html#RCWCASP_C64_rcwcomswappr">RCWCASP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rcwcasp.html">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</a>
            —
            <a href="rcwcasp.html#RCWCASPL_C64_rcwcomswappr">RCWCASPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rcwcasp.html">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</a>
            —
            <a href="rcwcasp.html#RCWCASPA_C64_rcwcomswappr">RCWCASPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rcwcasp.html">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</a>
            —
            <a href="rcwcasp.html#RCWCASPAL_C64_rcwcomswappr">RCWCASPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rcwscasp.html">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</a>
            —
            <a href="rcwscasp.html#RCWSCASP_C64_rcwcomswappr">RCWSCASP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rcwscasp.html">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</a>
            —
            <a href="rcwscasp.html#RCWSCASPL_C64_rcwcomswappr">RCWSCASPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rcwscasp.html">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</a>
            —
            <a href="rcwscasp.html#RCWSCASPA_C64_rcwcomswappr">RCWSCASPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="rcwscasp.html">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</a>
            —
            <a href="rcwscasp.html#RCWSCASPAL_C64_rcwcomswappr">RCWSCASPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop_128"><a id="memop_128"/><h3 class="iclass">128-bit atomic memory operations</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rt2</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop_128"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrp.html">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</a>
            —
            <a href="ldclrp.html#LDCLRP_128_memop_128">LDCLRP</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetp.html">LDSETP, LDSETPA, LDSETPAL, LDSETPL</a>
            —
            <a href="ldsetp.html#LDSETP_128_memop_128">LDSETP</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpp.html">SWPP, SWPPA, SWPPAL, SWPPL</a>
            —
            <a href="swpp.html#SWPP_128_memop_128">SWPP</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclrp.html">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</a>
            —
            <a href="rcwclrp.html#RCWCLRP_128_memop_128">RCWCLRP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswpp.html">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</a>
            —
            <a href="rcwswpp.html#RCWSWPP_128_memop_128">RCWSWPP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsetp.html">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</a>
            —
            <a href="rcwsetp.html#RCWSETP_128_memop_128">RCWSETP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrp.html">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</a>
            —
            <a href="ldclrp.html#LDCLRPL_128_memop_128">LDCLRPL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetp.html">LDSETP, LDSETPA, LDSETPAL, LDSETPL</a>
            —
            <a href="ldsetp.html#LDSETPL_128_memop_128">LDSETPL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpp.html">SWPP, SWPPA, SWPPAL, SWPPL</a>
            —
            <a href="swpp.html#SWPPL_128_memop_128">SWPPL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclrp.html">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</a>
            —
            <a href="rcwclrp.html#RCWCLRPL_128_memop_128">RCWCLRPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswpp.html">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</a>
            —
            <a href="rcwswpp.html#RCWSWPPL_128_memop_128">RCWSWPPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsetp.html">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</a>
            —
            <a href="rcwsetp.html#RCWSETPL_128_memop_128">RCWSETPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrp.html">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</a>
            —
            <a href="ldclrp.html#LDCLRPA_128_memop_128">LDCLRPA</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetp.html">LDSETP, LDSETPA, LDSETPAL, LDSETPL</a>
            —
            <a href="ldsetp.html#LDSETPA_128_memop_128">LDSETPA</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpp.html">SWPP, SWPPA, SWPPAL, SWPPL</a>
            —
            <a href="swpp.html#SWPPA_128_memop_128">SWPPA</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclrp.html">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</a>
            —
            <a href="rcwclrp.html#RCWCLRPA_128_memop_128">RCWCLRPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswpp.html">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</a>
            —
            <a href="rcwswpp.html#RCWSWPPA_128_memop_128">RCWSWPPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsetp.html">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</a>
            —
            <a href="rcwsetp.html#RCWSETPA_128_memop_128">RCWSETPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrp.html">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</a>
            —
            <a href="ldclrp.html#LDCLRPAL_128_memop_128">LDCLRPAL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetp.html">LDSETP, LDSETPA, LDSETPAL, LDSETPL</a>
            —
            <a href="ldsetp.html#LDSETPAL_128_memop_128">LDSETPAL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpp.html">SWPP, SWPPA, SWPPAL, SWPPL</a>
            —
            <a href="swpp.html#SWPPAL_128_memop_128">SWPPAL</a></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclrp.html">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</a>
            —
            <a href="rcwclrp.html#RCWCLRPAL_128_memop_128">RCWCLRPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswpp.html">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</a>
            —
            <a href="rcwswpp.html#RCWSWPPAL_128_memop_128">RCWSWPPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsetp.html">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</a>
            —
            <a href="rcwsetp.html#RCWSETPAL_128_memop_128">RCWSETPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclrp.html">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</a>
            —
            <a href="rcwsclrp.html#RCWSCLRP_128_memop_128">RCWSCLRP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswpp.html">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</a>
            —
            <a href="rcwsswpp.html#RCWSSWPP_128_memop_128">RCWSSWPP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwssetp.html">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</a>
            —
            <a href="rcwssetp.html#RCWSSETP_128_memop_128">RCWSSETP</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclrp.html">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</a>
            —
            <a href="rcwsclrp.html#RCWSCLRPL_128_memop_128">RCWSCLRPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswpp.html">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</a>
            —
            <a href="rcwsswpp.html#RCWSSWPPL_128_memop_128">RCWSSWPPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwssetp.html">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</a>
            —
            <a href="rcwssetp.html#RCWSSETPL_128_memop_128">RCWSSETPL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclrp.html">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</a>
            —
            <a href="rcwsclrp.html#RCWSCLRPA_128_memop_128">RCWSCLRPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswpp.html">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</a>
            —
            <a href="rcwsswpp.html#RCWSSWPPA_128_memop_128">RCWSSWPPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwssetp.html">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</a>
            —
            <a href="rcwssetp.html#RCWSSETPA_128_memop_128">RCWSSETPA</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclrp.html">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</a>
            —
            <a href="rcwsclrp.html#RCWSCLRPAL_128_memop_128">RCWSCLRPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswpp.html">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</a>
            —
            <a href="rcwsswpp.html#RCWSSWPPAL_128_memop_128">RCWSSWPPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwssetp.html">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</a>
            —
            <a href="rcwssetp.html#RCWSSETPAL_128_memop_128">RCWSSETPAL</a></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_gcs"><a id="ldst_gcs"/><h3 class="iclass">GCS load/store</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_gcs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="gcsstr.html">GCSSTR</a></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="gcssttr.html">GCSSTTR</a></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldsttags"><a id="ldsttags"/><h3 class="iclass">Load/store memory tags</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldsttags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">imm9</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><a href="stg.html">STG</a>
            —
            <a href="stg.html#STG_64Spost_ldsttags">post-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="stg.html">STG</a>
            —
            <a href="stg.html#STG_64Soffset_ldsttags">signed offset</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="stg.html">STG</a>
            —
            <a href="stg.html#STG_64Spre_ldsttags">pre-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="stzgm.html">STZGM</a></td><td>FEAT_MTE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><a href="ldg.html">LDG</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><a href="stzg.html">STZG</a>
            —
            <a href="stzg.html#STZG_64Spost_ldsttags">post-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="stzg.html">STZG</a>
            —
            <a href="stzg.html#STZG_64Soffset_ldsttags">signed offset</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="stzg.html">STZG</a>
            —
            <a href="stzg.html#STZG_64Spre_ldsttags">pre-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><a href="st2g.html">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Spost_ldsttags">post-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="st2g.html">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Soffset_ldsttags">signed offset</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="st2g.html">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Spre_ldsttags">pre-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="stgm.html">STGM</a></td><td>FEAT_MTE2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><a href="stz2g.html">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Spost_ldsttags">post-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><a href="stz2g.html">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Soffset_ldsttags">signed offset</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><a href="stz2g.html">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Spre_ldsttags">pre-index</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="ldgm.html">LDGM</a></td><td>FEAT_MTE2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclp"><a id="ldstexclp"/><h3 class="iclass">Load/store exclusive pair</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxp.html">STXP</a>
            —
            <a href="stxp.html#STXP_SP32_ldstexclp">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxp.html">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP32_ldstexclp">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxp.html">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP32_ldstexclp">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxp.html">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP32_ldstexclp">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxp.html">STXP</a>
            —
            <a href="stxp.html#STXP_SP64_ldstexclp">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxp.html">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP64_ldstexclp">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxp.html">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP64_ldstexclp">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxp.html">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP64_ldstexclp">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclr"><a id="ldstexclr"/><h3 class="iclass">Load/store exclusive register</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxrb.html">STXRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxrb.html">STLXRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxrb.html">LDXRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxrb.html">LDAXRB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxrh.html">STXRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxrh.html">STLXRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxrh.html">LDXRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxrh.html">LDAXRH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxr.html">STXR</a>
            —
            <a href="stxr.html#STXR_SR32_ldstexclr">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxr.html">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR32_ldstexclr">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxr.html">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR32_ldstexclr">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxr.html">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR32_ldstexclr">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stxr.html">STXR</a>
            —
            <a href="stxr.html#STXR_SR64_ldstexclr">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlxr.html">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR64_ldstexclr">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldxr.html">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR64_ldstexclr">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldaxr.html">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR64_ldstexclr">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstord"><a id="ldstord"/><h3 class="iclass">Load/store ordered</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstord"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stllrb.html">STLLRB</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlrb.html">STLRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldlarb.html">LDLARB</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldarb.html">LDARB</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stllrh.html">STLLRH</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlrh.html">STLRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldlarh.html">LDLARH</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldarh.html">LDARH</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stllr.html">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL32_ldstord">32-bit</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlr.html">STLR</a>
            —
            <a href="stlr.html#STLR_SL32_ldstord">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldlar.html">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR32_ldstord">32-bit</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldar.html">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR32_ldstord">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stllr.html">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL64_ldstord">64-bit</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="stlr.html">STLR</a>
            —
            <a href="stlr.html#STLR_SL64_ldstord">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldlar.html">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR64_ldstord">64-bit</a></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldar.html">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR64_ldstord">64-bit</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-comswap"><a id="comswap"/><h3 class="iclass">Compare and swap</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASB_C32_comswap">CASB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASLB_C32_comswap">CASLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASAB_C32_comswap">CASAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASALB_C32_comswap">CASALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASH_C32_comswap">CASH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASLH_C32_comswap">CASLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASAH_C32_comswap">CASAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASALH_C32_comswap">CASALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C32_comswap">32-bit CAS</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C32_comswap">32-bit CASL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C32_comswap">32-bit CASA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C32_comswap">32-bit CASAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C64_comswap">64-bit CAS</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C64_comswap">64-bit CASL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C64_comswap">64-bit CASA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C64_comswap">64-bit CASAL</a></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldiappstilp"><a id="ldiappstilp"/><h3 class="iclass">LDIAPP/STILP</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="4">opc2</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldiappstilp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="stilp.html">STILP</a>
            —
            <a href="stilp.html#STILP_32SE_ldiappstilp">32-bit pre-index</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="stilp.html">STILP</a>
            —
            <a href="stilp.html#STILP_32S_ldiappstilp">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ldiapp.html">LDIAPP</a>
            —
            <a href="ldiapp.html#LDIAPP_32LE_ldiappstilp">32-bit post-index</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="ldiapp.html">LDIAPP</a>
            —
            <a href="ldiapp.html#LDIAPP_32L_ldiappstilp">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="stilp.html">STILP</a>
            —
            <a href="stilp.html#STILP_64SS_ldiappstilp">64-bit pre-index</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="stilp.html">STILP</a>
            —
            <a href="stilp.html#STILP_64S_ldiappstilp">64-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ldiapp.html">LDIAPP</a>
            —
            <a href="ldiapp.html#LDIAPP_64LS_ldiappstilp">64-bit post-index</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="ldiapp.html">LDIAPP</a>
            —
            <a href="ldiapp.html#LDIAPP_64L_ldiappstilp">64-bit</a></td><td>FEAT_LRCPC3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_writeback"><a id="ldapstl_writeback"/><h3 class="iclass">LDAPR/STLR (writeback)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_writeback"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="stlr.html">STLR</a>
            —
            <a href="stlr.html#STLR_32S_ldapstl_writeback">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldapr.html">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_32L_ldapstl_writeback">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="stlr.html">STLR</a>
            —
            <a href="stlr.html#STLR_64S_ldapstl_writeback">64-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ldapr.html">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_64L_ldapstl_writeback">64-bit</a></td><td>FEAT_LRCPC3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_unscaled"><a id="ldapstl_unscaled"/><h3 class="iclass">LDAPR/STLR (unscaled immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="stlurb.html">STLURB</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ldapurb.html">LDAPURB</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursb.html">LDAPURSB</a>
            —
            <a href="ldapursb.html#LDAPURSB_64_ldapstl_unscaled">64-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ldapursb.html">LDAPURSB</a>
            —
            <a href="ldapursb.html#LDAPURSB_32_ldapstl_unscaled">32-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="stlurh.html">STLURH</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ldapurh.html">LDAPURH</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursh.html">LDAPURSH</a>
            —
            <a href="ldapursh.html#LDAPURSH_64_ldapstl_unscaled">64-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ldapursh.html">LDAPURSH</a>
            —
            <a href="ldapursh.html#LDAPURSH_32_ldapstl_unscaled">32-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_gen.html">STLUR</a>
            —
            <a href="stlur_gen.html#STLUR_32_ldapstl_unscaled">32-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_gen.html">LDAPUR</a>
            —
            <a href="ldapur_gen.html#LDAPUR_32_ldapstl_unscaled">32-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursw.html">LDAPURSW</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_gen.html">STLUR</a>
            —
            <a href="stlur_gen.html#STLUR_64_ldapstl_unscaled">64-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_gen.html">LDAPUR</a>
            —
            <a href="ldapur_gen.html#LDAPUR_64_ldapstl_unscaled">64-bit</a></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_simd"><a id="ldapstl_simd"/><h3 class="iclass">LDAPR/STLR (SIMD&amp;FP)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_simd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_fpsimd.html">STLUR (SIMD&amp;FP)</a>
            —
            <a href="stlur_fpsimd.html#STLUR_B_ldapstl_simd">8-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_fpsimd.html">LDAPUR (SIMD&amp;FP)</a>
            —
            <a href="ldapur_fpsimd.html#LDAPUR_B_ldapstl_simd">8-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="stlur_fpsimd.html">STLUR (SIMD&amp;FP)</a>
            —
            <a href="stlur_fpsimd.html#STLUR_Q_ldapstl_simd">128-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ldapur_fpsimd.html">LDAPUR (SIMD&amp;FP)</a>
            —
            <a href="ldapur_fpsimd.html#LDAPUR_Q_ldapstl_simd">128-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_fpsimd.html">STLUR (SIMD&amp;FP)</a>
            —
            <a href="stlur_fpsimd.html#STLUR_H_ldapstl_simd">16-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_fpsimd.html">LDAPUR (SIMD&amp;FP)</a>
            —
            <a href="ldapur_fpsimd.html#LDAPUR_H_ldapstl_simd">16-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_fpsimd.html">STLUR (SIMD&amp;FP)</a>
            —
            <a href="stlur_fpsimd.html#STLUR_S_ldapstl_simd">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_fpsimd.html">LDAPUR (SIMD&amp;FP)</a>
            —
            <a href="ldapur_fpsimd.html#LDAPUR_S_ldapstl_simd">32-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_fpsimd.html">STLUR (SIMD&amp;FP)</a>
            —
            <a href="stlur_fpsimd.html#STLUR_D_ldapstl_simd">64-bit</a></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_fpsimd.html">LDAPUR (SIMD&amp;FP)</a>
            —
            <a href="ldapur_fpsimd.html#LDAPUR_D_ldapstl_simd">64-bit</a></td><td>FEAT_LRCPC3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-loadlit"><a id="loadlit"/><h3 class="iclass">Load register (literal)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-loadlit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_32_loadlit">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_S_loadlit">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_64_loadlit">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_D_loadlit">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ldrsw_lit.html">LDRSW (literal)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_Q_loadlit">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="prfm_lit.html">PRFM (literal)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memcms"><a id="memcms"/><h3 class="iclass">Memory Copy and Memory Set</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">o0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">op1</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr" colspan="4">op2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memcms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyfp.html">CPYFP, CPYFM, CPYFE</a>
            —
            <a href="cpyfp.html#CPYFP_CPY_memcms">CPYFP</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="cpyfpwt.html">CPYFPWT, CPYFMWT, CPYFEWT</a>
            —
            <a href="cpyfpwt.html#CPYFPWT_CPY_memcms">CPYFPWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyfprt.html">CPYFPRT, CPYFMRT, CPYFERT</a>
            —
            <a href="cpyfprt.html#CPYFPRT_CPY_memcms">CPYFPRT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><a href="cpyfpt.html">CPYFPT, CPYFMT, CPYFET</a>
            —
            <a href="cpyfpt.html#CPYFPT_CPY_memcms">CPYFPT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="cpyfpwn.html">CPYFPWN, CPYFMWN, CPYFEWN</a>
            —
            <a href="cpyfpwn.html#CPYFPWN_CPY_memcms">CPYFPWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="cpyfpwtwn.html">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</a>
            —
            <a href="cpyfpwtwn.html#CPYFPWTWN_CPY_memcms">CPYFPWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyfprtwn.html">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</a>
            —
            <a href="cpyfprtwn.html#CPYFPRTWN_CPY_memcms">CPYFPRTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyfptwn.html">CPYFPTWN, CPYFMTWN, CPYFETWN</a>
            —
            <a href="cpyfptwn.html#CPYFPTWN_CPY_memcms">CPYFPTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyfprn.html">CPYFPRN, CPYFMRN, CPYFERN</a>
            —
            <a href="cpyfprn.html#CPYFPRN_CPY_memcms">CPYFPRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="cpyfpwtrn.html">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</a>
            —
            <a href="cpyfpwtrn.html#CPYFPWTRN_CPY_memcms">CPYFPWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyfprtrn.html">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</a>
            —
            <a href="cpyfprtrn.html#CPYFPRTRN_CPY_memcms">CPYFPRTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyfptrn.html">CPYFPTRN, CPYFMTRN, CPYFETRN</a>
            —
            <a href="cpyfptrn.html#CPYFPTRN_CPY_memcms">CPYFPTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="iformname"><a href="cpyfpn.html">CPYFPN, CPYFMN, CPYFEN</a>
            —
            <a href="cpyfpn.html#CPYFPN_CPY_memcms">CPYFPN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname"><a href="cpyfpwtn.html">CPYFPWTN, CPYFMWTN, CPYFEWTN</a>
            —
            <a href="cpyfpwtn.html#CPYFPWTN_CPY_memcms">CPYFPWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyfprtn.html">CPYFPRTN, CPYFMRTN, CPYFERTN</a>
            —
            <a href="cpyfprtn.html#CPYFPRTN_CPY_memcms">CPYFPRTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyfptn.html">CPYFPTN, CPYFMTN, CPYFETN</a>
            —
            <a href="cpyfptn.html#CPYFPTN_CPY_memcms">CPYFPTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyfp.html">CPYFP, CPYFM, CPYFE</a>
            —
            <a href="cpyfp.html#CPYFM_CPY_memcms">CPYFM</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><a href="cpyfpwt.html">CPYFPWT, CPYFMWT, CPYFEWT</a>
            —
            <a href="cpyfpwt.html#CPYFMWT_CPY_memcms">CPYFMWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyfprt.html">CPYFPRT, CPYFMRT, CPYFERT</a>
            —
            <a href="cpyfprt.html#CPYFMRT_CPY_memcms">CPYFMRT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><a href="cpyfpt.html">CPYFPT, CPYFMT, CPYFET</a>
            —
            <a href="cpyfpt.html#CPYFMT_CPY_memcms">CPYFMT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><a href="cpyfpwn.html">CPYFPWN, CPYFMWN, CPYFEWN</a>
            —
            <a href="cpyfpwn.html#CPYFMWN_CPY_memcms">CPYFMWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><a href="cpyfpwtwn.html">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</a>
            —
            <a href="cpyfpwtwn.html#CPYFMWTWN_CPY_memcms">CPYFMWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyfprtwn.html">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</a>
            —
            <a href="cpyfprtwn.html#CPYFMRTWN_CPY_memcms">CPYFMRTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyfptwn.html">CPYFPTWN, CPYFMTWN, CPYFETWN</a>
            —
            <a href="cpyfptwn.html#CPYFMTWN_CPY_memcms">CPYFMTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyfprn.html">CPYFPRN, CPYFMRN, CPYFERN</a>
            —
            <a href="cpyfprn.html#CPYFMRN_CPY_memcms">CPYFMRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname"><a href="cpyfpwtrn.html">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</a>
            —
            <a href="cpyfpwtrn.html#CPYFMWTRN_CPY_memcms">CPYFMWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyfprtrn.html">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</a>
            —
            <a href="cpyfprtrn.html#CPYFMRTRN_CPY_memcms">CPYFMRTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyfptrn.html">CPYFPTRN, CPYFMTRN, CPYFETRN</a>
            —
            <a href="cpyfptrn.html#CPYFMTRN_CPY_memcms">CPYFMTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="iformname"><a href="cpyfpn.html">CPYFPN, CPYFMN, CPYFEN</a>
            —
            <a href="cpyfpn.html#CPYFMN_CPY_memcms">CPYFMN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><a href="cpyfpwtn.html">CPYFPWTN, CPYFMWTN, CPYFEWTN</a>
            —
            <a href="cpyfpwtn.html#CPYFMWTN_CPY_memcms">CPYFMWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyfprtn.html">CPYFPRTN, CPYFMRTN, CPYFERTN</a>
            —
            <a href="cpyfprtn.html#CPYFMRTN_CPY_memcms">CPYFMRTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyfptn.html">CPYFPTN, CPYFMTN, CPYFETN</a>
            —
            <a href="cpyfptn.html#CPYFMTN_CPY_memcms">CPYFMTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyfp.html">CPYFP, CPYFM, CPYFE</a>
            —
            <a href="cpyfp.html#CPYFE_CPY_memcms">CPYFE</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="iformname"><a href="cpyfpwt.html">CPYFPWT, CPYFMWT, CPYFEWT</a>
            —
            <a href="cpyfpwt.html#CPYFEWT_CPY_memcms">CPYFEWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyfprt.html">CPYFPRT, CPYFMRT, CPYFERT</a>
            —
            <a href="cpyfprt.html#CPYFERT_CPY_memcms">CPYFERT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><a href="cpyfpt.html">CPYFPT, CPYFMT, CPYFET</a>
            —
            <a href="cpyfpt.html#CPYFET_CPY_memcms">CPYFET</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="cpyfpwn.html">CPYFPWN, CPYFMWN, CPYFEWN</a>
            —
            <a href="cpyfpwn.html#CPYFEWN_CPY_memcms">CPYFEWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><a href="cpyfpwtwn.html">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</a>
            —
            <a href="cpyfpwtwn.html#CPYFEWTWN_CPY_memcms">CPYFEWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyfprtwn.html">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</a>
            —
            <a href="cpyfprtwn.html#CPYFERTWN_CPY_memcms">CPYFERTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyfptwn.html">CPYFPTWN, CPYFMTWN, CPYFETWN</a>
            —
            <a href="cpyfptwn.html#CPYFETWN_CPY_memcms">CPYFETWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyfprn.html">CPYFPRN, CPYFMRN, CPYFERN</a>
            —
            <a href="cpyfprn.html#CPYFERN_CPY_memcms">CPYFERN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="iformname"><a href="cpyfpwtrn.html">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</a>
            —
            <a href="cpyfpwtrn.html#CPYFEWTRN_CPY_memcms">CPYFEWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyfprtrn.html">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</a>
            —
            <a href="cpyfprtrn.html#CPYFERTRN_CPY_memcms">CPYFERTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyfptrn.html">CPYFPTRN, CPYFMTRN, CPYFETRN</a>
            —
            <a href="cpyfptrn.html#CPYFETRN_CPY_memcms">CPYFETRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><a href="cpyfpn.html">CPYFPN, CPYFMN, CPYFEN</a>
            —
            <a href="cpyfpn.html#CPYFEN_CPY_memcms">CPYFEN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="iformname"><a href="cpyfpwtn.html">CPYFPWTN, CPYFMWTN, CPYFEWTN</a>
            —
            <a href="cpyfpwtn.html#CPYFEWTN_CPY_memcms">CPYFEWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyfprtn.html">CPYFPRTN, CPYFMRTN, CPYFERTN</a>
            —
            <a href="cpyfprtn.html#CPYFERTN_CPY_memcms">CPYFERTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyfptn.html">CPYFPTN, CPYFMTN, CPYFETN</a>
            —
            <a href="cpyfptn.html#CPYFETN_CPY_memcms">CPYFETN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><a href="setp.html">SETP, SETM, SETE</a>
            —
            <a href="setp.html#SETP_SET_memcms">SETP</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><a href="setpt.html">SETPT, SETMT, SETET</a>
            —
            <a href="setpt.html#SETPT_SET_memcms">SETPT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><a href="setpn.html">SETPN, SETMN, SETEN</a>
            —
            <a href="setpn.html#SETPN_SET_memcms">SETPN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><a href="setptn.html">SETPTN, SETMTN, SETETN</a>
            —
            <a href="setptn.html#SETPTN_SET_memcms">SETPTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><a href="setp.html">SETP, SETM, SETE</a>
            —
            <a href="setp.html#SETM_SET_memcms">SETM</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><a href="setpt.html">SETPT, SETMT, SETET</a>
            —
            <a href="setpt.html#SETMT_SET_memcms">SETMT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><a href="setpn.html">SETPN, SETMN, SETEN</a>
            —
            <a href="setpn.html#SETMN_SET_memcms">SETMN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><a href="setptn.html">SETPTN, SETMTN, SETETN</a>
            —
            <a href="setptn.html#SETMTN_SET_memcms">SETMTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><a href="setp.html">SETP, SETM, SETE</a>
            —
            <a href="setp.html#SETE_SET_memcms">SETE</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1001</td><td class="iformname"><a href="setpt.html">SETPT, SETMT, SETET</a>
            —
            <a href="setpt.html#SETET_SET_memcms">SETET</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1010</td><td class="iformname"><a href="setpn.html">SETPN, SETMN, SETEN</a>
            —
            <a href="setpn.html#SETEN_SET_memcms">SETEN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1011</td><td class="iformname"><a href="setptn.html">SETPTN, SETMTN, SETETN</a>
            —
            <a href="setptn.html#SETETN_SET_memcms">SETETN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyp.html">CPYP, CPYM, CPYE</a>
            —
            <a href="cpyp.html#CPYP_CPY_memcms">CPYP</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="cpypwt.html">CPYPWT, CPYMWT, CPYEWT</a>
            —
            <a href="cpypwt.html#CPYPWT_CPY_memcms">CPYPWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyprt.html">CPYPRT, CPYMRT, CPYERT</a>
            —
            <a href="cpyprt.html#CPYPRT_CPY_memcms">CPYPRT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><a href="cpypt.html">CPYPT, CPYMT, CPYET</a>
            —
            <a href="cpypt.html#CPYPT_CPY_memcms">CPYPT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="cpypwn.html">CPYPWN, CPYMWN, CPYEWN</a>
            —
            <a href="cpypwn.html#CPYPWN_CPY_memcms">CPYPWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="cpypwtwn.html">CPYPWTWN, CPYMWTWN, CPYEWTWN</a>
            —
            <a href="cpypwtwn.html#CPYPWTWN_CPY_memcms">CPYPWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyprtwn.html">CPYPRTWN, CPYMRTWN, CPYERTWN</a>
            —
            <a href="cpyprtwn.html#CPYPRTWN_CPY_memcms">CPYPRTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyptwn.html">CPYPTWN, CPYMTWN, CPYETWN</a>
            —
            <a href="cpyptwn.html#CPYPTWN_CPY_memcms">CPYPTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyprn.html">CPYPRN, CPYMRN, CPYERN</a>
            —
            <a href="cpyprn.html#CPYPRN_CPY_memcms">CPYPRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="cpypwtrn.html">CPYPWTRN, CPYMWTRN, CPYEWTRN</a>
            —
            <a href="cpypwtrn.html#CPYPWTRN_CPY_memcms">CPYPWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyprtrn.html">CPYPRTRN, CPYMRTRN, CPYERTRN</a>
            —
            <a href="cpyprtrn.html#CPYPRTRN_CPY_memcms">CPYPRTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyptrn.html">CPYPTRN, CPYMTRN, CPYETRN</a>
            —
            <a href="cpyptrn.html#CPYPTRN_CPY_memcms">CPYPTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="iformname"><a href="cpypn.html">CPYPN, CPYMN, CPYEN</a>
            —
            <a href="cpypn.html#CPYPN_CPY_memcms">CPYPN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname"><a href="cpypwtn.html">CPYPWTN, CPYMWTN, CPYEWTN</a>
            —
            <a href="cpypwtn.html#CPYPWTN_CPY_memcms">CPYPWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyprtn.html">CPYPRTN, CPYMRTN, CPYERTN</a>
            —
            <a href="cpyprtn.html#CPYPRTN_CPY_memcms">CPYPRTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyptn.html">CPYPTN, CPYMTN, CPYETN</a>
            —
            <a href="cpyptn.html#CPYPTN_CPY_memcms">CPYPTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyp.html">CPYP, CPYM, CPYE</a>
            —
            <a href="cpyp.html#CPYM_CPY_memcms">CPYM</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><a href="cpypwt.html">CPYPWT, CPYMWT, CPYEWT</a>
            —
            <a href="cpypwt.html#CPYMWT_CPY_memcms">CPYMWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyprt.html">CPYPRT, CPYMRT, CPYERT</a>
            —
            <a href="cpyprt.html#CPYMRT_CPY_memcms">CPYMRT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><a href="cpypt.html">CPYPT, CPYMT, CPYET</a>
            —
            <a href="cpypt.html#CPYMT_CPY_memcms">CPYMT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><a href="cpypwn.html">CPYPWN, CPYMWN, CPYEWN</a>
            —
            <a href="cpypwn.html#CPYMWN_CPY_memcms">CPYMWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><a href="cpypwtwn.html">CPYPWTWN, CPYMWTWN, CPYEWTWN</a>
            —
            <a href="cpypwtwn.html#CPYMWTWN_CPY_memcms">CPYMWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyprtwn.html">CPYPRTWN, CPYMRTWN, CPYERTWN</a>
            —
            <a href="cpyprtwn.html#CPYMRTWN_CPY_memcms">CPYMRTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyptwn.html">CPYPTWN, CPYMTWN, CPYETWN</a>
            —
            <a href="cpyptwn.html#CPYMTWN_CPY_memcms">CPYMTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyprn.html">CPYPRN, CPYMRN, CPYERN</a>
            —
            <a href="cpyprn.html#CPYMRN_CPY_memcms">CPYMRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname"><a href="cpypwtrn.html">CPYPWTRN, CPYMWTRN, CPYEWTRN</a>
            —
            <a href="cpypwtrn.html#CPYMWTRN_CPY_memcms">CPYMWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyprtrn.html">CPYPRTRN, CPYMRTRN, CPYERTRN</a>
            —
            <a href="cpyprtrn.html#CPYMRTRN_CPY_memcms">CPYMRTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyptrn.html">CPYPTRN, CPYMTRN, CPYETRN</a>
            —
            <a href="cpyptrn.html#CPYMTRN_CPY_memcms">CPYMTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="iformname"><a href="cpypn.html">CPYPN, CPYMN, CPYEN</a>
            —
            <a href="cpypn.html#CPYMN_CPY_memcms">CPYMN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><a href="cpypwtn.html">CPYPWTN, CPYMWTN, CPYEWTN</a>
            —
            <a href="cpypwtn.html#CPYMWTN_CPY_memcms">CPYMWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyprtn.html">CPYPRTN, CPYMRTN, CPYERTN</a>
            —
            <a href="cpyprtn.html#CPYMRTN_CPY_memcms">CPYMRTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyptn.html">CPYPTN, CPYMTN, CPYETN</a>
            —
            <a href="cpyptn.html#CPYMTN_CPY_memcms">CPYMTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><a href="cpyp.html">CPYP, CPYM, CPYE</a>
            —
            <a href="cpyp.html#CPYE_CPY_memcms">CPYE</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="iformname"><a href="cpypwt.html">CPYPWT, CPYMWT, CPYEWT</a>
            —
            <a href="cpypwt.html#CPYEWT_CPY_memcms">CPYEWT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="iformname"><a href="cpyprt.html">CPYPRT, CPYMRT, CPYERT</a>
            —
            <a href="cpyprt.html#CPYERT_CPY_memcms">CPYERT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><a href="cpypt.html">CPYPT, CPYMT, CPYET</a>
            —
            <a href="cpypt.html#CPYET_CPY_memcms">CPYET</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="cpypwn.html">CPYPWN, CPYMWN, CPYEWN</a>
            —
            <a href="cpypwn.html#CPYEWN_CPY_memcms">CPYEWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><a href="cpypwtwn.html">CPYPWTWN, CPYMWTWN, CPYEWTWN</a>
            —
            <a href="cpypwtwn.html#CPYEWTWN_CPY_memcms">CPYEWTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="iformname"><a href="cpyprtwn.html">CPYPRTWN, CPYMRTWN, CPYERTWN</a>
            —
            <a href="cpyprtwn.html#CPYERTWN_CPY_memcms">CPYERTWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="iformname"><a href="cpyptwn.html">CPYPTWN, CPYMTWN, CPYETWN</a>
            —
            <a href="cpyptwn.html#CPYETWN_CPY_memcms">CPYETWN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><a href="cpyprn.html">CPYPRN, CPYMRN, CPYERN</a>
            —
            <a href="cpyprn.html#CPYERN_CPY_memcms">CPYERN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="iformname"><a href="cpypwtrn.html">CPYPWTRN, CPYMWTRN, CPYEWTRN</a>
            —
            <a href="cpypwtrn.html#CPYEWTRN_CPY_memcms">CPYEWTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="iformname"><a href="cpyprtrn.html">CPYPRTRN, CPYMRTRN, CPYERTRN</a>
            —
            <a href="cpyprtrn.html#CPYERTRN_CPY_memcms">CPYERTRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="iformname"><a href="cpyptrn.html">CPYPTRN, CPYMTRN, CPYETRN</a>
            —
            <a href="cpyptrn.html#CPYETRN_CPY_memcms">CPYETRN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><a href="cpypn.html">CPYPN, CPYMN, CPYEN</a>
            —
            <a href="cpypn.html#CPYEN_CPY_memcms">CPYEN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="iformname"><a href="cpypwtn.html">CPYPWTN, CPYMWTN, CPYEWTN</a>
            —
            <a href="cpypwtn.html#CPYEWTN_CPY_memcms">CPYEWTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="iformname"><a href="cpyprtn.html">CPYPRTN, CPYMRTN, CPYERTN</a>
            —
            <a href="cpyprtn.html#CPYERTN_CPY_memcms">CPYERTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="cpyptn.html">CPYPTN, CPYMTN, CPYETN</a>
            —
            <a href="cpyptn.html#CPYETN_CPY_memcms">CPYETN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><a href="setgp.html">SETGP, SETGM, SETGE</a>
            —
            <a href="setgp.html#SETGP_SET_memcms">SETGP</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a>
            —
            <a href="setgpt.html#SETGPT_SET_memcms">SETGPT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a>
            —
            <a href="setgpn.html#SETGPN_SET_memcms">SETGPN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a>
            —
            <a href="setgptn.html#SETGPTN_SET_memcms">SETGPTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><a href="setgp.html">SETGP, SETGM, SETGE</a>
            —
            <a href="setgp.html#SETGM_SET_memcms">SETGM</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a>
            —
            <a href="setgpt.html#SETGMT_SET_memcms">SETGMT</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a>
            —
            <a href="setgpn.html#SETGMN_SET_memcms">SETGMN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a>
            —
            <a href="setgptn.html#SETGMTN_SET_memcms">SETGMTN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><a href="setgp.html">SETGP, SETGM, SETGE</a>
            —
            <a href="setgp.html#SETGE_SET_memcms">SETGE</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1001</td><td class="iformname"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a>
            —
            <a href="setgpt.html#SETGET_SET_memcms">SETGET</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1010</td><td class="iformname"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a>
            —
            <a href="setgpn.html#SETGEN_SET_memcms">SETGEN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1011</td><td class="iformname"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a>
            —
            <a href="setgptn.html#SETGETN_SET_memcms">SETGETN</a></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstnapair_offs"><a id="ldstnapair_offs"/><h3 class="iclass">Load/store no-allocate pair (offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html">STNP</a>
            —
            <a href="stnp_gen.html#STNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html">STNP</a>
            —
            <a href="stnp_gen.html#STNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_post"><a id="ldstpair_post"/><h3 class="iclass">Load/store register pair (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html">STGP</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_post">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_post">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_off"><a id="ldstpair_off"/><h3 class="iclass">Load/store register pair (offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_off"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html">STGP</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_off">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_off">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_pre"><a id="ldstpair_pre"/><h3 class="iclass">Load/store register pair (pre-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html">STGP</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_pre">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_pre">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unscaled"><a id="ldst_unscaled"/><h3 class="iclass">Load/store register (unscaled immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturb.html">STURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurb.html">LDURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursb.html">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursb.html">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturh.html">STURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurh.html">LDURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursh.html">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursh.html">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html">STUR</a>
            —
            <a href="stur_gen.html#STUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursw.html">LDURSW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html">STUR</a>
            —
            <a href="stur_gen.html#STUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfum.html">PRFUM</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_D_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_D_ldst_unscaled">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpost"><a id="ldst_immpost"/><h3 class="iclass">Load/store register (immediate post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpost"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpost">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unpriv"><a id="ldst_unpriv"/><h3 class="iclass">Load/store register (unprivileged)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrb.html">STTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrb.html">LDTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsb.html">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsb.html">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrh.html">STTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrh.html">LDTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsh.html">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsh.html">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html">STTR</a>
            —
            <a href="sttr.html#STTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html">LDTR</a>
            —
            <a href="ldtr.html#LDTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsw.html">LDTRSW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html">STTR</a>
            —
            <a href="sttr.html#STTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html">LDTR</a>
            —
            <a href="ldtr.html#LDTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpre"><a id="ldst_immpre"/><h3 class="iclass">Load/store register (immediate pre-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpre">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop"><a id="memop"/><h3 class="iclass">Atomic memory operations</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rs</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDB_32_memop">LDADDB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRB_32_memop">LDCLRB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORB_32_memop">LDEORB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETB_32_memop">LDSETB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXB_32_memop">LDSMAXB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINB_32_memop">LDSMINB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXB_32_memop">LDUMAXB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINB_32_memop">LDUMINB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPB_32_memop">SWPB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclr.html">RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</a>
            —
            <a href="rcwclr.html#RCWCLR_64_memop">RCWCLR</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswp.html">RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</a>
            —
            <a href="rcwswp.html#RCWSWP_64_memop">RCWSWP</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwset.html">RCWSET, RCWSETA, RCWSETL, RCWSETAL</a>
            —
            <a href="rcwset.html#RCWSET_64_memop">RCWSET</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDLB_32_memop">LDADDLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRLB_32_memop">LDCLRLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORLB_32_memop">LDEORLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETLB_32_memop">LDSETLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXLB_32_memop">LDSMAXLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINLB_32_memop">LDSMINLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXLB_32_memop">LDUMAXLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINLB_32_memop">LDUMINLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPLB_32_memop">SWPLB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclr.html">RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</a>
            —
            <a href="rcwclr.html#RCWCLRL_64_memop">RCWCLRL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswp.html">RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</a>
            —
            <a href="rcwswp.html#RCWSWPL_64_memop">RCWSWPL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwset.html">RCWSET, RCWSETA, RCWSETL, RCWSETAL</a>
            —
            <a href="rcwset.html#RCWSETL_64_memop">RCWSETL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDAB_32_memop">LDADDAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRAB_32_memop">LDCLRAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORAB_32_memop">LDEORAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETAB_32_memop">LDSETAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXAB_32_memop">LDSMAXAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINAB_32_memop">LDSMINAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXAB_32_memop">LDUMAXAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINAB_32_memop">LDUMINAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPAB_32_memop">SWPAB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclr.html">RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</a>
            —
            <a href="rcwclr.html#RCWCLRA_64_memop">RCWCLRA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswp.html">RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</a>
            —
            <a href="rcwswp.html#RCWSWPA_64_memop">RCWSWPA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwset.html">RCWSET, RCWSETA, RCWSETL, RCWSETAL</a>
            —
            <a href="rcwset.html#RCWSETA_64_memop">RCWSETA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldaprb.html">LDAPRB</a></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDALB_32_memop">LDADDALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRALB_32_memop">LDCLRALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORALB_32_memop">LDEORALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETALB_32_memop">LDSETALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXALB_32_memop">LDSMAXALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINALB_32_memop">LDSMINALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXALB_32_memop">LDUMAXALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINALB_32_memop">LDUMINALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPALB_32_memop">SWPALB</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwclr.html">RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</a>
            —
            <a href="rcwclr.html#RCWCLRAL_64_memop">RCWCLRAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwswp.html">RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</a>
            —
            <a href="rcwswp.html#RCWSWPAL_64_memop">RCWSWPAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwset.html">RCWSET, RCWSETA, RCWSETL, RCWSETAL</a>
            —
            <a href="rcwset.html#RCWSETAL_64_memop">RCWSETAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDH_32_memop">LDADDH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRH_32_memop">LDCLRH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORH_32_memop">LDEORH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETH_32_memop">LDSETH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXH_32_memop">LDSMAXH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINH_32_memop">LDSMINH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXH_32_memop">LDUMAXH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINH_32_memop">LDUMINH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPH_32_memop">SWPH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclr.html">RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</a>
            —
            <a href="rcwsclr.html#RCWSCLR_64_memop">RCWSCLR</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswp.html">RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</a>
            —
            <a href="rcwsswp.html#RCWSSWP_64_memop">RCWSSWP</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsset.html">RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</a>
            —
            <a href="rcwsset.html#RCWSSET_64_memop">RCWSSET</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDLH_32_memop">LDADDLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRLH_32_memop">LDCLRLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORLH_32_memop">LDEORLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETLH_32_memop">LDSETLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXLH_32_memop">LDSMAXLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINLH_32_memop">LDSMINLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXLH_32_memop">LDUMAXLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINLH_32_memop">LDUMINLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPLH_32_memop">SWPLH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclr.html">RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</a>
            —
            <a href="rcwsclr.html#RCWSCLRL_64_memop">RCWSCLRL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswp.html">RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</a>
            —
            <a href="rcwsswp.html#RCWSSWPL_64_memop">RCWSSWPL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsset.html">RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</a>
            —
            <a href="rcwsset.html#RCWSSETL_64_memop">RCWSSETL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDAH_32_memop">LDADDAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRAH_32_memop">LDCLRAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORAH_32_memop">LDEORAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETAH_32_memop">LDSETAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXAH_32_memop">LDSMAXAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINAH_32_memop">LDSMINAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXAH_32_memop">LDUMAXAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINAH_32_memop">LDUMINAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPAH_32_memop">SWPAH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclr.html">RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</a>
            —
            <a href="rcwsclr.html#RCWSCLRA_64_memop">RCWSCLRA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswp.html">RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</a>
            —
            <a href="rcwsswp.html#RCWSSWPA_64_memop">RCWSSWPA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsset.html">RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</a>
            —
            <a href="rcwsset.html#RCWSSETA_64_memop">RCWSSETA</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldaprh.html">LDAPRH</a></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDALH_32_memop">LDADDALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRALH_32_memop">LDCLRALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORALH_32_memop">LDEORALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETALH_32_memop">LDSETALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXALH_32_memop">LDSMAXALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINALH_32_memop">LDSMINALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXALH_32_memop">LDUMAXALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINALH_32_memop">LDUMINALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPALH_32_memop">SWPALH</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="rcwsclr.html">RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</a>
            —
            <a href="rcwsclr.html#RCWSCLRAL_64_memop">RCWSCLRAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="rcwsswp.html">RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</a>
            —
            <a href="rcwsswp.html#RCWSSWPAL_64_memop">RCWSSWPAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="rcwsset.html">RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</a>
            —
            <a href="rcwsset.html#RCWSSETAL_64_memop">RCWSSETAL</a></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_32_memop">32-bit LDADD</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_32_memop">32-bit LDCLR</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_32_memop">32-bit LDEOR</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_32_memop">32-bit LDSET</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_32_memop">32-bit LDSMAX</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_32_memop">32-bit LDSMIN</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_32_memop">32-bit LDUMAX</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_32_memop">32-bit LDUMIN</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_32_memop">32-bit SWP</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_32_memop">32-bit LDADDL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_32_memop">32-bit LDCLRL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_32_memop">32-bit LDEORL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_32_memop">32-bit LDSETL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_32_memop">32-bit LDSMAXL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_32_memop">32-bit LDSMINL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_32_memop">32-bit LDUMAXL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_32_memop">32-bit LDUMINL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_32_memop">32-bit SWPL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_32_memop">32-bit LDADDA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_32_memop">32-bit LDCLRA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_32_memop">32-bit LDEORA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_32_memop">32-bit LDSETA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_32_memop">32-bit LDSMAXA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_32_memop">32-bit LDSMINA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_32_memop">32-bit LDUMAXA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_32_memop">32-bit LDUMINA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_32_memop">32-bit SWPA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldapr.html">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_32L_memop">32-bit</a></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_32_memop">32-bit LDADDAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_32_memop">32-bit LDCLRAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_32_memop">32-bit LDEORAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_32_memop">32-bit LDSETAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_32_memop">32-bit LDSMAXAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_32_memop">32-bit LDSMINAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_32_memop">32-bit LDUMAXAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_32_memop">32-bit LDUMINAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_32_memop">32-bit SWPAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_64_memop">64-bit LDADD</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_64_memop">64-bit LDCLR</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_64_memop">64-bit LDEOR</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_64_memop">64-bit LDSET</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_64_memop">64-bit LDSMAX</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_64_memop">64-bit LDSMIN</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_64_memop">64-bit LDUMAX</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_64_memop">64-bit LDUMIN</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_64_memop">64-bit SWP</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="st64bv0.html">ST64BV0</a></td><td>FEAT_LS64_ACCDATA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><a href="st64bv.html">ST64BV</a></td><td>FEAT_LS64_V</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="st64b.html">ST64B</a></td><td>FEAT_LS64</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="ld64b.html">LD64B</a></td><td>FEAT_LS64</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_64_memop">64-bit LDADDL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_64_memop">64-bit LDCLRL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_64_memop">64-bit LDEORL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_64_memop">64-bit LDSETL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_64_memop">64-bit LDSMAXL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_64_memop">64-bit LDSMINL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_64_memop">64-bit LDUMAXL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_64_memop">64-bit LDUMINL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_64_memop">64-bit SWPL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_64_memop">64-bit LDADDA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_64_memop">64-bit LDCLRA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_64_memop">64-bit LDEORA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_64_memop">64-bit LDSETA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_64_memop">64-bit LDSMAXA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_64_memop">64-bit LDSMINA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_64_memop">64-bit LDUMAXA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_64_memop">64-bit LDUMINA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_64_memop">64-bit SWPA</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldapr.html">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_64L_memop">64-bit</a></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_64_memop">64-bit LDADDAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_64_memop">64-bit LDCLRAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_64_memop">64-bit LDEORAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_64_memop">64-bit LDSETAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_64_memop">64-bit LDSMAXAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_64_memop">64-bit LDSMINAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_64_memop">64-bit LDUMAXAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_64_memop">64-bit LDUMINAL</a></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_64_memop">64-bit SWPAL</a></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_regoff"><a id="ldst_regoff"/><h3 class="iclass">Load/store register (register offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="strb_reg.html">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32B_ldst_regoff">extended register</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="strb_reg.html">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32BL_ldst_regoff">shifted register</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="ldrb_reg.html">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32B_ldst_regoff">extended register</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ldrb_reg.html">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32BL_ldst_regoff">shifted register</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="ldrsb_reg.html">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64B_ldst_regoff">64-bit with extended register offset</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ldrsb_reg.html">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64BL_ldst_regoff">64-bit with shifted register offset</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="ldrsb_reg.html">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32B_ldst_regoff">32-bit with extended register offset</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ldrsb_reg.html">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32BL_ldst_regoff">32-bit with shifted register offset</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="strh_reg.html">STRH (register)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldrh_reg.html">LDRH (register)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldrsh_reg.html">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_64_ldst_regoff">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldrsh_reg.html">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_32_ldst_regoff">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_gen.html">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_32_ldst_regoff">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_gen.html">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_32_ldst_regoff">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldrsw_reg.html">LDRSW (register)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_gen.html">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_64_ldst_regoff">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_gen.html">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_64_ldst_regoff">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1x</td><td class="bitfield">!= 11xxx</td><td class="iformname"><a href="prfm_reg.html">PRFM (register)</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1x</td><td class="bitfield">11xxx</td><td class="iformname"><a href="rprfm_reg.html">RPRFM</a></td><td>FEAT_RPRFM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pac"><a id="ldst_pac"/><h3 class="iclass">Load/store register (pac)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr">M</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr">W</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">W</th></tr></thead><tbody><tr><td class="bitfield">!= 11</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldra.html">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAA_64_ldst_pac">key A, offset</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldra.html">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAA_64W_ldst_pac">key A, pre-indexed</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldra.html">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAB_64_ldst_pac">key B, offset</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldra.html">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAB_64W_ldst_pac">key B, pre-indexed</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pos"><a id="ldst_pos"/><h3 class="iclass">Load/store register (unsigned immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfm_imm.html">PRFM (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_pos">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpreg"/>Data Processing -- Register</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="lr" colspan="3">101</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_2src">Data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_1src">Data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#log_shift">Logical (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_shift">Add/subtract (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_ext">Add/subtract (extended register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            000000
          </td><td class="iformname"><a href="#addsub_carry">Add/subtract (with carry)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x00001
          </td><td class="iformname"><a href="#rmif">Rotate right into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx0010
          </td><td class="iformname"><a href="#setf">Evaluate into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#condcmp_reg">Conditional compare (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname"><a href="#condcmp_imm">Conditional compare (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#condsel">Conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_3src">Data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dp_2src"><a id="dp_2src"/><h3 class="iclass">Data-processing (2 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_2src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">000001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">000000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html">UDIV</a>
            —
            <a href="udiv.html#UDIV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html">SDIV</a>
            —
            <a href="sdiv.html#SDIV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00010x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html">LSLV</a>
            —
            <a href="lslv.html#LSLV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html">LSRV</a>
            —
            <a href="lsrv.html#LSRV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html">ASRV</a>
            —
            <a href="asrv.html#ASRV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html">RORV</a>
            —
            <a href="rorv.html#RORV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010x11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010000</td><td class="iformname"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32B_32C_dp_2src">CRC32B</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32H_32C_dp_2src">CRC32H</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010010</td><td class="iformname"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32W_32C_dp_2src">CRC32W</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010100</td><td class="iformname"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CB_32C_dp_2src">CRC32CB</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CH_32C_dp_2src">CRC32CH</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010110</td><td class="iformname"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CW_32C_dp_2src">CRC32CW</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><a href="smax_reg.html">SMAX (register)</a>
            —
            <a href="smax_reg.html#SMAX_32_dp_2src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><a href="umax_reg.html">UMAX (register)</a>
            —
            <a href="umax_reg.html#UMAX_32_dp_2src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><a href="smin_reg.html">SMIN (register)</a>
            —
            <a href="smin_reg.html#SMIN_32_dp_2src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><a href="umin_reg.html">UMIN (register)</a>
            —
            <a href="umin_reg.html#UMIN_32_dp_2src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="subp.html">SUBP</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html">UDIV</a>
            —
            <a href="udiv.html#UDIV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html">SDIV</a>
            —
            <a href="sdiv.html#SDIV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000100</td><td class="iformname"><a href="irg.html">IRG</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000101</td><td class="iformname"><a href="gmi.html">GMI</a></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html">LSLV</a>
            —
            <a href="lslv.html#LSLV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html">LSRV</a>
            —
            <a href="lsrv.html#LSRV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html">ASRV</a>
            —
            <a href="asrv.html#ASRV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html">RORV</a>
            —
            <a href="rorv.html#RORV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname"><a href="pacga.html">PACGA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010x0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010011</td><td class="iformname"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32X_64C_dp_2src">CRC32X</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010111</td><td class="iformname"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CX_64C_dp_2src">CRC32CX</a></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><a href="smax_reg.html">SMAX (register)</a>
            —
            <a href="smax_reg.html#SMAX_64_dp_2src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><a href="umax_reg.html">UMAX (register)</a>
            —
            <a href="umax_reg.html#UMAX_64_dp_2src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><a href="smin_reg.html">SMIN (register)</a>
            —
            <a href="smin_reg.html#SMIN_64_dp_2src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><a href="umin_reg.html">UMIN (register)</a>
            —
            <a href="umin_reg.html#UMIN_64_dp_2src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="subps.html">SUBPS</a></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_1src"><a id="dp_1src"/><h3 class="iclass">Data-processing (1 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">opcode2</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_1src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">00101x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">0011xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><a href="rbit_int.html">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><a href="rev16_int.html">REV16</a>
            —
            <a href="rev16_int.html#REV16_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><a href="rev.html">REV</a>
            —
            <a href="rev.html#REV_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><a href="clz_int.html">CLZ</a>
            —
            <a href="clz_int.html#CLZ_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><a href="cls_int.html">CLS</a>
            —
            <a href="cls_int.html#CLS_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><a href="ctz.html">CTZ</a>
            —
            <a href="ctz.html#CTZ_32_dp_1src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><a href="cnt.html">CNT</a>
            —
            <a href="cnt.html#CNT_32_dp_1src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="iformname"><a href="abs.html">ABS</a>
            —
            <a href="abs.html#ABS_32_dp_1src">32-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><a href="rbit_int.html">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><a href="rev16_int.html">REV16</a>
            —
            <a href="rev16_int.html#REV16_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><a href="rev32_int.html">REV32</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname"><a href="rev.html">REV</a>
            —
            <a href="rev.html#REV_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><a href="clz_int.html">CLZ</a>
            —
            <a href="clz_int.html#CLZ_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><a href="cls_int.html">CLS</a>
            —
            <a href="cls_int.html#CLS_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><a href="ctz.html">CTZ</a>
            —
            <a href="ctz.html#CTZ_64_dp_1src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><a href="cnt.html">CNT</a>
            —
            <a href="cnt.html#CNT_64_dp_1src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="iformname"><a href="abs.html">ABS</a>
            —
            <a href="abs.html#ABS_64_dp_1src">64-bit</a></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIA_64P_dp_1src">PACIA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIB_64P_dp_1src">PACIB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><a href="pacda.html">PACDA, PACDZA</a>
            —
            <a href="pacda.html#PACDA_64P_dp_1src">PACDA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname"><a href="pacdb.html">PACDB, PACDZB</a>
            —
            <a href="pacdb.html#PACDB_64P_dp_1src">PACDB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIA_64P_dp_1src">AUTIA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIB_64P_dp_1src">AUTIB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><a href="autda.html">AUTDA, AUTDZA</a>
            —
            <a href="autda.html#AUTDA_64P_dp_1src">AUTDA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><a href="autdb.html">AUTDB, AUTDZB</a>
            —
            <a href="autdb.html#AUTDB_64P_dp_1src">AUTDB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001000</td><td class="bitfield">11111</td><td class="iformname"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIZA_64Z_dp_1src">PACIZA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001001</td><td class="bitfield">11111</td><td class="iformname"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIZB_64Z_dp_1src">PACIZB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001010</td><td class="bitfield">11111</td><td class="iformname"><a href="pacda.html">PACDA, PACDZA</a>
            —
            <a href="pacda.html#PACDZA_64Z_dp_1src">PACDZA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001011</td><td class="bitfield">11111</td><td class="iformname"><a href="pacdb.html">PACDB, PACDZB</a>
            —
            <a href="pacdb.html#PACDZB_64Z_dp_1src">PACDZB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001100</td><td class="bitfield">11111</td><td class="iformname"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIZA_64Z_dp_1src">AUTIZA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001101</td><td class="bitfield">11111</td><td class="iformname"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIZB_64Z_dp_1src">AUTIZB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001110</td><td class="bitfield">11111</td><td class="iformname"><a href="autda.html">AUTDA, AUTDZA</a>
            —
            <a href="autda.html#AUTDZA_64Z_dp_1src">AUTDZA</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001111</td><td class="bitfield">11111</td><td class="iformname"><a href="autdb.html">AUTDB, AUTDZB</a>
            —
            <a href="autdb.html#AUTDZB_64Z_dp_1src">AUTDZB</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010000</td><td class="bitfield">11111</td><td class="iformname"><a href="xpac.html">XPACD, XPACI, XPACLRI</a>
            —
            <a href="xpac.html#XPACI_64Z_dp_1src">XPACI</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010001</td><td class="bitfield">11111</td><td class="iformname"><a href="xpac.html">XPACD, XPACI, XPACLRI</a>
            —
            <a href="xpac.html#XPACD_64Z_dp_1src">XPACD</a></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">01001x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">0101xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">011xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_shift"><a id="log_shift"/><h3 class="iclass">Logical (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">N</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="and_log_shift.html">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="bic_log_shift.html">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="orr_log_shift.html">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="orn_log_shift.html">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="eor_log_shift.html">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="eon.html">EON (shifted register)</a>
            —
            <a href="eon.html#EON_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ands_log_shift.html">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="bics.html">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="and_log_shift.html">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="bic_log_shift.html">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="orr_log_shift.html">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="orn_log_shift.html">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="eor_log_shift.html">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="eon.html">EON (shifted register)</a>
            —
            <a href="eon.html#EON_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><a href="ands_log_shift.html">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><a href="bics.html">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_64_log_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_shift"><a id="addsub_shift"/><h3 class="iclass">Add/subtract (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">shift</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="add_addsub_shift.html">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="sub_addsub_shift.html">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="add_addsub_shift.html">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="sub_addsub_shift.html">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_64_addsub_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_ext"><a id="addsub_ext"/><h3 class="iclass">Add/subtract (extended register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opt</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_ext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opt</th><th class="bitfields" colspan="" rowspan="">imm3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="add_addsub_ext.html">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="adds_addsub_ext.html">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="sub_addsub_ext.html">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="subs_addsub_ext.html">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="add_addsub_ext.html">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="adds_addsub_ext.html">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_64S_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="sub_addsub_ext.html">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><a href="subs_addsub_ext.html">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_64S_addsub_ext">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_carry"><a id="addsub_carry"/><h3 class="iclass">Add/subtract (with carry)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_carry"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="adc.html">ADC</a>
            —
            <a href="adc.html#ADC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adcs.html">ADCS</a>
            —
            <a href="adcs.html#ADCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sbc.html">SBC</a>
            —
            <a href="sbc.html#SBC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sbcs.html">SBCS</a>
            —
            <a href="sbcs.html#SBCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="adc.html">ADC</a>
            —
            <a href="adc.html#ADC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adcs.html">ADCS</a>
            —
            <a href="adcs.html#ADCS_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sbc.html">SBC</a>
            —
            <a href="sbc.html#SBC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sbcs.html">SBCS</a>
            —
            <a href="sbcs.html#SBCS_64_addsub_carry">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rmif"><a id="rmif"/><h3 class="iclass">Rotate right into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">o2</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rmif"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rmif.html">RMIF</a></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-setf"><a id="setf"/><h3 class="iclass">Evaluate into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opcode2</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-setf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">mask</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 000000</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="setf.html">SETF8, SETF16</a>
            —
            <a href="setf.html#SETF8_only_setf">SETF8</a></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="setf.html">SETF8, SETF16</a>
            —
            <a href="setf.html#SETF16_only_setf">SETF16</a></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_reg"><a id="condcmp_reg"/><h3 class="iclass">Conditional compare (register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_64_condcmp_reg">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_64_condcmp_reg">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_imm"><a id="condcmp_imm"/><h3 class="iclass">Conditional compare (immediate)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="4">cond</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_64_condcmp_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_64_condcmp_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condsel"><a id="condsel"/><h3 class="iclass">Conditional select</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html">CSEL</a>
            —
            <a href="csel.html#CSEL_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html">CSINC</a>
            —
            <a href="csinc.html#CSINC_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html">CSINV</a>
            —
            <a href="csinv.html#CSINV_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html">CSEL</a>
            —
            <a href="csel.html#CSEL_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html">CSINC</a>
            —
            <a href="csinc.html#CSINC_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html">CSINV</a>
            —
            <a href="csinv.html#CSINV_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_64_condsel">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_3src"><a id="dp_3src"/><h3 class="iclass">Data-processing (3 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op54</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op31</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op54</th><th class="bitfields" colspan="" rowspan="">op31</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html">MADD</a>
            —
            <a href="madd.html#MADD_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html">MSUB</a>
            —
            <a href="msub.html#MSUB_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html">MADD</a>
            —
            <a href="madd.html#MADD_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html">MSUB</a>
            —
            <a href="msub.html#MSUB_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="smaddl.html">SMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="smsubl.html">SMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="smulh.html">SMULH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname"><a href="umaddl.html">UMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname"><a href="umsubl.html">UMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><a href="umulh.html">UMULH</a></td></tr></tbody></table></div></div><hr/><h2><a id="simd-dp"/>Data Processing -- Scalar Floating-Point and Advanced SIMD</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="9">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptoaes">Cryptographic AES</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#cryptosha3">Cryptographic three-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptosha2">Cryptographic two-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asisdone">Advanced SIMD scalar copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asisdsamefp16">Advanced SIMD scalar three same FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmiscfp16">Advanced SIMD scalar two-register miscellaneous FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asisdsame2">Advanced SIMD scalar three same extra</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmisc">Advanced SIMD scalar two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdpair">Advanced SIMD scalar pairwise</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asisddiff">Advanced SIMD scalar three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdsame">Advanced SIMD scalar three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdshf">Advanced SIMD scalar shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asisdelem">Advanced SIMD scalar x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#asimdtbl">Advanced SIMD table lookup</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname"><a href="#asimdperm">Advanced SIMD permute</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname"><a href="#asimdext">Advanced SIMD extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asimdins">Advanced SIMD copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asimdsamefp16">Advanced SIMD three same (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmiscfp16">Advanced SIMD two-register miscellaneous (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asimdsame2">Advanced SIMD three-register extension</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmisc">Advanced SIMD two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdall">Advanced SIMD across lanes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asimddiff">Advanced SIMD three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdsame">Advanced SIMD three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdimm">Advanced SIMD modified immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            != 0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdshf">Advanced SIMD shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asimdelem">Advanced SIMD vector x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx10xxxx
          </td><td class="iformname"><a href="#crypto3_imm2">Cryptographic three-register, imm2</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x00xx
          </td><td class="iformname"><a href="#cryptosha512_3">Cryptographic three-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield">
            xxx0xxxxx
          </td><td class="iformname"><a href="#crypto4">Cryptographic four-register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="iformname"><a href="xar_advsimd.html">XAR</a></td><td>FEAT_SHA3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001000xx
          </td><td class="iformname"><a href="#cryptosha512_2">Cryptographic two-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#float2fix">Conversion between floating-point and fixed-point</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxx000000
          </td><td class="iformname"><a href="#float2int">Conversion between floating-point and integer</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxx10000
          </td><td class="iformname"><a href="#floatdp1">Floating-point data-processing (1 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxx1000
          </td><td class="iformname"><a href="#floatcmp">Floating-point compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxx100
          </td><td class="iformname"><a href="#floatimm">Floating-point immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx01
          </td><td class="iformname"><a href="#floatccmp">Floating-point conditional compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx10
          </td><td class="iformname"><a href="#floatdp2">Floating-point data-processing (2 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx11
          </td><td class="iformname"><a href="#floatsel">Floating-point conditional select</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdp3">Floating-point data-processing (3 source)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-cryptoaes"><a id="cryptoaes"/><h3 class="iclass">Cryptographic AES</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptoaes"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">000xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00100</td><td class="iformname"><a href="aese_advsimd.html">AESE</a></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="aesd_advsimd.html">AESD</a></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00110</td><td class="iformname"><a href="aesmc_advsimd.html">AESMC</a></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00111</td><td class="iformname"><a href="aesimc_advsimd.html">AESIMC</a></td><td>FEAT_AES</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha3"><a id="cryptosha3"/><h3 class="iclass">Cryptographic three-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="sha1c_advsimd.html">SHA1C</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="sha1p_advsimd.html">SHA1P</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="sha1m_advsimd.html">SHA1M</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="sha1su0_advsimd.html">SHA1SU0</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="sha256h_advsimd.html">SHA256H</a></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="sha256h2_advsimd.html">SHA256H2</a></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="sha256su1_advsimd.html">SHA256SU1</a></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha2"><a id="cryptosha2"/><h3 class="iclass">Cryptographic two-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="sha1h_advsimd.html">SHA1H</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname"><a href="sha1su1_advsimd.html">SHA1SU1</a></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00010</td><td class="iformname"><a href="sha256su0_advsimd.html">SHA256SU0</a></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdone"><a id="asisdone"/><h3 class="iclass">Advanced SIMD scalar copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">xxx1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">xx1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html">DUP (element)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsamefp16"><a id="asisdsamefp16"/><h3 class="iclass">Advanced SIMD scalar three same FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html">FMULX</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html">FRECPS</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html">FRSQRTS</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html">FACGE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html">FABD</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html">FACGT</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmiscfp16"><a id="asisdmiscfp16"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html">FCMLT (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html">FRECPE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html">FRECPX</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html">FCMLE (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html">FRSQRTE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame2"><a id="asisdsame2"/><h3 class="iclass">Advanced SIMD scalar three same extra</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a></td><td>FEAT_RDM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmisc"><a id="asisdmisc"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html">SUQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html">SQABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html">CMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html">ABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html">FCMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html">FRECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html">FRECPX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html">USQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html">SQNEG</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html">CMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html">CMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html">NEG (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html">FCMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html">FRSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdpair"><a id="asisdpair"/><h3 class="iclass">Advanced SIMD scalar pairwise</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdpair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname"><a href="addp_advsimd_pair.html">ADDP (scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisddiff"><a id="asisddiff"/><h3 class="iclass">Advanced SIMD scalar three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame"><a id="asisdsame"/><h3 class="iclass">Advanced SIMD scalar three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html">SQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html">SQSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html">CMGT (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html">CMGE (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html">SSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html">SRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html">SQRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html">ADD (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html">CMTST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html">FMULX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html">FRECPS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html">FRSQRTS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html">UQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html">UQSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html">CMHI (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html">CMHS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html">USHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html">URSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html">UQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html">SUB (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html">FABD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html">FACGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdshf"><a id="asisdshf"/><h3 class="iclass">Advanced SIMD scalar shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">immh</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdelem"><a id="asisdelem"/><h3 class="iclass">Advanced SIMD scalar x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdtbl"><a id="asimdtbl"/><h3 class="iclass">Advanced SIMD table lookup</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdtbl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">len</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdperm"><a id="asimdperm"/><h3 class="iclass">Advanced SIMD permute</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdperm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="uzp1_advsimd.html">UZP1</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="trn1_advsimd.html">TRN1</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="zip1_advsimd.html">ZIP1</a></td></tr><tr><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uzp2_advsimd.html">UZP2</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="trn2_advsimd.html">TRN2</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="zip2_advsimd.html">ZIP2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdext"><a id="asimdext"/><h3 class="iclass">Advanced SIMD extract</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="ext_advsimd.html">EXT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdins"><a id="asimdins"/><h3 class="iclass">Advanced SIMD copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html">DUP (element)</a></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><a href="dup_advsimd_gen.html">DUP (general)</a></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html">SMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html">UMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><a href="ins_advsimd_gen.html">INS (general)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html">SMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1000</td><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html">UMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><a href="ins_advsimd_elt.html">INS (element)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsamefp16"><a id="asimdsamefp16"/><h3 class="iclass">Advanced SIMD three same (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="fmla_advsimd_vec.html">FMLA (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="fadd_advsimd.html">FADD (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html">FMULX</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmax_advsimd.html">FMAX (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html">FRECPS</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnm_advsimd.html">FMINNM (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="fmls_advsimd_vec.html">FMLS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fsub_advsimd.html">FSUB (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fmin_advsimd.html">FMIN (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html">FRSQRTS</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="faddp_advsimd_vec.html">FADDP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmul_advsimd_vec.html">FMUL (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html">FACGE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="fdiv_advsimd.html">FDIV (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html">FABD</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html">FACGT</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fminp_advsimd_vec.html">FMINP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmiscfp16"><a id="asimdmiscfp16"/><h3 class="iclass">Advanced SIMD two-register miscellaneous (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html">FRINTN (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html">FRINTM (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html">FCMLT (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html">FABS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html">FRINTP (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html">FRINTZ (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html">FRECPE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html">FRINTA (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html">FRINTX (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html">FCMLE (zero)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html">FNEG (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html">FRINTI (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html">FRSQRTE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html">FSQRT (vector)</a></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame2"><a id="asimdsame2"/><h3 class="iclass">Advanced SIMD three-register extension</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><a href="sdot_advsimd_vec.html">SDOT (vector)</a></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><a href="usdot_advsimd_vec.html">USDOT (vector)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><a href="udot_advsimd_vec.html">UDOT (vector)</a></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10xx</td><td class="iformname"><a href="fcmla_advsimd_vec.html">FCMLA</a></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11x0</td><td class="iformname"><a href="fcadd_advsimd_vec.html">FCADD</a></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="bfdot_advsimd_vec.html">BFDOT (vector)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="bfmlal_advsimd_vec.html">BFMLALB, BFMLALT (vector)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="smmla_advsimd_vec.html">SMMLA (vector)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><a href="usmmla_advsimd_vec.html">USMMLA (vector)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><a href="bfmmla_advsimd.html">BFMMLA</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="ummla_advsimd_vec.html">UMMLA (vector)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmisc"><a id="asimdmisc"/><h3 class="iclass">Advanced SIMD two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="rev64_advsimd.html">REV64</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><a href="rev16_advsimd.html">REV16 (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><a href="saddlp_advsimd.html">SADDLP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html">SUQADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><a href="cls_advsimd.html">CLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><a href="cnt_advsimd.html">CNT</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="sadalp_advsimd.html">SADALP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html">SQABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html">CMLT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html">ABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><a href="xtn_advsimd.html">XTN, XTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html">FRINTN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html">FRINTM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="frint32z_advsimd.html">FRINT32Z (vector)</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frint64z_advsimd.html">FRINT64Z (vector)</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html">FCMLT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html">FABS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html">FRINTP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html">FRINTZ (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="urecpe_advsimd.html">URECPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html">FRECPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname"><a href="bfcvtn_advsimd.html">BFCVTN, BFCVTN2</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="rev32_advsimd.html">REV32 (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><a href="uaddlp_advsimd.html">UADDLP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html">USQADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><a href="clz_advsimd.html">CLZ (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="uadalp_advsimd.html">UADALP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html">SQNEG</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html">CMGE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html">CMLE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html">NEG (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><a href="shll_advsimd.html">SHLL, SHLL2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html">FRINTA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html">FRINTX (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="frint32x_advsimd.html">FRINT32X (vector)</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frint64x_advsimd.html">FRINT64X (vector)</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="not_advsimd.html">NOT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00101</td><td class="iformname"><a href="rbit_advsimd.html">RBIT (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html">FCMLE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html">FNEG (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html">FRINTI (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="ursqrte_advsimd.html">URSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html">FRSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html">FSQRT (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdall"><a id="asimdall"/><h3 class="iclass">Advanced SIMD across lanes</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="saddlv_advsimd.html">SADDLV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="smaxv_advsimd.html">SMAXV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><a href="sminv_advsimd.html">SMINV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname"><a href="addv_advsimd.html">ADDV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><a href="uaddlv_advsimd.html">UADDLV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="umaxv_advsimd.html">UMAXV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><a href="uminv_advsimd.html">UMINV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimddiff"><a id="asimddiff"/><h3 class="iclass">Advanced SIMD three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="saddl_advsimd.html">SADDL, SADDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="saddw_advsimd.html">SADDW, SADDW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="ssubl_advsimd.html">SSUBL, SSUBL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="ssubw_advsimd.html">SSUBW, SSUBW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname"><a href="sabal_advsimd.html">SABAL, SABAL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="sabdl_advsimd.html">SABDL, SABDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1100</td><td class="iformname"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110</td><td class="iformname"><a href="pmull_advsimd.html">PMULL, PMULL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="uaddl_advsimd.html">UADDL, UADDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="uaddw_advsimd.html">UADDW, UADDW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="usubl_advsimd.html">USUBL, USUBL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="usubw_advsimd.html">USUBW, USUBW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname"><a href="uabal_advsimd.html">UABAL, UABAL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="uabdl_advsimd.html">UABDL, UABDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1100</td><td class="iformname"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame"><a id="asimdsame"/><h3 class="iclass">Advanced SIMD three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="shadd_advsimd.html">SHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html">SQADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><a href="srhadd_advsimd.html">SRHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><a href="shsub_advsimd.html">SHSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html">SQSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html">CMGT (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html">CMGE (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html">SSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html">SRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html">SQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><a href="smax_advsimd.html">SMAX</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><a href="smin_advsimd.html">SMIN</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><a href="sabd_advsimd.html">SABD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><a href="saba_advsimd.html">SABA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html">ADD (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html">CMTST</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><a href="mla_advsimd_vec.html">MLA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><a href="mul_advsimd_vec.html">MUL (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="smaxp_advsimd.html">SMAXP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><a href="sminp_advsimd.html">SMINP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname"><a href="addp_advsimd_vec.html">ADDP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmla_advsimd_vec.html">FMLA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fadd_advsimd.html">FADD (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html">FMULX</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmax_advsimd.html">FMAX (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html">FRECPS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="and_advsimd.html">AND (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11101</td><td class="iformname"><a href="fmlal_advsimd_vec.html">FMLAL, FMLAL2 (vector)</a>
            —
            <a href="fmlal_advsimd_vec.html#FMLAL_asimdsame_F">FMLAL</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bic_advsimd_reg.html">BIC (vector, register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnm_advsimd.html">FMINNM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmls_advsimd_vec.html">FMLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fsub_advsimd.html">FSUB (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmin_advsimd.html">FMIN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html">FRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="orr_advsimd_reg.html">ORR (vector, register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11101</td><td class="iformname"><a href="fmlsl_advsimd_vec.html">FMLSL, FMLSL2 (vector)</a>
            —
            <a href="fmlsl_advsimd_vec.html#FMLSL_asimdsame_F">FMLSL</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="orn_advsimd.html">ORN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><a href="uhadd_advsimd.html">UHADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html">UQADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><a href="urhadd_advsimd.html">URHADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><a href="uhsub_advsimd.html">UHSUB</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html">UQSUB</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html">CMHI (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html">CMHS (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html">USHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html">URSHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html">UQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><a href="umax_advsimd.html">UMAX</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><a href="umin_advsimd.html">UMIN</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><a href="uabd_advsimd.html">UABD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><a href="uaba_advsimd.html">UABA</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html">SUB (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><a href="mls_advsimd_vec.html">MLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><a href="pmul_advsimd.html">PMUL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><a href="umaxp_advsimd.html">UMAXP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><a href="uminp_advsimd.html">UMINP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="faddp_advsimd_vec.html">FADDP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmul_advsimd_vec.html">FMUL (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html">FACGE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="fdiv_advsimd.html">FDIV (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="eor_advsimd.html">EOR (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11001</td><td class="iformname"><a href="fmlal_advsimd_vec.html">FMLAL, FMLAL2 (vector)</a>
            —
            <a href="fmlal_advsimd_vec.html#FMLAL2_asimdsame_F">FMLAL2</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bsl_advsimd.html">BSL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html">FABD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html">FACGT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fminp_advsimd_vec.html">FMINP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="bit_advsimd.html">BIT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11001</td><td class="iformname"><a href="fmlsl_advsimd_vec.html">FMLSL, FMLSL2 (vector)</a>
            —
            <a href="fmlsl_advsimd_vec.html#FMLSL2_asimdsame_F">FMLSL2</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="bif_advsimd.html">BIF</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdimm"><a id="asimdimm"/><h3 class="iclass">Advanced SIMD modified immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_N_b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_S_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_H_h">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D_ds">64-bit scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D2_d">64-bit vector</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_D2_d">double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdshf"><a id="asimdshf"/><h3 class="iclass">Advanced SIMD shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">!= 0000</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="6"/><td class="droppedname" colspan="4">immh</td><td colspan="3"/><td colspan="5"/><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        immh != 0000 &amp;&amp; immh != 0000 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1011x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10000</td><td class="iformname"><a href="shrn_advsimd.html">SHRN, SHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10001</td><td class="iformname"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10100</td><td class="iformname"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10100</td><td class="iformname"><a href="ushll_advsimd.html">USHLL, USHLL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdelem"><a id="asimdelem"/><h3 class="iclass">Advanced SIMD vector x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><a href="mul_advsimd_elt.html">MUL (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><a href="sdot_advsimd_elt.html">SDOT (by element)</a></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="sudot_advsimd_elt.html">SUDOT (by element)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="bfdot_advsimd_elt.html">BFDOT (by element)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><a href="fmlal_advsimd_elt.html">FMLAL, FMLAL2 (by element)</a>
            —
            <a href="fmlal_advsimd_elt.html#FMLAL_asimdelem_LH">FMLAL</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="fmlsl_advsimd_elt.html">FMLSL, FMLSL2 (by element)</a>
            —
            <a href="fmlsl_advsimd_elt.html#FMLSL_asimdelem_LH">FMLSL</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="usdot_advsimd_elt.html">USDOT (by element)</a></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="bfmlal_advsimd_elt.html">BFMLALB, BFMLALT (by element)</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><a href="mla_advsimd_elt.html">MLA (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname"><a href="mls_advsimd_elt.html">MLS (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><a href="udot_advsimd_elt.html">UDOT (by element)</a></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_RH_H">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0xx1</td><td class="iformname"><a href="fcmla_advsimd_elt.html">FCMLA (by element)</a></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0xx1</td><td class="iformname"><a href="fcmla_advsimd_elt.html">FCMLA (by element)</a></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><a href="fmlal_advsimd_elt.html">FMLAL, FMLAL2 (by element)</a>
            —
            <a href="fmlal_advsimd_elt.html#FMLAL2_asimdelem_LH">FMLAL2</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><a href="fmlsl_advsimd_elt.html">FMLSL, FMLSL2 (by element)</a>
            —
            <a href="fmlsl_advsimd_elt.html#FMLSL2_asimdelem_LH">FMLSL2</a></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto3_imm2"><a id="crypto3_imm2"/><h3 class="iclass">Cryptographic three-register, imm2</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto3_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="sm3tt1a_advsimd.html">SM3TT1A</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="sm3tt1b_advsimd.html">SM3TT1B</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="sm3tt2a_advsimd.html">SM3TT2A</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="sm3tt2b_advsimd.html">SM3TT2B</a></td><td>FEAT_SM3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_3"><a id="cryptosha512_3"/><h3 class="iclass">Cryptographic three-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">O</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">O</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sha512h_advsimd.html">SHA512H</a></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="sha512h2_advsimd.html">SHA512H2</a></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="sha512su1_advsimd.html">SHA512SU1</a></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="rax1_advsimd.html">RAX1</a></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="sm3partw1_advsimd.html">SM3PARTW1</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="sm3partw2_advsimd.html">SM3PARTW2</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="sm4ekey_advsimd.html">SM4EKEY</a></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto4"><a id="crypto4"/><h3 class="iclass">Cryptographic four-register</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Op0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Op0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="eor3_advsimd.html">EOR3</a></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bcax_advsimd.html">BCAX</a></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="sm3ss1_advsimd.html">SM3SS1</a></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_2"><a id="cryptosha512_2"/><h3 class="iclass">Cryptographic two-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="sha512su0_advsimd.html">SHA512SU0</a></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="sm4e_advsimd.html">SM4E</a></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2fix"><a id="float2fix"/><h3 class="iclass">Conversion between floating-point and fixed-point</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">0</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="lr" colspan="6">scale</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2fix"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">scale</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H32_float2fix">32-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H32_float2fix">32-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32H_float2fix">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32H_float2fix">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H64_float2fix">64-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H64_float2fix">64-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64H_float2fix">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64H_float2fix">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2int"><a id="float2int"/><h3 class="iclass">Conversion between floating-point and integer</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">110</td><td class="iformname"><a href="fjcvtzs.html">FJCVTZS</a></td><td>FEAT_JSCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H32_float2int">32-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H32_float2int">32-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H32_float2int">32-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32H_float2int">half-precision to 32-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64VX_float2int">top half of 128-bit to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_V64I_float2int">64-bit to top half of 128-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H64_float2int">64-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H64_float2int">64-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H64_float2int">64-bit to half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64H_float2int">half-precision to 64-bit</a></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp1"><a id="floatdp1"/><h3 class="iclass">Floating-point data-processing (1 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="6">opcode</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DS_floatdp1">single-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HS_floatdp1">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010000</td><td class="iformname"><a href="frint32z_float.html">FRINT32Z (scalar)</a>
            —
            <a href="frint32z_float.html#FRINT32Z_S_floatdp1">single-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010001</td><td class="iformname"><a href="frint32x_float.html">FRINT32X (scalar)</a>
            —
            <a href="frint32x_float.html#FRINT32X_S_floatdp1">single-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010010</td><td class="iformname"><a href="frint64z_float.html">FRINT64Z (scalar)</a>
            —
            <a href="frint64z_float.html#FRINT64Z_S_floatdp1">single-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010011</td><td class="iformname"><a href="frint64x_float.html">FRINT64X (scalar)</a>
            —
            <a href="frint64x_float.html#FRINT64X_S_floatdp1">single-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SD_floatdp1">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000110</td><td class="iformname"><a href="bfcvt_float.html">BFCVT</a></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HD_floatdp1">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010000</td><td class="iformname"><a href="frint32z_float.html">FRINT32Z (scalar)</a>
            —
            <a href="frint32z_float.html#FRINT32Z_D_floatdp1">double-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010001</td><td class="iformname"><a href="frint32x_float.html">FRINT32X (scalar)</a>
            —
            <a href="frint32x_float.html#FRINT32X_D_floatdp1">double-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010010</td><td class="iformname"><a href="frint64z_float.html">FRINT64Z (scalar)</a>
            —
            <a href="frint64z_float.html#FRINT64Z_D_floatdp1">double-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010011</td><td class="iformname"><a href="frint64x_float.html">FRINT64X (scalar)</a>
            —
            <a href="frint64x_float.html#FRINT64X_D_floatdp1">double-precision</a></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SH_floatdp1">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DH_floatdp1">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_H_floatdp1">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatcmp"><a id="floatcmp"/><h3 class="iclass">Floating-point compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="2">op</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">opcode2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatcmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html">FCMP</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html">FCMPE</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatimm"><a id="floatimm"/><h3 class="iclass">Floating-point immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">imm5</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_S_floatimm">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_D_floatimm">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_H_floatimm">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatccmp"><a id="floatccmp"/><h3 class="iclass">Floating-point conditional compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">op</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatccmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_H_floatccmp">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_H_floatccmp">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp2"><a id="floatdp2"/><h3 class="iclass">Floating-point data-processing (2 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_H_floatdp2">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatsel"><a id="floatsel"/><h3 class="iclass">Floating-point conditional select</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fcsel_float.html">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_S_floatsel">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="fcsel_float.html">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_D_floatsel">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="fcsel_float.html">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_H_floatsel">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp3"><a id="floatdp3"/><h3 class="iclass">Floating-point data-processing (3 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">ptype</td><td class="lr">o1</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_H_floatdp3">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_H_floatdp3">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_H_floatdp3">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_H_floatdp3">half-precision</a></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb      
        ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>