INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_15/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_15/verilog_ch/verilog_ch.srcs/sim_1/new/is_prime_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_TB
