Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Updown_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Updown_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Updown_top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : Updown_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Updown_top.vf" in library work
Module <Updown_top> compiled
No errors in compilation
Analysis of file <"Updown_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Updown_top> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Updown_top>.
Module <Updown_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <Updown_top>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <Updown_top>.
    Set user-defined property "INIT =  0" for instance <XLXI_25> in unit <Updown_top>.
    Set user-defined property "INIT =  0" for instance <XLXI_26> in unit <Updown_top>.
    Set user-defined property "INIT =  0" for instance <XLXI_27> in unit <Updown_top>.
    Set user-defined property "INIT =  0" for instance <XLXI_124> in unit <Updown_top>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Updown_top>.
    Related source file is "Updown_top.vf".
Unit <Updown_top> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Updown_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Updown_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Updown_top.ngr
Top Level Output File Name         : Updown_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 26
#      AND2                        : 1
#      AND2B1                      : 3
#      AND2B2                      : 1
#      AND3B1                      : 6
#      AND3B2                      : 2
#      AND4B2                      : 5
#      AND5B3                      : 1
#      OR2                         : 2
#      OR3                         : 2
#      OR5                         : 2
#      XNOR2                       : 1
# FlipFlops/Latches                : 6
#      FDC                         : 6
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 8
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                        3  out of   1920     0%  
 Number of Slice Flip Flops:              6  out of   3840     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 2     |
XLXN_266(XLXI_357:O)               | NONE(*)(XLXI_24)       | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
CLR                                | IBUF                   | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.972ns (Maximum Frequency: 201.126MHz)
   Minimum input arrival time before clock: 10.013ns
   Maximum output required time after clock: 9.061ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.972ns (frequency: 201.126MHz)
  Total number of paths / destination ports: 20 / 2
-------------------------------------------------------------------------
Delay:               4.972ns (Levels of Logic = 2)
  Source:            XLXI_124 (FF)
  Destination:       XLXI_22 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_124 to XLXI_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.720   1.345  XLXI_124 (Q0_OBUF)
     AND5B3:I1->O          1   0.551   0.801  XLXI_87 (XLXN_14)
     OR5:I4->O             1   0.551   0.801  XLXI_72 (XLXN_1)
     FDC:D                     0.203          XLXI_22
    ----------------------------------------
    Total                      4.972ns (2.025ns logic, 2.947ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Offset:              10.013ns (Levels of Logic = 7)
  Source:            bb (PAD)
  Destination:       XLXI_124 (FF)
  Destination Clock: CLK rising

  Data Path: bb to XLXI_124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  bb_IBUF (bb_IBUF)
     AND2B1:I0->O          1   0.551   0.801  XLXI_132 (XLXN_103)
     OR3:I2->O             1   0.551   0.801  XLXI_131 (XLXN_86)
     AND2B1:I1->O          1   0.551   0.801  XLXI_195 (XLXN_102)
     OR2:I1->O             1   0.551   0.801  XLXI_194 (XLXN_76)
     AND4B2:I3->O          1   0.551   0.801  XLXI_373 (XLXN_24)
     OR5:I4->O             1   0.551   0.801  XLXI_125 (XLXN_19)
     FDC:D                     0.203          XLXI_124
    ----------------------------------------
    Total                     10.013ns (4.330ns logic, 5.683ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_266'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.283ns (Levels of Logic = 2)
  Source:            c1 (PAD)
  Destination:       XLXI_24 (FF)
  Destination Clock: XLXN_266 rising

  Data Path: c1 to XLXI_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  c1_IBUF (c1_IBUF)
     AND3B1:I1->O          1   0.551   0.801  XLXI_393 (XLXN_345)
     FDC:D                     0.203          XLXI_24
    ----------------------------------------
    Total                      3.283ns (1.575ns logic, 1.708ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_266'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            XLXI_24 (FF)
  Destination:       beta (PAD)
  Source Clock:      XLXN_266 rising

  Data Path: XLXI_24 to beta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.907  XLXI_24 (beta_OBUF)
     OBUF:I->O                 5.644          beta_OBUF (beta)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              9.061ns (Levels of Logic = 2)
  Source:            XLXI_124 (FF)
  Destination:       z (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_124 to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.720   1.345  XLXI_124 (Q0_OBUF)
     XNOR2:I0->O           1   0.551   0.801  XLXI_389 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                      9.061ns (6.915ns logic, 2.146ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.47 secs
 
--> 

Total memory usage is 4521528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

