
---------- Begin Simulation Statistics ----------
final_tick                               190181472121000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12324                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828008                       # Number of bytes of host memory used
host_op_rate                                    21645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   811.46                       # Real time elapsed on the host
host_tick_rate                               38126282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030938                       # Number of seconds simulated
sim_ticks                                 30937852250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       929382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1862928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3045508                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173969                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4190318                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1875728                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3045508                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1169780                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4251670                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32476                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       115323                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15647224                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9212162                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173989                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1368396                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6513166                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     60861539                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.288593                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.301354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     56639757     93.06%     93.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1118193      1.84%     94.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       400139      0.66%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       970288      1.59%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159104      0.26%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       117864      0.19%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        52601      0.09%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        35197      0.06%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1368396      2.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     60861539                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.187568                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.187568                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      56919766                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26402022                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1217804                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1988977                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         174264                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1570999                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4588026                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391532                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              386169                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9880                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4251670                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            882744                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60717335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16621757                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          348528                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.068713                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       980000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1908204                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.268631                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     61871817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.467970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.715448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         56889562     91.95%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           297315      0.48%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308658      0.50%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           331262      0.54%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552377      0.89%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           810107      1.31%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           228335      0.37%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217948      0.35%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2236253      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     61871817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       222525                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3095328                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.539010                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16725959                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             386156                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19289927                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5089107                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       573850                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24071167                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16339803                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       383545                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33351581                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         252119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7575426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         174264                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8028906                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1219413                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43183                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1165100                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       307379                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       181203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21979160                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21244415                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.709575                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15595863                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.343340                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21303568                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         51066052                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17701349                       # number of integer regfile writes
system.switch_cpus.ipc                       0.161614                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.161614                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       101167      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16804320     49.81%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          521      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16419481     48.67%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       409639      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33735128                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2346316                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.069551                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89153      3.80%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2238963     95.42%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18200      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35980277                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    131818276                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21244415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30578341                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24071167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33735128                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6506821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       129889                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9742197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     61871817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.545242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.388045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     50481194     81.59%     81.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3642637      5.89%     87.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1775799      2.87%     90.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1371140      2.22%     92.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2259417      3.65%     96.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1172218      1.89%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       807220      1.30%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       212141      0.34%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       150051      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     61871817                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.545208                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              882801                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    60                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       203083                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       164490                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5089107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       573850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23386057                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 61875682                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31380019                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8349703                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1766369                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       22790647                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        125101                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67468258                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25506208                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32096186                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2805143                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          63978                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         174264                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      25744420                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9481491                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34469407                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1595                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2083                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9201734                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2072                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             83570533                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49175304                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4633                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             929770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48510                       # Transaction distribution
system.membus.trans_dist::CleanEvict           880872                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3775                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        929771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2796473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2796473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2796473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62851520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     62851520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62851520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            933546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  933546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              933546                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2193678500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5233047000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30937852250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       141988                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2205710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96767424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          930271                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3104640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2348788                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001973                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2344155     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4633      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2348788                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1511448500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       484970                       # number of demand (read+write) hits
system.l2.demand_hits::total                   484970                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       484970                       # number of overall hits
system.l2.overall_hits::total                  484970                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       933483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 933547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       933483                       # number of overall misses
system.l2.overall_misses::total                933547                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  94720870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94725788500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4918500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  94720870000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94725788500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418517                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418517                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.658099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.658099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80631.147541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101470.374929                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101468.687168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80631.147541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101470.374929                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101468.687168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48510                       # number of writebacks
system.l2.writebacks::total                     48510                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       933483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            933544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       933483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           933544                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  85386060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85390368500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  85386060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85390368500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.658099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.658113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.658099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.658113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70631.147541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91470.396354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91469.034668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70631.147541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91470.396354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91469.034668                       # average overall mshr miss latency
system.l2.replacements                         930271                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        93478                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            93478                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        93478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        93478                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3746                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3746                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3775                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    324578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     324578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.472702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85981.059603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85981.059603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    286828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    286828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.472702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75981.059603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75981.059603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80631.147541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79330.645161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       480759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            480759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       929708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          929710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  94396291500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94396291500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.659149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101533.267972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101533.049553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       929708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       929708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  85099231500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85099231500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.659149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.659148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91533.289484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91533.289484                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4088.271845                       # Cycle average of tags in use
system.l2.tags.total_refs                     2795480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    930271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.005017                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.248791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.111784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.166682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4072.742605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998113                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23621919                       # Number of tag accesses
system.l2.tags.data_accesses                 23621919                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     59742848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59746944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3104640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3104640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       933482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              933546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       126188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1931059969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1931192363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       126188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           128257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100350857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100350857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100350857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       126188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1931059969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2031543221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    932381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022861534250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3020                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1802925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      933543                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48510                       # Number of write requests accepted
system.mem_ctrls.readBursts                    933543                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            57698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3033                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29340659250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4662210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46823946750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31466.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50216.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64475                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                933543                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  383363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  279451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       901162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.662449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.289809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    29.702763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       848073     94.11%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46970      5.21%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4401      0.49%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1105      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          336      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          136      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       901162                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     307.152980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.977591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7478.826080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3015     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-409599            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.329536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2949     97.65%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.40%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      1.42%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.50%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3020                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59676288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3101888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59746752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3104640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1928.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1931.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30937725500                       # Total gap between requests
system.mem_ctrls.avgGap                      31503.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     59672384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3101888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 126188.462225912910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1928782370.469818115234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100261904.896775752306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       933482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1796250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  46822150500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 635451308750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29446.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50158.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13099387.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3218747700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1710774615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3331024200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128448540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2441964720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13949587200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        133054080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24913601055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        805.278946                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    232814500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1032980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29672046500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3215663220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1709135175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3326611680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          124549200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2441964720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13941636270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        139784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24899344425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.818131                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    250346750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1032980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29654514250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30937841000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       882626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           882637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       882626                       # number of overall hits
system.cpu.icache.overall_hits::total          882637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total           119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8450000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8450000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8450000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8450000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       882744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       882756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       882744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       882756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71008.403361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71008.403361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5011000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82147.540984                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       882626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          882637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       882744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       882756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71008.403361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006746                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1765574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1765574                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1760341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1760341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1760341                       # number of overall hits
system.cpu.dcache.overall_hits::total         1760341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2943642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2943644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2943642                       # number of overall misses
system.cpu.dcache.overall_misses::total       2943644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 205126777080                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 205126777080                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 205126777080                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 205126777080                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4703983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4703985                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4703983                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4703985                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.625776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.625777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.625776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.625777                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69684.688926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69684.641580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69684.688926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69684.641580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     43219186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1233504                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.037735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        93478                       # number of writebacks
system.cpu.dcache.writebacks::total             93478                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1525189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1525189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1525189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1525189                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418453                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 102014764116                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 102014764116                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 102014764116                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 102014764116                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301543                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301543                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71919.735173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71919.735173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71919.735173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71919.735173                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1501910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1501910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2935602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2935604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 204735615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 204735615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4437512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4437514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.661542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.661542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69742.293233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69742.245718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1525023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1525023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 101634026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101634026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72051.282488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72051.282488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    391161580                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    391161580                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48651.937811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48651.937811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    380738116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    380738116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48353.837440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48353.837440                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190181472121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.166484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3177287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.241588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.166484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10826421                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10826421                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190277282024000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29292                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828144                       # Number of bytes of host memory used
host_op_rate                                    52000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1365.58                       # Real time elapsed on the host
host_tick_rate                               70160496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095810                       # Number of seconds simulated
sim_ticks                                 95809903000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3338450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6676896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5286993                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108971                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9583482                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4627835                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5286993                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       659158                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9605444                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13136                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        61666                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45760546                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26349632                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108971                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4589452                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4449317                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    190933064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.279917                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.308903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    179014798     93.76%     93.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2509614      1.31%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1318024      0.69%     95.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2954232      1.55%     97.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       183484      0.10%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       234645      0.12%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        87437      0.05%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41378      0.02%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4589452      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    190933064                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428656                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661126     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445403                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.387327                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.387327                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     181716214                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59248858                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2245140                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2561383                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         109037                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4988032                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13172499                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119227                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              207270                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6493                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9605444                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            483959                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             190971326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34601842                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          218074                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.050128                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       539443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4640971                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.180575                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    191619806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.320265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.418545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        180783359     94.34%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           678418      0.35%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           681961      0.36%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           677956      0.35%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1191821      0.62%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2297728      1.20%     97.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           474597      0.25%     97.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           482275      0.25%     97.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4351691      2.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    191619806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       133103                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8753820                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.547784                       # Inst execution rate
system.switch_cpus.iew.exec_refs             62079718                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             207268                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        42934050                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13493181                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       309753                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57884869                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      61872450                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       213457                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104966215                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         786700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      30230724                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         109037                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      31673962                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4954304                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23136                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          264                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       864495                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       169243                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       108509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55998952                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55919865                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.739202                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41394556                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.291827                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55947913                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        169194110                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46913895                       # number of integer regfile writes
system.switch_cpus.ipc                       0.156560                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.156560                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65433      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42971493     40.86%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          277      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     61922301     58.87%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       220167      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      105179671                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9307707                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.088493                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54390      0.58%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9242973     99.30%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10344      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      114421945                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    411446791                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55919865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62324439                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57884869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         105179671                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4439462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       159935                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6963565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    191619806                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.548898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.368560                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    155613729     81.21%     81.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11637901      6.07%     87.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5409882      2.82%     90.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3928890      2.05%     92.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8144745      4.25%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3839457      2.00%     98.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2416999      1.26%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       368547      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       259656      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    191619806                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.548898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              483959                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60042                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        86235                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13493181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       309753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        79937922                       # number of misc regfile reads
system.switch_cpus.numCycles                191619806                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        81972913                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303539                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       31165137                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3771939                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       91416852                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        193634                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156886558                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58667492                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76713669                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5481263                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          47954                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         109037                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     100283307                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6410127                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76106467                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1347                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1051                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30212745                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1051                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            244238332                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116480915                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3337383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23600                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3314850                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1063                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3337383                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10015342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10015342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10015342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    215170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    215170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               215170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3338446                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3338446    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3338446                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7168711500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18799403750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  95809903000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8400037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15465432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15465432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    334459648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              334459648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3339281                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1510400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8494425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001554                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039385                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8481228     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13197      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8494425                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5225932000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7732716000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1816697                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1816697                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1816697                       # number of overall hits
system.l2.overall_hits::total                 1816697                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3338447                       # number of demand (read+write) misses
system.l2.demand_misses::total                3338447                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3338447                       # number of overall misses
system.l2.overall_misses::total               3338447                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 340182287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     340182287000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 340182287000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    340182287000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.647595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.647595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.647595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.647595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101898.363820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101898.363820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101898.363820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101898.363820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23600                       # number of writebacks
system.l2.writebacks::total                     23600                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3338447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3338447                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3338447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3338447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 306797827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 306797827000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 306797827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 306797827000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.647595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.647595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.647595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.647595                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91898.366815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91898.366815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91898.366815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91898.366815                       # average overall mshr miss latency
system.l2.replacements                        3339281                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70788                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70788                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1865                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1063                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     99754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.363046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93841.956726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93841.956726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     89124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     89124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.363046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.363046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83841.956726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83841.956726                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1814832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1814832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3337384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3337384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 340082533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 340082533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.647757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101900.929890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101900.929890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3337384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3337384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 306708703000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 306708703000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.647757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91900.932886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91900.932886                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10334639                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3343377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.091078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.931285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4089.068715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85821585                       # Number of tag accesses
system.l2.tags.data_accesses                 85821585                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95809903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    213660544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          213660544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1510400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1510400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3338446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3338446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2230046554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2230046554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15764550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15764550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15764550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2230046554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2245811104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3336196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.116275514250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6359620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3338446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23600                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3338446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            210351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            207116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            206707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            209233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            205566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            205244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            208160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           205793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           209152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           204817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           217939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1459                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 106457593750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16680980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            169011268750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31909.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50659.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    96352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7235                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  2.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3338446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  611955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1424189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1080911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  219141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3256139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.036021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.307971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.693908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3168747     97.32%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84697      2.60%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1863      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          479      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          158      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           85      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3256139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2202.262440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.548388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  33391.025115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1455     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.07%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            2      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            2      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-262143            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.308704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1441     98.23%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.20%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      1.02%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.48%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              213516544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1505920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               213660544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1510400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2228.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2230.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95809901500                       # Total gap between requests
system.mem_ctrls.avgGap                      28497.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    213516544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1505920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2228543577.588216304779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15717790.675563046709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3338446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 169011268750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2248281524000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50625.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  95266166.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11646318180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6190164915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11923114560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           63830160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7563145200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43355173560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        281383200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81023129775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        845.665503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    382427000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3199300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  92228176000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11602514280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6166882590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11897324880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           58996440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7563145200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43362828090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        274937280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80926628760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        844.658289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    366370500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3199300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  92244232500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   126747744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1366585                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1366596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1366585                       # number of overall hits
system.cpu.icache.overall_hits::total         1366596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total           119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8450000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8450000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8450000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8450000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1366703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1366703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71008.403361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71008.403361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5011000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82147.540984                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1366585                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1366596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1366703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71610.169492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71008.403361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.037961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1366658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22042.870968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2733492                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2733492                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4444802                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4444802                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4444802                       # number of overall hits
system.cpu.dcache.overall_hits::total         4444802                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13403711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13403713                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13403711                       # number of overall misses
system.cpu.dcache.overall_misses::total      13403713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 933951878537                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 933951878537                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 933951878537                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 933951878537                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17848513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17848515                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17848513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17848515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.750971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.750971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.750971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.750971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69678.604570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69678.594173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69678.604570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69678.594173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    214932408                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6238337                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.453478                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164266                       # number of writebacks
system.cpu.dcache.writebacks::total            164266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6830114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6830114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6830114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6830114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573597                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 469161314122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 469161314122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 469161314122                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 469161314122                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71370.562285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71370.562285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71370.562285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71370.562285                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4048855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4048855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13392677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13392679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 933431973500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 933431973500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17441532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17441534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.767861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.767861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69697.191495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69697.181087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6829839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6829839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 468656871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 468656871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71410.702428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71410.702428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    519905037                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    519905037                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47118.455411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47118.455411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    504442622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    504442622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46885.641974                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46885.641974                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190277282024000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.682013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11018397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.676160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.682012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42270625                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42270625                       # Number of data accesses

---------- End Simulation Statistics   ----------
