
Drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  0800434c  0800434c  0000534c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048d8  080048d8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080048d8  080048d8  000058d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048e0  080048e0  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048e0  080048e0  000058e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048e4  080048e4  000058e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080048e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000060  08004948  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08004948  00006320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001006d  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f2e  00000000  00000000  000160fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  00018030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cae  00000000  00000000  00019028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001759f  00000000  00000000  00019cd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b1c  00000000  00000000  00031275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092c76  00000000  00000000  00042d91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5a07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a70  00000000  00000000  000d5a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000da4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004334 	.word	0x08004334

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08004334 	.word	0x08004334

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <ILI9488_SendCommand>:
  //while((SPI1->SR & SPI_SR_TXE) == RESET);
  SPI1->DR = data;
}
//1. Write Command to LCD
void ILI9488_SendCommand(uint8_t com)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
	DC_COMMAND();
 80005ca:	2200      	movs	r2, #0
 80005cc:	2120      	movs	r1, #32
 80005ce:	480d      	ldr	r0, [pc, #52]	@ (8000604 <ILI9488_SendCommand+0x48>)
 80005d0:	f001 fcba 	bl	8001f48 <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005da:	480b      	ldr	r0, [pc, #44]	@ (8000608 <ILI9488_SendCommand+0x4c>)
 80005dc:	f001 fcb4 	bl	8001f48 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi1, &tmpCmd, 1, 1);
 80005e0:	f107 010f 	add.w	r1, r7, #15
 80005e4:	2301      	movs	r3, #1
 80005e6:	2201      	movs	r2, #1
 80005e8:	4808      	ldr	r0, [pc, #32]	@ (800060c <ILI9488_SendCommand+0x50>)
 80005ea:	f002 faec 	bl	8002bc6 <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 80005ee:	2201      	movs	r2, #1
 80005f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f4:	4804      	ldr	r0, [pc, #16]	@ (8000608 <ILI9488_SendCommand+0x4c>)
 80005f6:	f001 fca7 	bl	8001f48 <HAL_GPIO_WritePin>
	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 80005fa:	bf00      	nop
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40020400 	.word	0x40020400
 8000608:	40020000 	.word	0x40020000
 800060c:	200000e8 	.word	0x200000e8

08000610 <ILI9488_SendData>:

//2. Write data to LCD
void ILI9488_SendData(uint8_t data)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
	DC_DATA();
 800061e:	2201      	movs	r2, #1
 8000620:	2120      	movs	r1, #32
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <ILI9488_SendData+0x48>)
 8000624:	f001 fc90 	bl	8001f48 <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 8000628:	2200      	movs	r2, #0
 800062a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800062e:	480b      	ldr	r0, [pc, #44]	@ (800065c <ILI9488_SendData+0x4c>)
 8000630:	f001 fc8a 	bl	8001f48 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi1, &tmpCmd, 1, 1);
 8000634:	f107 010f 	add.w	r1, r7, #15
 8000638:	2301      	movs	r3, #1
 800063a:	2201      	movs	r2, #1
 800063c:	4808      	ldr	r0, [pc, #32]	@ (8000660 <ILI9488_SendData+0x50>)
 800063e:	f002 fac2 	bl	8002bc6 <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 8000642:	2201      	movs	r2, #1
 8000644:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000648:	4804      	ldr	r0, [pc, #16]	@ (800065c <ILI9488_SendData+0x4c>)
 800064a:	f001 fc7d 	bl	8001f48 <HAL_GPIO_WritePin>

	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020400 	.word	0x40020400
 800065c:	40020000 	.word	0x40020000
 8000660:	200000e8 	.word	0x200000e8

08000664 <ILI9488_SendData_Multi>:
//2.2 Write multiple/DMA
void ILI9488_SendData_Multi(uint8_t *buff, size_t buff_size){
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
	DC_DATA();
 800066e:	2201      	movs	r2, #1
 8000670:	2120      	movs	r1, #32
 8000672:	4816      	ldr	r0, [pc, #88]	@ (80006cc <ILI9488_SendData_Multi+0x68>)
 8000674:	f001 fc68 	bl	8001f48 <HAL_GPIO_WritePin>
	    buff++;
	  }

	  WaitLastData();
	  CS_D();*/
	CS_A();
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800067e:	4814      	ldr	r0, [pc, #80]	@ (80006d0 <ILI9488_SendData_Multi+0x6c>)
 8000680:	f001 fc62 	bl	8001f48 <HAL_GPIO_WritePin>
	while (buff_size > 0){
 8000684:	e015      	b.n	80006b2 <ILI9488_SendData_Multi+0x4e>
		uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800068c:	bf28      	it	cs
 800068e:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000692:	81fb      	strh	r3, [r7, #14]
		HAL_SPI_Transmit(&hspi1, buff, chunk_size, HAL_MAX_DELAY);
 8000694:	89fa      	ldrh	r2, [r7, #14]
 8000696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800069a:	6879      	ldr	r1, [r7, #4]
 800069c:	480d      	ldr	r0, [pc, #52]	@ (80006d4 <ILI9488_SendData_Multi+0x70>)
 800069e:	f002 fa92 	bl	8002bc6 <HAL_SPI_Transmit>
		buff += chunk_size;
 80006a2:	89fb      	ldrh	r3, [r7, #14]
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	4413      	add	r3, r2
 80006a8:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	683a      	ldr	r2, [r7, #0]
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	603b      	str	r3, [r7, #0]
	while (buff_size > 0){
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1e6      	bne.n	8000686 <ILI9488_SendData_Multi+0x22>
	}
	CS_D();
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006be:	4804      	ldr	r0, [pc, #16]	@ (80006d0 <ILI9488_SendData_Multi+0x6c>)
 80006c0:	f001 fc42 	bl	8001f48 <HAL_GPIO_WritePin>
}
 80006c4:	bf00      	nop
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40020400 	.word	0x40020400
 80006d0:	40020000 	.word	0x40020000
 80006d4:	200000e8 	.word	0x200000e8

080006d8 <ILI9488_Init>:
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}*/

//void ILI9488_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT, uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN, GPIO_TypeDef *resetPORT, uint16_t resetPIN)
void ILI9488_Init()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	 RST_A();
	 HAL_Delay(10);
	 RST_D();
	 //HAL_GPIO_WritePin(tftRESET_GPIO, tftRESET_PIN, GPIO_PIN_SET);  //Turn LCD ON*/
	//SPI1->CR1 |= SPI_CR1_SPE;
	CS_D();
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006e2:	486e      	ldr	r0, [pc, #440]	@ (800089c <ILI9488_Init+0x1c4>)
 80006e4:	f001 fc30 	bl	8001f48 <HAL_GPIO_WritePin>
	RST_A();
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006ee:	486c      	ldr	r0, [pc, #432]	@ (80008a0 <ILI9488_Init+0x1c8>)
 80006f0:	f001 fc2a 	bl	8001f48 <HAL_GPIO_WritePin>
		 HAL_Delay(10);
 80006f4:	200a      	movs	r0, #10
 80006f6:	f001 f999 	bl	8001a2c <HAL_Delay>
		 RST_D();
 80006fa:	2201      	movs	r2, #1
 80006fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000700:	4867      	ldr	r0, [pc, #412]	@ (80008a0 <ILI9488_Init+0x1c8>)
 8000702:	f001 fc21 	bl	8001f48 <HAL_GPIO_WritePin>
	 width=ILI9488_TFTWIDTH;
 8000706:	4b67      	ldr	r3, [pc, #412]	@ (80008a4 <ILI9488_Init+0x1cc>)
 8000708:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800070c:	801a      	strh	r2, [r3, #0]
	 height=ILI9488_TFTHEIGHT;
 800070e:	4b66      	ldr	r3, [pc, #408]	@ (80008a8 <ILI9488_Init+0x1d0>)
 8000710:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000714:	801a      	strh	r2, [r3, #0]
	 //CS_A();
	 ILI9488_SendCommand(0xE0);
 8000716:	20e0      	movs	r0, #224	@ 0xe0
 8000718:	f7ff ff50 	bl	80005bc <ILI9488_SendCommand>
	 ILI9488_SendData(0x00);
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff ff77 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x03);
 8000722:	2003      	movs	r0, #3
 8000724:	f7ff ff74 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000728:	2009      	movs	r0, #9
 800072a:	f7ff ff71 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 800072e:	2008      	movs	r0, #8
 8000730:	f7ff ff6e 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000734:	2016      	movs	r0, #22
 8000736:	f7ff ff6b 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 800073a:	200a      	movs	r0, #10
 800073c:	f7ff ff68 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x3F);
 8000740:	203f      	movs	r0, #63	@ 0x3f
 8000742:	f7ff ff65 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x78);
 8000746:	2078      	movs	r0, #120	@ 0x78
 8000748:	f7ff ff62 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x4C);
 800074c:	204c      	movs	r0, #76	@ 0x4c
 800074e:	f7ff ff5f 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000752:	2009      	movs	r0, #9
 8000754:	f7ff ff5c 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 8000758:	200a      	movs	r0, #10
 800075a:	f7ff ff59 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 800075e:	2008      	movs	r0, #8
 8000760:	f7ff ff56 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000764:	2016      	movs	r0, #22
 8000766:	f7ff ff53 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x1A);
 800076a:	201a      	movs	r0, #26
 800076c:	f7ff ff50 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0F);
 8000770:	200f      	movs	r0, #15
 8000772:	f7ff ff4d 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE1);
 8000776:	20e1      	movs	r0, #225	@ 0xe1
 8000778:	f7ff ff20 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 800077c:	2000      	movs	r0, #0
 800077e:	f7ff ff47 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x16);
 8000782:	2016      	movs	r0, #22
 8000784:	f7ff ff44 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x19);
 8000788:	2019      	movs	r0, #25
 800078a:	f7ff ff41 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x03);
 800078e:	2003      	movs	r0, #3
 8000790:	f7ff ff3e 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 8000794:	200f      	movs	r0, #15
 8000796:	f7ff ff3b 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x05);
 800079a:	2005      	movs	r0, #5
 800079c:	f7ff ff38 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x32);
 80007a0:	2032      	movs	r0, #50	@ 0x32
 80007a2:	f7ff ff35 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x45);
 80007a6:	2045      	movs	r0, #69	@ 0x45
 80007a8:	f7ff ff32 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x46);
 80007ac:	2046      	movs	r0, #70	@ 0x46
 80007ae:	f7ff ff2f 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x04);
 80007b2:	2004      	movs	r0, #4
 80007b4:	f7ff ff2c 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0E);
 80007b8:	200e      	movs	r0, #14
 80007ba:	f7ff ff29 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0D);
 80007be:	200d      	movs	r0, #13
 80007c0:	f7ff ff26 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x35);
 80007c4:	2035      	movs	r0, #53	@ 0x35
 80007c6:	f7ff ff23 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x37);
 80007ca:	2037      	movs	r0, #55	@ 0x37
 80007cc:	f7ff ff20 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 80007d0:	200f      	movs	r0, #15
 80007d2:	f7ff ff1d 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XC0);      //Power Control 1
 80007d6:	20c0      	movs	r0, #192	@ 0xc0
 80007d8:	f7ff fef0 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x17);    //Vreg1out
 80007dc:	2017      	movs	r0, #23
 80007de:	f7ff ff17 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x15);    //Verg2out
 80007e2:	2015      	movs	r0, #21
 80007e4:	f7ff ff14 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC1);      //Power Control 2
 80007e8:	20c1      	movs	r0, #193	@ 0xc1
 80007ea:	f7ff fee7 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x41);    //VGH,VGL
 80007ee:	2041      	movs	r0, #65	@ 0x41
 80007f0:	f7ff ff0e 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC5);      //Power Control 3
 80007f4:	20c5      	movs	r0, #197	@ 0xc5
 80007f6:	f7ff fee1 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 80007fa:	2000      	movs	r0, #0
 80007fc:	f7ff ff08 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x12);    //Vcom
 8000800:	2012      	movs	r0, #18
 8000802:	f7ff ff05 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x80);
 8000806:	2080      	movs	r0, #128	@ 0x80
 8000808:	f7ff ff02 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x36);      //Memory Access
 800080c:	2036      	movs	r0, #54	@ 0x36
 800080e:	f7ff fed5 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x48);
 8000812:	2048      	movs	r0, #72	@ 0x48
 8000814:	f7ff fefc 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x3A);      // Interface Pixel Format
 8000818:	203a      	movs	r0, #58	@ 0x3a
 800081a:	f7ff fecf 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x66); 	  //18 bit
 800081e:	2066      	movs	r0, #102	@ 0x66
 8000820:	f7ff fef6 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB0);      // Interface Mode Control
 8000824:	20b0      	movs	r0, #176	@ 0xb0
 8000826:	f7ff fec9 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x80);     			 //SDO NOT USE
 800082a:	2080      	movs	r0, #128	@ 0x80
 800082c:	f7ff fef0 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB1);      //Frame rate
 8000830:	20b1      	movs	r0, #177	@ 0xb1
 8000832:	f7ff fec3 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA0);    //60Hz
 8000836:	20a0      	movs	r0, #160	@ 0xa0
 8000838:	f7ff feea 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB4);      //Display Inversion Control
 800083c:	20b4      	movs	r0, #180	@ 0xb4
 800083e:	f7ff febd 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x02);    //2-dot
 8000842:	2002      	movs	r0, #2
 8000844:	f7ff fee4 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB6); //Display Function Control  RGB/MCU Interface Control
 8000848:	20b6      	movs	r0, #182	@ 0xb6
 800084a:	f7ff feb7 	bl	80005bc <ILI9488_SendCommand>

	 	ILI9488_SendData(0x02);    //MCU
 800084e:	2002      	movs	r0, #2
 8000850:	f7ff fede 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x02);    //Source,Gate scan dieection
 8000854:	2002      	movs	r0, #2
 8000856:	f7ff fedb 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE9);      // Set Image Functio
 800085a:	20e9      	movs	r0, #233	@ 0xe9
 800085c:	f7ff feae 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);    // Disable 24 bit data
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff fed5 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xF7);      // Adjust Control
 8000866:	20f7      	movs	r0, #247	@ 0xf7
 8000868:	f7ff fea8 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA9);
 800086c:	20a9      	movs	r0, #169	@ 0xa9
 800086e:	f7ff fecf 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x51);
 8000872:	2051      	movs	r0, #81	@ 0x51
 8000874:	f7ff fecc 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x2C);
 8000878:	202c      	movs	r0, #44	@ 0x2c
 800087a:	f7ff fec9 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x82);    // D7 stream, loose
 800087e:	2082      	movs	r0, #130	@ 0x82
 8000880:	f7ff fec6 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(ILI9488_SLPOUT);    //Exit Sleep
 8000884:	2011      	movs	r0, #17
 8000886:	f7ff fe99 	bl	80005bc <ILI9488_SendCommand>

	 	HAL_Delay(120);
 800088a:	2078      	movs	r0, #120	@ 0x78
 800088c:	f001 f8ce 	bl	8001a2c <HAL_Delay>

	 	ILI9488_SendCommand(ILI9488_DISPON);    //Display on
 8000890:	2029      	movs	r0, #41	@ 0x29
 8000892:	f7ff fe93 	bl	80005bc <ILI9488_SendCommand>

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40020000 	.word	0x40020000
 80008a0:	40020400 	.word	0x40020400
 80008a4:	2000008e 	.word	0x2000008e
 80008a8:	20000090 	.word	0x20000090

080008ac <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4604      	mov	r4, r0
 80008b4:	4608      	mov	r0, r1
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	4623      	mov	r3, r4
 80008bc:	80fb      	strh	r3, [r7, #6]
 80008be:	4603      	mov	r3, r0
 80008c0:	80bb      	strh	r3, [r7, #4]
 80008c2:	460b      	mov	r3, r1
 80008c4:	807b      	strh	r3, [r7, #2]
 80008c6:	4613      	mov	r3, r2
 80008c8:	803b      	strh	r3, [r7, #0]
	ILI9488_SendData(y0 >> 8);
	ILI9488_SendData(y0 & 0xff);     // YSTART
	ILI9488_SendData(y1 >> 8);
	ILI9488_SendData(y1 & 0xff);     // YEND
	ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
	ILI9488_SendCommand(ILI9488_CASET); // Column addr set
 80008ca:	202a      	movs	r0, #42	@ 0x2a
 80008cc:	f7ff fe76 	bl	80005bc <ILI9488_SendCommand>
		{
		uint8_t data[] = {(x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF};
 80008d0:	88fb      	ldrh	r3, [r7, #6]
 80008d2:	0a1b      	lsrs	r3, r3, #8
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	733b      	strb	r3, [r7, #12]
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	737b      	strb	r3, [r7, #13]
 80008e0:	887b      	ldrh	r3, [r7, #2]
 80008e2:	0a1b      	lsrs	r3, r3, #8
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	73bb      	strb	r3, [r7, #14]
 80008ea:	887b      	ldrh	r3, [r7, #2]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	73fb      	strb	r3, [r7, #15]
		ILI9488_SendData_Multi(data, sizeof(data));
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	2104      	movs	r1, #4
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff feb4 	bl	8000664 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_PASET);
 80008fc:	202b      	movs	r0, #43	@ 0x2b
 80008fe:	f7ff fe5d 	bl	80005bc <ILI9488_SendCommand>
		{
		uint8_t data[] = {(y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF};
 8000902:	88bb      	ldrh	r3, [r7, #4]
 8000904:	0a1b      	lsrs	r3, r3, #8
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	723b      	strb	r3, [r7, #8]
 800090c:	88bb      	ldrh	r3, [r7, #4]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	727b      	strb	r3, [r7, #9]
 8000912:	883b      	ldrh	r3, [r7, #0]
 8000914:	0a1b      	lsrs	r3, r3, #8
 8000916:	b29b      	uxth	r3, r3
 8000918:	b2db      	uxtb	r3, r3
 800091a:	72bb      	strb	r3, [r7, #10]
 800091c:	883b      	ldrh	r3, [r7, #0]
 800091e:	b2db      	uxtb	r3, r3
 8000920:	72fb      	strb	r3, [r7, #11]
		ILI9488_SendData_Multi(data, sizeof(data));
 8000922:	f107 0308 	add.w	r3, r7, #8
 8000926:	2104      	movs	r1, #4
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff fe9b 	bl	8000664 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
 800092e:	202c      	movs	r0, #44	@ 0x2c
 8000930:	f7ff fe44 	bl	80005bc <ILI9488_SendCommand>
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	bd90      	pop	{r4, r7, pc}

0800093c <drawPixel>:
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}


void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	80fb      	strh	r3, [r7, #6]
 8000946:	460b      	mov	r3, r1
 8000948:	80bb      	strh	r3, [r7, #4]
 800094a:	4613      	mov	r3, r2
 800094c:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= width) || (y < 0) || (y >= height))
 800094e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000952:	2b00      	cmp	r3, #0
 8000954:	db36      	blt.n	80009c4 <drawPixel+0x88>
 8000956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800095a:	4a1c      	ldr	r2, [pc, #112]	@ (80009cc <drawPixel+0x90>)
 800095c:	8812      	ldrh	r2, [r2, #0]
 800095e:	4293      	cmp	r3, r2
 8000960:	da30      	bge.n	80009c4 <drawPixel+0x88>
 8000962:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	db2c      	blt.n	80009c4 <drawPixel+0x88>
 800096a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800096e:	4a18      	ldr	r2, [pc, #96]	@ (80009d0 <drawPixel+0x94>)
 8000970:	8812      	ldrh	r2, [r2, #0]
 8000972:	4293      	cmp	r3, r2
 8000974:	da26      	bge.n	80009c4 <drawPixel+0x88>
		return;

	setAddrWindow(x, y, x + 1, y + 1);
 8000976:	88f8      	ldrh	r0, [r7, #6]
 8000978:	88b9      	ldrh	r1, [r7, #4]
 800097a:	88fb      	ldrh	r3, [r7, #6]
 800097c:	3301      	adds	r3, #1
 800097e:	b29a      	uxth	r2, r3
 8000980:	88bb      	ldrh	r3, [r7, #4]
 8000982:	3301      	adds	r3, #1
 8000984:	b29b      	uxth	r3, r3
 8000986:	f7ff ff91 	bl	80008ac <setAddrWindow>
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <drawPixel+0x98>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <drawPixel+0x9c>)
 8000990:	8811      	ldrh	r1, [r2, #0]
 8000992:	2201      	movs	r2, #1
 8000994:	4618      	mov	r0, r3
 8000996:	f001 fad7 	bl	8001f48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <drawPixel+0xa0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <drawPixel+0xa4>)
 80009a0:	8811      	ldrh	r1, [r2, #0]
 80009a2:	2200      	movs	r2, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 facf 	bl	8001f48 <HAL_GPIO_WritePin>

	write16BitColor(color);
 80009aa:	887b      	ldrh	r3, [r7, #2]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 fb7d 	bl	80010ac <write16BitColor>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 80009b2:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <drawPixel+0xa0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <drawPixel+0xa4>)
 80009b8:	8811      	ldrh	r1, [r2, #0]
 80009ba:	2201      	movs	r2, #1
 80009bc:	4618      	mov	r0, r3
 80009be:	f001 fac3 	bl	8001f48 <HAL_GPIO_WritePin>
 80009c2:	e000      	b.n	80009c6 <drawPixel+0x8a>
		return;
 80009c4:	bf00      	nop

}
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2000008e 	.word	0x2000008e
 80009d0:	20000090 	.word	0x20000090
 80009d4:	20000088 	.word	0x20000088
 80009d8:	2000008c 	.word	0x2000008c
 80009dc:	20000080 	.word	0x20000080
 80009e0:	20000084 	.word	0x20000084

080009e4 <fillScreen>:
  }
}
//6. Fill the entire screen with a background color

void fillScreen(uint16_t color)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af02      	add	r7, sp, #8
 80009ea:	4603      	mov	r3, r0
 80009ec:	80fb      	strh	r3, [r7, #6]
	fillRect(0, 0,  width, height, color);
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <fillScreen+0x2c>)
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <fillScreen+0x30>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	b219      	sxth	r1, r3
 80009fa:	88fb      	ldrh	r3, [r7, #6]
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	460b      	mov	r3, r1
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 f808 	bl	8000a18 <fillRect>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000008e 	.word	0x2000008e
 8000a14:	20000090 	.word	0x20000090

08000a18 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a1c:	b08a      	sub	sp, #40	@ 0x28
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	4606      	mov	r6, r0
 8000a22:	4608      	mov	r0, r1
 8000a24:	4611      	mov	r1, r2
 8000a26:	461a      	mov	r2, r3
 8000a28:	4633      	mov	r3, r6
 8000a2a:	80fb      	strh	r3, [r7, #6]
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	80bb      	strh	r3, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
 8000a34:	4613      	mov	r3, r2
 8000a36:	803b      	strh	r3, [r7, #0]
 8000a38:	466b      	mov	r3, sp
 8000a3a:	469a      	mov	sl, r3

	uint32_t i, n, cnt, buf_size;
	if ((x >= width) || (y >= height))
 8000a3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a40:	4a90      	ldr	r2, [pc, #576]	@ (8000c84 <fillRect+0x26c>)
 8000a42:	8812      	ldrh	r2, [r2, #0]
 8000a44:	4293      	cmp	r3, r2
 8000a46:	da05      	bge.n	8000a54 <fillRect+0x3c>
 8000a48:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a4c:	4a8e      	ldr	r2, [pc, #568]	@ (8000c88 <fillRect+0x270>)
 8000a4e:	8812      	ldrh	r2, [r2, #0]
 8000a50:	4293      	cmp	r3, r2
 8000a52:	db01      	blt.n	8000a58 <fillRect+0x40>
		return;
 8000a54:	46d5      	mov	sp, sl
 8000a56:	e111      	b.n	8000c7c <fillRect+0x264>
	if ((x + w - 1) >= width)
 8000a58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a88      	ldr	r2, [pc, #544]	@ (8000c84 <fillRect+0x26c>)
 8000a64:	8812      	ldrh	r2, [r2, #0]
 8000a66:	4293      	cmp	r3, r2
 8000a68:	dd05      	ble.n	8000a76 <fillRect+0x5e>
		w = width - x;
 8000a6a:	4b86      	ldr	r3, [pc, #536]	@ (8000c84 <fillRect+0x26c>)
 8000a6c:	881a      	ldrh	r2, [r3, #0]
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= height)
 8000a76:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a7a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a81      	ldr	r2, [pc, #516]	@ (8000c88 <fillRect+0x270>)
 8000a82:	8812      	ldrh	r2, [r2, #0]
 8000a84:	4293      	cmp	r3, r2
 8000a86:	dd05      	ble.n	8000a94 <fillRect+0x7c>
		h = height - y;
 8000a88:	4b7f      	ldr	r3, [pc, #508]	@ (8000c88 <fillRect+0x270>)
 8000a8a:	881a      	ldrh	r2, [r3, #0]
 8000a8c:	88bb      	ldrh	r3, [r7, #4]
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	803b      	strh	r3, [r7, #0]
	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8000a94:	88f8      	ldrh	r0, [r7, #6]
 8000a96:	88b9      	ldrh	r1, [r7, #4]
 8000a98:	88fa      	ldrh	r2, [r7, #6]
 8000a9a:	887b      	ldrh	r3, [r7, #2]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	b29e      	uxth	r6, r3
 8000aa4:	88ba      	ldrh	r2, [r7, #4]
 8000aa6:	883b      	ldrh	r3, [r7, #0]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	3b01      	subs	r3, #1
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	4632      	mov	r2, r6
 8000ab2:	f7ff fefb 	bl	80008ac <setAddrWindow>
	uint8_t r = (color & 0xF800) >> 11;
 8000ab6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000aba:	0adb      	lsrs	r3, r3, #11
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	76fb      	strb	r3, [r7, #27]
	uint8_t g = (color & 0x07E0) >> 5;
 8000ac0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000ac4:	115b      	asrs	r3, r3, #5
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000acc:	76bb      	strb	r3, [r7, #26]
	uint8_t b = color & 0x001F;
 8000ace:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	f003 031f 	and.w	r3, r3, #31
 8000ad8:	767b      	strb	r3, [r7, #25]

	r = (r * 255) / 31;
 8000ada:	7efa      	ldrb	r2, [r7, #27]
 8000adc:	4613      	mov	r3, r2
 8000ade:	021b      	lsls	r3, r3, #8
 8000ae0:	1a9b      	subs	r3, r3, r2
 8000ae2:	4a6a      	ldr	r2, [pc, #424]	@ (8000c8c <fillRect+0x274>)
 8000ae4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae8:	441a      	add	r2, r3
 8000aea:	1112      	asrs	r2, r2, #4
 8000aec:	17db      	asrs	r3, r3, #31
 8000aee:	1ad3      	subs	r3, r2, r3
 8000af0:	76fb      	strb	r3, [r7, #27]
	g = (g * 255) / 63;
 8000af2:	7eba      	ldrb	r2, [r7, #26]
 8000af4:	4613      	mov	r3, r2
 8000af6:	021b      	lsls	r3, r3, #8
 8000af8:	1a9b      	subs	r3, r3, r2
 8000afa:	4a65      	ldr	r2, [pc, #404]	@ (8000c90 <fillRect+0x278>)
 8000afc:	fb82 1203 	smull	r1, r2, r2, r3
 8000b00:	441a      	add	r2, r3
 8000b02:	1152      	asrs	r2, r2, #5
 8000b04:	17db      	asrs	r3, r3, #31
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	76bb      	strb	r3, [r7, #26]
	b = (b * 255) / 31;
 8000b0a:	7e7a      	ldrb	r2, [r7, #25]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	021b      	lsls	r3, r3, #8
 8000b10:	1a9b      	subs	r3, r3, r2
 8000b12:	4a5e      	ldr	r2, [pc, #376]	@ (8000c8c <fillRect+0x274>)
 8000b14:	fb82 1203 	smull	r1, r2, r2, r3
 8000b18:	441a      	add	r2, r3
 8000b1a:	1112      	asrs	r2, r2, #4
 8000b1c:	17db      	asrs	r3, r3, #31
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	767b      	strb	r3, [r7, #25]

	n = w*h*3;
 8000b22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b26:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b2a:	fb03 f202 	mul.w	r2, r3, r2
 8000b2e:	4613      	mov	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	4413      	add	r3, r2
 8000b34:	617b      	str	r3, [r7, #20]
	if (n <= 65535){
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b3c:	d204      	bcs.n	8000b48 <fillRect+0x130>
		cnt = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	623b      	str	r3, [r7, #32]
		buf_size = n;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	61fb      	str	r3, [r7, #28]
 8000b46:	e02f      	b.n	8000ba8 <fillRect+0x190>
	}
	else {
		cnt = n/3;
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	4a52      	ldr	r2, [pc, #328]	@ (8000c94 <fillRect+0x27c>)
 8000b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b50:	085b      	lsrs	r3, r3, #1
 8000b52:	623b      	str	r3, [r7, #32]
		buf_size = 3;
 8000b54:	2303      	movs	r3, #3
 8000b56:	61fb      	str	r3, [r7, #28]
		uint8_t min_cnt = n/65535+1;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8000c98 <fillRect+0x280>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0bdb      	lsrs	r3, r3, #15
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	3301      	adds	r3, #1
 8000b66:	74fb      	strb	r3, [r7, #19]
		for (i=min_cnt; i < n/3; i++){
 8000b68:	7cfb      	ldrb	r3, [r7, #19]
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b6c:	e014      	b.n	8000b98 <fillRect+0x180>
			if(n%i == 0){
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b72:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000b78:	fb01 f202 	mul.w	r2, r1, r2
 8000b7c:	1a9b      	subs	r3, r3, r2
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d107      	bne.n	8000b92 <fillRect+0x17a>
				cnt = i;
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	623b      	str	r3, [r7, #32]
				buf_size = n/i;
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8e:	61fb      	str	r3, [r7, #28]
				break;
 8000b90:	e00a      	b.n	8000ba8 <fillRect+0x190>
		for (i=min_cnt; i < n/3; i++){
 8000b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b94:	3301      	adds	r3, #1
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c94 <fillRect+0x27c>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	085b      	lsrs	r3, r3, #1
 8000ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d3e2      	bcc.n	8000b6e <fillRect+0x156>
			}
		}
	}
	uint8_t frm_buf[buf_size];
 8000ba8:	69f9      	ldr	r1, [r7, #28]
 8000baa:	460b      	mov	r3, r1
 8000bac:	3b01      	subs	r3, #1
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	4699      	mov	r9, r3
 8000bb6:	f04f 0200 	mov.w	r2, #0
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bca:	2300      	movs	r3, #0
 8000bcc:	460c      	mov	r4, r1
 8000bce:	461d      	mov	r5, r3
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	00eb      	lsls	r3, r5, #3
 8000bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000bde:	00e2      	lsls	r2, r4, #3
 8000be0:	1dcb      	adds	r3, r1, #7
 8000be2:	08db      	lsrs	r3, r3, #3
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	ebad 0d03 	sub.w	sp, sp, r3
 8000bea:	466b      	mov	r3, sp
 8000bec:	3300      	adds	r3, #0
 8000bee:	60bb      	str	r3, [r7, #8]
	for (i=0; i < buf_size/3; i++)
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bf4:	e019      	b.n	8000c2a <fillRect+0x212>
	{
		frm_buf[i*3] = r;
 8000bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	7ef9      	ldrb	r1, [r7, #27]
 8000c02:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+1] = g;
 8000c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c06:	4613      	mov	r3, r2
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	4413      	add	r3, r2
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	7eb9      	ldrb	r1, [r7, #26]
 8000c12:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+2] = b;
 8000c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	3302      	adds	r3, #2
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	7e79      	ldrb	r1, [r7, #25]
 8000c22:	54d1      	strb	r1, [r2, r3]
	for (i=0; i < buf_size/3; i++)
 8000c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c26:	3301      	adds	r3, #1
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	4a19      	ldr	r2, [pc, #100]	@ (8000c94 <fillRect+0x27c>)
 8000c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c32:	085b      	lsrs	r3, r3, #1
 8000c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d3dd      	bcc.n	8000bf6 <fillRect+0x1de>
	}
	DC_DATA();
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2120      	movs	r1, #32
 8000c3e:	4817      	ldr	r0, [pc, #92]	@ (8000c9c <fillRect+0x284>)
 8000c40:	f001 f982 	bl	8001f48 <HAL_GPIO_WritePin>
	CS_A();
 8000c44:	2200      	movs	r2, #0
 8000c46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <fillRect+0x288>)
 8000c4c:	f001 f97c 	bl	8001f48 <HAL_GPIO_WritePin>
		while(cnt>0)
 8000c50:	e00a      	b.n	8000c68 <fillRect+0x250>
		{
			HAL_SPI_Transmit(&hspi1, frm_buf, buf_size, HAL_MAX_DELAY);
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c5a:	68b9      	ldr	r1, [r7, #8]
 8000c5c:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <fillRect+0x28c>)
 8000c5e:	f001 ffb2 	bl	8002bc6 <HAL_SPI_Transmit>

			cnt -= 1;
 8000c62:	6a3b      	ldr	r3, [r7, #32]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	623b      	str	r3, [r7, #32]
		while(cnt>0)
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1f1      	bne.n	8000c52 <fillRect+0x23a>
		}
		CS_D();
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c74:	480a      	ldr	r0, [pc, #40]	@ (8000ca0 <fillRect+0x288>)
 8000c76:	f001 f967 	bl	8001f48 <HAL_GPIO_WritePin>
 8000c7a:	46d5      	mov	sp, sl

}
 8000c7c:	3728      	adds	r7, #40	@ 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	2000008e 	.word	0x2000008e
 8000c88:	20000090 	.word	0x20000090
 8000c8c:	84210843 	.word	0x84210843
 8000c90:	82082083 	.word	0x82082083
 8000c94:	aaaaaaab 	.word	0xaaaaaaab
 8000c98:	80008001 	.word	0x80008001
 8000c9c:	40020400 	.word	0x40020400
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	200000e8 	.word	0x200000e8

08000ca8 <setRotation>:


void setRotation(uint8_t r)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]

	ILI9488_SendCommand(ILI9488_MADCTL);
 8000cb2:	2036      	movs	r0, #54	@ 0x36
 8000cb4:	f7ff fc82 	bl	80005bc <ILI9488_SendCommand>
	uint8_t rotation = r % 4; // can't be higher than 3
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 0303 	and.w	r3, r3, #3
 8000cbe:	73fb      	strb	r3, [r7, #15]
	switch (rotation) {
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d83a      	bhi.n	8000d3c <setRotation+0x94>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <setRotation+0x24>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cdd 	.word	0x08000cdd
 8000cd0:	08000cf5 	.word	0x08000cf5
 8000cd4:	08000d0d 	.word	0x08000d0d
 8000cd8:	08000d25 	.word	0x08000d25
	case 0:
		ILI9488_SendData(MADCTL_MX | MADCTL_BGR);
 8000cdc:	2048      	movs	r0, #72	@ 0x48
 8000cde:	f7ff fc97 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 8000ce2:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <setRotation+0x9c>)
 8000ce4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ce8:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 8000cea:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <setRotation+0xa0>)
 8000cec:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000cf0:	801a      	strh	r2, [r3, #0]
		break;
 8000cf2:	e023      	b.n	8000d3c <setRotation+0x94>
	case 1:
		ILI9488_SendData(MADCTL_MV | MADCTL_BGR);
 8000cf4:	2028      	movs	r0, #40	@ 0x28
 8000cf6:	f7ff fc8b 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <setRotation+0x9c>)
 8000cfc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d00:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <setRotation+0xa0>)
 8000d04:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d08:	801a      	strh	r2, [r3, #0]
		break;
 8000d0a:	e017      	b.n	8000d3c <setRotation+0x94>
	case 2:
		ILI9488_SendData(MADCTL_MY | MADCTL_BGR);
 8000d0c:	2088      	movs	r0, #136	@ 0x88
 8000d0e:	f7ff fc7f 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 8000d12:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <setRotation+0x9c>)
 8000d14:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d18:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <setRotation+0xa0>)
 8000d1c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d20:	801a      	strh	r2, [r3, #0]
		break;
 8000d22:	e00b      	b.n	8000d3c <setRotation+0x94>
	case 3:
		ILI9488_SendData(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000d24:	20e8      	movs	r0, #232	@ 0xe8
 8000d26:	f7ff fc73 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <setRotation+0x9c>)
 8000d2c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d30:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 8000d32:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <setRotation+0xa0>)
 8000d34:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d38:	801a      	strh	r2, [r3, #0]
		break;
 8000d3a:	bf00      	nop
	}

}
 8000d3c:	bf00      	nop
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	2000008e 	.word	0x2000008e
 8000d48:	20000090 	.word	0x20000090

08000d4c <drawChar>:
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | (b >> 3);
}

//11. Text printing functions
void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8000d4c:	b5b0      	push	{r4, r5, r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af02      	add	r7, sp, #8
 8000d52:	4604      	mov	r4, r0
 8000d54:	4608      	mov	r0, r1
 8000d56:	4611      	mov	r1, r2
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4623      	mov	r3, r4
 8000d5c:	80fb      	strh	r3, [r7, #6]
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80bb      	strh	r3, [r7, #4]
 8000d62:	460b      	mov	r3, r1
 8000d64:	70fb      	strb	r3, [r7, #3]
 8000d66:	4613      	mov	r3, r2
 8000d68:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 8000d6a:	4bac      	ldr	r3, [pc, #688]	@ (800101c <drawChar+0x2d0>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d003      	beq.n	8000d7a <drawChar+0x2e>
 8000d72:	4baa      	ldr	r3, [pc, #680]	@ (800101c <drawChar+0x2d0>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d120      	bne.n	8000dbc <drawChar+0x70>
	{
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 8000d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d7e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000d82:	f280 8144 	bge.w	800100e <drawChar+0x2c2>
 8000d86:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000d8a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000d8e:	f280 813e 	bge.w	800100e <drawChar+0x2c2>
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 8000d92:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000d96:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	4413      	add	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	440b      	add	r3, r1
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f340 8132 	ble.w	800100e <drawChar+0x2c2>
     ((y + 8 * size - 1) < 0))   // Clip top
 8000daa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000dae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4413      	add	r3, r2
     ((x + 6 * size - 1) < 0) || // Clip left
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	dc22      	bgt.n	8000e00 <drawChar+0xb4>
    return;
 8000dba:	e128      	b.n	800100e <drawChar+0x2c2>
	}
	else
	{
		if((y >= ILI9488_TFTWIDTH)            || // Clip right
 8000dbc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dc0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000dc4:	f280 8125 	bge.w	8001012 <drawChar+0x2c6>
 8000dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dcc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000dd0:	f280 811f 	bge.w	8001012 <drawChar+0x2c6>
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 8000dd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000dd8:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	440b      	add	r3, r1
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f340 8113 	ble.w	8001012 <drawChar+0x2c6>
     ((x + 8 * size - 1) < 0))   // Clip top
 8000dec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000df0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	4413      	add	r3, r2
     ((y + 6 * size - 1) < 0) || // Clip left
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f340 810a 	ble.w	8001012 <drawChar+0x2c6>
 8000dfe:	e000      	b.n	8000e02 <drawChar+0xb6>
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 8000e00:	bf00      	nop
    return;
	}


  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 8000e02:	4b87      	ldr	r3, [pc, #540]	@ (8001020 <drawChar+0x2d4>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	f083 0301 	eor.w	r3, r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d005      	beq.n	8000e1c <drawChar+0xd0>
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	2baf      	cmp	r3, #175	@ 0xaf
 8000e14:	d902      	bls.n	8000e1c <drawChar+0xd0>
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e0ef      	b.n	8001002 <drawChar+0x2b6>
    uint8_t line;
    if (i == 5)
 8000e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e26:	2b05      	cmp	r3, #5
 8000e28:	d102      	bne.n	8000e30 <drawChar+0xe4>
      line = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73bb      	strb	r3, [r7, #14]
 8000e2e:	e00b      	b.n	8000e48 <drawChar+0xfc>
    else
      line = pgm_read_byte(font1+(c*5)+i);
 8000e30:	78fa      	ldrb	r2, [r7, #3]
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4a78      	ldr	r2, [pc, #480]	@ (8001024 <drawChar+0x2d8>)
 8000e42:	4413      	add	r3, r2
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000e48:	2300      	movs	r3, #0
 8000e4a:	737b      	strb	r3, [r7, #13]
 8000e4c:	e0ce      	b.n	8000fec <drawChar+0x2a0>
      if (line & 0x1) {
 8000e4e:	7bbb      	ldrb	r3, [r7, #14]
 8000e50:	f003 0301 	and.w	r3, r3, #1
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d05e      	beq.n	8000f16 <drawChar+0x1ca>
        if (size == 1) // default size
 8000e58:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d112      	bne.n	8000e86 <drawChar+0x13a>
        	drawPixel(x+i, y+j, color);
 8000e60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	88fb      	ldrh	r3, [r7, #6]
 8000e68:	4413      	add	r3, r2
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	b218      	sxth	r0, r3
 8000e6e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	88bb      	ldrh	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	883a      	ldrh	r2, [r7, #0]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f7ff fd5c 	bl	800093c <drawPixel>
 8000e84:	e0a9      	b.n	8000fda <drawChar+0x28e>
        else {  // big size
        	fillRect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	fb12 f303 	smulbb	r3, r2, r3
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	b218      	sxth	r0, r3
 8000ea0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	fb12 f303 	smulbb	r3, r2, r3
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	88bb      	ldrh	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	b21c      	sxth	r4, r3
 8000eba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eca:	b299      	uxth	r1, r3
 8000ecc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	fb11 f303 	smulbb	r3, r1, r3
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	4413      	add	r3, r2
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	b21d      	sxth	r5, r3
 8000ede:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	88bb      	ldrh	r3, [r7, #4]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000eee:	b299      	uxth	r1, r3
 8000ef0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	fb11 f303 	smulbb	r3, r1, r3
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	4413      	add	r3, r2
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3301      	adds	r3, #1
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	883b      	ldrh	r3, [r7, #0]
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	462a      	mov	r2, r5
 8000f0e:	4621      	mov	r1, r4
 8000f10:	f7ff fd82 	bl	8000a18 <fillRect>
 8000f14:	e061      	b.n	8000fda <drawChar+0x28e>
        }
      } else if (bg != color) {
 8000f16:	8c3a      	ldrh	r2, [r7, #32]
 8000f18:	883b      	ldrh	r3, [r7, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d05d      	beq.n	8000fda <drawChar+0x28e>
        if (size == 1) // default size
 8000f1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d112      	bne.n	8000f4c <drawChar+0x200>
        	drawPixel(x+i, y+j, bg);
 8000f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	4413      	add	r3, r2
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	b218      	sxth	r0, r3
 8000f34:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	88bb      	ldrh	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	8c3a      	ldrh	r2, [r7, #32]
 8000f44:	4619      	mov	r1, r3
 8000f46:	f7ff fcf9 	bl	800093c <drawPixel>
 8000f4a:	e046      	b.n	8000fda <drawChar+0x28e>
        else {  // big size
        	fillRect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 8000f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	fb12 f303 	smulbb	r3, r2, r3
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	4413      	add	r3, r2
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	b218      	sxth	r0, r3
 8000f66:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	fb12 f303 	smulbb	r3, r2, r3
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	88bb      	ldrh	r3, [r7, #4]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b21c      	sxth	r4, r3
 8000f80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	4413      	add	r3, r2
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f90:	b299      	uxth	r1, r3
 8000f92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	fb11 f303 	smulbb	r3, r1, r3
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4413      	add	r3, r2
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	b21d      	sxth	r5, r3
 8000fa4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	88bb      	ldrh	r3, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fb4:	b299      	uxth	r1, r3
 8000fb6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	fb11 f303 	smulbb	r3, r1, r3
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	8c3b      	ldrh	r3, [r7, #32]
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	462a      	mov	r2, r5
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	f7ff fd1f 	bl	8000a18 <fillRect>
        }
      }
      line >>= 1;
 8000fda:	7bbb      	ldrb	r3, [r7, #14]
 8000fdc:	085b      	lsrs	r3, r3, #1
 8000fde:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000fe0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	737b      	strb	r3, [r7, #13]
 8000fec:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000ff0:	2b07      	cmp	r3, #7
 8000ff2:	f77f af2c 	ble.w	8000e4e <drawChar+0x102>
  for (int8_t i=0; i<6; i++ ) {
 8000ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	73fb      	strb	r3, [r7, #15]
 8001002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001006:	2b05      	cmp	r3, #5
 8001008:	f77f af0b 	ble.w	8000e22 <drawChar+0xd6>
 800100c:	e002      	b.n	8001014 <drawChar+0x2c8>
    return;
 800100e:	bf00      	nop
 8001010:	e000      	b.n	8001014 <drawChar+0x2c8>
    return;
 8001012:	bf00      	nop
    }
  }
}
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bdb0      	pop	{r4, r5, r7, pc}
 800101a:	bf00      	nop
 800101c:	20000000 	.word	0x20000000
 8001020:	2000007c 	.word	0x2000007c
 8001024:	0800438c 	.word	0x0800438c

08001028 <ILI9488_printText>:
void ILI9488_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af02      	add	r7, sp, #8
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	4608      	mov	r0, r1
 8001032:	4611      	mov	r1, r2
 8001034:	461a      	mov	r2, r3
 8001036:	4603      	mov	r3, r0
 8001038:	817b      	strh	r3, [r7, #10]
 800103a:	460b      	mov	r3, r1
 800103c:	813b      	strh	r3, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 8001042:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001046:	b29b      	uxth	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	0052      	lsls	r2, r2, #1
 800104c:	4413      	add	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b29b      	uxth	r3, r3
 8001052:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8001054:	2300      	movs	r3, #0
 8001056:	82fb      	strh	r3, [r7, #22]
 8001058:	e01a      	b.n	8001090 <ILI9488_printText+0x68>
	{
		drawChar(x+(offset*i), y, text[i],color,bg,size);
 800105a:	8abb      	ldrh	r3, [r7, #20]
 800105c:	8afa      	ldrh	r2, [r7, #22]
 800105e:	fb12 f303 	smulbb	r3, r2, r3
 8001062:	b29a      	uxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	4413      	add	r3, r2
 8001068:	b29b      	uxth	r3, r3
 800106a:	b218      	sxth	r0, r3
 800106c:	8afb      	ldrh	r3, [r7, #22]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	781a      	ldrb	r2, [r3, #0]
 8001074:	88fc      	ldrh	r4, [r7, #6]
 8001076:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800107a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	4623      	mov	r3, r4
 8001086:	f7ff fe61 	bl	8000d4c <drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 800108a:	8afb      	ldrh	r3, [r7, #22]
 800108c:	3301      	adds	r3, #1
 800108e:	82fb      	strh	r3, [r7, #22]
 8001090:	8afb      	ldrh	r3, [r7, #22]
 8001092:	2b27      	cmp	r3, #39	@ 0x27
 8001094:	d805      	bhi.n	80010a2 <ILI9488_printText+0x7a>
 8001096:	8afb      	ldrh	r3, [r7, #22]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1db      	bne.n	800105a <ILI9488_printText+0x32>
	}
}
 80010a2:	bf00      	nop
 80010a4:	371c      	adds	r7, #28
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd90      	pop	{r4, r7, pc}
	...

080010ac <write16BitColor>:
	for (y2 = 0; y2 < h; y2 += 6)
		drawLine(x1, y1, x2, y2, color);
}

void write16BitColor(uint16_t color)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	80fb      	strh	r3, [r7, #6]

	  uint8_t r = (color & 0xF800) >> 11;
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	0adb      	lsrs	r3, r3, #11
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	73fb      	strb	r3, [r7, #15]
	  uint8_t g = (color & 0x07E0) >> 5;
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	115b      	asrs	r3, r3, #5
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010c8:	73bb      	strb	r3, [r7, #14]
	  uint8_t b = color & 0x001F;
 80010ca:	88fb      	ldrh	r3, [r7, #6]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	f003 031f 	and.w	r3, r3, #31
 80010d2:	737b      	strb	r3, [r7, #13]

	  r = (r * 255) / 31;
 80010d4:	7bfa      	ldrb	r2, [r7, #15]
 80010d6:	4613      	mov	r3, r2
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	1a9b      	subs	r3, r3, r2
 80010dc:	4a17      	ldr	r2, [pc, #92]	@ (800113c <write16BitColor+0x90>)
 80010de:	fb82 1203 	smull	r1, r2, r2, r3
 80010e2:	441a      	add	r2, r3
 80010e4:	1112      	asrs	r2, r2, #4
 80010e6:	17db      	asrs	r3, r3, #31
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	73fb      	strb	r3, [r7, #15]
	  g = (g * 255) / 63;
 80010ec:	7bba      	ldrb	r2, [r7, #14]
 80010ee:	4613      	mov	r3, r2
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	1a9b      	subs	r3, r3, r2
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <write16BitColor+0x94>)
 80010f6:	fb82 1203 	smull	r1, r2, r2, r3
 80010fa:	441a      	add	r2, r3
 80010fc:	1152      	asrs	r2, r2, #5
 80010fe:	17db      	asrs	r3, r3, #31
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	73bb      	strb	r3, [r7, #14]
	  b = (b * 255) / 31;
 8001104:	7b7a      	ldrb	r2, [r7, #13]
 8001106:	4613      	mov	r3, r2
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	1a9b      	subs	r3, r3, r2
 800110c:	4a0b      	ldr	r2, [pc, #44]	@ (800113c <write16BitColor+0x90>)
 800110e:	fb82 1203 	smull	r1, r2, r2, r3
 8001112:	441a      	add	r2, r3
 8001114:	1112      	asrs	r2, r2, #4
 8001116:	17db      	asrs	r3, r3, #31
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	737b      	strb	r3, [r7, #13]
	  uint8_t data[3] = {r, g, b};
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	723b      	strb	r3, [r7, #8]
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	727b      	strb	r3, [r7, #9]
 8001124:	7b7b      	ldrb	r3, [r7, #13]
 8001126:	72bb      	strb	r3, [r7, #10]
	  ILI9488_SendData_Multi(data, 3);
 8001128:	f107 0308 	add.w	r3, r7, #8
 800112c:	2103      	movs	r1, #3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fa98 	bl	8000664 <ILI9488_SendData_Multi>
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&r, 1, 10);
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&g, 1, 10);
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&b, 1, 10);

}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	84210843 	.word	0x84210843
 8001140:	82082083 	.word	0x82082083

08001144 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001144:	b5b0      	push	{r4, r5, r7, lr}
 8001146:	b096      	sub	sp, #88	@ 0x58
 8001148:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114a:	f000 fbfd 	bl	8001948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f899 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001152:	f000 f9b3 	bl	80014bc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001156:	f000 f8ff 	bl	8001358 <MX_I2C1_Init>
  MX_TIM11_Init();
 800115a:	f000 f961 	bl	8001420 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 800115e:	f000 f983 	bl	8001468 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001162:	f000 f927 	bl	80013b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  ILI9488_Init();
 8001166:	f7ff fab7 	bl	80006d8 <ILI9488_Init>
  /* Turn on TFT backlight / LED after display init */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	2110      	movs	r1, #16
 800116e:	483f      	ldr	r0, [pc, #252]	@ (800126c <main+0x128>)
 8001170:	f000 feea 	bl	8001f48 <HAL_GPIO_WritePin>

   HAL_Delay(1000);
 8001174:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001178:	f000 fc58 	bl	8001a2c <HAL_Delay>
   setRotation(3);
 800117c:	2003      	movs	r0, #3
 800117e:	f7ff fd93 	bl	8000ca8 <setRotation>
   char badmpu[] = "BEFORE FILLSCREEN\n\r";
 8001182:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <main+0x12c>)
 8001184:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001188:	461d      	mov	r5, r3
 800118a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118e:	682b      	ldr	r3, [r5, #0]
 8001190:	6023      	str	r3, [r4, #0]

   HAL_UART_Transmit(&huart2, badmpu, strlen((char *)badmpu), 0xFFFF);
 8001192:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f822 	bl	80001e0 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80011a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011a8:	4832      	ldr	r0, [pc, #200]	@ (8001274 <main+0x130>)
 80011aa:	f002 f853 	bl	8003254 <HAL_UART_Transmit>
   HAL_Delay(1000);
 80011ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b2:	f000 fc3b 	bl	8001a2c <HAL_Delay>
   fillScreen(ILI9488_WHITE);
 80011b6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80011ba:	f7ff fc13 	bl	80009e4 <fillScreen>
   fillScreen(ILI9488_GREEN);
 80011be:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80011c2:	f7ff fc0f 	bl	80009e4 <fillScreen>
   fillScreen(ILI9488_BLUE);
 80011c6:	201f      	movs	r0, #31
 80011c8:	f7ff fc0c 	bl	80009e4 <fillScreen>




 char baddmpu[] = "after FILLSCREEN\n\r";
 80011cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001278 <main+0x134>)
 80011ce:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80011d2:	461d      	mov	r5, r3
 80011d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d8:	682b      	ldr	r3, [r5, #0]
 80011da:	461a      	mov	r2, r3
 80011dc:	8022      	strh	r2, [r4, #0]
 80011de:	3402      	adds	r4, #2
 80011e0:	0c1b      	lsrs	r3, r3, #16
 80011e2:	7023      	strb	r3, [r4, #0]

 HAL_UART_Transmit(&huart2, baddmpu, strlen((char *)badmpu), 0xFFFF);
 80011e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7fe fff9 	bl	80001e0 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80011f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011fa:	481e      	ldr	r0, [pc, #120]	@ (8001274 <main+0x130>)
 80011fc:	f002 f82a 	bl	8003254 <HAL_UART_Transmit>
 HAL_Delay(1000);
 8001200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001204:	f000 fc12 	bl	8001a2c <HAL_Delay>

 ILI9488_printText("VALUE:41", 20, 20, ILI9488_BLACK, ILI9488_WHITE, 1);
 8001208:	2301      	movs	r3, #1
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	2300      	movs	r3, #0
 8001214:	2214      	movs	r2, #20
 8001216:	2114      	movs	r1, #20
 8001218:	4818      	ldr	r0, [pc, #96]	@ (800127c <main+0x138>)
 800121a:	f7ff ff05 	bl	8001028 <ILI9488_printText>
 ILI9488_printText("VALUE:41", 20, 30, ILI9488_BLACK, ILI9488_WHITE, 1);
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2300      	movs	r3, #0
 800122a:	221e      	movs	r2, #30
 800122c:	2114      	movs	r1, #20
 800122e:	4813      	ldr	r0, [pc, #76]	@ (800127c <main+0x138>)
 8001230:	f7ff fefa 	bl	8001028 <ILI9488_printText>

 int i = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //fillScreen(ILI9488_WHITE);
	  snprintf(buffer, sizeof(buffer), "Value: %d", i);
 8001238:	1d38      	adds	r0, r7, #4
 800123a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800123c:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <main+0x13c>)
 800123e:	2120      	movs	r1, #32
 8001240:	f002 fbc4 	bl	80039cc <sniprintf>
	  ILI9488_printText(buffer, 20, 30, ILI9488_BLACK, ILI9488_WHITE, 1);
 8001244:	1d38      	adds	r0, r7, #4
 8001246:	2301      	movs	r3, #1
 8001248:	9301      	str	r3, [sp, #4]
 800124a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2300      	movs	r3, #0
 8001252:	221e      	movs	r2, #30
 8001254:	2114      	movs	r1, #20
 8001256:	f7ff fee7 	bl	8001028 <ILI9488_printText>
	  i++;
 800125a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800125c:	3301      	adds	r3, #1
 800125e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  HAL_Delay(5000);
 8001260:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001264:	f000 fbe2 	bl	8001a2c <HAL_Delay>
	  snprintf(buffer, sizeof(buffer), "Value: %d", i);
 8001268:	bf00      	nop
 800126a:	e7e5      	b.n	8001238 <main+0xf4>
 800126c:	40020400 	.word	0x40020400
 8001270:	08004364 	.word	0x08004364
 8001274:	20000188 	.word	0x20000188
 8001278:	08004378 	.word	0x08004378
 800127c:	0800434c 	.word	0x0800434c
 8001280:	08004358 	.word	0x08004358

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b094      	sub	sp, #80	@ 0x50
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0320 	add.w	r3, r7, #32
 800128e:	2230      	movs	r2, #48	@ 0x30
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f002 fbd0 	bl	8003a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	4b28      	ldr	r3, [pc, #160]	@ (8001350 <SystemClock_Config+0xcc>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b0:	4a27      	ldr	r2, [pc, #156]	@ (8001350 <SystemClock_Config+0xcc>)
 80012b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b8:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <SystemClock_Config+0xcc>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012c4:	2300      	movs	r3, #0
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	4b22      	ldr	r3, [pc, #136]	@ (8001354 <SystemClock_Config+0xd0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012d0:	4a20      	ldr	r2, [pc, #128]	@ (8001354 <SystemClock_Config+0xd0>)
 80012d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <SystemClock_Config+0xd0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e4:	2302      	movs	r3, #2
 80012e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ec:	2310      	movs	r3, #16
 80012ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f0:	2302      	movs	r3, #2
 80012f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012f4:	2300      	movs	r3, #0
 80012f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012f8:	2308      	movs	r3, #8
 80012fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80012fc:	2354      	movs	r3, #84	@ 0x54
 80012fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001300:	2302      	movs	r3, #2
 8001302:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001304:	2304      	movs	r3, #4
 8001306:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	4618      	mov	r0, r3
 800130e:	f000 ff79 	bl	8002204 <HAL_RCC_OscConfig>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001318:	f000 f92c 	bl	8001574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800131c:	230f      	movs	r3, #15
 800131e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001320:	2302      	movs	r3, #2
 8001322:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800132c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	2102      	movs	r1, #2
 8001338:	4618      	mov	r0, r3
 800133a:	f001 f9db 	bl	80026f4 <HAL_RCC_ClockConfig>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001344:	f000 f916 	bl	8001574 <Error_Handler>
  }
}
 8001348:	bf00      	nop
 800134a:	3750      	adds	r7, #80	@ 0x50
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40023800 	.word	0x40023800
 8001354:	40007000 	.word	0x40007000

08001358 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <MX_I2C1_Init+0x50>)
 800135e:	4a13      	ldr	r2, [pc, #76]	@ (80013ac <MX_I2C1_Init+0x54>)
 8001360:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001362:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001364:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <MX_I2C1_Init+0x58>)
 8001366:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001368:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <MX_I2C1_Init+0x50>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800136e:	4b0e      	ldr	r3, [pc, #56]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001370:	2200      	movs	r2, #0
 8001372:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001374:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001376:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800137a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <MX_I2C1_Init+0x50>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <MX_I2C1_Init+0x50>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001394:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <MX_I2C1_Init+0x50>)
 8001396:	f000 fdf1 	bl	8001f7c <HAL_I2C_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013a0:	f000 f8e8 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000094 	.word	0x20000094
 80013ac:	40005400 	.word	0x40005400
 80013b0:	000186a0 	.word	0x000186a0

080013b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013b8:	4b17      	ldr	r3, [pc, #92]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013ba:	4a18      	ldr	r2, [pc, #96]	@ (800141c <MX_SPI1_Init+0x68>)
 80013bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013be:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013c6:	4b14      	ldr	r3, [pc, #80]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d2:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013da:	2200      	movs	r2, #0
 80013dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013de:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f8:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <MX_SPI1_Init+0x64>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_SPI1_Init+0x64>)
 8001400:	220a      	movs	r2, #10
 8001402:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001404:	4804      	ldr	r0, [pc, #16]	@ (8001418 <MX_SPI1_Init+0x64>)
 8001406:	f001 fb55 	bl	8002ab4 <HAL_SPI_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001410:	f000 f8b0 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200000e8 	.word	0x200000e8
 800141c:	40013000 	.word	0x40013000

08001420 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <MX_TIM11_Init+0x40>)
 8001426:	4a0f      	ldr	r2, [pc, #60]	@ (8001464 <MX_TIM11_Init+0x44>)
 8001428:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800142a:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <MX_TIM11_Init+0x40>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001430:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <MX_TIM11_Init+0x40>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001436:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <MX_TIM11_Init+0x40>)
 8001438:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800143c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143e:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <MX_TIM11_Init+0x40>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_TIM11_Init+0x40>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_TIM11_Init+0x40>)
 800144c:	f001 fddc 	bl	8003008 <HAL_TIM_Base_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001456:	f000 f88d 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000140 	.word	0x20000140
 8001464:	40014800 	.word	0x40014800

08001468 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 800146e:	4a12      	ldr	r2, [pc, #72]	@ (80014b8 <MX_USART2_UART_Init+0x50>)
 8001470:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 8001474:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001478:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 800148e:	220c      	movs	r2, #12
 8001490:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001492:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_USART2_UART_Init+0x4c>)
 80014a0:	f001 fe88 	bl	80031b4 <HAL_UART_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014aa:	f000 f863 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000188 	.word	0x20000188
 80014b8:	40004400 	.word	0x40004400

080014bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c2:	f107 030c 	add.w	r3, r7, #12
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <MX_GPIO_Init+0xac>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a23      	ldr	r2, [pc, #140]	@ (8001568 <MX_GPIO_Init+0xac>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <MX_GPIO_Init+0xac>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <MX_GPIO_Init+0xac>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001568 <MX_GPIO_Init+0xac>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <MX_GPIO_Init+0xac>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_RST_Pin|LED_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8001510:	4816      	ldr	r0, [pc, #88]	@ (800156c <MX_GPIO_Init+0xb0>)
 8001512:	f000 fd19 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 8001516:	2201      	movs	r2, #1
 8001518:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800151c:	4814      	ldr	r0, [pc, #80]	@ (8001570 <MX_GPIO_Init+0xb4>)
 800151e:	f000 fd13 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TFT_RST_Pin LED_Pin TFT_DC_Pin */
  GPIO_InitStruct.Pin = TFT_RST_Pin|LED_Pin|TFT_DC_Pin;
 8001522:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8001526:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001530:	2302      	movs	r3, #2
 8001532:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	4619      	mov	r1, r3
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_GPIO_Init+0xb0>)
 800153c:	f000 fb80 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : TFT_CS_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin;
 8001540:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001544:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154e:	2302      	movs	r3, #2
 8001550:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TFT_CS_GPIO_Port, &GPIO_InitStruct);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4619      	mov	r1, r3
 8001558:	4805      	ldr	r0, [pc, #20]	@ (8001570 <MX_GPIO_Init+0xb4>)
 800155a:	f000 fb71 	bl	8001c40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800155e:	bf00      	nop
 8001560:	3720      	adds	r7, #32
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40020400 	.word	0x40020400
 8001570:	40020000 	.word	0x40020000

08001574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <Error_Handler+0x8>

08001580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <HAL_MspInit+0x4c>)
 800158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158e:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <HAL_MspInit+0x4c>)
 8001590:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001594:	6453      	str	r3, [r2, #68]	@ 0x44
 8001596:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <HAL_MspInit+0x4c>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	603b      	str	r3, [r7, #0]
 80015a6:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <HAL_MspInit+0x4c>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	4a08      	ldr	r2, [pc, #32]	@ (80015cc <HAL_MspInit+0x4c>)
 80015ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b2:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <HAL_MspInit+0x4c>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	@ (8001654 <HAL_I2C_MspInit+0x84>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d12b      	bne.n	800164a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 80015fc:	f043 0302 	orr.w	r3, r3, #2
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800160e:	23c0      	movs	r3, #192	@ 0xc0
 8001610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001612:	2312      	movs	r3, #18
 8001614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161a:	2303      	movs	r3, #3
 800161c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800161e:	2304      	movs	r3, #4
 8001620:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	480c      	ldr	r0, [pc, #48]	@ (800165c <HAL_I2C_MspInit+0x8c>)
 800162a:	f000 fb09 	bl	8001c40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 8001638:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800163c:	6413      	str	r3, [r2, #64]	@ 0x40
 800163e:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <HAL_I2C_MspInit+0x88>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800164a:	bf00      	nop
 800164c:	3728      	adds	r7, #40	@ 0x28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40005400 	.word	0x40005400
 8001658:	40023800 	.word	0x40023800
 800165c:	40020400 	.word	0x40020400

08001660 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a28      	ldr	r2, [pc, #160]	@ (8001720 <HAL_SPI_MspInit+0xc0>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d149      	bne.n	8001716 <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	4b27      	ldr	r3, [pc, #156]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168a:	4a26      	ldr	r2, [pc, #152]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 800168c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001690:	6453      	str	r3, [r2, #68]	@ 0x44
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b20      	ldr	r3, [pc, #128]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60bb      	str	r3, [r7, #8]
 80016be:	4b19      	ldr	r3, [pc, #100]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a18      	ldr	r2, [pc, #96]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016c4:	f043 0302 	orr.w	r3, r3, #2
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016d6:	23c0      	movs	r3, #192	@ 0xc0
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016e6:	2305      	movs	r3, #5
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016f2:	f000 faa5 	bl	8001c40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016f6:	2308      	movs	r3, #8
 80016f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001702:	2303      	movs	r3, #3
 8001704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001706:	2305      	movs	r3, #5
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4806      	ldr	r0, [pc, #24]	@ (800172c <HAL_SPI_MspInit+0xcc>)
 8001712:	f000 fa95 	bl	8001c40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	@ 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40013000 	.word	0x40013000
 8001724:	40023800 	.word	0x40023800
 8001728:	40020000 	.word	0x40020000
 800172c:	40020400 	.word	0x40020400

08001730 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a0b      	ldr	r2, [pc, #44]	@ (800176c <HAL_TIM_Base_MspInit+0x3c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d10d      	bne.n	800175e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <HAL_TIM_Base_MspInit+0x40>)
 8001748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174a:	4a09      	ldr	r2, [pc, #36]	@ (8001770 <HAL_TIM_Base_MspInit+0x40>)
 800174c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001750:	6453      	str	r3, [r2, #68]	@ 0x44
 8001752:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <HAL_TIM_Base_MspInit+0x40>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 800175e:	bf00      	nop
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40014800 	.word	0x40014800
 8001770:	40023800 	.word	0x40023800

08001774 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <HAL_UART_MspInit+0x84>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d12b      	bne.n	80017ee <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <HAL_UART_MspInit+0x88>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	4a17      	ldr	r2, [pc, #92]	@ (80017fc <HAL_UART_MspInit+0x88>)
 80017a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_UART_MspInit+0x88>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <HAL_UART_MspInit+0x88>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a10      	ldr	r2, [pc, #64]	@ (80017fc <HAL_UART_MspInit+0x88>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <HAL_UART_MspInit+0x88>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017ce:	230c      	movs	r3, #12
 80017d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017de:	2307      	movs	r3, #7
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	4619      	mov	r1, r3
 80017e8:	4805      	ldr	r0, [pc, #20]	@ (8001800 <HAL_UART_MspInit+0x8c>)
 80017ea:	f000 fa29 	bl	8001c40 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80017ee:	bf00      	nop
 80017f0:	3728      	adds	r7, #40	@ 0x28
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40004400 	.word	0x40004400
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020000 	.word	0x40020000

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <NMI_Handler+0x4>

0800180c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <HardFault_Handler+0x4>

08001814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <MemManage_Handler+0x4>

0800181c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <BusFault_Handler+0x4>

08001824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <UsageFault_Handler+0x4>

0800182c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185a:	f000 f8c7 	bl	80019ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800186c:	4a14      	ldr	r2, [pc, #80]	@ (80018c0 <_sbrk+0x5c>)
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <_sbrk+0x60>)
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001878:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <_sbrk+0x64>)
 8001882:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <_sbrk+0x68>)
 8001884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	429a      	cmp	r2, r3
 8001892:	d207      	bcs.n	80018a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001894:	f002 f8d8 	bl	8003a48 <__errno>
 8001898:	4603      	mov	r3, r0
 800189a:	220c      	movs	r2, #12
 800189c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018a2:	e009      	b.n	80018b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a4:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <_sbrk+0x64>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	4a05      	ldr	r2, [pc, #20]	@ (80018c8 <_sbrk+0x64>)
 80018b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b6:	68fb      	ldr	r3, [r7, #12]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20018000 	.word	0x20018000
 80018c4:	00000400 	.word	0x00000400
 80018c8:	200001d0 	.word	0x200001d0
 80018cc:	20000320 	.word	0x20000320

080018d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d4:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <SystemInit+0x20>)
 80018d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018da:	4a05      	ldr	r2, [pc, #20]	@ (80018f0 <SystemInit+0x20>)
 80018dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800192c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018f8:	f7ff ffea 	bl	80018d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018fc:	480c      	ldr	r0, [pc, #48]	@ (8001930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018fe:	490d      	ldr	r1, [pc, #52]	@ (8001934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001900:	4a0d      	ldr	r2, [pc, #52]	@ (8001938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001904:	e002      	b.n	800190c <LoopCopyDataInit>

08001906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190a:	3304      	adds	r3, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800190c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001910:	d3f9      	bcc.n	8001906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001912:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001914:	4c0a      	ldr	r4, [pc, #40]	@ (8001940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001918:	e001      	b.n	800191e <LoopFillZerobss>

0800191a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800191c:	3204      	adds	r2, #4

0800191e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001920:	d3fb      	bcc.n	800191a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001922:	f002 f897 	bl	8003a54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001926:	f7ff fc0d 	bl	8001144 <main>
  bx  lr    
 800192a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800192c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001934:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001938:	080048e8 	.word	0x080048e8
  ldr r2, =_sbss
 800193c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001940:	20000320 	.word	0x20000320

08001944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001944:	e7fe      	b.n	8001944 <ADC_IRQHandler>
	...

08001948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800194c:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <HAL_Init+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <HAL_Init+0x40>)
 8001952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <HAL_Init+0x40>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <HAL_Init+0x40>)
 800195e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <HAL_Init+0x40>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <HAL_Init+0x40>)
 800196a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001970:	2003      	movs	r0, #3
 8001972:	f000 f931 	bl	8001bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001976:	200f      	movs	r0, #15
 8001978:	f000 f808 	bl	800198c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800197c:	f7ff fe00 	bl	8001580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00

0800198c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001994:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <HAL_InitTick+0x54>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_InitTick+0x58>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4619      	mov	r1, r3
 800199e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	f000 f93b 	bl	8001c26 <HAL_SYSTICK_Config>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e00e      	b.n	80019d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2b0f      	cmp	r3, #15
 80019be:	d80a      	bhi.n	80019d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c0:	2200      	movs	r2, #0
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019c8:	f000 f911 	bl	8001bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019cc:	4a06      	ldr	r2, [pc, #24]	@ (80019e8 <HAL_InitTick+0x5c>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	e000      	b.n	80019d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000004 	.word	0x20000004
 80019e4:	2000000c 	.word	0x2000000c
 80019e8:	20000008 	.word	0x20000008

080019ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_IncTick+0x20>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_IncTick+0x24>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4413      	add	r3, r2
 80019fc:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <HAL_IncTick+0x24>)
 80019fe:	6013      	str	r3, [r2, #0]
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	2000000c 	.word	0x2000000c
 8001a10:	200001d4 	.word	0x200001d4

08001a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return uwTick;
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <HAL_GetTick+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	200001d4 	.word	0x200001d4

08001a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff ffee 	bl	8001a14 <HAL_GetTick>
 8001a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a44:	d005      	beq.n	8001a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a46:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <HAL_Delay+0x44>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4413      	add	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a52:	bf00      	nop
 8001a54:	f7ff ffde 	bl	8001a14 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d8f7      	bhi.n	8001a54 <HAL_Delay+0x28>
  {
  }
}
 8001a64:	bf00      	nop
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000000c 	.word	0x2000000c

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	6039      	str	r1, [r7, #0]
 8001ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	db0a      	blt.n	8001b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	490c      	ldr	r1, [pc, #48]	@ (8001b24 <__NVIC_SetPriority+0x4c>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	0112      	lsls	r2, r2, #4
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	440b      	add	r3, r1
 8001afc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b00:	e00a      	b.n	8001b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4908      	ldr	r1, [pc, #32]	@ (8001b28 <__NVIC_SetPriority+0x50>)
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	3b04      	subs	r3, #4
 8001b10:	0112      	lsls	r2, r2, #4
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	440b      	add	r3, r1
 8001b16:	761a      	strb	r2, [r3, #24]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000e100 	.word	0xe000e100
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	@ 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f1c3 0307 	rsb	r3, r3, #7
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf28      	it	cs
 8001b4a:	2304      	movcs	r3, #4
 8001b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3304      	adds	r3, #4
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	d902      	bls.n	8001b5c <NVIC_EncodePriority+0x30>
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3b03      	subs	r3, #3
 8001b5a:	e000      	b.n	8001b5e <NVIC_EncodePriority+0x32>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	401a      	ands	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7e:	43d9      	mvns	r1, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b84:	4313      	orrs	r3, r2
         );
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3724      	adds	r7, #36	@ 0x24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ba4:	d301      	bcc.n	8001baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00f      	b.n	8001bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001baa:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd4 <SysTick_Config+0x40>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bb8:	f7ff ff8e 	bl	8001ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <SysTick_Config+0x40>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc2:	4b04      	ldr	r3, [pc, #16]	@ (8001bd4 <SysTick_Config+0x40>)
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000e010 	.word	0xe000e010

08001bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ff47 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c00:	f7ff ff5c 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7ff ff8e 	bl	8001b2c <NVIC_EncodePriority>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff5d 	bl	8001ad8 <__NVIC_SetPriority>
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff ffb0 	bl	8001b94 <SysTick_Config>
 8001c34:	4603      	mov	r3, r0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b089      	sub	sp, #36	@ 0x24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	e159      	b.n	8001f10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	f040 8148 	bne.w	8001f0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d005      	beq.n	8001c92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d130      	bne.n	8001cf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cc8:	2201      	movs	r2, #1
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	f003 0201 	and.w	r2, r3, #1
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b03      	cmp	r3, #3
 8001cfe:	d017      	beq.n	8001d30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4013      	ands	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d123      	bne.n	8001d84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	08da      	lsrs	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3208      	adds	r2, #8
 8001d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	220f      	movs	r2, #15
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	691a      	ldr	r2, [r3, #16]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	08da      	lsrs	r2, r3, #3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3208      	adds	r2, #8
 8001d7e:	69b9      	ldr	r1, [r7, #24]
 8001d80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	2203      	movs	r2, #3
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 0203 	and.w	r2, r3, #3
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 80a2 	beq.w	8001f0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b57      	ldr	r3, [pc, #348]	@ (8001f28 <HAL_GPIO_Init+0x2e8>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	4a56      	ldr	r2, [pc, #344]	@ (8001f28 <HAL_GPIO_Init+0x2e8>)
 8001dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd6:	4b54      	ldr	r3, [pc, #336]	@ (8001f28 <HAL_GPIO_Init+0x2e8>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001de2:	4a52      	ldr	r2, [pc, #328]	@ (8001f2c <HAL_GPIO_Init+0x2ec>)
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	3302      	adds	r3, #2
 8001dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	220f      	movs	r2, #15
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4013      	ands	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a49      	ldr	r2, [pc, #292]	@ (8001f30 <HAL_GPIO_Init+0x2f0>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d019      	beq.n	8001e42 <HAL_GPIO_Init+0x202>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a48      	ldr	r2, [pc, #288]	@ (8001f34 <HAL_GPIO_Init+0x2f4>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d013      	beq.n	8001e3e <HAL_GPIO_Init+0x1fe>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a47      	ldr	r2, [pc, #284]	@ (8001f38 <HAL_GPIO_Init+0x2f8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d00d      	beq.n	8001e3a <HAL_GPIO_Init+0x1fa>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a46      	ldr	r2, [pc, #280]	@ (8001f3c <HAL_GPIO_Init+0x2fc>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d007      	beq.n	8001e36 <HAL_GPIO_Init+0x1f6>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a45      	ldr	r2, [pc, #276]	@ (8001f40 <HAL_GPIO_Init+0x300>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d101      	bne.n	8001e32 <HAL_GPIO_Init+0x1f2>
 8001e2e:	2304      	movs	r3, #4
 8001e30:	e008      	b.n	8001e44 <HAL_GPIO_Init+0x204>
 8001e32:	2307      	movs	r3, #7
 8001e34:	e006      	b.n	8001e44 <HAL_GPIO_Init+0x204>
 8001e36:	2303      	movs	r3, #3
 8001e38:	e004      	b.n	8001e44 <HAL_GPIO_Init+0x204>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e002      	b.n	8001e44 <HAL_GPIO_Init+0x204>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <HAL_GPIO_Init+0x204>
 8001e42:	2300      	movs	r3, #0
 8001e44:	69fa      	ldr	r2, [r7, #28]
 8001e46:	f002 0203 	and.w	r2, r2, #3
 8001e4a:	0092      	lsls	r2, r2, #2
 8001e4c:	4093      	lsls	r3, r2
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e54:	4935      	ldr	r1, [pc, #212]	@ (8001f2c <HAL_GPIO_Init+0x2ec>)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	089b      	lsrs	r3, r3, #2
 8001e5a:	3302      	adds	r3, #2
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e62:	4b38      	ldr	r3, [pc, #224]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e86:	4a2f      	ldr	r2, [pc, #188]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001eb0:	4a24      	ldr	r2, [pc, #144]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001eb6:	4b23      	ldr	r3, [pc, #140]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eda:	4a1a      	ldr	r2, [pc, #104]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ee0:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f04:	4a0f      	ldr	r2, [pc, #60]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	61fb      	str	r3, [r7, #28]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	2b0f      	cmp	r3, #15
 8001f14:	f67f aea2 	bls.w	8001c5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f18:	bf00      	nop
 8001f1a:	bf00      	nop
 8001f1c:	3724      	adds	r7, #36	@ 0x24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40013800 	.word	0x40013800
 8001f30:	40020000 	.word	0x40020000
 8001f34:	40020400 	.word	0x40020400
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	40020c00 	.word	0x40020c00
 8001f40:	40021000 	.word	0x40021000
 8001f44:	40013c00 	.word	0x40013c00

08001f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f58:	787b      	ldrb	r3, [r7, #1]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f64:	e003      	b.n	8001f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f66:	887b      	ldrh	r3, [r7, #2]
 8001f68:	041a      	lsls	r2, r3, #16
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	619a      	str	r2, [r3, #24]
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e12b      	b.n	80021e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d106      	bne.n	8001fa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff fb14 	bl	80015d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2224      	movs	r2, #36	@ 0x24
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0201 	bic.w	r2, r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fe0:	f000 fd40 	bl	8002a64 <HAL_RCC_GetPCLK1Freq>
 8001fe4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	4a81      	ldr	r2, [pc, #516]	@ (80021f0 <HAL_I2C_Init+0x274>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d807      	bhi.n	8002000 <HAL_I2C_Init+0x84>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4a80      	ldr	r2, [pc, #512]	@ (80021f4 <HAL_I2C_Init+0x278>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	bf94      	ite	ls
 8001ff8:	2301      	movls	r3, #1
 8001ffa:	2300      	movhi	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	e006      	b.n	800200e <HAL_I2C_Init+0x92>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4a7d      	ldr	r2, [pc, #500]	@ (80021f8 <HAL_I2C_Init+0x27c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	bf94      	ite	ls
 8002008:	2301      	movls	r3, #1
 800200a:	2300      	movhi	r3, #0
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e0e7      	b.n	80021e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4a78      	ldr	r2, [pc, #480]	@ (80021fc <HAL_I2C_Init+0x280>)
 800201a:	fba2 2303 	umull	r2, r3, r2, r3
 800201e:	0c9b      	lsrs	r3, r3, #18
 8002020:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	430a      	orrs	r2, r1
 8002034:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a6a      	ldr	r2, [pc, #424]	@ (80021f0 <HAL_I2C_Init+0x274>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d802      	bhi.n	8002050 <HAL_I2C_Init+0xd4>
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	3301      	adds	r3, #1
 800204e:	e009      	b.n	8002064 <HAL_I2C_Init+0xe8>
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002056:	fb02 f303 	mul.w	r3, r2, r3
 800205a:	4a69      	ldr	r2, [pc, #420]	@ (8002200 <HAL_I2C_Init+0x284>)
 800205c:	fba2 2303 	umull	r2, r3, r2, r3
 8002060:	099b      	lsrs	r3, r3, #6
 8002062:	3301      	adds	r3, #1
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6812      	ldr	r2, [r2, #0]
 8002068:	430b      	orrs	r3, r1
 800206a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002076:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	495c      	ldr	r1, [pc, #368]	@ (80021f0 <HAL_I2C_Init+0x274>)
 8002080:	428b      	cmp	r3, r1
 8002082:	d819      	bhi.n	80020b8 <HAL_I2C_Init+0x13c>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	1e59      	subs	r1, r3, #1
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002092:	1c59      	adds	r1, r3, #1
 8002094:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002098:	400b      	ands	r3, r1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00a      	beq.n	80020b4 <HAL_I2C_Init+0x138>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	1e59      	subs	r1, r3, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ac:	3301      	adds	r3, #1
 80020ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020b2:	e051      	b.n	8002158 <HAL_I2C_Init+0x1dc>
 80020b4:	2304      	movs	r3, #4
 80020b6:	e04f      	b.n	8002158 <HAL_I2C_Init+0x1dc>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d111      	bne.n	80020e4 <HAL_I2C_Init+0x168>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1e58      	subs	r0, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6859      	ldr	r1, [r3, #4]
 80020c8:	460b      	mov	r3, r1
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	440b      	add	r3, r1
 80020ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80020d2:	3301      	adds	r3, #1
 80020d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d8:	2b00      	cmp	r3, #0
 80020da:	bf0c      	ite	eq
 80020dc:	2301      	moveq	r3, #1
 80020de:	2300      	movne	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	e012      	b.n	800210a <HAL_I2C_Init+0x18e>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	1e58      	subs	r0, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6859      	ldr	r1, [r3, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	440b      	add	r3, r1
 80020f2:	0099      	lsls	r1, r3, #2
 80020f4:	440b      	add	r3, r1
 80020f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020fa:	3301      	adds	r3, #1
 80020fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_Init+0x196>
 800210e:	2301      	movs	r3, #1
 8002110:	e022      	b.n	8002158 <HAL_I2C_Init+0x1dc>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10e      	bne.n	8002138 <HAL_I2C_Init+0x1bc>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1e58      	subs	r0, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6859      	ldr	r1, [r3, #4]
 8002122:	460b      	mov	r3, r1
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	440b      	add	r3, r1
 8002128:	fbb0 f3f3 	udiv	r3, r0, r3
 800212c:	3301      	adds	r3, #1
 800212e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002136:	e00f      	b.n	8002158 <HAL_I2C_Init+0x1dc>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	1e58      	subs	r0, r3, #1
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6859      	ldr	r1, [r3, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	440b      	add	r3, r1
 8002146:	0099      	lsls	r1, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	fbb0 f3f3 	udiv	r3, r0, r3
 800214e:	3301      	adds	r3, #1
 8002150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002154:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	6809      	ldr	r1, [r1, #0]
 800215c:	4313      	orrs	r3, r2
 800215e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69da      	ldr	r2, [r3, #28]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	431a      	orrs	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002186:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6911      	ldr	r1, [r2, #16]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	68d2      	ldr	r2, [r2, #12]
 8002192:	4311      	orrs	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6812      	ldr	r2, [r2, #0]
 8002198:	430b      	orrs	r3, r1
 800219a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695a      	ldr	r2, [r3, #20]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0201 	orr.w	r2, r2, #1
 80021c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2220      	movs	r2, #32
 80021d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	000186a0 	.word	0x000186a0
 80021f4:	001e847f 	.word	0x001e847f
 80021f8:	003d08ff 	.word	0x003d08ff
 80021fc:	431bde83 	.word	0x431bde83
 8002200:	10624dd3 	.word	0x10624dd3

08002204 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e267      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d075      	beq.n	800230e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002222:	4b88      	ldr	r3, [pc, #544]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b04      	cmp	r3, #4
 800222c:	d00c      	beq.n	8002248 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800222e:	4b85      	ldr	r3, [pc, #532]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002236:	2b08      	cmp	r3, #8
 8002238:	d112      	bne.n	8002260 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800223a:	4b82      	ldr	r3, [pc, #520]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002242:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002246:	d10b      	bne.n	8002260 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	4b7e      	ldr	r3, [pc, #504]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d05b      	beq.n	800230c <HAL_RCC_OscConfig+0x108>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d157      	bne.n	800230c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e242      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002268:	d106      	bne.n	8002278 <HAL_RCC_OscConfig+0x74>
 800226a:	4b76      	ldr	r3, [pc, #472]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a75      	ldr	r2, [pc, #468]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e01d      	b.n	80022b4 <HAL_RCC_OscConfig+0xb0>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002280:	d10c      	bne.n	800229c <HAL_RCC_OscConfig+0x98>
 8002282:	4b70      	ldr	r3, [pc, #448]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a6f      	ldr	r2, [pc, #444]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002288:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	4b6d      	ldr	r3, [pc, #436]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a6c      	ldr	r2, [pc, #432]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e00b      	b.n	80022b4 <HAL_RCC_OscConfig+0xb0>
 800229c:	4b69      	ldr	r3, [pc, #420]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a68      	ldr	r2, [pc, #416]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80022a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a6:	6013      	str	r3, [r2, #0]
 80022a8:	4b66      	ldr	r3, [pc, #408]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a65      	ldr	r2, [pc, #404]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80022ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d013      	beq.n	80022e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7ff fbaa 	bl	8001a14 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c4:	f7ff fba6 	bl	8001a14 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	@ 0x64
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e207      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d6:	4b5b      	ldr	r3, [pc, #364]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCC_OscConfig+0xc0>
 80022e2:	e014      	b.n	800230e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e4:	f7ff fb96 	bl	8001a14 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ec:	f7ff fb92 	bl	8001a14 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b64      	cmp	r3, #100	@ 0x64
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e1f3      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fe:	4b51      	ldr	r3, [pc, #324]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0xe8>
 800230a:	e000      	b.n	800230e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800230c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d063      	beq.n	80023e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800231a:	4b4a      	ldr	r3, [pc, #296]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 030c 	and.w	r3, r3, #12
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00b      	beq.n	800233e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002326:	4b47      	ldr	r3, [pc, #284]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800232e:	2b08      	cmp	r3, #8
 8002330:	d11c      	bne.n	800236c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002332:	4b44      	ldr	r3, [pc, #272]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d116      	bne.n	800236c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233e:	4b41      	ldr	r3, [pc, #260]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d005      	beq.n	8002356 <HAL_RCC_OscConfig+0x152>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d001      	beq.n	8002356 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e1c7      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002356:	4b3b      	ldr	r3, [pc, #236]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	4937      	ldr	r1, [pc, #220]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002366:	4313      	orrs	r3, r2
 8002368:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800236a:	e03a      	b.n	80023e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d020      	beq.n	80023b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002374:	4b34      	ldr	r3, [pc, #208]	@ (8002448 <HAL_RCC_OscConfig+0x244>)
 8002376:	2201      	movs	r2, #1
 8002378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237a:	f7ff fb4b 	bl	8001a14 <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002380:	e008      	b.n	8002394 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002382:	f7ff fb47 	bl	8001a14 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e1a8      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002394:	4b2b      	ldr	r3, [pc, #172]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f0      	beq.n	8002382 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a0:	4b28      	ldr	r3, [pc, #160]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4925      	ldr	r1, [pc, #148]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	600b      	str	r3, [r1, #0]
 80023b4:	e015      	b.n	80023e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b6:	4b24      	ldr	r3, [pc, #144]	@ (8002448 <HAL_RCC_OscConfig+0x244>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7ff fb2a 	bl	8001a14 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c4:	f7ff fb26 	bl	8001a14 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e187      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d036      	beq.n	800245c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d016      	beq.n	8002424 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <HAL_RCC_OscConfig+0x248>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fc:	f7ff fb0a 	bl	8001a14 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002404:	f7ff fb06 	bl	8001a14 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e167      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002416:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <HAL_RCC_OscConfig+0x240>)
 8002418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f0      	beq.n	8002404 <HAL_RCC_OscConfig+0x200>
 8002422:	e01b      	b.n	800245c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002424:	4b09      	ldr	r3, [pc, #36]	@ (800244c <HAL_RCC_OscConfig+0x248>)
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242a:	f7ff faf3 	bl	8001a14 <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002430:	e00e      	b.n	8002450 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002432:	f7ff faef 	bl	8001a14 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d907      	bls.n	8002450 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e150      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
 8002444:	40023800 	.word	0x40023800
 8002448:	42470000 	.word	0x42470000
 800244c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002450:	4b88      	ldr	r3, [pc, #544]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1ea      	bne.n	8002432 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 8097 	beq.w	8002598 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800246a:	2300      	movs	r3, #0
 800246c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246e:	4b81      	ldr	r3, [pc, #516]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d10f      	bne.n	800249a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	4b7d      	ldr	r3, [pc, #500]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	4a7c      	ldr	r2, [pc, #496]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002488:	6413      	str	r3, [r2, #64]	@ 0x40
 800248a:	4b7a      	ldr	r3, [pc, #488]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002496:	2301      	movs	r3, #1
 8002498:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249a:	4b77      	ldr	r3, [pc, #476]	@ (8002678 <HAL_RCC_OscConfig+0x474>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d118      	bne.n	80024d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024a6:	4b74      	ldr	r3, [pc, #464]	@ (8002678 <HAL_RCC_OscConfig+0x474>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a73      	ldr	r2, [pc, #460]	@ (8002678 <HAL_RCC_OscConfig+0x474>)
 80024ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b2:	f7ff faaf 	bl	8001a14 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ba:	f7ff faab 	bl	8001a14 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e10c      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002678 <HAL_RCC_OscConfig+0x474>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0f0      	beq.n	80024ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d106      	bne.n	80024ee <HAL_RCC_OscConfig+0x2ea>
 80024e0:	4b64      	ldr	r3, [pc, #400]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80024e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e4:	4a63      	ldr	r2, [pc, #396]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ec:	e01c      	b.n	8002528 <HAL_RCC_OscConfig+0x324>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b05      	cmp	r3, #5
 80024f4:	d10c      	bne.n	8002510 <HAL_RCC_OscConfig+0x30c>
 80024f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80024f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024fa:	4a5e      	ldr	r2, [pc, #376]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80024fc:	f043 0304 	orr.w	r3, r3, #4
 8002500:	6713      	str	r3, [r2, #112]	@ 0x70
 8002502:	4b5c      	ldr	r3, [pc, #368]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002506:	4a5b      	ldr	r2, [pc, #364]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6713      	str	r3, [r2, #112]	@ 0x70
 800250e:	e00b      	b.n	8002528 <HAL_RCC_OscConfig+0x324>
 8002510:	4b58      	ldr	r3, [pc, #352]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002514:	4a57      	ldr	r2, [pc, #348]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002516:	f023 0301 	bic.w	r3, r3, #1
 800251a:	6713      	str	r3, [r2, #112]	@ 0x70
 800251c:	4b55      	ldr	r3, [pc, #340]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800251e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002520:	4a54      	ldr	r2, [pc, #336]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002522:	f023 0304 	bic.w	r3, r3, #4
 8002526:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d015      	beq.n	800255c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002530:	f7ff fa70 	bl	8001a14 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002536:	e00a      	b.n	800254e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002538:	f7ff fa6c 	bl	8001a14 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002546:	4293      	cmp	r3, r2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e0cb      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254e:	4b49      	ldr	r3, [pc, #292]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0ee      	beq.n	8002538 <HAL_RCC_OscConfig+0x334>
 800255a:	e014      	b.n	8002586 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255c:	f7ff fa5a 	bl	8001a14 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002562:	e00a      	b.n	800257a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002564:	f7ff fa56 	bl	8001a14 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002572:	4293      	cmp	r3, r2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e0b5      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800257a:	4b3e      	ldr	r3, [pc, #248]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800257c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1ee      	bne.n	8002564 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002586:	7dfb      	ldrb	r3, [r7, #23]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d105      	bne.n	8002598 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258c:	4b39      	ldr	r3, [pc, #228]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	4a38      	ldr	r2, [pc, #224]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002596:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 80a1 	beq.w	80026e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025a2:	4b34      	ldr	r3, [pc, #208]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d05c      	beq.n	8002668 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d141      	bne.n	800263a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b6:	4b31      	ldr	r3, [pc, #196]	@ (800267c <HAL_RCC_OscConfig+0x478>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025bc:	f7ff fa2a 	bl	8001a14 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c4:	f7ff fa26 	bl	8001a14 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e087      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d6:	4b27      	ldr	r3, [pc, #156]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69da      	ldr	r2, [r3, #28]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f0:	019b      	lsls	r3, r3, #6
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f8:	085b      	lsrs	r3, r3, #1
 80025fa:	3b01      	subs	r3, #1
 80025fc:	041b      	lsls	r3, r3, #16
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002604:	061b      	lsls	r3, r3, #24
 8002606:	491b      	ldr	r1, [pc, #108]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 8002608:	4313      	orrs	r3, r2
 800260a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800260c:	4b1b      	ldr	r3, [pc, #108]	@ (800267c <HAL_RCC_OscConfig+0x478>)
 800260e:	2201      	movs	r2, #1
 8002610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002612:	f7ff f9ff 	bl	8001a14 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002618:	e008      	b.n	800262c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261a:	f7ff f9fb 	bl	8001a14 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e05c      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262c:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0f0      	beq.n	800261a <HAL_RCC_OscConfig+0x416>
 8002638:	e054      	b.n	80026e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263a:	4b10      	ldr	r3, [pc, #64]	@ (800267c <HAL_RCC_OscConfig+0x478>)
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002640:	f7ff f9e8 	bl	8001a14 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002648:	f7ff f9e4 	bl	8001a14 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e045      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265a:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <HAL_RCC_OscConfig+0x470>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x444>
 8002666:	e03d      	b.n	80026e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d107      	bne.n	8002680 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e038      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
 8002674:	40023800 	.word	0x40023800
 8002678:	40007000 	.word	0x40007000
 800267c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002680:	4b1b      	ldr	r3, [pc, #108]	@ (80026f0 <HAL_RCC_OscConfig+0x4ec>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d028      	beq.n	80026e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002698:	429a      	cmp	r2, r3
 800269a:	d121      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d11a      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026b0:	4013      	ands	r3, r2
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d111      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c6:	085b      	lsrs	r3, r3, #1
 80026c8:	3b01      	subs	r3, #1
 80026ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d107      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026dc:	429a      	cmp	r2, r3
 80026de:	d001      	beq.n	80026e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e000      	b.n	80026e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023800 	.word	0x40023800

080026f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0cc      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002708:	4b68      	ldr	r3, [pc, #416]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d90c      	bls.n	8002730 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002716:	4b65      	ldr	r3, [pc, #404]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271e:	4b63      	ldr	r3, [pc, #396]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0b8      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d020      	beq.n	800277e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002748:	4b59      	ldr	r3, [pc, #356]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	4a58      	ldr	r2, [pc, #352]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 800274e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002752:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002760:	4b53      	ldr	r3, [pc, #332]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	4a52      	ldr	r2, [pc, #328]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002766:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800276a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276c:	4b50      	ldr	r3, [pc, #320]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	494d      	ldr	r1, [pc, #308]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 800277a:	4313      	orrs	r3, r2
 800277c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d044      	beq.n	8002814 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	4b47      	ldr	r3, [pc, #284]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d119      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e07f      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d003      	beq.n	80027b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b2:	4b3f      	ldr	r3, [pc, #252]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e06f      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c2:	4b3b      	ldr	r3, [pc, #236]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e067      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027d2:	4b37      	ldr	r3, [pc, #220]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f023 0203 	bic.w	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4934      	ldr	r1, [pc, #208]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027e4:	f7ff f916 	bl	8001a14 <HAL_GetTick>
 80027e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ea:	e00a      	b.n	8002802 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ec:	f7ff f912 	bl	8001a14 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e04f      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002802:	4b2b      	ldr	r3, [pc, #172]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 020c 	and.w	r2, r3, #12
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	429a      	cmp	r2, r3
 8002812:	d1eb      	bne.n	80027ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002814:	4b25      	ldr	r3, [pc, #148]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d20c      	bcs.n	800283c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b22      	ldr	r3, [pc, #136]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	b2d2      	uxtb	r2, r2
 8002828:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800282a:	4b20      	ldr	r3, [pc, #128]	@ (80028ac <HAL_RCC_ClockConfig+0x1b8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	429a      	cmp	r2, r3
 8002836:	d001      	beq.n	800283c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e032      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002848:	4b19      	ldr	r3, [pc, #100]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4916      	ldr	r1, [pc, #88]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d009      	beq.n	800287a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002866:	4b12      	ldr	r3, [pc, #72]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	490e      	ldr	r1, [pc, #56]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002876:	4313      	orrs	r3, r2
 8002878:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800287a:	f000 f821 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 800287e:	4602      	mov	r2, r0
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	490a      	ldr	r1, [pc, #40]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 800288c:	5ccb      	ldrb	r3, [r1, r3]
 800288e:	fa22 f303 	lsr.w	r3, r2, r3
 8002892:	4a09      	ldr	r2, [pc, #36]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002896:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <HAL_RCC_ClockConfig+0x1c8>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff f876 	bl	800198c <HAL_InitTick>

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40023c00 	.word	0x40023c00
 80028b0:	40023800 	.word	0x40023800
 80028b4:	0800488c 	.word	0x0800488c
 80028b8:	20000004 	.word	0x20000004
 80028bc:	20000008 	.word	0x20000008

080028c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028c4:	b090      	sub	sp, #64	@ 0x40
 80028c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028d8:	4b59      	ldr	r3, [pc, #356]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 030c 	and.w	r3, r3, #12
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d00d      	beq.n	8002900 <HAL_RCC_GetSysClockFreq+0x40>
 80028e4:	2b08      	cmp	r3, #8
 80028e6:	f200 80a1 	bhi.w	8002a2c <HAL_RCC_GetSysClockFreq+0x16c>
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x34>
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d003      	beq.n	80028fa <HAL_RCC_GetSysClockFreq+0x3a>
 80028f2:	e09b      	b.n	8002a2c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028f4:	4b53      	ldr	r3, [pc, #332]	@ (8002a44 <HAL_RCC_GetSysClockFreq+0x184>)
 80028f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028f8:	e09b      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028fa:	4b53      	ldr	r3, [pc, #332]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x188>)
 80028fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028fe:	e098      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002900:	4b4f      	ldr	r3, [pc, #316]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002908:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800290a:	4b4d      	ldr	r3, [pc, #308]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d028      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002916:	4b4a      	ldr	r3, [pc, #296]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	099b      	lsrs	r3, r3, #6
 800291c:	2200      	movs	r2, #0
 800291e:	623b      	str	r3, [r7, #32]
 8002920:	627a      	str	r2, [r7, #36]	@ 0x24
 8002922:	6a3b      	ldr	r3, [r7, #32]
 8002924:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002928:	2100      	movs	r1, #0
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x188>)
 800292c:	fb03 f201 	mul.w	r2, r3, r1
 8002930:	2300      	movs	r3, #0
 8002932:	fb00 f303 	mul.w	r3, r0, r3
 8002936:	4413      	add	r3, r2
 8002938:	4a43      	ldr	r2, [pc, #268]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x188>)
 800293a:	fba0 1202 	umull	r1, r2, r0, r2
 800293e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002940:	460a      	mov	r2, r1
 8002942:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002944:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002946:	4413      	add	r3, r2
 8002948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800294a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800294c:	2200      	movs	r2, #0
 800294e:	61bb      	str	r3, [r7, #24]
 8002950:	61fa      	str	r2, [r7, #28]
 8002952:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002956:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800295a:	f7fd fc99 	bl	8000290 <__aeabi_uldivmod>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4613      	mov	r3, r2
 8002964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002966:	e053      	b.n	8002a10 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002968:	4b35      	ldr	r3, [pc, #212]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	099b      	lsrs	r3, r3, #6
 800296e:	2200      	movs	r2, #0
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	617a      	str	r2, [r7, #20]
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800297a:	f04f 0b00 	mov.w	fp, #0
 800297e:	4652      	mov	r2, sl
 8002980:	465b      	mov	r3, fp
 8002982:	f04f 0000 	mov.w	r0, #0
 8002986:	f04f 0100 	mov.w	r1, #0
 800298a:	0159      	lsls	r1, r3, #5
 800298c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002990:	0150      	lsls	r0, r2, #5
 8002992:	4602      	mov	r2, r0
 8002994:	460b      	mov	r3, r1
 8002996:	ebb2 080a 	subs.w	r8, r2, sl
 800299a:	eb63 090b 	sbc.w	r9, r3, fp
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029b2:	ebb2 0408 	subs.w	r4, r2, r8
 80029b6:	eb63 0509 	sbc.w	r5, r3, r9
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	00eb      	lsls	r3, r5, #3
 80029c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029c8:	00e2      	lsls	r2, r4, #3
 80029ca:	4614      	mov	r4, r2
 80029cc:	461d      	mov	r5, r3
 80029ce:	eb14 030a 	adds.w	r3, r4, sl
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	eb45 030b 	adc.w	r3, r5, fp
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	f04f 0300 	mov.w	r3, #0
 80029e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029e6:	4629      	mov	r1, r5
 80029e8:	028b      	lsls	r3, r1, #10
 80029ea:	4621      	mov	r1, r4
 80029ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029f0:	4621      	mov	r1, r4
 80029f2:	028a      	lsls	r2, r1, #10
 80029f4:	4610      	mov	r0, r2
 80029f6:	4619      	mov	r1, r3
 80029f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029fa:	2200      	movs	r2, #0
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	60fa      	str	r2, [r7, #12]
 8002a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a04:	f7fd fc44 	bl	8000290 <__aeabi_uldivmod>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a10:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	0c1b      	lsrs	r3, r3, #16
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002a20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a28:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a2a:	e002      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a2c:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3740      	adds	r7, #64	@ 0x40
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800
 8002a44:	00f42400 	.word	0x00f42400
 8002a48:	017d7840 	.word	0x017d7840

08002a4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a50:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a52:	681b      	ldr	r3, [r3, #0]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000004 	.word	0x20000004

08002a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a68:	f7ff fff0 	bl	8002a4c <HAL_RCC_GetHCLKFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	0a9b      	lsrs	r3, r3, #10
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	4903      	ldr	r1, [pc, #12]	@ (8002a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40023800 	.word	0x40023800
 8002a88:	0800489c 	.word	0x0800489c

08002a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a90:	f7ff ffdc 	bl	8002a4c <HAL_RCC_GetHCLKFreq>
 8002a94:	4602      	mov	r2, r0
 8002a96:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	0b5b      	lsrs	r3, r3, #13
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	4903      	ldr	r1, [pc, #12]	@ (8002ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aa2:	5ccb      	ldrb	r3, [r1, r3]
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	0800489c 	.word	0x0800489c

08002ab4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e07b      	b.n	8002bbe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d108      	bne.n	8002ae0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ad6:	d009      	beq.n	8002aec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	61da      	str	r2, [r3, #28]
 8002ade:	e005      	b.n	8002aec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d106      	bne.n	8002b0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7fe fdaa 	bl	8001660 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b70:	ea42 0103 	orr.w	r1, r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	0c1b      	lsrs	r3, r3, #16
 8002b8a:	f003 0104 	and.w	r1, r3, #4
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b92:	f003 0210 	and.w	r2, r3, #16
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	69da      	ldr	r2, [r3, #28]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b088      	sub	sp, #32
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	60f8      	str	r0, [r7, #12]
 8002bce:	60b9      	str	r1, [r7, #8]
 8002bd0:	603b      	str	r3, [r7, #0]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bd6:	f7fe ff1d 	bl	8001a14 <HAL_GetTick>
 8002bda:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d001      	beq.n	8002bf0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002bec:	2302      	movs	r3, #2
 8002bee:	e12a      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_SPI_Transmit+0x36>
 8002bf6:	88fb      	ldrh	r3, [r7, #6]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e122      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d101      	bne.n	8002c0e <HAL_SPI_Transmit+0x48>
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	e11b      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2203      	movs	r2, #3
 8002c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	88fa      	ldrh	r2, [r7, #6]
 8002c2e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	88fa      	ldrh	r2, [r7, #6]
 8002c34:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c5c:	d10f      	bne.n	8002c7e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c6c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c7c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c88:	2b40      	cmp	r3, #64	@ 0x40
 8002c8a:	d007      	beq.n	8002c9c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ca4:	d152      	bne.n	8002d4c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <HAL_SPI_Transmit+0xee>
 8002cae:	8b7b      	ldrh	r3, [r7, #26]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d145      	bne.n	8002d40 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	881a      	ldrh	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	1c9a      	adds	r2, r3, #2
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cd8:	e032      	b.n	8002d40 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d112      	bne.n	8002d0e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	881a      	ldrh	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf8:	1c9a      	adds	r2, r3, #2
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d0c:	e018      	b.n	8002d40 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d0e:	f7fe fe81 	bl	8001a14 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d803      	bhi.n	8002d26 <HAL_SPI_Transmit+0x160>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d24:	d102      	bne.n	8002d2c <HAL_SPI_Transmit+0x166>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e082      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1c7      	bne.n	8002cda <HAL_SPI_Transmit+0x114>
 8002d4a:	e053      	b.n	8002df4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <HAL_SPI_Transmit+0x194>
 8002d54:	8b7b      	ldrh	r3, [r7, #26]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d147      	bne.n	8002dea <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	330c      	adds	r3, #12
 8002d64:	7812      	ldrb	r2, [r2, #0]
 8002d66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d80:	e033      	b.n	8002dea <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d113      	bne.n	8002db8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	330c      	adds	r3, #12
 8002d9a:	7812      	ldrb	r2, [r2, #0]
 8002d9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002db6:	e018      	b.n	8002dea <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002db8:	f7fe fe2c 	bl	8001a14 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d803      	bhi.n	8002dd0 <HAL_SPI_Transmit+0x20a>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dce:	d102      	bne.n	8002dd6 <HAL_SPI_Transmit+0x210>
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d109      	bne.n	8002dea <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e02d      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1c6      	bne.n	8002d82 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	6839      	ldr	r1, [r7, #0]
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 f8b1 	bl	8002f60 <SPI_EndRxTxTransaction>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2220      	movs	r2, #32
 8002e08:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10a      	bne.n	8002e28 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002e44:	2300      	movs	r3, #0
  }
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3720      	adds	r7, #32
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
	...

08002e50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e60:	f7fe fdd8 	bl	8001a14 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e70:	f7fe fdd0 	bl	8001a14 <HAL_GetTick>
 8002e74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e76:	4b39      	ldr	r3, [pc, #228]	@ (8002f5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	015b      	lsls	r3, r3, #5
 8002e7c:	0d1b      	lsrs	r3, r3, #20
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	fb02 f303 	mul.w	r3, r2, r3
 8002e84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e86:	e055      	b.n	8002f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e8e:	d051      	beq.n	8002f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e90:	f7fe fdc0 	bl	8001a14 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d902      	bls.n	8002ea6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d13d      	bne.n	8002f22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002eb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ebe:	d111      	bne.n	8002ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ec8:	d004      	beq.n	8002ed4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed2:	d107      	bne.n	8002ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ee2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eec:	d10f      	bne.n	8002f0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e018      	b.n	8002f54 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d102      	bne.n	8002f2e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	e002      	b.n	8002f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d19a      	bne.n	8002e88 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3720      	adds	r7, #32
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000004 	.word	0x20000004

08002f60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b088      	sub	sp, #32
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2201      	movs	r2, #1
 8002f74:	2102      	movs	r1, #2
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f7ff ff6a 	bl	8002e50 <SPI_WaitFlagStateUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d007      	beq.n	8002f92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f86:	f043 0220 	orr.w	r2, r3, #32
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e032      	b.n	8002ff8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002f92:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <SPI_EndRxTxTransaction+0xa0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a1b      	ldr	r2, [pc, #108]	@ (8003004 <SPI_EndRxTxTransaction+0xa4>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0d5b      	lsrs	r3, r3, #21
 8002f9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fa2:	fb02 f303 	mul.w	r3, r2, r3
 8002fa6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fb0:	d112      	bne.n	8002fd8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2180      	movs	r1, #128	@ 0x80
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff ff47 	bl	8002e50 <SPI_WaitFlagStateUntilTimeout>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d016      	beq.n	8002ff6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e00f      	b.n	8002ff8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fee:	2b80      	cmp	r3, #128	@ 0x80
 8002ff0:	d0f2      	beq.n	8002fd8 <SPI_EndRxTxTransaction+0x78>
 8002ff2:	e000      	b.n	8002ff6 <SPI_EndRxTxTransaction+0x96>
        break;
 8002ff4:	bf00      	nop
  }

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000004 	.word	0x20000004
 8003004:	165e9f81 	.word	0x165e9f81

08003008 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d101      	bne.n	800301a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e041      	b.n	800309e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7fe fb7e 	bl	8001730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3304      	adds	r3, #4
 8003044:	4619      	mov	r1, r3
 8003046:	4610      	mov	r0, r2
 8003048:	f000 f82e 	bl	80030a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a37      	ldr	r2, [pc, #220]	@ (8003198 <TIM_Base_SetConfig+0xf0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00f      	beq.n	80030e0 <TIM_Base_SetConfig+0x38>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030c6:	d00b      	beq.n	80030e0 <TIM_Base_SetConfig+0x38>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a34      	ldr	r2, [pc, #208]	@ (800319c <TIM_Base_SetConfig+0xf4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d007      	beq.n	80030e0 <TIM_Base_SetConfig+0x38>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a33      	ldr	r2, [pc, #204]	@ (80031a0 <TIM_Base_SetConfig+0xf8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d003      	beq.n	80030e0 <TIM_Base_SetConfig+0x38>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a32      	ldr	r2, [pc, #200]	@ (80031a4 <TIM_Base_SetConfig+0xfc>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d108      	bne.n	80030f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a28      	ldr	r2, [pc, #160]	@ (8003198 <TIM_Base_SetConfig+0xf0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d01b      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003100:	d017      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a25      	ldr	r2, [pc, #148]	@ (800319c <TIM_Base_SetConfig+0xf4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d013      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a24      	ldr	r2, [pc, #144]	@ (80031a0 <TIM_Base_SetConfig+0xf8>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d00f      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a23      	ldr	r2, [pc, #140]	@ (80031a4 <TIM_Base_SetConfig+0xfc>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00b      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a22      	ldr	r2, [pc, #136]	@ (80031a8 <TIM_Base_SetConfig+0x100>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d007      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a21      	ldr	r2, [pc, #132]	@ (80031ac <TIM_Base_SetConfig+0x104>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d003      	beq.n	8003132 <TIM_Base_SetConfig+0x8a>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a20      	ldr	r2, [pc, #128]	@ (80031b0 <TIM_Base_SetConfig+0x108>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d108      	bne.n	8003144 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003138:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	4313      	orrs	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	4313      	orrs	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a0c      	ldr	r2, [pc, #48]	@ (8003198 <TIM_Base_SetConfig+0xf0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d103      	bne.n	8003172 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	691a      	ldr	r2, [r3, #16]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f043 0204 	orr.w	r2, r3, #4
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	601a      	str	r2, [r3, #0]
}
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40010000 	.word	0x40010000
 800319c:	40000400 	.word	0x40000400
 80031a0:	40000800 	.word	0x40000800
 80031a4:	40000c00 	.word	0x40000c00
 80031a8:	40014000 	.word	0x40014000
 80031ac:	40014400 	.word	0x40014400
 80031b0:	40014800 	.word	0x40014800

080031b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e042      	b.n	800324c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fe faca 	bl	8001774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2224      	movs	r2, #36	@ 0x24
 80031e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f973 	bl	80034e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800320c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695a      	ldr	r2, [r3, #20]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800321c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800322c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b08a      	sub	sp, #40	@ 0x28
 8003258:	af02      	add	r7, sp, #8
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	603b      	str	r3, [r7, #0]
 8003260:	4613      	mov	r3, r2
 8003262:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b20      	cmp	r3, #32
 8003272:	d175      	bne.n	8003360 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <HAL_UART_Transmit+0x2c>
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e06e      	b.n	8003362 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2221      	movs	r2, #33	@ 0x21
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003292:	f7fe fbbf 	bl	8001a14 <HAL_GetTick>
 8003296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	88fa      	ldrh	r2, [r7, #6]
 800329c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	88fa      	ldrh	r2, [r7, #6]
 80032a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ac:	d108      	bne.n	80032c0 <HAL_UART_Transmit+0x6c>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d104      	bne.n	80032c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	61bb      	str	r3, [r7, #24]
 80032be:	e003      	b.n	80032c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032c8:	e02e      	b.n	8003328 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2200      	movs	r2, #0
 80032d2:	2180      	movs	r1, #128	@ 0x80
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f848 	bl	800336a <UART_WaitOnFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e03a      	b.n	8003362 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10b      	bne.n	800330a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	3302      	adds	r3, #2
 8003306:	61bb      	str	r3, [r7, #24]
 8003308:	e007      	b.n	800331a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	781a      	ldrb	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	3301      	adds	r3, #1
 8003318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800331e:	b29b      	uxth	r3, r3
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800332c:	b29b      	uxth	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1cb      	bne.n	80032ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	2200      	movs	r2, #0
 800333a:	2140      	movs	r1, #64	@ 0x40
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 f814 	bl	800336a <UART_WaitOnFlagUntilTimeout>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e006      	b.n	8003362 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2220      	movs	r2, #32
 8003358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	e000      	b.n	8003362 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003360:	2302      	movs	r3, #2
  }
}
 8003362:	4618      	mov	r0, r3
 8003364:	3720      	adds	r7, #32
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b086      	sub	sp, #24
 800336e:	af00      	add	r7, sp, #0
 8003370:	60f8      	str	r0, [r7, #12]
 8003372:	60b9      	str	r1, [r7, #8]
 8003374:	603b      	str	r3, [r7, #0]
 8003376:	4613      	mov	r3, r2
 8003378:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800337a:	e03b      	b.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003382:	d037      	beq.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003384:	f7fe fb46 	bl	8001a14 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	6a3a      	ldr	r2, [r7, #32]
 8003390:	429a      	cmp	r2, r3
 8003392:	d302      	bcc.n	800339a <UART_WaitOnFlagUntilTimeout+0x30>
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e03a      	b.n	8003414 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d023      	beq.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b80      	cmp	r3, #128	@ 0x80
 80033b0:	d020      	beq.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b40      	cmp	r3, #64	@ 0x40
 80033b6:	d01d      	beq.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d116      	bne.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 f81d 	bl	800341c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2208      	movs	r2, #8
 80033e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e00f      	b.n	8003414 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4013      	ands	r3, r2
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	429a      	cmp	r2, r3
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	429a      	cmp	r2, r3
 8003410:	d0b4      	beq.n	800337c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800341c:	b480      	push	{r7}
 800341e:	b095      	sub	sp, #84	@ 0x54
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	330c      	adds	r3, #12
 800342a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800342e:	e853 3f00 	ldrex	r3, [r3]
 8003432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800343a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003444:	643a      	str	r2, [r7, #64]	@ 0x40
 8003446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800344a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800344c:	e841 2300 	strex	r3, r2, [r1]
 8003450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1e5      	bne.n	8003424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3314      	adds	r3, #20
 800345e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	e853 3f00 	ldrex	r3, [r3]
 8003466:	61fb      	str	r3, [r7, #28]
   return(result);
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f023 0301 	bic.w	r3, r3, #1
 800346e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	3314      	adds	r3, #20
 8003476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800347a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800347e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003480:	e841 2300 	strex	r3, r2, [r1]
 8003484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1e5      	bne.n	8003458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003490:	2b01      	cmp	r3, #1
 8003492:	d119      	bne.n	80034c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	330c      	adds	r3, #12
 800349a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	e853 3f00 	ldrex	r3, [r3]
 80034a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f023 0310 	bic.w	r3, r3, #16
 80034aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	330c      	adds	r3, #12
 80034b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034b4:	61ba      	str	r2, [r7, #24]
 80034b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b8:	6979      	ldr	r1, [r7, #20]
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	e841 2300 	strex	r3, r2, [r1]
 80034c0:	613b      	str	r3, [r7, #16]
   return(result);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1e5      	bne.n	8003494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80034d6:	bf00      	nop
 80034d8:	3754      	adds	r7, #84	@ 0x54
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034e8:	b0c0      	sub	sp, #256	@ 0x100
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80034fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003500:	68d9      	ldr	r1, [r3, #12]
 8003502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	ea40 0301 	orr.w	r3, r0, r1
 800350c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800350e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	431a      	orrs	r2, r3
 800351c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	431a      	orrs	r2, r3
 8003524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4313      	orrs	r3, r2
 800352c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800353c:	f021 010c 	bic.w	r1, r1, #12
 8003540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800354a:	430b      	orrs	r3, r1
 800354c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800354e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800355a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800355e:	6999      	ldr	r1, [r3, #24]
 8003560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	ea40 0301 	orr.w	r3, r0, r1
 800356a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	4b8f      	ldr	r3, [pc, #572]	@ (80037b0 <UART_SetConfig+0x2cc>)
 8003574:	429a      	cmp	r2, r3
 8003576:	d005      	beq.n	8003584 <UART_SetConfig+0xa0>
 8003578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	4b8d      	ldr	r3, [pc, #564]	@ (80037b4 <UART_SetConfig+0x2d0>)
 8003580:	429a      	cmp	r2, r3
 8003582:	d104      	bne.n	800358e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003584:	f7ff fa82 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
 8003588:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800358c:	e003      	b.n	8003596 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800358e:	f7ff fa69 	bl	8002a64 <HAL_RCC_GetPCLK1Freq>
 8003592:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035a0:	f040 810c 	bne.w	80037bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035a8:	2200      	movs	r2, #0
 80035aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80035ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80035b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80035b6:	4622      	mov	r2, r4
 80035b8:	462b      	mov	r3, r5
 80035ba:	1891      	adds	r1, r2, r2
 80035bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80035be:	415b      	adcs	r3, r3
 80035c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80035c6:	4621      	mov	r1, r4
 80035c8:	eb12 0801 	adds.w	r8, r2, r1
 80035cc:	4629      	mov	r1, r5
 80035ce:	eb43 0901 	adc.w	r9, r3, r1
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	f04f 0300 	mov.w	r3, #0
 80035da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035e6:	4690      	mov	r8, r2
 80035e8:	4699      	mov	r9, r3
 80035ea:	4623      	mov	r3, r4
 80035ec:	eb18 0303 	adds.w	r3, r8, r3
 80035f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80035f4:	462b      	mov	r3, r5
 80035f6:	eb49 0303 	adc.w	r3, r9, r3
 80035fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80035fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800360a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800360e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003612:	460b      	mov	r3, r1
 8003614:	18db      	adds	r3, r3, r3
 8003616:	653b      	str	r3, [r7, #80]	@ 0x50
 8003618:	4613      	mov	r3, r2
 800361a:	eb42 0303 	adc.w	r3, r2, r3
 800361e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003620:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003624:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003628:	f7fc fe32 	bl	8000290 <__aeabi_uldivmod>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4b61      	ldr	r3, [pc, #388]	@ (80037b8 <UART_SetConfig+0x2d4>)
 8003632:	fba3 2302 	umull	r2, r3, r3, r2
 8003636:	095b      	lsrs	r3, r3, #5
 8003638:	011c      	lsls	r4, r3, #4
 800363a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800363e:	2200      	movs	r2, #0
 8003640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003644:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003648:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800364c:	4642      	mov	r2, r8
 800364e:	464b      	mov	r3, r9
 8003650:	1891      	adds	r1, r2, r2
 8003652:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003654:	415b      	adcs	r3, r3
 8003656:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003658:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800365c:	4641      	mov	r1, r8
 800365e:	eb12 0a01 	adds.w	sl, r2, r1
 8003662:	4649      	mov	r1, r9
 8003664:	eb43 0b01 	adc.w	fp, r3, r1
 8003668:	f04f 0200 	mov.w	r2, #0
 800366c:	f04f 0300 	mov.w	r3, #0
 8003670:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003674:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003678:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800367c:	4692      	mov	sl, r2
 800367e:	469b      	mov	fp, r3
 8003680:	4643      	mov	r3, r8
 8003682:	eb1a 0303 	adds.w	r3, sl, r3
 8003686:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800368a:	464b      	mov	r3, r9
 800368c:	eb4b 0303 	adc.w	r3, fp, r3
 8003690:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80036a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80036a8:	460b      	mov	r3, r1
 80036aa:	18db      	adds	r3, r3, r3
 80036ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80036ae:	4613      	mov	r3, r2
 80036b0:	eb42 0303 	adc.w	r3, r2, r3
 80036b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80036b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80036ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80036be:	f7fc fde7 	bl	8000290 <__aeabi_uldivmod>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4611      	mov	r1, r2
 80036c8:	4b3b      	ldr	r3, [pc, #236]	@ (80037b8 <UART_SetConfig+0x2d4>)
 80036ca:	fba3 2301 	umull	r2, r3, r3, r1
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	2264      	movs	r2, #100	@ 0x64
 80036d2:	fb02 f303 	mul.w	r3, r2, r3
 80036d6:	1acb      	subs	r3, r1, r3
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80036de:	4b36      	ldr	r3, [pc, #216]	@ (80037b8 <UART_SetConfig+0x2d4>)
 80036e0:	fba3 2302 	umull	r2, r3, r3, r2
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80036ec:	441c      	add	r4, r3
 80036ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036f2:	2200      	movs	r2, #0
 80036f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80036f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80036fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003700:	4642      	mov	r2, r8
 8003702:	464b      	mov	r3, r9
 8003704:	1891      	adds	r1, r2, r2
 8003706:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003708:	415b      	adcs	r3, r3
 800370a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800370c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003710:	4641      	mov	r1, r8
 8003712:	1851      	adds	r1, r2, r1
 8003714:	6339      	str	r1, [r7, #48]	@ 0x30
 8003716:	4649      	mov	r1, r9
 8003718:	414b      	adcs	r3, r1
 800371a:	637b      	str	r3, [r7, #52]	@ 0x34
 800371c:	f04f 0200 	mov.w	r2, #0
 8003720:	f04f 0300 	mov.w	r3, #0
 8003724:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003728:	4659      	mov	r1, fp
 800372a:	00cb      	lsls	r3, r1, #3
 800372c:	4651      	mov	r1, sl
 800372e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003732:	4651      	mov	r1, sl
 8003734:	00ca      	lsls	r2, r1, #3
 8003736:	4610      	mov	r0, r2
 8003738:	4619      	mov	r1, r3
 800373a:	4603      	mov	r3, r0
 800373c:	4642      	mov	r2, r8
 800373e:	189b      	adds	r3, r3, r2
 8003740:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003744:	464b      	mov	r3, r9
 8003746:	460a      	mov	r2, r1
 8003748:	eb42 0303 	adc.w	r3, r2, r3
 800374c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800375c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003760:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003764:	460b      	mov	r3, r1
 8003766:	18db      	adds	r3, r3, r3
 8003768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800376a:	4613      	mov	r3, r2
 800376c:	eb42 0303 	adc.w	r3, r2, r3
 8003770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003772:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003776:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800377a:	f7fc fd89 	bl	8000290 <__aeabi_uldivmod>
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <UART_SetConfig+0x2d4>)
 8003784:	fba3 1302 	umull	r1, r3, r3, r2
 8003788:	095b      	lsrs	r3, r3, #5
 800378a:	2164      	movs	r1, #100	@ 0x64
 800378c:	fb01 f303 	mul.w	r3, r1, r3
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	3332      	adds	r3, #50	@ 0x32
 8003796:	4a08      	ldr	r2, [pc, #32]	@ (80037b8 <UART_SetConfig+0x2d4>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	095b      	lsrs	r3, r3, #5
 800379e:	f003 0207 	and.w	r2, r3, #7
 80037a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4422      	add	r2, r4
 80037aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037ac:	e106      	b.n	80039bc <UART_SetConfig+0x4d8>
 80037ae:	bf00      	nop
 80037b0:	40011000 	.word	0x40011000
 80037b4:	40011400 	.word	0x40011400
 80037b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037c0:	2200      	movs	r2, #0
 80037c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80037c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80037ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80037ce:	4642      	mov	r2, r8
 80037d0:	464b      	mov	r3, r9
 80037d2:	1891      	adds	r1, r2, r2
 80037d4:	6239      	str	r1, [r7, #32]
 80037d6:	415b      	adcs	r3, r3
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80037da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037de:	4641      	mov	r1, r8
 80037e0:	1854      	adds	r4, r2, r1
 80037e2:	4649      	mov	r1, r9
 80037e4:	eb43 0501 	adc.w	r5, r3, r1
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	00eb      	lsls	r3, r5, #3
 80037f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037f6:	00e2      	lsls	r2, r4, #3
 80037f8:	4614      	mov	r4, r2
 80037fa:	461d      	mov	r5, r3
 80037fc:	4643      	mov	r3, r8
 80037fe:	18e3      	adds	r3, r4, r3
 8003800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003804:	464b      	mov	r3, r9
 8003806:	eb45 0303 	adc.w	r3, r5, r3
 800380a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800380e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800381a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800382a:	4629      	mov	r1, r5
 800382c:	008b      	lsls	r3, r1, #2
 800382e:	4621      	mov	r1, r4
 8003830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003834:	4621      	mov	r1, r4
 8003836:	008a      	lsls	r2, r1, #2
 8003838:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800383c:	f7fc fd28 	bl	8000290 <__aeabi_uldivmod>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4b60      	ldr	r3, [pc, #384]	@ (80039c8 <UART_SetConfig+0x4e4>)
 8003846:	fba3 2302 	umull	r2, r3, r3, r2
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	011c      	lsls	r4, r3, #4
 800384e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003852:	2200      	movs	r2, #0
 8003854:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003858:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800385c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003860:	4642      	mov	r2, r8
 8003862:	464b      	mov	r3, r9
 8003864:	1891      	adds	r1, r2, r2
 8003866:	61b9      	str	r1, [r7, #24]
 8003868:	415b      	adcs	r3, r3
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003870:	4641      	mov	r1, r8
 8003872:	1851      	adds	r1, r2, r1
 8003874:	6139      	str	r1, [r7, #16]
 8003876:	4649      	mov	r1, r9
 8003878:	414b      	adcs	r3, r1
 800387a:	617b      	str	r3, [r7, #20]
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003888:	4659      	mov	r1, fp
 800388a:	00cb      	lsls	r3, r1, #3
 800388c:	4651      	mov	r1, sl
 800388e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003892:	4651      	mov	r1, sl
 8003894:	00ca      	lsls	r2, r1, #3
 8003896:	4610      	mov	r0, r2
 8003898:	4619      	mov	r1, r3
 800389a:	4603      	mov	r3, r0
 800389c:	4642      	mov	r2, r8
 800389e:	189b      	adds	r3, r3, r2
 80038a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038a4:	464b      	mov	r3, r9
 80038a6:	460a      	mov	r2, r1
 80038a8:	eb42 0303 	adc.w	r3, r2, r3
 80038ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80038c8:	4649      	mov	r1, r9
 80038ca:	008b      	lsls	r3, r1, #2
 80038cc:	4641      	mov	r1, r8
 80038ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038d2:	4641      	mov	r1, r8
 80038d4:	008a      	lsls	r2, r1, #2
 80038d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80038da:	f7fc fcd9 	bl	8000290 <__aeabi_uldivmod>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4611      	mov	r1, r2
 80038e4:	4b38      	ldr	r3, [pc, #224]	@ (80039c8 <UART_SetConfig+0x4e4>)
 80038e6:	fba3 2301 	umull	r2, r3, r3, r1
 80038ea:	095b      	lsrs	r3, r3, #5
 80038ec:	2264      	movs	r2, #100	@ 0x64
 80038ee:	fb02 f303 	mul.w	r3, r2, r3
 80038f2:	1acb      	subs	r3, r1, r3
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	3332      	adds	r3, #50	@ 0x32
 80038f8:	4a33      	ldr	r2, [pc, #204]	@ (80039c8 <UART_SetConfig+0x4e4>)
 80038fa:	fba2 2303 	umull	r2, r3, r2, r3
 80038fe:	095b      	lsrs	r3, r3, #5
 8003900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003904:	441c      	add	r4, r3
 8003906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800390a:	2200      	movs	r2, #0
 800390c:	673b      	str	r3, [r7, #112]	@ 0x70
 800390e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003910:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003914:	4642      	mov	r2, r8
 8003916:	464b      	mov	r3, r9
 8003918:	1891      	adds	r1, r2, r2
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	415b      	adcs	r3, r3
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003924:	4641      	mov	r1, r8
 8003926:	1851      	adds	r1, r2, r1
 8003928:	6039      	str	r1, [r7, #0]
 800392a:	4649      	mov	r1, r9
 800392c:	414b      	adcs	r3, r1
 800392e:	607b      	str	r3, [r7, #4]
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800393c:	4659      	mov	r1, fp
 800393e:	00cb      	lsls	r3, r1, #3
 8003940:	4651      	mov	r1, sl
 8003942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003946:	4651      	mov	r1, sl
 8003948:	00ca      	lsls	r2, r1, #3
 800394a:	4610      	mov	r0, r2
 800394c:	4619      	mov	r1, r3
 800394e:	4603      	mov	r3, r0
 8003950:	4642      	mov	r2, r8
 8003952:	189b      	adds	r3, r3, r2
 8003954:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003956:	464b      	mov	r3, r9
 8003958:	460a      	mov	r2, r1
 800395a:	eb42 0303 	adc.w	r3, r2, r3
 800395e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	663b      	str	r3, [r7, #96]	@ 0x60
 800396a:	667a      	str	r2, [r7, #100]	@ 0x64
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003978:	4649      	mov	r1, r9
 800397a:	008b      	lsls	r3, r1, #2
 800397c:	4641      	mov	r1, r8
 800397e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003982:	4641      	mov	r1, r8
 8003984:	008a      	lsls	r2, r1, #2
 8003986:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800398a:	f7fc fc81 	bl	8000290 <__aeabi_uldivmod>
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	4b0d      	ldr	r3, [pc, #52]	@ (80039c8 <UART_SetConfig+0x4e4>)
 8003994:	fba3 1302 	umull	r1, r3, r3, r2
 8003998:	095b      	lsrs	r3, r3, #5
 800399a:	2164      	movs	r1, #100	@ 0x64
 800399c:	fb01 f303 	mul.w	r3, r1, r3
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	3332      	adds	r3, #50	@ 0x32
 80039a6:	4a08      	ldr	r2, [pc, #32]	@ (80039c8 <UART_SetConfig+0x4e4>)
 80039a8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ac:	095b      	lsrs	r3, r3, #5
 80039ae:	f003 020f 	and.w	r2, r3, #15
 80039b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4422      	add	r2, r4
 80039ba:	609a      	str	r2, [r3, #8]
}
 80039bc:	bf00      	nop
 80039be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80039c2:	46bd      	mov	sp, r7
 80039c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039c8:	51eb851f 	.word	0x51eb851f

080039cc <sniprintf>:
 80039cc:	b40c      	push	{r2, r3}
 80039ce:	b530      	push	{r4, r5, lr}
 80039d0:	4b18      	ldr	r3, [pc, #96]	@ (8003a34 <sniprintf+0x68>)
 80039d2:	1e0c      	subs	r4, r1, #0
 80039d4:	681d      	ldr	r5, [r3, #0]
 80039d6:	b09d      	sub	sp, #116	@ 0x74
 80039d8:	da08      	bge.n	80039ec <sniprintf+0x20>
 80039da:	238b      	movs	r3, #139	@ 0x8b
 80039dc:	602b      	str	r3, [r5, #0]
 80039de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039e2:	b01d      	add	sp, #116	@ 0x74
 80039e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80039e8:	b002      	add	sp, #8
 80039ea:	4770      	bx	lr
 80039ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80039f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80039fa:	bf14      	ite	ne
 80039fc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003a00:	4623      	moveq	r3, r4
 8003a02:	9304      	str	r3, [sp, #16]
 8003a04:	9307      	str	r3, [sp, #28]
 8003a06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a0a:	9002      	str	r0, [sp, #8]
 8003a0c:	9006      	str	r0, [sp, #24]
 8003a0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003a12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003a14:	ab21      	add	r3, sp, #132	@ 0x84
 8003a16:	a902      	add	r1, sp, #8
 8003a18:	4628      	mov	r0, r5
 8003a1a:	9301      	str	r3, [sp, #4]
 8003a1c:	f000 f994 	bl	8003d48 <_svfiprintf_r>
 8003a20:	1c43      	adds	r3, r0, #1
 8003a22:	bfbc      	itt	lt
 8003a24:	238b      	movlt	r3, #139	@ 0x8b
 8003a26:	602b      	strlt	r3, [r5, #0]
 8003a28:	2c00      	cmp	r4, #0
 8003a2a:	d0da      	beq.n	80039e2 <sniprintf+0x16>
 8003a2c:	9b02      	ldr	r3, [sp, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
 8003a32:	e7d6      	b.n	80039e2 <sniprintf+0x16>
 8003a34:	20000010 	.word	0x20000010

08003a38 <memset>:
 8003a38:	4402      	add	r2, r0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d100      	bne.n	8003a42 <memset+0xa>
 8003a40:	4770      	bx	lr
 8003a42:	f803 1b01 	strb.w	r1, [r3], #1
 8003a46:	e7f9      	b.n	8003a3c <memset+0x4>

08003a48 <__errno>:
 8003a48:	4b01      	ldr	r3, [pc, #4]	@ (8003a50 <__errno+0x8>)
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	20000010 	.word	0x20000010

08003a54 <__libc_init_array>:
 8003a54:	b570      	push	{r4, r5, r6, lr}
 8003a56:	4d0d      	ldr	r5, [pc, #52]	@ (8003a8c <__libc_init_array+0x38>)
 8003a58:	4c0d      	ldr	r4, [pc, #52]	@ (8003a90 <__libc_init_array+0x3c>)
 8003a5a:	1b64      	subs	r4, r4, r5
 8003a5c:	10a4      	asrs	r4, r4, #2
 8003a5e:	2600      	movs	r6, #0
 8003a60:	42a6      	cmp	r6, r4
 8003a62:	d109      	bne.n	8003a78 <__libc_init_array+0x24>
 8003a64:	4d0b      	ldr	r5, [pc, #44]	@ (8003a94 <__libc_init_array+0x40>)
 8003a66:	4c0c      	ldr	r4, [pc, #48]	@ (8003a98 <__libc_init_array+0x44>)
 8003a68:	f000 fc64 	bl	8004334 <_init>
 8003a6c:	1b64      	subs	r4, r4, r5
 8003a6e:	10a4      	asrs	r4, r4, #2
 8003a70:	2600      	movs	r6, #0
 8003a72:	42a6      	cmp	r6, r4
 8003a74:	d105      	bne.n	8003a82 <__libc_init_array+0x2e>
 8003a76:	bd70      	pop	{r4, r5, r6, pc}
 8003a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7c:	4798      	blx	r3
 8003a7e:	3601      	adds	r6, #1
 8003a80:	e7ee      	b.n	8003a60 <__libc_init_array+0xc>
 8003a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a86:	4798      	blx	r3
 8003a88:	3601      	adds	r6, #1
 8003a8a:	e7f2      	b.n	8003a72 <__libc_init_array+0x1e>
 8003a8c:	080048e0 	.word	0x080048e0
 8003a90:	080048e0 	.word	0x080048e0
 8003a94:	080048e0 	.word	0x080048e0
 8003a98:	080048e4 	.word	0x080048e4

08003a9c <__retarget_lock_acquire_recursive>:
 8003a9c:	4770      	bx	lr

08003a9e <__retarget_lock_release_recursive>:
 8003a9e:	4770      	bx	lr

08003aa0 <_free_r>:
 8003aa0:	b538      	push	{r3, r4, r5, lr}
 8003aa2:	4605      	mov	r5, r0
 8003aa4:	2900      	cmp	r1, #0
 8003aa6:	d041      	beq.n	8003b2c <_free_r+0x8c>
 8003aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aac:	1f0c      	subs	r4, r1, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	bfb8      	it	lt
 8003ab2:	18e4      	addlt	r4, r4, r3
 8003ab4:	f000 f8e0 	bl	8003c78 <__malloc_lock>
 8003ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b30 <_free_r+0x90>)
 8003aba:	6813      	ldr	r3, [r2, #0]
 8003abc:	b933      	cbnz	r3, 8003acc <_free_r+0x2c>
 8003abe:	6063      	str	r3, [r4, #4]
 8003ac0:	6014      	str	r4, [r2, #0]
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ac8:	f000 b8dc 	b.w	8003c84 <__malloc_unlock>
 8003acc:	42a3      	cmp	r3, r4
 8003ace:	d908      	bls.n	8003ae2 <_free_r+0x42>
 8003ad0:	6820      	ldr	r0, [r4, #0]
 8003ad2:	1821      	adds	r1, r4, r0
 8003ad4:	428b      	cmp	r3, r1
 8003ad6:	bf01      	itttt	eq
 8003ad8:	6819      	ldreq	r1, [r3, #0]
 8003ada:	685b      	ldreq	r3, [r3, #4]
 8003adc:	1809      	addeq	r1, r1, r0
 8003ade:	6021      	streq	r1, [r4, #0]
 8003ae0:	e7ed      	b.n	8003abe <_free_r+0x1e>
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	b10b      	cbz	r3, 8003aec <_free_r+0x4c>
 8003ae8:	42a3      	cmp	r3, r4
 8003aea:	d9fa      	bls.n	8003ae2 <_free_r+0x42>
 8003aec:	6811      	ldr	r1, [r2, #0]
 8003aee:	1850      	adds	r0, r2, r1
 8003af0:	42a0      	cmp	r0, r4
 8003af2:	d10b      	bne.n	8003b0c <_free_r+0x6c>
 8003af4:	6820      	ldr	r0, [r4, #0]
 8003af6:	4401      	add	r1, r0
 8003af8:	1850      	adds	r0, r2, r1
 8003afa:	4283      	cmp	r3, r0
 8003afc:	6011      	str	r1, [r2, #0]
 8003afe:	d1e0      	bne.n	8003ac2 <_free_r+0x22>
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	6053      	str	r3, [r2, #4]
 8003b06:	4408      	add	r0, r1
 8003b08:	6010      	str	r0, [r2, #0]
 8003b0a:	e7da      	b.n	8003ac2 <_free_r+0x22>
 8003b0c:	d902      	bls.n	8003b14 <_free_r+0x74>
 8003b0e:	230c      	movs	r3, #12
 8003b10:	602b      	str	r3, [r5, #0]
 8003b12:	e7d6      	b.n	8003ac2 <_free_r+0x22>
 8003b14:	6820      	ldr	r0, [r4, #0]
 8003b16:	1821      	adds	r1, r4, r0
 8003b18:	428b      	cmp	r3, r1
 8003b1a:	bf04      	itt	eq
 8003b1c:	6819      	ldreq	r1, [r3, #0]
 8003b1e:	685b      	ldreq	r3, [r3, #4]
 8003b20:	6063      	str	r3, [r4, #4]
 8003b22:	bf04      	itt	eq
 8003b24:	1809      	addeq	r1, r1, r0
 8003b26:	6021      	streq	r1, [r4, #0]
 8003b28:	6054      	str	r4, [r2, #4]
 8003b2a:	e7ca      	b.n	8003ac2 <_free_r+0x22>
 8003b2c:	bd38      	pop	{r3, r4, r5, pc}
 8003b2e:	bf00      	nop
 8003b30:	2000031c 	.word	0x2000031c

08003b34 <sbrk_aligned>:
 8003b34:	b570      	push	{r4, r5, r6, lr}
 8003b36:	4e0f      	ldr	r6, [pc, #60]	@ (8003b74 <sbrk_aligned+0x40>)
 8003b38:	460c      	mov	r4, r1
 8003b3a:	6831      	ldr	r1, [r6, #0]
 8003b3c:	4605      	mov	r5, r0
 8003b3e:	b911      	cbnz	r1, 8003b46 <sbrk_aligned+0x12>
 8003b40:	f000 fba4 	bl	800428c <_sbrk_r>
 8003b44:	6030      	str	r0, [r6, #0]
 8003b46:	4621      	mov	r1, r4
 8003b48:	4628      	mov	r0, r5
 8003b4a:	f000 fb9f 	bl	800428c <_sbrk_r>
 8003b4e:	1c43      	adds	r3, r0, #1
 8003b50:	d103      	bne.n	8003b5a <sbrk_aligned+0x26>
 8003b52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003b56:	4620      	mov	r0, r4
 8003b58:	bd70      	pop	{r4, r5, r6, pc}
 8003b5a:	1cc4      	adds	r4, r0, #3
 8003b5c:	f024 0403 	bic.w	r4, r4, #3
 8003b60:	42a0      	cmp	r0, r4
 8003b62:	d0f8      	beq.n	8003b56 <sbrk_aligned+0x22>
 8003b64:	1a21      	subs	r1, r4, r0
 8003b66:	4628      	mov	r0, r5
 8003b68:	f000 fb90 	bl	800428c <_sbrk_r>
 8003b6c:	3001      	adds	r0, #1
 8003b6e:	d1f2      	bne.n	8003b56 <sbrk_aligned+0x22>
 8003b70:	e7ef      	b.n	8003b52 <sbrk_aligned+0x1e>
 8003b72:	bf00      	nop
 8003b74:	20000318 	.word	0x20000318

08003b78 <_malloc_r>:
 8003b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b7c:	1ccd      	adds	r5, r1, #3
 8003b7e:	f025 0503 	bic.w	r5, r5, #3
 8003b82:	3508      	adds	r5, #8
 8003b84:	2d0c      	cmp	r5, #12
 8003b86:	bf38      	it	cc
 8003b88:	250c      	movcc	r5, #12
 8003b8a:	2d00      	cmp	r5, #0
 8003b8c:	4606      	mov	r6, r0
 8003b8e:	db01      	blt.n	8003b94 <_malloc_r+0x1c>
 8003b90:	42a9      	cmp	r1, r5
 8003b92:	d904      	bls.n	8003b9e <_malloc_r+0x26>
 8003b94:	230c      	movs	r3, #12
 8003b96:	6033      	str	r3, [r6, #0]
 8003b98:	2000      	movs	r0, #0
 8003b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c74 <_malloc_r+0xfc>
 8003ba2:	f000 f869 	bl	8003c78 <__malloc_lock>
 8003ba6:	f8d8 3000 	ldr.w	r3, [r8]
 8003baa:	461c      	mov	r4, r3
 8003bac:	bb44      	cbnz	r4, 8003c00 <_malloc_r+0x88>
 8003bae:	4629      	mov	r1, r5
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	f7ff ffbf 	bl	8003b34 <sbrk_aligned>
 8003bb6:	1c43      	adds	r3, r0, #1
 8003bb8:	4604      	mov	r4, r0
 8003bba:	d158      	bne.n	8003c6e <_malloc_r+0xf6>
 8003bbc:	f8d8 4000 	ldr.w	r4, [r8]
 8003bc0:	4627      	mov	r7, r4
 8003bc2:	2f00      	cmp	r7, #0
 8003bc4:	d143      	bne.n	8003c4e <_malloc_r+0xd6>
 8003bc6:	2c00      	cmp	r4, #0
 8003bc8:	d04b      	beq.n	8003c62 <_malloc_r+0xea>
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	4639      	mov	r1, r7
 8003bce:	4630      	mov	r0, r6
 8003bd0:	eb04 0903 	add.w	r9, r4, r3
 8003bd4:	f000 fb5a 	bl	800428c <_sbrk_r>
 8003bd8:	4581      	cmp	r9, r0
 8003bda:	d142      	bne.n	8003c62 <_malloc_r+0xea>
 8003bdc:	6821      	ldr	r1, [r4, #0]
 8003bde:	1a6d      	subs	r5, r5, r1
 8003be0:	4629      	mov	r1, r5
 8003be2:	4630      	mov	r0, r6
 8003be4:	f7ff ffa6 	bl	8003b34 <sbrk_aligned>
 8003be8:	3001      	adds	r0, #1
 8003bea:	d03a      	beq.n	8003c62 <_malloc_r+0xea>
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	442b      	add	r3, r5
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	bb62      	cbnz	r2, 8003c54 <_malloc_r+0xdc>
 8003bfa:	f8c8 7000 	str.w	r7, [r8]
 8003bfe:	e00f      	b.n	8003c20 <_malloc_r+0xa8>
 8003c00:	6822      	ldr	r2, [r4, #0]
 8003c02:	1b52      	subs	r2, r2, r5
 8003c04:	d420      	bmi.n	8003c48 <_malloc_r+0xd0>
 8003c06:	2a0b      	cmp	r2, #11
 8003c08:	d917      	bls.n	8003c3a <_malloc_r+0xc2>
 8003c0a:	1961      	adds	r1, r4, r5
 8003c0c:	42a3      	cmp	r3, r4
 8003c0e:	6025      	str	r5, [r4, #0]
 8003c10:	bf18      	it	ne
 8003c12:	6059      	strne	r1, [r3, #4]
 8003c14:	6863      	ldr	r3, [r4, #4]
 8003c16:	bf08      	it	eq
 8003c18:	f8c8 1000 	streq.w	r1, [r8]
 8003c1c:	5162      	str	r2, [r4, r5]
 8003c1e:	604b      	str	r3, [r1, #4]
 8003c20:	4630      	mov	r0, r6
 8003c22:	f000 f82f 	bl	8003c84 <__malloc_unlock>
 8003c26:	f104 000b 	add.w	r0, r4, #11
 8003c2a:	1d23      	adds	r3, r4, #4
 8003c2c:	f020 0007 	bic.w	r0, r0, #7
 8003c30:	1ac2      	subs	r2, r0, r3
 8003c32:	bf1c      	itt	ne
 8003c34:	1a1b      	subne	r3, r3, r0
 8003c36:	50a3      	strne	r3, [r4, r2]
 8003c38:	e7af      	b.n	8003b9a <_malloc_r+0x22>
 8003c3a:	6862      	ldr	r2, [r4, #4]
 8003c3c:	42a3      	cmp	r3, r4
 8003c3e:	bf0c      	ite	eq
 8003c40:	f8c8 2000 	streq.w	r2, [r8]
 8003c44:	605a      	strne	r2, [r3, #4]
 8003c46:	e7eb      	b.n	8003c20 <_malloc_r+0xa8>
 8003c48:	4623      	mov	r3, r4
 8003c4a:	6864      	ldr	r4, [r4, #4]
 8003c4c:	e7ae      	b.n	8003bac <_malloc_r+0x34>
 8003c4e:	463c      	mov	r4, r7
 8003c50:	687f      	ldr	r7, [r7, #4]
 8003c52:	e7b6      	b.n	8003bc2 <_malloc_r+0x4a>
 8003c54:	461a      	mov	r2, r3
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	42a3      	cmp	r3, r4
 8003c5a:	d1fb      	bne.n	8003c54 <_malloc_r+0xdc>
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	6053      	str	r3, [r2, #4]
 8003c60:	e7de      	b.n	8003c20 <_malloc_r+0xa8>
 8003c62:	230c      	movs	r3, #12
 8003c64:	6033      	str	r3, [r6, #0]
 8003c66:	4630      	mov	r0, r6
 8003c68:	f000 f80c 	bl	8003c84 <__malloc_unlock>
 8003c6c:	e794      	b.n	8003b98 <_malloc_r+0x20>
 8003c6e:	6005      	str	r5, [r0, #0]
 8003c70:	e7d6      	b.n	8003c20 <_malloc_r+0xa8>
 8003c72:	bf00      	nop
 8003c74:	2000031c 	.word	0x2000031c

08003c78 <__malloc_lock>:
 8003c78:	4801      	ldr	r0, [pc, #4]	@ (8003c80 <__malloc_lock+0x8>)
 8003c7a:	f7ff bf0f 	b.w	8003a9c <__retarget_lock_acquire_recursive>
 8003c7e:	bf00      	nop
 8003c80:	20000314 	.word	0x20000314

08003c84 <__malloc_unlock>:
 8003c84:	4801      	ldr	r0, [pc, #4]	@ (8003c8c <__malloc_unlock+0x8>)
 8003c86:	f7ff bf0a 	b.w	8003a9e <__retarget_lock_release_recursive>
 8003c8a:	bf00      	nop
 8003c8c:	20000314 	.word	0x20000314

08003c90 <__ssputs_r>:
 8003c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c94:	688e      	ldr	r6, [r1, #8]
 8003c96:	461f      	mov	r7, r3
 8003c98:	42be      	cmp	r6, r7
 8003c9a:	680b      	ldr	r3, [r1, #0]
 8003c9c:	4682      	mov	sl, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	4690      	mov	r8, r2
 8003ca2:	d82d      	bhi.n	8003d00 <__ssputs_r+0x70>
 8003ca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ca8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003cac:	d026      	beq.n	8003cfc <__ssputs_r+0x6c>
 8003cae:	6965      	ldr	r5, [r4, #20]
 8003cb0:	6909      	ldr	r1, [r1, #16]
 8003cb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cb6:	eba3 0901 	sub.w	r9, r3, r1
 8003cba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003cbe:	1c7b      	adds	r3, r7, #1
 8003cc0:	444b      	add	r3, r9
 8003cc2:	106d      	asrs	r5, r5, #1
 8003cc4:	429d      	cmp	r5, r3
 8003cc6:	bf38      	it	cc
 8003cc8:	461d      	movcc	r5, r3
 8003cca:	0553      	lsls	r3, r2, #21
 8003ccc:	d527      	bpl.n	8003d1e <__ssputs_r+0x8e>
 8003cce:	4629      	mov	r1, r5
 8003cd0:	f7ff ff52 	bl	8003b78 <_malloc_r>
 8003cd4:	4606      	mov	r6, r0
 8003cd6:	b360      	cbz	r0, 8003d32 <__ssputs_r+0xa2>
 8003cd8:	6921      	ldr	r1, [r4, #16]
 8003cda:	464a      	mov	r2, r9
 8003cdc:	f000 fae6 	bl	80042ac <memcpy>
 8003ce0:	89a3      	ldrh	r3, [r4, #12]
 8003ce2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cea:	81a3      	strh	r3, [r4, #12]
 8003cec:	6126      	str	r6, [r4, #16]
 8003cee:	6165      	str	r5, [r4, #20]
 8003cf0:	444e      	add	r6, r9
 8003cf2:	eba5 0509 	sub.w	r5, r5, r9
 8003cf6:	6026      	str	r6, [r4, #0]
 8003cf8:	60a5      	str	r5, [r4, #8]
 8003cfa:	463e      	mov	r6, r7
 8003cfc:	42be      	cmp	r6, r7
 8003cfe:	d900      	bls.n	8003d02 <__ssputs_r+0x72>
 8003d00:	463e      	mov	r6, r7
 8003d02:	6820      	ldr	r0, [r4, #0]
 8003d04:	4632      	mov	r2, r6
 8003d06:	4641      	mov	r1, r8
 8003d08:	f000 faa6 	bl	8004258 <memmove>
 8003d0c:	68a3      	ldr	r3, [r4, #8]
 8003d0e:	1b9b      	subs	r3, r3, r6
 8003d10:	60a3      	str	r3, [r4, #8]
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	4433      	add	r3, r6
 8003d16:	6023      	str	r3, [r4, #0]
 8003d18:	2000      	movs	r0, #0
 8003d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d1e:	462a      	mov	r2, r5
 8003d20:	f000 fad2 	bl	80042c8 <_realloc_r>
 8003d24:	4606      	mov	r6, r0
 8003d26:	2800      	cmp	r0, #0
 8003d28:	d1e0      	bne.n	8003cec <__ssputs_r+0x5c>
 8003d2a:	6921      	ldr	r1, [r4, #16]
 8003d2c:	4650      	mov	r0, sl
 8003d2e:	f7ff feb7 	bl	8003aa0 <_free_r>
 8003d32:	230c      	movs	r3, #12
 8003d34:	f8ca 3000 	str.w	r3, [sl]
 8003d38:	89a3      	ldrh	r3, [r4, #12]
 8003d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d3e:	81a3      	strh	r3, [r4, #12]
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d44:	e7e9      	b.n	8003d1a <__ssputs_r+0x8a>
	...

08003d48 <_svfiprintf_r>:
 8003d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d4c:	4698      	mov	r8, r3
 8003d4e:	898b      	ldrh	r3, [r1, #12]
 8003d50:	061b      	lsls	r3, r3, #24
 8003d52:	b09d      	sub	sp, #116	@ 0x74
 8003d54:	4607      	mov	r7, r0
 8003d56:	460d      	mov	r5, r1
 8003d58:	4614      	mov	r4, r2
 8003d5a:	d510      	bpl.n	8003d7e <_svfiprintf_r+0x36>
 8003d5c:	690b      	ldr	r3, [r1, #16]
 8003d5e:	b973      	cbnz	r3, 8003d7e <_svfiprintf_r+0x36>
 8003d60:	2140      	movs	r1, #64	@ 0x40
 8003d62:	f7ff ff09 	bl	8003b78 <_malloc_r>
 8003d66:	6028      	str	r0, [r5, #0]
 8003d68:	6128      	str	r0, [r5, #16]
 8003d6a:	b930      	cbnz	r0, 8003d7a <_svfiprintf_r+0x32>
 8003d6c:	230c      	movs	r3, #12
 8003d6e:	603b      	str	r3, [r7, #0]
 8003d70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d74:	b01d      	add	sp, #116	@ 0x74
 8003d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d7a:	2340      	movs	r3, #64	@ 0x40
 8003d7c:	616b      	str	r3, [r5, #20]
 8003d7e:	2300      	movs	r3, #0
 8003d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d82:	2320      	movs	r3, #32
 8003d84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d88:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d8c:	2330      	movs	r3, #48	@ 0x30
 8003d8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003f2c <_svfiprintf_r+0x1e4>
 8003d92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d96:	f04f 0901 	mov.w	r9, #1
 8003d9a:	4623      	mov	r3, r4
 8003d9c:	469a      	mov	sl, r3
 8003d9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003da2:	b10a      	cbz	r2, 8003da8 <_svfiprintf_r+0x60>
 8003da4:	2a25      	cmp	r2, #37	@ 0x25
 8003da6:	d1f9      	bne.n	8003d9c <_svfiprintf_r+0x54>
 8003da8:	ebba 0b04 	subs.w	fp, sl, r4
 8003dac:	d00b      	beq.n	8003dc6 <_svfiprintf_r+0x7e>
 8003dae:	465b      	mov	r3, fp
 8003db0:	4622      	mov	r2, r4
 8003db2:	4629      	mov	r1, r5
 8003db4:	4638      	mov	r0, r7
 8003db6:	f7ff ff6b 	bl	8003c90 <__ssputs_r>
 8003dba:	3001      	adds	r0, #1
 8003dbc:	f000 80a7 	beq.w	8003f0e <_svfiprintf_r+0x1c6>
 8003dc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dc2:	445a      	add	r2, fp
 8003dc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 809f 	beq.w	8003f0e <_svfiprintf_r+0x1c6>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003dd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dda:	f10a 0a01 	add.w	sl, sl, #1
 8003dde:	9304      	str	r3, [sp, #16]
 8003de0:	9307      	str	r3, [sp, #28]
 8003de2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003de6:	931a      	str	r3, [sp, #104]	@ 0x68
 8003de8:	4654      	mov	r4, sl
 8003dea:	2205      	movs	r2, #5
 8003dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003df0:	484e      	ldr	r0, [pc, #312]	@ (8003f2c <_svfiprintf_r+0x1e4>)
 8003df2:	f7fc f9fd 	bl	80001f0 <memchr>
 8003df6:	9a04      	ldr	r2, [sp, #16]
 8003df8:	b9d8      	cbnz	r0, 8003e32 <_svfiprintf_r+0xea>
 8003dfa:	06d0      	lsls	r0, r2, #27
 8003dfc:	bf44      	itt	mi
 8003dfe:	2320      	movmi	r3, #32
 8003e00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e04:	0711      	lsls	r1, r2, #28
 8003e06:	bf44      	itt	mi
 8003e08:	232b      	movmi	r3, #43	@ 0x2b
 8003e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003e12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e14:	d015      	beq.n	8003e42 <_svfiprintf_r+0xfa>
 8003e16:	9a07      	ldr	r2, [sp, #28]
 8003e18:	4654      	mov	r4, sl
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f04f 0c0a 	mov.w	ip, #10
 8003e20:	4621      	mov	r1, r4
 8003e22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e26:	3b30      	subs	r3, #48	@ 0x30
 8003e28:	2b09      	cmp	r3, #9
 8003e2a:	d94b      	bls.n	8003ec4 <_svfiprintf_r+0x17c>
 8003e2c:	b1b0      	cbz	r0, 8003e5c <_svfiprintf_r+0x114>
 8003e2e:	9207      	str	r2, [sp, #28]
 8003e30:	e014      	b.n	8003e5c <_svfiprintf_r+0x114>
 8003e32:	eba0 0308 	sub.w	r3, r0, r8
 8003e36:	fa09 f303 	lsl.w	r3, r9, r3
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	9304      	str	r3, [sp, #16]
 8003e3e:	46a2      	mov	sl, r4
 8003e40:	e7d2      	b.n	8003de8 <_svfiprintf_r+0xa0>
 8003e42:	9b03      	ldr	r3, [sp, #12]
 8003e44:	1d19      	adds	r1, r3, #4
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	9103      	str	r1, [sp, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	bfbb      	ittet	lt
 8003e4e:	425b      	neglt	r3, r3
 8003e50:	f042 0202 	orrlt.w	r2, r2, #2
 8003e54:	9307      	strge	r3, [sp, #28]
 8003e56:	9307      	strlt	r3, [sp, #28]
 8003e58:	bfb8      	it	lt
 8003e5a:	9204      	strlt	r2, [sp, #16]
 8003e5c:	7823      	ldrb	r3, [r4, #0]
 8003e5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e60:	d10a      	bne.n	8003e78 <_svfiprintf_r+0x130>
 8003e62:	7863      	ldrb	r3, [r4, #1]
 8003e64:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e66:	d132      	bne.n	8003ece <_svfiprintf_r+0x186>
 8003e68:	9b03      	ldr	r3, [sp, #12]
 8003e6a:	1d1a      	adds	r2, r3, #4
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	9203      	str	r2, [sp, #12]
 8003e70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e74:	3402      	adds	r4, #2
 8003e76:	9305      	str	r3, [sp, #20]
 8003e78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003f3c <_svfiprintf_r+0x1f4>
 8003e7c:	7821      	ldrb	r1, [r4, #0]
 8003e7e:	2203      	movs	r2, #3
 8003e80:	4650      	mov	r0, sl
 8003e82:	f7fc f9b5 	bl	80001f0 <memchr>
 8003e86:	b138      	cbz	r0, 8003e98 <_svfiprintf_r+0x150>
 8003e88:	9b04      	ldr	r3, [sp, #16]
 8003e8a:	eba0 000a 	sub.w	r0, r0, sl
 8003e8e:	2240      	movs	r2, #64	@ 0x40
 8003e90:	4082      	lsls	r2, r0
 8003e92:	4313      	orrs	r3, r2
 8003e94:	3401      	adds	r4, #1
 8003e96:	9304      	str	r3, [sp, #16]
 8003e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e9c:	4824      	ldr	r0, [pc, #144]	@ (8003f30 <_svfiprintf_r+0x1e8>)
 8003e9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ea2:	2206      	movs	r2, #6
 8003ea4:	f7fc f9a4 	bl	80001f0 <memchr>
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d036      	beq.n	8003f1a <_svfiprintf_r+0x1d2>
 8003eac:	4b21      	ldr	r3, [pc, #132]	@ (8003f34 <_svfiprintf_r+0x1ec>)
 8003eae:	bb1b      	cbnz	r3, 8003ef8 <_svfiprintf_r+0x1b0>
 8003eb0:	9b03      	ldr	r3, [sp, #12]
 8003eb2:	3307      	adds	r3, #7
 8003eb4:	f023 0307 	bic.w	r3, r3, #7
 8003eb8:	3308      	adds	r3, #8
 8003eba:	9303      	str	r3, [sp, #12]
 8003ebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ebe:	4433      	add	r3, r6
 8003ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ec2:	e76a      	b.n	8003d9a <_svfiprintf_r+0x52>
 8003ec4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ec8:	460c      	mov	r4, r1
 8003eca:	2001      	movs	r0, #1
 8003ecc:	e7a8      	b.n	8003e20 <_svfiprintf_r+0xd8>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	3401      	adds	r4, #1
 8003ed2:	9305      	str	r3, [sp, #20]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	f04f 0c0a 	mov.w	ip, #10
 8003eda:	4620      	mov	r0, r4
 8003edc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ee0:	3a30      	subs	r2, #48	@ 0x30
 8003ee2:	2a09      	cmp	r2, #9
 8003ee4:	d903      	bls.n	8003eee <_svfiprintf_r+0x1a6>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0c6      	beq.n	8003e78 <_svfiprintf_r+0x130>
 8003eea:	9105      	str	r1, [sp, #20]
 8003eec:	e7c4      	b.n	8003e78 <_svfiprintf_r+0x130>
 8003eee:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ef2:	4604      	mov	r4, r0
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e7f0      	b.n	8003eda <_svfiprintf_r+0x192>
 8003ef8:	ab03      	add	r3, sp, #12
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	462a      	mov	r2, r5
 8003efe:	4b0e      	ldr	r3, [pc, #56]	@ (8003f38 <_svfiprintf_r+0x1f0>)
 8003f00:	a904      	add	r1, sp, #16
 8003f02:	4638      	mov	r0, r7
 8003f04:	f3af 8000 	nop.w
 8003f08:	1c42      	adds	r2, r0, #1
 8003f0a:	4606      	mov	r6, r0
 8003f0c:	d1d6      	bne.n	8003ebc <_svfiprintf_r+0x174>
 8003f0e:	89ab      	ldrh	r3, [r5, #12]
 8003f10:	065b      	lsls	r3, r3, #25
 8003f12:	f53f af2d 	bmi.w	8003d70 <_svfiprintf_r+0x28>
 8003f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f18:	e72c      	b.n	8003d74 <_svfiprintf_r+0x2c>
 8003f1a:	ab03      	add	r3, sp, #12
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	462a      	mov	r2, r5
 8003f20:	4b05      	ldr	r3, [pc, #20]	@ (8003f38 <_svfiprintf_r+0x1f0>)
 8003f22:	a904      	add	r1, sp, #16
 8003f24:	4638      	mov	r0, r7
 8003f26:	f000 f879 	bl	800401c <_printf_i>
 8003f2a:	e7ed      	b.n	8003f08 <_svfiprintf_r+0x1c0>
 8003f2c:	080048a4 	.word	0x080048a4
 8003f30:	080048ae 	.word	0x080048ae
 8003f34:	00000000 	.word	0x00000000
 8003f38:	08003c91 	.word	0x08003c91
 8003f3c:	080048aa 	.word	0x080048aa

08003f40 <_printf_common>:
 8003f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f44:	4616      	mov	r6, r2
 8003f46:	4698      	mov	r8, r3
 8003f48:	688a      	ldr	r2, [r1, #8]
 8003f4a:	690b      	ldr	r3, [r1, #16]
 8003f4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f50:	4293      	cmp	r3, r2
 8003f52:	bfb8      	it	lt
 8003f54:	4613      	movlt	r3, r2
 8003f56:	6033      	str	r3, [r6, #0]
 8003f58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f5c:	4607      	mov	r7, r0
 8003f5e:	460c      	mov	r4, r1
 8003f60:	b10a      	cbz	r2, 8003f66 <_printf_common+0x26>
 8003f62:	3301      	adds	r3, #1
 8003f64:	6033      	str	r3, [r6, #0]
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	0699      	lsls	r1, r3, #26
 8003f6a:	bf42      	ittt	mi
 8003f6c:	6833      	ldrmi	r3, [r6, #0]
 8003f6e:	3302      	addmi	r3, #2
 8003f70:	6033      	strmi	r3, [r6, #0]
 8003f72:	6825      	ldr	r5, [r4, #0]
 8003f74:	f015 0506 	ands.w	r5, r5, #6
 8003f78:	d106      	bne.n	8003f88 <_printf_common+0x48>
 8003f7a:	f104 0a19 	add.w	sl, r4, #25
 8003f7e:	68e3      	ldr	r3, [r4, #12]
 8003f80:	6832      	ldr	r2, [r6, #0]
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	42ab      	cmp	r3, r5
 8003f86:	dc26      	bgt.n	8003fd6 <_printf_common+0x96>
 8003f88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f8c:	6822      	ldr	r2, [r4, #0]
 8003f8e:	3b00      	subs	r3, #0
 8003f90:	bf18      	it	ne
 8003f92:	2301      	movne	r3, #1
 8003f94:	0692      	lsls	r2, r2, #26
 8003f96:	d42b      	bmi.n	8003ff0 <_printf_common+0xb0>
 8003f98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f9c:	4641      	mov	r1, r8
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	47c8      	blx	r9
 8003fa2:	3001      	adds	r0, #1
 8003fa4:	d01e      	beq.n	8003fe4 <_printf_common+0xa4>
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	6922      	ldr	r2, [r4, #16]
 8003faa:	f003 0306 	and.w	r3, r3, #6
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	bf02      	ittt	eq
 8003fb2:	68e5      	ldreq	r5, [r4, #12]
 8003fb4:	6833      	ldreq	r3, [r6, #0]
 8003fb6:	1aed      	subeq	r5, r5, r3
 8003fb8:	68a3      	ldr	r3, [r4, #8]
 8003fba:	bf0c      	ite	eq
 8003fbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fc0:	2500      	movne	r5, #0
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	bfc4      	itt	gt
 8003fc6:	1a9b      	subgt	r3, r3, r2
 8003fc8:	18ed      	addgt	r5, r5, r3
 8003fca:	2600      	movs	r6, #0
 8003fcc:	341a      	adds	r4, #26
 8003fce:	42b5      	cmp	r5, r6
 8003fd0:	d11a      	bne.n	8004008 <_printf_common+0xc8>
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	e008      	b.n	8003fe8 <_printf_common+0xa8>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	4652      	mov	r2, sl
 8003fda:	4641      	mov	r1, r8
 8003fdc:	4638      	mov	r0, r7
 8003fde:	47c8      	blx	r9
 8003fe0:	3001      	adds	r0, #1
 8003fe2:	d103      	bne.n	8003fec <_printf_common+0xac>
 8003fe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fec:	3501      	adds	r5, #1
 8003fee:	e7c6      	b.n	8003f7e <_printf_common+0x3e>
 8003ff0:	18e1      	adds	r1, r4, r3
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	2030      	movs	r0, #48	@ 0x30
 8003ff6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ffa:	4422      	add	r2, r4
 8003ffc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004000:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004004:	3302      	adds	r3, #2
 8004006:	e7c7      	b.n	8003f98 <_printf_common+0x58>
 8004008:	2301      	movs	r3, #1
 800400a:	4622      	mov	r2, r4
 800400c:	4641      	mov	r1, r8
 800400e:	4638      	mov	r0, r7
 8004010:	47c8      	blx	r9
 8004012:	3001      	adds	r0, #1
 8004014:	d0e6      	beq.n	8003fe4 <_printf_common+0xa4>
 8004016:	3601      	adds	r6, #1
 8004018:	e7d9      	b.n	8003fce <_printf_common+0x8e>
	...

0800401c <_printf_i>:
 800401c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004020:	7e0f      	ldrb	r7, [r1, #24]
 8004022:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004024:	2f78      	cmp	r7, #120	@ 0x78
 8004026:	4691      	mov	r9, r2
 8004028:	4680      	mov	r8, r0
 800402a:	460c      	mov	r4, r1
 800402c:	469a      	mov	sl, r3
 800402e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004032:	d807      	bhi.n	8004044 <_printf_i+0x28>
 8004034:	2f62      	cmp	r7, #98	@ 0x62
 8004036:	d80a      	bhi.n	800404e <_printf_i+0x32>
 8004038:	2f00      	cmp	r7, #0
 800403a:	f000 80d1 	beq.w	80041e0 <_printf_i+0x1c4>
 800403e:	2f58      	cmp	r7, #88	@ 0x58
 8004040:	f000 80b8 	beq.w	80041b4 <_printf_i+0x198>
 8004044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004048:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800404c:	e03a      	b.n	80040c4 <_printf_i+0xa8>
 800404e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004052:	2b15      	cmp	r3, #21
 8004054:	d8f6      	bhi.n	8004044 <_printf_i+0x28>
 8004056:	a101      	add	r1, pc, #4	@ (adr r1, 800405c <_printf_i+0x40>)
 8004058:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800405c:	080040b5 	.word	0x080040b5
 8004060:	080040c9 	.word	0x080040c9
 8004064:	08004045 	.word	0x08004045
 8004068:	08004045 	.word	0x08004045
 800406c:	08004045 	.word	0x08004045
 8004070:	08004045 	.word	0x08004045
 8004074:	080040c9 	.word	0x080040c9
 8004078:	08004045 	.word	0x08004045
 800407c:	08004045 	.word	0x08004045
 8004080:	08004045 	.word	0x08004045
 8004084:	08004045 	.word	0x08004045
 8004088:	080041c7 	.word	0x080041c7
 800408c:	080040f3 	.word	0x080040f3
 8004090:	08004181 	.word	0x08004181
 8004094:	08004045 	.word	0x08004045
 8004098:	08004045 	.word	0x08004045
 800409c:	080041e9 	.word	0x080041e9
 80040a0:	08004045 	.word	0x08004045
 80040a4:	080040f3 	.word	0x080040f3
 80040a8:	08004045 	.word	0x08004045
 80040ac:	08004045 	.word	0x08004045
 80040b0:	08004189 	.word	0x08004189
 80040b4:	6833      	ldr	r3, [r6, #0]
 80040b6:	1d1a      	adds	r2, r3, #4
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6032      	str	r2, [r6, #0]
 80040bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040c4:	2301      	movs	r3, #1
 80040c6:	e09c      	b.n	8004202 <_printf_i+0x1e6>
 80040c8:	6833      	ldr	r3, [r6, #0]
 80040ca:	6820      	ldr	r0, [r4, #0]
 80040cc:	1d19      	adds	r1, r3, #4
 80040ce:	6031      	str	r1, [r6, #0]
 80040d0:	0606      	lsls	r6, r0, #24
 80040d2:	d501      	bpl.n	80040d8 <_printf_i+0xbc>
 80040d4:	681d      	ldr	r5, [r3, #0]
 80040d6:	e003      	b.n	80040e0 <_printf_i+0xc4>
 80040d8:	0645      	lsls	r5, r0, #25
 80040da:	d5fb      	bpl.n	80040d4 <_printf_i+0xb8>
 80040dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040e0:	2d00      	cmp	r5, #0
 80040e2:	da03      	bge.n	80040ec <_printf_i+0xd0>
 80040e4:	232d      	movs	r3, #45	@ 0x2d
 80040e6:	426d      	negs	r5, r5
 80040e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040ec:	4858      	ldr	r0, [pc, #352]	@ (8004250 <_printf_i+0x234>)
 80040ee:	230a      	movs	r3, #10
 80040f0:	e011      	b.n	8004116 <_printf_i+0xfa>
 80040f2:	6821      	ldr	r1, [r4, #0]
 80040f4:	6833      	ldr	r3, [r6, #0]
 80040f6:	0608      	lsls	r0, r1, #24
 80040f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80040fc:	d402      	bmi.n	8004104 <_printf_i+0xe8>
 80040fe:	0649      	lsls	r1, r1, #25
 8004100:	bf48      	it	mi
 8004102:	b2ad      	uxthmi	r5, r5
 8004104:	2f6f      	cmp	r7, #111	@ 0x6f
 8004106:	4852      	ldr	r0, [pc, #328]	@ (8004250 <_printf_i+0x234>)
 8004108:	6033      	str	r3, [r6, #0]
 800410a:	bf14      	ite	ne
 800410c:	230a      	movne	r3, #10
 800410e:	2308      	moveq	r3, #8
 8004110:	2100      	movs	r1, #0
 8004112:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004116:	6866      	ldr	r6, [r4, #4]
 8004118:	60a6      	str	r6, [r4, #8]
 800411a:	2e00      	cmp	r6, #0
 800411c:	db05      	blt.n	800412a <_printf_i+0x10e>
 800411e:	6821      	ldr	r1, [r4, #0]
 8004120:	432e      	orrs	r6, r5
 8004122:	f021 0104 	bic.w	r1, r1, #4
 8004126:	6021      	str	r1, [r4, #0]
 8004128:	d04b      	beq.n	80041c2 <_printf_i+0x1a6>
 800412a:	4616      	mov	r6, r2
 800412c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004130:	fb03 5711 	mls	r7, r3, r1, r5
 8004134:	5dc7      	ldrb	r7, [r0, r7]
 8004136:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800413a:	462f      	mov	r7, r5
 800413c:	42bb      	cmp	r3, r7
 800413e:	460d      	mov	r5, r1
 8004140:	d9f4      	bls.n	800412c <_printf_i+0x110>
 8004142:	2b08      	cmp	r3, #8
 8004144:	d10b      	bne.n	800415e <_printf_i+0x142>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	07df      	lsls	r7, r3, #31
 800414a:	d508      	bpl.n	800415e <_printf_i+0x142>
 800414c:	6923      	ldr	r3, [r4, #16]
 800414e:	6861      	ldr	r1, [r4, #4]
 8004150:	4299      	cmp	r1, r3
 8004152:	bfde      	ittt	le
 8004154:	2330      	movle	r3, #48	@ 0x30
 8004156:	f806 3c01 	strble.w	r3, [r6, #-1]
 800415a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800415e:	1b92      	subs	r2, r2, r6
 8004160:	6122      	str	r2, [r4, #16]
 8004162:	f8cd a000 	str.w	sl, [sp]
 8004166:	464b      	mov	r3, r9
 8004168:	aa03      	add	r2, sp, #12
 800416a:	4621      	mov	r1, r4
 800416c:	4640      	mov	r0, r8
 800416e:	f7ff fee7 	bl	8003f40 <_printf_common>
 8004172:	3001      	adds	r0, #1
 8004174:	d14a      	bne.n	800420c <_printf_i+0x1f0>
 8004176:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800417a:	b004      	add	sp, #16
 800417c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	f043 0320 	orr.w	r3, r3, #32
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	4832      	ldr	r0, [pc, #200]	@ (8004254 <_printf_i+0x238>)
 800418a:	2778      	movs	r7, #120	@ 0x78
 800418c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	6831      	ldr	r1, [r6, #0]
 8004194:	061f      	lsls	r7, r3, #24
 8004196:	f851 5b04 	ldr.w	r5, [r1], #4
 800419a:	d402      	bmi.n	80041a2 <_printf_i+0x186>
 800419c:	065f      	lsls	r7, r3, #25
 800419e:	bf48      	it	mi
 80041a0:	b2ad      	uxthmi	r5, r5
 80041a2:	6031      	str	r1, [r6, #0]
 80041a4:	07d9      	lsls	r1, r3, #31
 80041a6:	bf44      	itt	mi
 80041a8:	f043 0320 	orrmi.w	r3, r3, #32
 80041ac:	6023      	strmi	r3, [r4, #0]
 80041ae:	b11d      	cbz	r5, 80041b8 <_printf_i+0x19c>
 80041b0:	2310      	movs	r3, #16
 80041b2:	e7ad      	b.n	8004110 <_printf_i+0xf4>
 80041b4:	4826      	ldr	r0, [pc, #152]	@ (8004250 <_printf_i+0x234>)
 80041b6:	e7e9      	b.n	800418c <_printf_i+0x170>
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	f023 0320 	bic.w	r3, r3, #32
 80041be:	6023      	str	r3, [r4, #0]
 80041c0:	e7f6      	b.n	80041b0 <_printf_i+0x194>
 80041c2:	4616      	mov	r6, r2
 80041c4:	e7bd      	b.n	8004142 <_printf_i+0x126>
 80041c6:	6833      	ldr	r3, [r6, #0]
 80041c8:	6825      	ldr	r5, [r4, #0]
 80041ca:	6961      	ldr	r1, [r4, #20]
 80041cc:	1d18      	adds	r0, r3, #4
 80041ce:	6030      	str	r0, [r6, #0]
 80041d0:	062e      	lsls	r6, r5, #24
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	d501      	bpl.n	80041da <_printf_i+0x1be>
 80041d6:	6019      	str	r1, [r3, #0]
 80041d8:	e002      	b.n	80041e0 <_printf_i+0x1c4>
 80041da:	0668      	lsls	r0, r5, #25
 80041dc:	d5fb      	bpl.n	80041d6 <_printf_i+0x1ba>
 80041de:	8019      	strh	r1, [r3, #0]
 80041e0:	2300      	movs	r3, #0
 80041e2:	6123      	str	r3, [r4, #16]
 80041e4:	4616      	mov	r6, r2
 80041e6:	e7bc      	b.n	8004162 <_printf_i+0x146>
 80041e8:	6833      	ldr	r3, [r6, #0]
 80041ea:	1d1a      	adds	r2, r3, #4
 80041ec:	6032      	str	r2, [r6, #0]
 80041ee:	681e      	ldr	r6, [r3, #0]
 80041f0:	6862      	ldr	r2, [r4, #4]
 80041f2:	2100      	movs	r1, #0
 80041f4:	4630      	mov	r0, r6
 80041f6:	f7fb fffb 	bl	80001f0 <memchr>
 80041fa:	b108      	cbz	r0, 8004200 <_printf_i+0x1e4>
 80041fc:	1b80      	subs	r0, r0, r6
 80041fe:	6060      	str	r0, [r4, #4]
 8004200:	6863      	ldr	r3, [r4, #4]
 8004202:	6123      	str	r3, [r4, #16]
 8004204:	2300      	movs	r3, #0
 8004206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800420a:	e7aa      	b.n	8004162 <_printf_i+0x146>
 800420c:	6923      	ldr	r3, [r4, #16]
 800420e:	4632      	mov	r2, r6
 8004210:	4649      	mov	r1, r9
 8004212:	4640      	mov	r0, r8
 8004214:	47d0      	blx	sl
 8004216:	3001      	adds	r0, #1
 8004218:	d0ad      	beq.n	8004176 <_printf_i+0x15a>
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	079b      	lsls	r3, r3, #30
 800421e:	d413      	bmi.n	8004248 <_printf_i+0x22c>
 8004220:	68e0      	ldr	r0, [r4, #12]
 8004222:	9b03      	ldr	r3, [sp, #12]
 8004224:	4298      	cmp	r0, r3
 8004226:	bfb8      	it	lt
 8004228:	4618      	movlt	r0, r3
 800422a:	e7a6      	b.n	800417a <_printf_i+0x15e>
 800422c:	2301      	movs	r3, #1
 800422e:	4632      	mov	r2, r6
 8004230:	4649      	mov	r1, r9
 8004232:	4640      	mov	r0, r8
 8004234:	47d0      	blx	sl
 8004236:	3001      	adds	r0, #1
 8004238:	d09d      	beq.n	8004176 <_printf_i+0x15a>
 800423a:	3501      	adds	r5, #1
 800423c:	68e3      	ldr	r3, [r4, #12]
 800423e:	9903      	ldr	r1, [sp, #12]
 8004240:	1a5b      	subs	r3, r3, r1
 8004242:	42ab      	cmp	r3, r5
 8004244:	dcf2      	bgt.n	800422c <_printf_i+0x210>
 8004246:	e7eb      	b.n	8004220 <_printf_i+0x204>
 8004248:	2500      	movs	r5, #0
 800424a:	f104 0619 	add.w	r6, r4, #25
 800424e:	e7f5      	b.n	800423c <_printf_i+0x220>
 8004250:	080048b5 	.word	0x080048b5
 8004254:	080048c6 	.word	0x080048c6

08004258 <memmove>:
 8004258:	4288      	cmp	r0, r1
 800425a:	b510      	push	{r4, lr}
 800425c:	eb01 0402 	add.w	r4, r1, r2
 8004260:	d902      	bls.n	8004268 <memmove+0x10>
 8004262:	4284      	cmp	r4, r0
 8004264:	4623      	mov	r3, r4
 8004266:	d807      	bhi.n	8004278 <memmove+0x20>
 8004268:	1e43      	subs	r3, r0, #1
 800426a:	42a1      	cmp	r1, r4
 800426c:	d008      	beq.n	8004280 <memmove+0x28>
 800426e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004272:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004276:	e7f8      	b.n	800426a <memmove+0x12>
 8004278:	4402      	add	r2, r0
 800427a:	4601      	mov	r1, r0
 800427c:	428a      	cmp	r2, r1
 800427e:	d100      	bne.n	8004282 <memmove+0x2a>
 8004280:	bd10      	pop	{r4, pc}
 8004282:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004286:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800428a:	e7f7      	b.n	800427c <memmove+0x24>

0800428c <_sbrk_r>:
 800428c:	b538      	push	{r3, r4, r5, lr}
 800428e:	4d06      	ldr	r5, [pc, #24]	@ (80042a8 <_sbrk_r+0x1c>)
 8004290:	2300      	movs	r3, #0
 8004292:	4604      	mov	r4, r0
 8004294:	4608      	mov	r0, r1
 8004296:	602b      	str	r3, [r5, #0]
 8004298:	f7fd fae4 	bl	8001864 <_sbrk>
 800429c:	1c43      	adds	r3, r0, #1
 800429e:	d102      	bne.n	80042a6 <_sbrk_r+0x1a>
 80042a0:	682b      	ldr	r3, [r5, #0]
 80042a2:	b103      	cbz	r3, 80042a6 <_sbrk_r+0x1a>
 80042a4:	6023      	str	r3, [r4, #0]
 80042a6:	bd38      	pop	{r3, r4, r5, pc}
 80042a8:	20000310 	.word	0x20000310

080042ac <memcpy>:
 80042ac:	440a      	add	r2, r1
 80042ae:	4291      	cmp	r1, r2
 80042b0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80042b4:	d100      	bne.n	80042b8 <memcpy+0xc>
 80042b6:	4770      	bx	lr
 80042b8:	b510      	push	{r4, lr}
 80042ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042c2:	4291      	cmp	r1, r2
 80042c4:	d1f9      	bne.n	80042ba <memcpy+0xe>
 80042c6:	bd10      	pop	{r4, pc}

080042c8 <_realloc_r>:
 80042c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042cc:	4607      	mov	r7, r0
 80042ce:	4614      	mov	r4, r2
 80042d0:	460d      	mov	r5, r1
 80042d2:	b921      	cbnz	r1, 80042de <_realloc_r+0x16>
 80042d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042d8:	4611      	mov	r1, r2
 80042da:	f7ff bc4d 	b.w	8003b78 <_malloc_r>
 80042de:	b92a      	cbnz	r2, 80042ec <_realloc_r+0x24>
 80042e0:	f7ff fbde 	bl	8003aa0 <_free_r>
 80042e4:	4625      	mov	r5, r4
 80042e6:	4628      	mov	r0, r5
 80042e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042ec:	f000 f81a 	bl	8004324 <_malloc_usable_size_r>
 80042f0:	4284      	cmp	r4, r0
 80042f2:	4606      	mov	r6, r0
 80042f4:	d802      	bhi.n	80042fc <_realloc_r+0x34>
 80042f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80042fa:	d8f4      	bhi.n	80042e6 <_realloc_r+0x1e>
 80042fc:	4621      	mov	r1, r4
 80042fe:	4638      	mov	r0, r7
 8004300:	f7ff fc3a 	bl	8003b78 <_malloc_r>
 8004304:	4680      	mov	r8, r0
 8004306:	b908      	cbnz	r0, 800430c <_realloc_r+0x44>
 8004308:	4645      	mov	r5, r8
 800430a:	e7ec      	b.n	80042e6 <_realloc_r+0x1e>
 800430c:	42b4      	cmp	r4, r6
 800430e:	4622      	mov	r2, r4
 8004310:	4629      	mov	r1, r5
 8004312:	bf28      	it	cs
 8004314:	4632      	movcs	r2, r6
 8004316:	f7ff ffc9 	bl	80042ac <memcpy>
 800431a:	4629      	mov	r1, r5
 800431c:	4638      	mov	r0, r7
 800431e:	f7ff fbbf 	bl	8003aa0 <_free_r>
 8004322:	e7f1      	b.n	8004308 <_realloc_r+0x40>

08004324 <_malloc_usable_size_r>:
 8004324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004328:	1f18      	subs	r0, r3, #4
 800432a:	2b00      	cmp	r3, #0
 800432c:	bfbc      	itt	lt
 800432e:	580b      	ldrlt	r3, [r1, r0]
 8004330:	18c0      	addlt	r0, r0, r3
 8004332:	4770      	bx	lr

08004334 <_init>:
 8004334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004336:	bf00      	nop
 8004338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800433a:	bc08      	pop	{r3}
 800433c:	469e      	mov	lr, r3
 800433e:	4770      	bx	lr

08004340 <_fini>:
 8004340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004342:	bf00      	nop
 8004344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004346:	bc08      	pop	{r3}
 8004348:	469e      	mov	lr, r3
 800434a:	4770      	bx	lr
