# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/new/_2bit_up_counter_with_synch_load_enable_clear.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sim_1/new/_2bit_up_counter_with_synch_load_enable_clear_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
