Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 09:19:26 2024
| Host         : Teooff1700 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.785        0.000                      0                  300        0.110        0.000                      0                  300        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.785        0.000                      0                  300        0.110        0.000                      0                  300        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.632ns (22.254%)  route 2.208ns (77.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.648     7.093    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[5]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.314    13.878    ADT7420_i/cntr250ms_reg[5]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.632ns (22.254%)  route 2.208ns (77.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.648     7.093    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[6]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.314    13.878    ADT7420_i/cntr250ms_reg[6]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.632ns (22.254%)  route 2.208ns (77.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.648     7.093    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[7]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.314    13.878    ADT7420_i/cntr250ms_reg[7]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.632ns (22.254%)  route 2.208ns (77.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.648     7.093    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ADT7420_i/cntr250ms_reg[8]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.314    13.878    ADT7420_i/cntr250ms_reg[8]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.632ns (22.097%)  route 2.228ns (77.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.668     7.114    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[1]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.314    13.904    ADT7420_i/cntr250ms_reg[1]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.632ns (22.097%)  route 2.228ns (77.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.668     7.114    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[2]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.314    13.904    ADT7420_i/cntr250ms_reg[2]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.632ns (22.097%)  route 2.228ns (77.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.668     7.114    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[3]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.314    13.904    ADT7420_i/cntr250ms_reg[3]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.632ns (22.097%)  route 2.228ns (77.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.668     7.114    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.314    13.904    ADT7420_i/cntr250ms_reg[4]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 ADT7420_i/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.772ns (24.811%)  route 2.340ns (75.189%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  ADT7420_i/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/ena_reg/Q
                         net (fo=9, routed)           1.314     5.908    ADT7420_i/i2c_master_inst/busy_reg_2
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.100     6.008 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[6]_i_2/O
                         net (fo=3, routed)           0.819     6.828    ADT7420_i/i2c_master_inst/FSM_onehot_state[6]_i_2_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I1_O)        0.234     7.062 r  ADT7420_i/i2c_master_inst/sda_int_i_6/O
                         net (fo=1, routed)           0.206     7.268    ADT7420_i/i2c_master_inst/sda_int4_out
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.097     7.365 r  ADT7420_i/i2c_master_inst/sda_int_i_1/O
                         net (fo=1, routed)           0.000     7.365    ADT7420_i/i2c_master_inst/sda_int_i_1_n_0
    SLICE_X3Y98          FDPE                                         r  ADT7420_i/i2c_master_inst/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y98          FDPE                                         r  ADT7420_i/i2c_master_inst/sda_int_reg/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X3Y98          FDPE (Setup_fdpe_C_D)        0.030    14.222    ADT7420_i/i2c_master_inst/sda_int_reg
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 ADT7420_i/cntr250ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.632ns (22.956%)  route 2.121ns (77.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ADT7420_i/cntr250ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/cntr250ms_reg[4]/Q
                         net (fo=2, routed)           0.874     5.468    ADT7420_i/cntr250ms[4]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.097     5.565 f  ADT7420_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.305     5.870    ADT7420_i/cntr250ms[24]_i_5_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.967 f  ADT7420_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.381     6.348    ADT7420_i/cntr250ms[24]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.097     6.445 r  ADT7420_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.561     7.007    ADT7420_i/cntr250ms[24]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  ADT7420_i/cntr250ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220    13.998    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  ADT7420_i/cntr250ms_reg[10]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.314    13.878    ADT7420_i/cntr250ms_reg[10]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.676%)  route 0.127ns (26.324%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.605     1.524    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ADT7420_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ADT7420_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.126     1.791    ADT7420_i/cntr250ms[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  ADT7420_i/cntr250ms0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.952    ADT7420_i/cntr250ms0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  ADT7420_i/cntr250ms0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.006    ADT7420_i/p_1_in[17]
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ADT7420_i/cntr250ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.263%)  route 0.127ns (25.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.605     1.524    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ADT7420_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ADT7420_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.126     1.791    ADT7420_i/cntr250ms[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  ADT7420_i/cntr250ms0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.952    ADT7420_i/cntr250ms0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.017 r  ADT7420_i/cntr250ms0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.017    ADT7420_i/p_1_in[19]
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ADT7420_i/cntr250ms_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.572%)  route 0.337ns (64.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.337     1.996    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.045     2.041 r  ADT7420_i/i2c_master_inst/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.041    ADT7420_i/i2c_master_inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.875     2.040    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.104     1.898    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.985%)  route 0.317ns (63.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[7]/Q
                         net (fo=7, routed)           0.317     1.981    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.045     2.026 r  ADT7420_i/i2c_master_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    ADT7420_i/i2c_master_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.092     1.883    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.391ns (75.506%)  route 0.127ns (24.494%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.605     1.524    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ADT7420_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ADT7420_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.126     1.791    ADT7420_i/cntr250ms[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  ADT7420_i/cntr250ms0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.952    ADT7420_i/cntr250ms0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.042 r  ADT7420_i/cntr250ms0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.042    ADT7420_i/p_1_in[18]
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ADT7420_i/cntr250ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.391ns (75.506%)  route 0.127ns (24.494%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.605     1.524    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ADT7420_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ADT7420_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.126     1.791    ADT7420_i/cntr250ms[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  ADT7420_i/cntr250ms0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.952    ADT7420_i/cntr250ms0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.042 r  ADT7420_i/cntr250ms0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.042    ADT7420_i/p_1_in[20]
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ADT7420_i/cntr250ms_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ADT7420_i/cntr250ms_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr250ms_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.394ns (75.647%)  route 0.127ns (24.353%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.605     1.524    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ADT7420_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ADT7420_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.126     1.791    ADT7420_i/cntr250ms[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  ADT7420_i/cntr250ms0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.952    ADT7420_i/cntr250ms0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.991 r  ADT7420_i/cntr250ms0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.991    ADT7420_i/cntr250ms0_carry__3_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.045 r  ADT7420_i/cntr250ms0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.045    ADT7420_i/p_1_in[21]
    SLICE_X0Y101         FDRE                                         r  ADT7420_i/cntr250ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.872     2.037    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ADT7420_i/cntr250ms_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ADT7420_i/cntr250ms_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.517    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y100         FDPE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.331     1.990    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.035 r  ADT7420_i/i2c_master_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     2.035    ADT7420_i/i2c_master_inst/busy_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  ADT7420_i/i2c_master_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.875     2.040    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ADT7420_i/i2c_master_inst/busy_reg/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.091     1.885    ADT7420_i/i2c_master_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.758%)  route 0.334ns (64.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.334     1.994    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.039 r  ADT7420_i/i2c_master_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    ADT7420_i/i2c_master_inst/bit_cnt[0]_i_1_n_0
    SLICE_X5Y99          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.875     2.040    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDPE (Hold_fdpe_C_D)         0.092     1.886    ADT7420_i/i2c_master_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.572%)  route 0.337ns (64.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.337     1.996    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.041 r  ADT7420_i/i2c_master_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.041    ADT7420_i/i2c_master_inst/bit_cnt[2]_i_1_n_0
    SLICE_X5Y99          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.875     2.040    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDPE (Hold_fdpe_C_D)         0.092     1.886    ADT7420_i/i2c_master_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     DIN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     DIN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     DIN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     DIN_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     DIN_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     DIN_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     DIN_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     DIN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     TX_START_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     DIN_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     DIN_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     DIN_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     DIN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     DIN_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     DIN_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     DIN_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     DIN_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     DIN_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_i/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 3.609ns (49.383%)  route 3.699ns (50.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.253    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  UART_TX_i/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.313     4.566 r  UART_TX_i/tx_reg_reg/Q
                         net (fo=1, routed)           3.699     8.264    TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.296    11.560 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    11.560    TX
    D4                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.764ns (55.451%)  route 3.024ns (44.549%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.253    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.341     4.594 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           1.091     5.684    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[8]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.095     5.779 f  ADT7420_i/i2c_master_inst/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.933     7.713    SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.328    11.041 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.041    SDA
    C15                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/i2c_master_inst/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.673ns (55.607%)  route 2.932ns (44.393%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.299     4.230    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.393     4.623 r  ADT7420_i/i2c_master_inst/scl_ena_reg/Q
                         net (fo=2, routed)           0.382     5.005    ADT7420_i/i2c_master_inst/scl_ena_reg_n_0
    SLICE_X8Y100         LUT2 (Prop_lut2_I0_O)        0.097     5.102 f  ADT7420_i/i2c_master_inst/SCL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.550     7.652    SCL_IOBUF_inst/T
    C14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.183    10.834 r  SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.834    SCL
    C14                                                               r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 3.516ns (61.488%)  route 2.202ns (38.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ADT7420_i/TEMP_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/TEMP_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.202     6.797    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.175     9.971 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.971    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.669ns  (logic 3.519ns (62.072%)  route 2.150ns (37.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.253    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ADT7420_i/TEMP_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  ADT7420_i/TEMP_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.150     6.743    lopt_10
    U16                  OBUF (Prop_obuf_I_O)         3.178     9.921 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.921    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 3.604ns (64.254%)  route 2.005ns (35.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ADT7420_i/TEMP_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.313     4.567 r  ADT7420_i/TEMP_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.005     6.572    lopt_9
    U17                  OBUF (Prop_obuf_I_O)         3.291     9.863 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.863    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.571ns  (logic 3.515ns (63.097%)  route 2.056ns (36.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ADT7420_i/TEMP_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/TEMP_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.056     6.650    lopt_8
    V17                  OBUF (Prop_obuf_I_O)         3.174     9.825 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.825    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 3.511ns (64.898%)  route 1.899ns (35.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/TEMP_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.899     6.494    lopt_11
    V16                  OBUF (Prop_obuf_I_O)         3.170     9.664 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.664    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.402ns  (logic 3.515ns (65.065%)  route 1.887ns (34.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/TEMP_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.887     6.482    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.174     9.656 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.656    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 3.518ns (65.425%)  route 1.859ns (34.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.322     4.254    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  ADT7420_i/TEMP_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.859     6.454    lopt_12
    T15                  OBUF (Prop_obuf_I_O)         3.177     9.630 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.630    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.400ns (77.961%)  route 0.396ns (22.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  ADT7420_i/TEMP_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ADT7420_i/TEMP_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.083    lopt_4
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.319 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.319    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.415ns (77.098%)  route 0.420ns (22.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  ADT7420_i/TEMP_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ADT7420_i/TEMP_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.420     2.108    lopt_6
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.359 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.359    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.385ns (73.278%)  route 0.505ns (26.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  ADT7420_i/TEMP_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ADT7420_i/TEMP_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.188    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.409 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.409    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.416ns (75.035%)  route 0.471ns (24.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  ADT7420_i/TEMP_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ADT7420_i/TEMP_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.471     2.159    lopt_7
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.411 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.411    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.417ns (73.481%)  route 0.511ns (26.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  ADT7420_i/TEMP_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ADT7420_i/TEMP_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.511     2.194    lopt_5
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.447 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.447    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.373ns (66.511%)  route 0.691ns (33.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ADT7420_i/TEMP_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.691     2.356    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.588 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.588    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.396ns (66.857%)  route 0.692ns (33.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ADT7420_i/TEMP_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.692     2.356    lopt_12
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.611 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.611    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.389ns (66.209%)  route 0.709ns (33.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ADT7420_i/TEMP_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.373    lopt_11
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.622 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.622    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.393ns (66.265%)  route 0.709ns (33.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  ADT7420_i/TEMP_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ADT7420_i/TEMP_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.374    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.626 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.626    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.426ns (65.362%)  route 0.756ns (34.638%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.518    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.161     1.820    ADT7420_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  ADT7420_i/i2c_master_inst/SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.595     2.460    SDA_IOBUF_inst/I
    C15                  OBUFT (Prop_obuft_I_O)       1.240     3.700 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.700    SDA
    C15                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/busy_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 1.423ns (34.332%)  route 2.721ns (65.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          1.007     4.144    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y98          FDCE                                         f  ADT7420_i/i2c_master_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ADT7420_i/i2c_master_inst/busy_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[3]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rd_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.423ns (35.162%)  route 2.623ns (64.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.909     4.046    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X4Y97          FDCE                                         f  ADT7420_i/i2c_master_inst/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.217     3.995    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  ADT7420_i/i2c_master_inst/data_rd_reg[7]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/sda_int_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.927ns  (logic 1.423ns (36.229%)  route 2.504ns (63.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.714     3.040    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y100         LUT1 (Prop_lut1_I0_O)        0.097     3.137 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.790     3.927    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X3Y98          FDPE                                         f  ADT7420_i/i2c_master_inst/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.220     3.998    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y98          FDPE                                         r  ADT7420_i/i2c_master_inst/sda_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.290ns (33.980%)  route 0.564ns (66.020%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.564     0.810    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.855 r  ADT7420_i/i2c_master_inst/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     0.855    ADT7420_i/i2c_master_inst/data_clk_prev_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.868     2.034    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_prev_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.290ns (32.325%)  route 0.608ns (67.675%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.608     0.854    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.045     0.899 r  ADT7420_i/i2c_master_inst/enable_i_1/O
                         net (fo=1, routed)           0.000     0.899    ADT7420_i/i2c_master_inst_n_1
    SLICE_X6Y97          FDRE                                         r  ADT7420_i/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.875     2.040    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  ADT7420_i/enable_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.335ns (35.560%)  route 0.608ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.448     0.693    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.045     0.738 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_2/O
                         net (fo=1, routed)           0.160     0.898    ADT7420_i/i2c_master_inst/data_rx[0]_i_2_n_0
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.943 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.943    ADT7420_i/i2c_master_inst/data_rx[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.290ns (29.961%)  route 0.679ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.124     0.969    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.290ns (29.961%)  route 0.679ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.124     0.969    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.290ns (29.961%)  route 0.679ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.124     0.969    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.290ns (29.961%)  route 0.679ns (70.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.124     0.969    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[3]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/addr_rw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.290ns (29.934%)  route 0.680ns (70.066%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.125     0.970    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/addr_rw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/addr_rw_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.290ns (29.934%)  route 0.680ns (70.066%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.125     0.970    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.290ns (29.934%)  route 0.680ns (70.066%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.555     0.801    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  ADT7420_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.125     0.970    ADT7420_i/i2c_master_inst/addr_rw0
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.878     2.043    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[5]/C





