
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017686                       # Number of seconds simulated
sim_ticks                                 17685594000                       # Number of ticks simulated
final_tick                                17685594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 234326                       # Simulator instruction rate (inst/s)
host_op_rate                                   234350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205231781                       # Simulator tick rate (ticks/s)
host_mem_usage                                 811812                       # Number of bytes of host memory used
host_seconds                                    86.17                       # Real time elapsed on the host
sim_insts                                    20192780                       # Number of instructions simulated
sim_ops                                      20194844                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         810624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             843968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13187                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1885376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45835271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47720648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1885376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1885376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1885376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45835271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47720648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13187                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13187                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 843968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  843968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17685543500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13187                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.868208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.576749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.902895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2079     62.41%     62.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           63      1.89%     64.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70      2.10%     66.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      1.38%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          484     14.53%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          567     17.02%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.18%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.09%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3331                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        33344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       810624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1885376.312494791113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45835271.351360887289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17830250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    447051500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34223.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35295.40                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    217625500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               464881750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16503.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35253.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1341134.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11830980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6273135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                47038320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         229260720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            126340500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9706560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1149009420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        34772640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3548819940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5163052215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            291.935471                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          17383287500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3749500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      96980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14772943250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     90598500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     201562750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2519760000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12009480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6368010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47116860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         231719280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            126810750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              9665280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1168237800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29621280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3540593160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5172141900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            292.449431                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          17382189000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3332000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      98020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14743267250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     77081500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     201922750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2561970500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3362350                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2260366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               838                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1848070                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1445287                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.205209                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  500745                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 89                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             265                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 34                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              231                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         35371189                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3018537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20213104                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3362350                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1946066                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      32302320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1716                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           605                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3005023                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   430                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           35322332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.572369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.596080                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29947565     84.78%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1001343      2.83%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   897759      2.54%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   855239      2.42%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   655188      1.85%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   699375      1.98%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   563806      1.60%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   262072      0.74%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   439985      1.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             35322332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.095059                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.571457                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   189990                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              32606127                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      1514                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2524080                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    621                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1444687                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   244                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               20198900                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   625                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    621                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   207109                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                20595030                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2049                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    381554                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14135969                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20196070                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              12008632                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     32                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1424                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            26165863                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              93436171                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26642341                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              26164206                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1656                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19813702                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2802647                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              702197                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            129134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20195440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  46                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20195464                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined             641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      35322332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.571748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.653563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18217652     51.58%     51.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14142470     40.04%     91.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2833770      8.02%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              128306      0.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 134      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35322332                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16690554     82.65%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   60      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2802646     13.88%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              702180      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20195464                       # Type of FU issued
system.cpu.iq.rate                           0.570958                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           75713228                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20196118                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20195178                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20195441                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           300006                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          164                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           36                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    621                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2422                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   315                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20195486                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               166                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2802647                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               702197                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 28                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   315                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            190                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          414                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  604                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20195277                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2802596                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               187                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3504781                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3358746                       # Number of branches executed
system.cpu.iew.exec_stores                     702185                       # Number of stores executed
system.cpu.iew.exec_rate                     0.570953                       # Inst execution rate
system.cpu.iew.wb_sent                       20195214                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20195194                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6331554                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10468357                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.570950                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.604828                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             638                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               601                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     35321711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.571740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.627685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17635909     49.93%     49.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15301444     43.32%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2259798      6.40%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       124436      0.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          124      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     35321711                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             20192780                       # Number of instructions committed
system.cpu.commit.committedOps               20194844                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3504644                       # Number of memory references committed
system.cpu.commit.loads                       2802483                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    3358696                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18236833                       # Number of committed integer instructions.
system.cpu.commit.function_calls               500260                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16690139     82.65%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              60      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2802483     13.88%     96.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         702145      3.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20194844                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     55517037                       # The number of ROB reads
system.cpu.rob.rob_writes                    40391585                       # The number of ROB writes
system.cpu.timesIdled                             411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    20192780                       # Number of Instructions Simulated
system.cpu.committedOps                      20194844                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.751675                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.751675                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.570882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.570882                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25138445                       # number of integer regfile reads
system.cpu.int_regfile_writes                14176894                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  68993176                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11987508                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3504983                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     69                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.231922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3188469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31479                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.288764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.231922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6440585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6440585                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2483514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2483514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       673442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         673442                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      3156956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3156956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3156956                       # number of overall hits
system.cpu.dcache.overall_hits::total         3156956                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18944                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        28619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28619                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        47563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        47563                       # number of overall misses
system.cpu.dcache.overall_misses::total         47563                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    256600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256600500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1774698000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1774698000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2031298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2031298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2031298500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2031298500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2502458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2502458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3204519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3204519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3204519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3204519                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007570                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040764                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014842                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13545.212204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13545.212204                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62011.181383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62011.181383                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42707.535269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42707.535269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42707.535269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42707.535269                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30383                       # number of writebacks
system.cpu.dcache.writebacks::total             30383                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16049                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16084                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18909                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12570                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31479                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    235617000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    235617000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1105997500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1105997500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1341614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1341614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1341614500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1341614500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009823                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12460.574330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12460.574330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87987.072395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87987.072395                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42619.349408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42619.349408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42619.349408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42619.349408                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30455                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           264.291057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3004877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5216.800347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   264.291057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.516193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.516193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6010622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6010622                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3004301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3004301                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3004301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3004301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3004301                       # number of overall hits
system.cpu.icache.overall_hits::total         3004301                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          722                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           722                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          722                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            722                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          722                       # number of overall misses
system.cpu.icache.overall_misses::total           722                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54509500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54509500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     54509500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54509500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54509500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54509500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3005023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3005023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3005023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3005023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3005023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3005023                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75497.922438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75497.922438                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75497.922438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75497.922438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75497.922438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75497.922438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          172                       # number of writebacks
system.cpu.icache.writebacks::total               172                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          578                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45893000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45893000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79399.653979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79399.653979                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79399.653979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79399.653979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79399.653979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79399.653979                       # average overall mshr miss latency
system.cpu.icache.replacements                    172                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11060.117522                       # Cycle average of tags in use
system.l2.tags.total_refs                       62645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.750872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       260.087308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10800.030214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.329591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.337528                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12876                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.402405                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514394                       # Number of tag accesses
system.l2.tags.data_accesses                   514394                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        30383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30383                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              167                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         18794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18794                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18809                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18865                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data               18809                       # number of overall hits
system.l2.overall_hits::total                   18865                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           12555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12555                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12670                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13192                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             12670                       # number of overall misses
system.l2.overall_misses::total                 13192                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1086979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1086979500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44410000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44410000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data      9889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9889500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     44410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1096869000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1141279000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44410000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1096869000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1141279000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        30383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          167                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         12570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32057                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32057                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998807                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.903114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.903114                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.903114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.402491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.903114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.402491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411517                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86577.419355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86577.419355                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85076.628352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85076.628352                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85995.652174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85995.652174                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 85076.628352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86572.138911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86512.962401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85076.628352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86572.138911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86512.962401                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        12555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12555                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13188                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    961429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    961429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     39210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    969919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1009129500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    969919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1009129500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005870                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.402363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.402363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411392                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76577.419355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76577.419355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75114.942529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75114.942529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76486.486486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76486.486486                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75114.942529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76576.622454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76518.767061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75114.942529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76576.622454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76518.767061                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         13187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                631                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12555                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           632                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       843904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  843904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13187                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           70480750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        62684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17685594000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3959168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4007040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001529                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32008     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32057                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           61897000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            864000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47220496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
