The following files were generated for 'fir5_70M63' in directory
E:\6-RSR-1G\8-liuwei\PSR_DDC_150M_V1.0\ipcore_dir\

Opens the IP Customization GUI:
   Allows the user to customize or recustomize the IP instance.

   * fir5_70M63.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fir5_70M63.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fir5_70M63.ngc
   * fir5_70M63.v
   * fir5_70M63.veo
   * fir5_70M63COEFF_auto0_0.mif
   * fir5_70M63COEFF_auto0_1.mif
   * fir5_70M63COEFF_auto0_2.mif
   * fir5_70M63COEFF_auto0_3.mif
   * fir5_70M63filt_decode_rom.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fir5_70M63.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fir5_70M63.asy
   * fir5_70M63.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * fir5_70M63.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fir5_70M63_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * fir5_70M63.gise
   * fir5_70M63.xise

Deliver Readme:
   Readme file for the IP.

   * fir5_70M63_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fir5_70M63_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

