{"vcs1":{"timestamp_begin":1684265968.557079376, "rt":1.30, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684265969.954109702, "rt":1.25, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684265971.292690873, "rt":0.49, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265967.905447484}
{"VCS_COMP_START_TIME": 1684265967.905447484}
{"VCS_COMP_END_TIME": 1684265973.336624169}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211888}}
