# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 409.5 6.4e-05 512 0.033 410 237568 28.1651 8.29446 86.0717 258.655 381.439 381.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 409.5 6.4e-05 512 0.033 410 239616 28.2626 8.33968 100.689 259.982 397.521 397.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 409.5 6.4e-05 512 0.033 410 245760 27.792 8.36813 108.736 261.357 406.504 406.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 409.5 6.4e-05 512 0.033 410 233472 27.9474 8.18586 95.8324 255.649 387.861 388.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 409.5 6.4e-05 512 0.033 410 230400 28.6861 8.29645 95.3812 257.939 390.551 390.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 409.5 6.4e-05 512 0.033 410 243712 27.7269 8.33312 104.276 260.029 400.606 400.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 409.5 6.4e-05 512 0.033 410 230400 28.6834 8.29152 99.0718 257.798 394.092 394.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 409.5 6.4e-05 512 0.033 410 229376 27.7387 8.07885 95.9049 252.961 384.928 385.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 409.5 6.4e-05 512 0.033 410 221184 27.5016 7.92909 93.0796 247.507 376.268 376.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 409.5 6.4e-05 512 0.033 410 230400 28.7099 8.29645 103.973 257.815 399.043 399.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 409.5 6.4e-05 512 0.033 410 196608 28.7543 7.72454 104.203 242.287 383.214 383.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 409.5 6.4e-05 512 0.033 405 241664 28.2454 8.35824 86.9655 261.131 384.944 385.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 409.5 6.4e-05 512 0.033 405 240640 28.3639 8.37507 85.5732 261.388 383.948 384.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 409.5 6.4e-05 512 0.033 405 239616 28.2464 8.32032 85.0722 259.956 381.841 382.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 409.5 6.4e-05 512 0.033 405 236544 28.4766 8.3319 86.1846 259.769 383.01 383.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 409.5 6.4e-05 512 0.033 405 237568 28.1451 8.29738 87.2818 258.408 382.383 382.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 409.5 6.4e-05 512 0.033 405 239616 28.2416 8.33901 102.312 259.812 398.952 399.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 409.5 6.4e-05 512 0.033 405 235520 28.8523 8.36198 97.8809 261.17 396.509 396.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 409.5 6.4e-05 512 0.033 405 233472 27.8994 8.17766 104.431 255.921 396.677 396.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 409.5 6.4e-05 512 0.033 405 230400 28.7125 8.29562 102.474 257.966 397.7 397.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 409.5 6.4e-05 512 0.033 405 229376 29.1028 8.32621 102.602 260.061 400.335 400.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 409.5 6.4e-05 512 0.033 405 230400 28.6991 11.4354 101.611 258.006 399.999 400.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 409.5 6.4e-05 512 0.033 405 229376 27.7438 8.07408 96.9661 253.151 386.177 386.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 409.5 6.4e-05 512 0.033 405 221184 27.4881 7.93779 109.753 247.712 393.144 393.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 409.5 6.4e-05 512 0.033 405 230400 28.7149 8.29366 114.191 258.031 409.48 409.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 409.5 6.4e-05 512 0.033 405 196608 28.7637 7.72614 90.4448 242.098 369.286 369.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 409.5 6.4e-05 512 0.033 420 241664 28.612 8.35315 83.3799 261.349 382.249 382.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 409.5 6.4e-05 512 0.033 420 240640 28.3548 8.37296 93.4416 261.106 391.518 391.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 409.5 6.4e-05 512 0.033 420 239616 28.1989 8.32509 87.0706 260.027 383.874 384.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 409.5 6.4e-05 512 0.033 420 236544 28.4488 8.32941 87.7365 259.714 384.472 384.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 409.5 6.4e-05 512 0.033 420 237568 28.1851 8.2985 88.322 258.403 383.456 383.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 409.5 6.4e-05 512 0.033 420 239616 28.2313 8.34032 112.256 259.969 409.045 409.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 409.5 6.4e-05 512 0.033 420 239616 28.211 8.33946 78.1712 259.834 374.806 374.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 409.5 6.4e-05 512 0.033 420 235520 28.8438 8.3703 105.791 261.535 404.791 404.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 409.5 6.4e-05 512 0.033 420 225280 29.873 8.35789 71.3596 261.433 371.266 371.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 409.5 6.4e-05 512 0.033 420 233472 27.9107 8.17629 98.271 255.927 390.53 390.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 409.5 6.4e-05 512 0.033 420 221184 27.4937 7.92986 67.9189 247.488 351.079 351.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 409.5 6.4e-05 512 0.033 420 230400 28.6878 8.30019 101.575 257.991 396.798 396.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 409.5 6.4e-05 512 0.033 420 230400 28.7338 8.29235 71.5556 257.817 366.65 366.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 409.5 6.4e-05 512 0.033 420 229376 29.1047 8.32592 127.712 260.005 425.391 425.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 409.5 6.4e-05 512 0.033 420 200704 30.0122 8.01088 76.1437 250.313 364.729 364.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 409.5 6.4e-05 512 0.033 420 230400 28.7094 8.29072 124.85 257.977 420.075 420.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 409.5 6.4e-05 512 0.033 420 215040 28.0757 7.93805 78.4472 247.543 362.256 362.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 409.5 6.4e-05 512 0.033 420 229376 27.7325 8.07642 119.967 252.963 408.982 409.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 409.5 6.4e-05 512 0.033 420 196608 28.7716 7.72778 69.9431 242.231 348.927 349.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 409.5 6.4e-05 512 0.033 420 221184 27.4685 7.93395 100.896 247.546 384.094 384.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 409.5 6.4e-05 512 0.033 420 196608 26.5979 7.39942 64.2879 231.381 329.916 330.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 409.5 6.4e-05 512 0.033 420 230400 28.733 8.2944 109.771 257.849 404.901 405.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 409.5 6.4e-05 512 0.033 420 204800 27.8713 7.70499 73.2811 241.017 350.129 350.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 409.5 6.4e-05 512 0.033 408 237568 28.5827 8.35994 81.1018 261.119 379.408 379.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 409.5 6.4e-05 512 0.033 408 240640 28.3608 8.37987 86.2937 261.143 384.428 384.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 409.5 6.4e-05 512 0.033 408 233472 28.7789 8.33056 83.4576 259.722 380.537 380.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 409.5 6.4e-05 512 0.033 408 221184 29.1021 8.17971 52.6386 255.925 346.09 346.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 409.5 6.4e-05 512 0.033 408 236544 28.4126 8.33126 97.8856 259.806 394.683 394.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 409.5 6.4e-05 512 0.033 408 229376 29.1259 8.33024 60.4117 259.818 357.931 358.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 409.5 6.4e-05 512 0.033 408 229376 28.8651 8.29094 91.1927 258.66 387.254 387.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 409.5 6.4e-05 512 0.033 408 212992 29.4404 8.07251 57.2625 253.145 348.168 348.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 409.5 6.4e-05 512 0.033 408 230400 29.048 8.3415 100.541 259.739 397.915 398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 409.5 6.4e-05 512 0.033 408 221184 29.9969 8.34019 69.7246 260.024 368.335 368.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 409.5 6.4e-05 512 0.033 408 235520 28.8876 8.36966 97.6515 261.206 396.383 396.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 409.5 6.4e-05 512 0.033 408 225280 29.8996 8.35734 67.9209 261.417 367.845 368.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 409.5 6.4e-05 512 0.033 408 221184 29.0405 8.17901 117.717 255.921 411.103 411.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 409.5 6.4e-05 512 0.033 408 196608 29.8977 7.93459 69.8757 247.721 355.687 355.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 409.5 6.4e-05 512 0.033 408 230400 28.6942 8.2985 121.491 257.787 416.518 416.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 409.5 6.4e-05 512 0.033 408 230400 28.7649 8.29235 82.1887 257.806 377.307 377.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 409.5 6.4e-05 512 0.033 408 229376 29.1014 8.32762 118.09 260.007 415.78 415.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 409.5 6.4e-05 512 0.033 408 200704 30.0377 8.00765 69.1996 250.267 357.761 357.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 409.5 6.4e-05 512 0.033 408 230400 28.6885 8.28618 115.438 257.976 410.634 410.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 409.5 6.4e-05 512 0.033 408 215040 28.0606 7.93875 70.7458 247.754 354.744 354.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 409.5 6.4e-05 512 0.033 408 212992 29.3841 8.07446 102.057 252.951 392.711 392.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 409.5 6.4e-05 512 0.033 408 196608 28.7711 7.7281 66.731 242.22 345.7 345.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 409.5 6.4e-05 512 0.033 425 233472 28.9614 8.3575 91.3691 261.136 390.075 390.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 409.5 6.4e-05 512 0.033 425 235520 28.8891 8.37683 81.5797 261.387 380.477 380.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 409.5 6.4e-05 512 0.033 425 235520 28.8713 8.36608 54.7518 261.416 353.657 353.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 409.5 6.4e-05 512 0.033 425 233472 28.7618 8.3265 87.3937 259.984 384.713 384.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 409.5 6.4e-05 512 0.033 425 221184 29.0709 8.17891 54.1722 255.619 347.288 347.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 409.5 6.4e-05 512 0.033 425 229376 29.1339 8.33597 92.5018 259.711 389.934 390.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 409.5 6.4e-05 512 0.033 425 229376 29.1193 8.33331 59.2523 259.745 356.691 356.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 409.5 6.4e-05 512 0.033 425 229376 28.8824 8.29766 95.1218 258.584 391.133 391.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 409.5 6.4e-05 512 0.033 425 212992 29.4179 8.0783 60.2816 253.173 351.197 351.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 409.5 6.4e-05 512 0.033 425 230400 29.0373 8.3313 102.421 259.75 399.793 399.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 409.5 6.4e-05 512 0.033 425 221184 29.9543 8.33331 71.5894 260.08 370.207 370.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 409.5 6.4e-05 512 0.033 425 235520 28.8412 8.36813 101.843 261.17 400.471 400.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 409.5 6.4e-05 512 0.033 425 225280 29.8784 8.35306 69.3537 261.414 369.252 369.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 409.5 6.4e-05 512 0.033 425 221184 29.059 8.17802 117.615 255.896 410.994 411.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 409.5 6.4e-05 512 0.033 425 196608 29.8927 7.92781 70.0891 247.444 355.606 355.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 409.5 6.4e-05 512 0.033 425 230400 28.6838 8.29648 122.768 257.745 417.739 417.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 409.5 6.4e-05 512 0.033 425 230400 28.7483 8.29888 82.7594 258.062 378.119 378.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 409.5 6.4e-05 512 0.033 425 229376 29.1119 9.57235 118.142 260.019 417.095 417.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 409.5 6.4e-05 512 0.033 425 200704 30.007 8.0079 67.9508 250.457 356.669 356.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 409.5 6.4e-05 512 0.033 425 230400 28.6769 8.29632 114.279 257.762 409.27 409.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 409.5 6.4e-05 512 0.033 425 215040 28.0671 7.94214 72.6473 247.721 356.622 356.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 409.5 6.4e-05 512 0.033 425 212992 29.3828 8.07302 101.652 253.197 392.555 392.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 409.5 6.4e-05 512 0.033 425 196608 28.7754 7.72506 66.7497 242.444 345.944 346.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 409.5 6.4e-05 512 0.033 416 237568 28.5922 8.35318 80.395 261.174 378.764 378.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 409.5 6.4e-05 512 0.033 416 229376 28.8977 8.29584 51.5305 258.39 347.358 347.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 409.5 6.4e-05 512 0.033 416 235520 28.8917 8.37837 81.7702 261.319 380.607 380.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 409.5 6.4e-05 512 0.033 416 235520 28.8528 8.36429 54.6782 261.171 353.316 353.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 409.5 6.4e-05 512 0.033 416 233472 28.7803 8.32512 88.1152 259.814 385.292 385.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 409.5 6.4e-05 512 0.033 416 221184 29.0963 8.17818 55.3158 255.927 348.766 348.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 409.5 6.4e-05 512 0.033 416 236544 28.4697 8.33504 87.6337 259.77 384.468 384.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 409.5 6.4e-05 512 0.033 416 229376 29.1289 8.32131 55.4714 259.991 353.163 353.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 409.5 6.4e-05 512 0.033 416 236544 28.4512 8.34013 47.8389 260.101 344.974 345.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 409.5 6.4e-05 512 0.033 416 229376 28.8825 8.29405 85.7064 258.587 381.72 381.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 409.5 6.4e-05 512 0.033 416 212992 29.4057 8.07606 54.9075 252.997 345.633 345.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 409.5 6.4e-05 512 0.033 416 196608 29.9117 7.9319 42.4036 247.738 328.231 328.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 409.5 6.4e-05 512 0.033 416 230400 29.018 8.34259 124.12 259.775 421.51 421.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 409.5 6.4e-05 512 0.033 416 221184 29.9689 8.33414 78.73 259.775 377.054 377.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 409.5 6.4e-05 512 0.033 416 221184 29.9944 8.34355 65.9274 260.099 364.608 364.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 409.5 6.4e-05 512 0.033 416 235520 28.8429 8.36918 120.624 261.138 419.216 419.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 409.5 6.4e-05 512 0.033 416 225280 29.8701 8.36214 78.5224 261.437 378.437 378.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 409.5 6.4e-05 512 0.033 416 215040 28.0725 7.93773 61.6892 247.547 345.493 345.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 409.5 6.4e-05 512 0.033 416 221184 29.0443 8.18381 106.053 255.929 399.45 399.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 409.5 6.4e-05 512 0.033 416 196608 29.9063 7.92781 63.6838 247.689 349.458 349.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 409.5 6.4e-05 512 0.033 416 184320 30.8862 7.93248 50.4556 247.786 337.303 337.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 409.5 6.4e-05 512 0.033 416 230400 28.688 8.30246 110.427 257.96 405.634 405.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 409.5 6.4e-05 512 0.033 416 230400 28.7229 8.29203 76.9512 258.007 372.226 372.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 409.5 6.4e-05 512 0.033 416 230400 28.7902 8.30947 64.2507 258.099 359.699 359.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 409.5 6.4e-05 512 0.033 416 229376 29.1091 8.32717 105.453 259.999 403.139 403.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 409.5 6.4e-05 512 0.033 416 200704 30.0319 8.0023 66.9789 250.269 355.529 355.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 409.5 6.4e-05 512 0.033 416 215040 30.6441 8.3415 59.1608 260.208 358.604 358.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 409.5 6.4e-05 512 0.033 416 230400 28.6811 8.29142 105.665 257.797 400.681 400.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 409.5 6.4e-05 512 0.033 416 215040 28.07 7.93962 70.0423 247.476 353.779 353.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 409.5 6.4e-05 512 0.033 416 184320 30.9813 7.95443 51.7197 247.83 338.729 338.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 409.5 6.4e-05 512 0.033 416 212992 29.4277 8.07235 96.5473 252.96 387.256 387.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 409.5 6.4e-05 512 0.033 416 196608 28.7847 7.72915 61.8366 242.059 340.654 340.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 409.5 6.4e-05 512 0.033 416 147456 31.0086 7.39792 42.6458 231.193 312.505 312.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 409.5 6.4e-05 512 0.033 440 237568 28.5907 8.35542 86.0887 261.132 384.418 384.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 409.5 6.4e-05 512 0.033 440 229376 28.8854 8.33184 57.902 258.637 354.003 354.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 409.5 6.4e-05 512 0.033 440 235520 28.8791 8.38246 97.1543 261.182 395.838 396.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 409.5 6.4e-05 512 0.033 440 235520 28.8709 8.37792 64.1621 261.383 363.042 363.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 409.5 6.4e-05 512 0.033 440 230400 28.7305 8.2903 52.3628 257.993 347.621 347.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 409.5 6.4e-05 512 0.033 440 233472 28.7395 8.32723 89.7652 259.706 386.785 386.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 409.5 6.4e-05 512 0.033 440 221184 29.0988 8.18979 56.5259 255.898 349.961 350.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 409.5 6.4e-05 512 0.033 440 221184 29.966 8.33536 46.5771 260.053 345.176 345.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 409.5 6.4e-05 512 0.033 440 236544 28.4334 8.33555 127.697 259.802 424.507 424.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 409.5 6.4e-05 512 0.033 440 229376 29.1243 8.32739 80.0886 259.741 377.531 377.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 409.5 6.4e-05 512 0.033 440 236544 28.4651 8.34285 68.1162 260.099 365.274 365.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 409.5 6.4e-05 512 0.033 440 229376 28.8669 8.29843 116.382 258.649 412.442 412.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 409.5 6.4e-05 512 0.033 440 212992 29.4181 8.07235 71.6616 253.136 362.534 362.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 409.5 6.4e-05 512 0.033 440 196608 29.9086 7.9336 53.8179 247.746 339.655 339.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 409.5 6.4e-05 512 0.033 440 230400 29.0409 8.33536 119.931 260.001 417.546 417.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 409.5 6.4e-05 512 0.033 440 221184 29.957 8.33258 75.9844 260.088 374.608 374.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 409.5 6.4e-05 512 0.033 440 221184 30.0164 8.34128 66.9837 260.128 365.722 365.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 409.5 6.4e-05 512 0.033 440 184320 30.8776 7.93626 50.5555 247.602 337.215 337.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 409.5 6.4e-05 512 0.033 440 235520 28.8373 8.37021 116.111 261.206 414.777 414.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 409.5 6.4e-05 512 0.033 440 225280 29.9002 8.35789 77.2714 261.409 377.185 377.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 409.5 6.4e-05 512 0.033 440 215040 28.0472 7.97187 66.4106 247.782 350.465 350.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 409.5 6.4e-05 512 0.033 440 204800 29.1882 7.9337 58.4825 247.594 343.45 343.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 409.5 6.4e-05 512 0.033 440 221184 29.0535 8.17808 102.588 255.679 395.743 395.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 409.5 6.4e-05 512 0.033 440 196608 29.8938 7.92426 65.8296 247.746 351.635 351.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 409.5 6.4e-05 512 0.033 440 184320 30.883 7.93373 51.3164 247.752 338.126 338.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 409.5 6.4e-05 512 0.033 440 147456 31.032 7.39936 39.2462 231.377 309.304 309.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 409.5 6.4e-05 512 0.033 440 230400 28.6987 8.30054 111.061 257.935 406.238 406.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 409.5 6.4e-05 512 0.033 440 230400 28.767 8.29795 77.0321 257.84 372.187 372.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 409.5 6.4e-05 512 0.033 440 230400 28.8199 8.31533 69.9081 257.874 365.17 365.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 409.5 6.4e-05 512 0.033 440 204800 27.8539 7.70646 56.679 241.009 333.495 333.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 409.5 6.4e-05 512 0.033 432 221184 30.1991 8.35725 86.9577 261.136 386.896 387.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 409.5 6.4e-05 512 0.033 432 212992 30.5 8.29645 55.7109 258.651 353.409 353.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 409.5 6.4e-05 512 0.033 432 208896 30.3482 8.17933 45.5099 255.631 339.919 340.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 409.5 6.4e-05 512 0.033 432 220160 30.414 8.37427 82.3689 261.324 382.73 382.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 409.5 6.4e-05 512 0.033 432 215040 30.8523 8.37018 53.4296 261.377 354.28 354.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 409.5 6.4e-05 512 0.033 432 215040 30.2822 8.29443 45.9333 257.937 342.694 342.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 409.5 6.4e-05 512 0.033 432 221184 29.9348 8.32512 114.749 259.8 413.055 413.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 409.5 6.4e-05 512 0.033 432 208896 30.3447 8.1799 70.0183 255.832 364.626 364.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 409.5 6.4e-05 512 0.033 432 221184 29.9721 8.33056 61.286 259.861 359.698 359.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 409.5 6.4e-05 512 0.033 432 196608 29.9029 7.92618 47.0049 247.544 332.63 332.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 409.5 6.4e-05 512 0.033 432 215040 30.6104 8.33024 104.467 259.731 403.385 403.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 409.5 6.4e-05 512 0.033 432 215040 30.586 8.32912 69.0239 260.028 368.217 368.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 409.5 6.4e-05 512 0.033 432 215040 30.6262 8.34518 56.6778 259.889 355.782 355.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 409.5 6.4e-05 512 0.033 432 200704 30.0118 7.99949 47.6228 250.465 336.343 336.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 409.5 6.4e-05 512 0.033 432 212992 30.4529 8.30054 102.464 258.404 399.866 400.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 409.5 6.4e-05 512 0.033 432 196608 30.9211 8.07363 62.2044 252.996 354.437 354.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 409.5 6.4e-05 512 0.033 432 196608 29.9123 7.93248 51.6036 247.509 337.205 337.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 409.5 6.4e-05 512 0.033 432 163840 31.6237 7.72189 37.4112 242.264 319.268 319.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 409.5 6.4e-05 512 0.033 432 221184 29.9979 8.3439 105.157 259.723 403.468 403.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 409.5 6.4e-05 512 0.033 432 221184 29.9808 8.3367 74.5524 260.022 373.137 373.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 409.5 6.4e-05 512 0.033 432 221184 29.9971 8.34355 61.8148 259.871 360.273 360.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 409.5 6.4e-05 512 0.033 432 184320 30.9017 7.93773 51.8403 247.611 338.539 338.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 409.5 6.4e-05 512 0.033 432 215040 30.8502 8.36768 98.7116 261.356 399.527 399.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 409.5 6.4e-05 512 0.033 432 204800 31.6331 8.35779 67.9978 261.464 369.696 369.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 409.5 6.4e-05 512 0.033 432 184320 30.9424 7.94214 53.5577 247.545 340.238 340.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 409.5 6.4e-05 512 0.033 432 163840 32.7362 7.936 42.8884 247.573 331.386 331.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 409.5 6.4e-05 512 0.033 450 217088 30.6037 8.35843 91.1441 261.348 391.704 391.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 409.5 6.4e-05 512 0.033 450 212992 30.4988 8.30074 59.4394 258.368 356.859 357.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 409.5 6.4e-05 512 0.033 450 208896 30.3419 8.18314 47.7709 255.627 342.173 342.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 409.5 6.4e-05 512 0.033 450 215040 30.8683 8.38042 82.9303 261.38 383.801 383.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 409.5 6.4e-05 512 0.033 450 215040 30.8796 8.37411 54.9139 261.162 355.581 355.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 409.5 6.4e-05 512 0.033 450 199680 31.5464 8.28826 43.5874 257.758 341.428 341.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 409.5 6.4e-05 512 0.033 450 204800 31.6627 8.3561 38.9984 261.216 340.48 340.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 409.5 6.4e-05 512 0.033 450 215040 30.5389 8.33101 111.997 260.066 411.183 411.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 409.5 6.4e-05 512 0.033 450 208896 30.3307 8.18192 69.5192 255.896 364.177 364.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 409.5 6.4e-05 512 0.033 450 202752 31.5787 8.33568 55.6774 260.078 355.939 356.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 409.5 6.4e-05 512 0.033 450 196608 29.8884 7.9319 46.186 247.536 331.785 331.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 409.5 6.4e-05 512 0.033 450 215040 30.5967 8.33536 104.312 259.997 403.488 403.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 409.5 6.4e-05 512 0.033 450 215040 30.5541 8.32685 68.8159 260.036 367.977 368.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 409.5 6.4e-05 512 0.033 450 215040 30.6268 8.34618 57.1871 259.875 356.288 356.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 409.5 6.4e-05 512 0.033 450 200704 30.0251 8.00355 47.1848 250.485 335.943 336.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 409.5 6.4e-05 512 0.033 450 212992 30.4518 8.29194 103.033 258.648 400.671 400.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 409.5 6.4e-05 512 0.033 450 196608 30.9158 8.07606 62.4358 253.186 354.864 355.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 409.5 6.4e-05 512 0.033 450 196608 29.902 7.93238 53.8609 247.717 339.657 339.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 409.5 6.4e-05 512 0.033 450 163840 31.6445 7.72365 39.8966 242.001 321.517 321.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 409.5 6.4e-05 512 0.033 450 211968 30.9085 8.3423 104.412 260.25 404.163 404.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 409.5 6.4e-05 512 0.033 450 202752 31.612 8.33331 72.6348 260.038 372.868 373.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 409.5 6.4e-05 512 0.033 450 193536 32.4047 8.34499 57.0248 259.808 357.835 358.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 409.5 6.4e-05 512 0.033 450 184320 30.9054 7.93373 51.2979 247.783 338.17 338.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 409.5 6.4e-05 512 0.033 450 184320 30.9804 7.95853 48.4553 247.559 335.202 335.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 409.5 6.4e-05 512 0.033 450 215040 30.842 8.37018 103.558 261.412 404.433 404.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 409.5 6.4e-05 512 0.033 450 204800 31.6545 8.35789 68.5076 261.219 369.985 370.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 409.5 6.4e-05 512 0.033 450 184320 30.9164 7.93987 53.3577 247.754 340.215 340.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 409.5 6.4e-05 512 0.033 450 163840 32.7187 7.9345 44.7075 247.595 333.206 333.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 409.5 6.4e-05 512 0.033 450 153600 32.5122 7.71277 40.8868 240.729 322.091 322.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 409.5 6.4e-05 512 0.033 420 233472 28.9471 8.35709 87.3992 261.354 386.311 386.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 409.5 6.4e-05 512 0.033 420 229376 28.8906 8.29235 57.506 258.404 353.343 353.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 409.5 6.4e-05 512 0.033 420 221184 29.1259 8.18381 48.0192 255.934 341.508 341.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 409.5 6.4e-05 512 0.033 420 212992 29.4555 8.08099 40.7487 252.96 331.495 331.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 409.5 6.4e-05 512 0.033 420 235520 28.8604 8.37923 119.918 261.336 418.738 418.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 409.5 6.4e-05 512 0.033 420 235520 28.8589 8.36934 77.6156 261.342 376.431 376.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 409.5 6.4e-05 512 0.033 420 230400 28.7504 8.29654 62.4664 258.005 357.772 357.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 409.5 6.4e-05 512 0.033 420 225280 29.9029 8.3561 53.9868 261.466 353.959 354.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 409.5 6.4e-05 512 0.033 420 233472 28.7326 8.32381 108.771 259.741 405.813 405.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 409.5 6.4e-05 512 0.033 420 221184 29.0653 8.18048 69.3145 255.723 362.53 362.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 409.5 6.4e-05 512 0.033 420 221184 29.9579 8.32778 56.6832 259.84 355.062 355.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 409.5 6.4e-05 512 0.033 420 196608 29.9113 7.92986 44.4256 247.694 330.215 330.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 409.5 6.4e-05 512 0.033 420 215040 28.0707 7.94054 42.9911 247.546 326.792 326.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 409.5 6.4e-05 512 0.033 420 229376 29.147 8.33331 104.832 259.819 402.381 402.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 409.5 6.4e-05 512 0.033 420 229376 29.1303 8.32512 68.0048 260.062 365.772 365.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 409.5 6.4e-05 512 0.033 420 215040 30.619 8.33818 54.0253 259.96 353.192 353.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 409.5 6.4e-05 512 0.033 420 200704 30.0434 8.00842 46.0814 250.287 334.666 334.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 409.5 6.4e-05 512 0.033 420 179200 30.3056 7.71798 35.4865 240.698 314.455 314.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 409.5 6.4e-05 512 0.033 420 229376 28.8921 8.29248 100.196 258.356 395.983 396.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 409.5 6.4e-05 512 0.033 420 212992 29.4187 8.07968 64.6882 253.002 355.436 355.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 409.5 6.4e-05 512 0.033 420 196608 29.9 7.92906 49.4177 247.45 334.939 335.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 409.5 6.4e-05 512 0.033 420 196608 28.7822 7.7271 45.3286 242.064 324.145 324.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 409.5 6.4e-05 512 0.033 420 204800 29.1972 7.93114 44.005 247.806 329.179 329.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 409.5 6.4e-05 512 0.033 448 225280 29.8611 8.35821 84.4046 261.118 383.994 384.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 409.5 6.4e-05 512 0.033 448 221184 29.7989 8.29507 55.3146 258.587 352.243 352.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 409.5 6.4e-05 512 0.033 448 208896 30.3555 8.18045 43.3124 255.925 338.025 338.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 409.5 6.4e-05 512 0.033 448 212992 29.4374 9.33274 39.2259 252.94 331.184 331.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 409.5 6.4e-05 512 0.033 448 225280 29.926 8.39245 112.284 261.144 411.99 412.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 409.5 6.4e-05 512 0.033 448 225280 29.9218 8.37059 72.4046 261.602 372.549 372.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 409.5 6.4e-05 512 0.033 448 215040 30.2866 8.28954 56.0293 257.71 352.561 352.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 409.5 6.4e-05 512 0.033 448 225280 29.914 8.35789 53.571 261.257 353.352 353.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 409.5 6.4e-05 512 0.033 448 204800 31.2093 8.29475 43.3558 257.852 340.958 341.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 409.5 6.4e-05 512 0.033 448 221184 29.9558 8.32922 100.613 259.767 398.91 399.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 409.5 6.4e-05 512 0.033 448 208896 30.3266 8.17949 63.6907 255.679 358.125 358.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 409.5 6.4e-05 512 0.033 448 221184 29.9764 8.32746 54.5848 260.054 353.189 353.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 409.5 6.4e-05 512 0.033 448 196608 29.9177 7.92954 42.6491 247.548 328.291 328.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 409.5 6.4e-05 512 0.033 448 184320 30.9332 7.93603 36.2665 247.779 323.159 323.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 409.5 6.4e-05 512 0.033 448 222208 29.9456 8.32934 97.9264 259.994 396.448 396.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 409.5 6.4e-05 512 0.033 448 215040 30.577 8.32512 62.0684 260.072 361.287 361.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 409.5 6.4e-05 512 0.033 448 215040 30.6239 8.34515 52.298 260.091 351.607 351.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 409.5 6.4e-05 512 0.033 448 200704 30.0208 8.00016 43.0132 250.494 331.785 331.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 409.5 6.4e-05 512 0.033 448 179200 30.3256 7.71482 35.4424 240.702 314.433 314.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 409.5 6.4e-05 512 0.033 448 221184 29.7487 8.29734 97.1623 258.65 394.109 394.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 409.5 6.4e-05 512 0.033 448 212992 29.4212 8.0751 63.5499 252.935 354.232 354.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 409.5 6.4e-05 512 0.033 448 196608 29.9066 7.93216 48.3567 247.682 334.123 334.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 409.5 6.4e-05 512 0.033 448 196608 28.7888 7.72592 44.3941 242.286 323.442 323.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 409.5 6.4e-05 512 0.033 448 204800 29.1814 7.9319 43.3505 247.83 328.545 328.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 409.5 6.4e-05 512 0.033 448 147456 31.0054 7.39738 29.8053 231.148 299.603 299.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 409.5 6.4e-05 512 0.033 512 200704 32.1308 8.36822 112.833 261.343 414.926 415.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 409.5 6.4e-05 512 0.033 512 200704 31.9332 8.35789 89.7676 261.381 391.684 391.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 409.5 6.4e-05 512 0.033 512 196608 31.8786 8.29536 60.8892 258.624 359.935 360.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 409.5 6.4e-05 512 0.033 512 184320 32.4085 8.18787 47.5055 255.721 344.065 344.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 409.5 6.4e-05 512 0.033 512 180224 32.2501 8.06992 41.33 252.958 334.853 335.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 409.5 6.4e-05 512 0.033 512 184320 33.5301 8.3616 39.2853 261.405 342.834 343.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 409.5 6.4e-05 512 0.033 512 172032 31.9974 7.92646 34.0024 247.544 321.719 321.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 409.5 6.4e-05 512 0.033 512 172032 32.516 8.00218 33.4575 250.307 324.534 324.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 409.5 6.4e-05 512 0.033 512 163840 31.6194 7.7247 30.1366 242.081 311.809 311.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 409.5 6.4e-05 512 0.033 420 200704 30.1303 8.00237 78.7502 250.46 367.595 367.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 409.5 6.4e-05 512 0.033 448 200704 30.1482 8.00358 80.2635 250.513 369.174 369.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 409.5 6.4e-05 512 0.033 450 179200 30.3413 7.70749 76.4998 240.88 355.67 355.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 409.5 6.4e-05 512 0.033 432 179200 30.3529 7.71686 74.2002 240.883 353.399 353.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 409.5 6.4e-05 512 0.033 416 212992 29.5469 8.07414 83.7245 253.169 374.757 374.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 409.5 6.4e-05 512 0.033 416 184320 30.9067 7.93805 47.0017 247.649 333.741 333.928
