Source Block: hdl/library/util_hbm/util_hbm.v@224:234@HdlIdDef
wire [NUM_M-1:0] rd_underflow_loc;

// Measure stored data in case transfer is shorter than programmed,
//  do the measurement only with the first master, all others should be
//  similar.
localparam LW_PER_M = LENGTH_WIDTH-NUM_M_LOG2;
wire [NUM_M*BYTES_PER_BURST_WIDTH-1:0] wr_measured_burst_length;
reg [LW_PER_M-1:0] wr_response_measured_length_per_m = 'h0;
always @(posedge s_axis_aclk) begin
  if (wr_request_enable == 1'b0) begin
    wr_response_measured_length_per_m <= {LW_PER_M{1'h0}};

Diff Content:
- 229 localparam LW_PER_M = LENGTH_WIDTH-NUM_M_LOG2;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_hbm/util_hbm.v@225:235

// Measure stored data in case transfer is shorter than programmed,
//  do the measurement only with the first master, all others should be
//  similar.
localparam LW_PER_M = LENGTH_WIDTH-NUM_M_LOG2;
wire [NUM_M*BYTES_PER_BURST_WIDTH-1:0] wr_measured_burst_length;
reg [LW_PER_M-1:0] wr_response_measured_length_per_m = 'h0;
always @(posedge s_axis_aclk) begin
  if (wr_request_enable == 1'b0) begin
    wr_response_measured_length_per_m <= {LW_PER_M{1'h0}};
  end else if (wr_response_valid_loc[0] == 1'b1 && wr_response_ready_loc[0] == 1'b1) begin

