[connectivity]
<<<<<<< HEAD
sp=unikernel.in_0:HBM[0]
sp=unikernel.out_0:HBM[1]
=======
nk=HiveNet_kernel_0:1:HiveNet_kernel_0
nk=cmac_0:1:cmac_0
nk=unikernel:1:unikernel
sp=unikernel.in_0:PLRAM[0]
sp=unikernel.out_0:PLRAM[1]
>>>>>>> 7107e487dade8a32d831151f03e44facb01a21e7
sp=unikernel.in_1:HBM[2]
sp=unikernel.out_1:HBM[3]
sp=unikernel.in_2:HBM[4]
sp=unikernel.out_2:HBM[5]
sp=unikernel.in_3:HBM[6]
sp=unikernel.out_3:HBM[7]
sp=unikernel.in_4:HBM[8]
sp=unikernel.out_4:HBM[9]
sp=unikernel.in_5:HBM[10]
sp=unikernel.out_5:HBM[11]
sp=unikernel.in_6:HBM[12]
sp=unikernel.out_6:HBM[13]
sp=unikernel.in_7:HBM[14]
sp=unikernel.out_7:HBM[15]
sp=unikernel.in_8:HBM[17]
sp=unikernel.out_8:HBM[18]
sp=unikernel.in_9:HBM[19]
sp=unikernel.out_9:HBM[20]
sp=unikernel.in_10:HBM[21]
sp=unikernel.out_10:HBM[22]
sp=unikernel.in_11:HBM[23]
sp=unikernel.out_11:HBM[24]
sp=unikernel.in_12:HBM[25]
sp=unikernel.out_12:HBM[26]
sp=unikernel.in_13:HBM[27]
sp=unikernel.out_13:HBM[28]
sp=unikernel.in_14:HBM[29]
<<<<<<< HEAD
sp=unikernel.out_14:HBM[30]
=======
sp=unikernel.out_14:HBM[30]
sp=unikernel.temp:HBM[31]
sp=HiveNet_kernel_0.HBM_read:HBM[0]
sp=HiveNet_kernel_0.HBM_write:HBM[1]

sc=cmac_0.M_AXIS:HiveNet_kernel_0.rx
sc=HiveNet_kernel_0.tx:cmac_0.S_AXIS
sc=unikernel.out_board:HiveNet_kernel_0.inputData
sc=HiveNet_kernel_0.outData:unikernel.in_board
[clock]
freqHz=100000000:unikernel.ap_clk
freqHz=300000000:cmac_0.ap_clk
freqHz=100000000:cmac_0.clk_gt_freerun

freqHz=300000000:HiveNet_kernel_0.ap_clk_320
freqHz=15000000:HiveNet_kernel_0.ap_clk
freqHz=100000000:HiveNet_kernel_0.ref_clock
>>>>>>> 7107e487dade8a32d831151f03e44facb01a21e7
