

================================================================
== Vivado HLS Report for 'CCLabel_calCentroid'
================================================================
* Date:           Mon Mar 06 15:02:57 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.53|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|        29|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   2384|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    2742|   3926|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    189|
|Register         |        -|      -|    1094|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    3836|   6500|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       3|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |CCLabel_fdiv_32ns_32ns_32_16_U9   |CCLabel_fdiv_32ns_32ns_32_16  |        0|      0|  761|  994|
    |CCLabel_fdiv_32ns_32ns_32_16_U10  |CCLabel_fdiv_32ns_32ns_32_16  |        0|      0|  761|  994|
    |CCLabel_fpext_32ns_64_1_U14       |CCLabel_fpext_32ns_64_1       |        0|      0|  100|  138|
    |CCLabel_fpext_32ns_64_1_U15       |CCLabel_fpext_32ns_64_1       |        0|      0|  100|  138|
    |CCLabel_uitofp_32ns_32_6_U11      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    |CCLabel_uitofp_32ns_32_6_U12      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    |CCLabel_uitofp_32ns_32_6_U13      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                             |                              |        0|      0| 2742| 3926|
    +----------------------------------+------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------------------+-------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |                Module               | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------------+---------+---+----+------+-----+------+-------------+
    |mask_table1_U      |CCLabel_calCentroid_mask_table1      |        2|  0|   0|    64|   52|     1|         3328|
    |one_half_table2_U  |CCLabel_calCentroid_one_half_table2  |        2|  0|   0|    64|   53|     1|         3392|
    +-------------------+-------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                                     |        4|  0|   0|   128|  105|     2|         6720|
    +-------------------+-------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |centroidDataCount_1_fu_949_p2  |     +    |      0|  0|   32|          32|           1|
    |i_2_fu_449_p2                  |     +    |      0|  0|   32|          32|           1|
    |i_fu_433_p2                    |     +    |      0|  0|   32|          32|           1|
    |p_Val2_17_fu_633_p2            |     +    |      0|  0|   64|          64|          64|
    |p_Val2_s_fu_566_p2             |     +    |      0|  0|   64|          64|          64|
    |sh_assign_2_fu_849_p2          |     +    |      0|  0|   12|          12|          11|
    |sh_assign_fu_732_p2            |     +    |      0|  0|   12|          12|          11|
    |totalIntensity_d0              |     +    |      0|  0|   32|          32|          32|
    |x_r_d0                         |     +    |      0|  0|   32|          32|          32|
    |y_r_d0                         |     +    |      0|  0|   32|          32|          32|
    |tmp_i_i1_8_fu_863_p2           |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i_7_fu_746_p2            |     -    |      0|  0|   11|          10|          11|
    |X_Din_A                        |  Select  |      0|  0|   32|           1|          32|
    |Y_Din_A                        |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp_v_i1_fu_672_p3         |  Select  |      0|  0|   64|           1|          64|
    |sel_tmp_v_i_fu_605_p3          |  Select  |      0|  0|   64|           1|          64|
    |sh_assign_1_fu_756_p3          |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_873_p3          |  Select  |      0|  0|   12|           1|          12|
    |x_assign_1_fu_692_p3           |  Select  |      0|  0|   64|           1|          64|
    |x_assign_3_fu_809_p3           |  Select  |      0|  0|   64|           1|          64|
    |sel_tmp2_i1_fu_684_p2          |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_i_fu_617_p2           |    and   |      0|  0|    1|           1|           1|
    |xs_sig_V_1_fu_648_p2           |    and   |      0|  0|   71|          52|          52|
    |xs_sig_V_fu_581_p2             |    and   |      0|  0|   71|          52|          52|
    |tmp_1_fu_388_p2                |   icmp   |      0|  0|   40|          32|          32|
    |tmp_1_i_i7_fu_533_p2           |   icmp   |      0|  0|   13|          11|          11|
    |tmp_1_i_i_fu_483_p2            |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_439_p2                |   icmp   |      0|  0|   40|          32|          32|
    |tmp_6_i_fu_399_p2              |   icmp   |      0|  0|   40|          32|          32|
    |tmp_fu_373_p2                  |   icmp   |      0|  0|   40|          32|          32|
    |tmp_i_i1_fu_469_p2             |   icmp   |      0|  0|   13|          11|          10|
    |tmp_i_i4_fu_519_p2             |   icmp   |      0|  0|   13|          11|          10|
    |tmp_8_i_i1_fu_893_p2           |   lshr   |      0|  0|  157|          53|          53|
    |tmp_8_i_i_fu_776_p2            |   lshr   |      0|  0|  157|          53|          53|
    |tmp_10_i_i1_fu_899_p2          |    shl   |      0|  0|  429|         136|         136|
    |tmp_10_i_i_fu_782_p2           |    shl   |      0|  0|  429|         136|         136|
    |sel_tmp1_i1_fu_679_p2          |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_612_p2           |    xor   |      0|  0|    2|           1|           2|
    |tmp_4_i_i1_fu_642_p2           |    xor   |      0|  0|   71|          52|           2|
    |tmp_4_i_i_fu_575_p2            |    xor   |      0|  0|   71|          52|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 2384|        1134|        1277|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_WEN_A                  |   4|          2|    4|          8|
    |Y_WEN_A                  |   4|          2|    4|          8|
    |ap_NS_fsm                |   4|         10|    1|         10|
    |ap_reg_ppiten_pp1_it28   |   1|          2|    1|          2|
    |centroidDataCount_fu_98  |  32|          2|   32|         64|
    |i_1_reg_335              |  32|          2|   32|         64|
    |root_reg_324             |  32|          2|   32|         64|
    |set_address0             |   6|          3|    6|         18|
    |status_address0          |   6|          3|    6|         18|
    |temp_1_reg_312           |  32|          2|   32|         64|
    |totalIntensity_address0  |   6|          3|    6|         18|
    |totalIntensity_address1  |   6|          3|    6|         18|
    |x_r_address0             |   6|          3|    6|         18|
    |x_r_address1             |   6|          3|    6|         18|
    |y_r_address0             |   6|          3|    6|         18|
    |y_r_address1             |   6|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         48|  186|        428|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   9|   0|    9|          0|
    |ap_reg_ppiten_pp1_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it10                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it11                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it12                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it13                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it14                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it15                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it16                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it17                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it18                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it19                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it20                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it21                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it22                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it23                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it24                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it25                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it26                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it27                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it28                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it7                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it8                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it9                      |   1|   0|    1|          0|
    |ap_reg_ppstg_x_assign_2_reg_1162_pp1_it26  |  64|   0|   64|          0|
    |ap_reg_ppstg_x_assign_reg_1126_pp1_it26    |  64|   0|   64|          0|
    |centroidDataCount_fu_98                    |  32|   0|   32|          0|
    |i_1_reg_335                                |  32|   0|   32|          0|
    |isNeg_1_reg_1233                           |   1|   0|    1|          0|
    |isNeg_reg_1218                             |   1|   0|    1|          0|
    |p_Result_14_reg_1178                       |   1|   0|    1|          0|
    |p_Result_s_reg_1142                        |   1|   0|    1|          0|
    |root_reg_324                               |  32|   0|   32|          0|
    |sel_tmp2_i1_reg_1213                       |   1|   0|    1|          0|
    |sel_tmp2_i_reg_1203                        |   1|   0|    1|          0|
    |sel_tmp_v_i1_reg_1208                      |  64|   0|   64|          0|
    |sel_tmp_v_i_reg_1198                       |  64|   0|   64|          0|
    |status_load_reg_1066                       |   1|   0|    1|          0|
    |t_V_1_reg_1131                             |  64|   0|   64|          0|
    |t_V_4_reg_1167                             |  64|   0|   64|          0|
    |temp_1_reg_312                             |  32|   0|   32|          0|
    |tmp_10_reg_1100                            |  32|   0|   32|          0|
    |tmp_11_reg_1105                            |  32|   0|   32|          0|
    |tmp_12_reg_1116                            |  32|   0|   32|          0|
    |tmp_16_reg_1111                            |  32|   0|   32|          0|
    |tmp_17_reg_1121                            |  32|   0|   32|          0|
    |tmp_18_reg_1228                            |  32|   0|   32|          0|
    |tmp_1_i_i7_reg_1183                        |   1|   0|    1|          0|
    |tmp_1_i_i_reg_1147                         |   1|   0|    1|          0|
    |tmp_1_reg_990                              |   1|   0|    1|          0|
    |tmp_21_reg_1243                            |  32|   0|   32|          0|
    |tmp_26_reg_1223                            |   1|   0|    1|          0|
    |tmp_31_reg_1238                            |   1|   0|    1|          0|
    |tmp_5_reg_1049                             |  32|   0|   64|         32|
    |tmp_i_i1_reg_1136                          |   1|   0|    1|          0|
    |tmp_i_i4_reg_1172                          |   1|   0|    1|          0|
    |tmp_s_reg_970                              |  32|   0|   64|         32|
    |totalIntensity_addr_1_reg_1012             |   6|   0|    6|          0|
    |totalIntensity_load_2_reg_1090             |  32|   0|   32|          0|
    |x_addr_1_reg_1023                          |   6|   0|    6|          0|
    |x_assign_2_reg_1162                        |  64|   0|   64|          0|
    |x_assign_reg_1126                          |  64|   0|   64|          0|
    |x_load_2_reg_1085                          |  32|   0|   32|          0|
    |y_addr_1_reg_1034                          |   6|   0|    6|          0|
    |y_load_2_reg_1095                          |  32|   0|   32|          0|
    |status_load_reg_1066                       |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1094|   1| 1159|         64|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_done                  | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_return                | out |   32| ap_ctrl_hs | CCLabel_calCentroid | return value |
|setCount                 |  in |   32|   ap_none  |       setCount      |    scalar    |
|X_Addr_A                 | out |   32|    bram    |          X          |     array    |
|X_EN_A                   | out |    1|    bram    |          X          |     array    |
|X_WEN_A                  | out |    4|    bram    |          X          |     array    |
|X_Din_A                  | out |   32|    bram    |          X          |     array    |
|X_Dout_A                 |  in |   32|    bram    |          X          |     array    |
|Y_Addr_A                 | out |   32|    bram    |          Y          |     array    |
|Y_EN_A                   | out |    1|    bram    |          Y          |     array    |
|Y_WEN_A                  | out |    4|    bram    |          Y          |     array    |
|Y_Din_A                  | out |   32|    bram    |          Y          |     array    |
|Y_Dout_A                 |  in |   32|    bram    |          Y          |     array    |
|set_address0             | out |    6|  ap_memory |         set         |     array    |
|set_ce0                  | out |    1|  ap_memory |         set         |     array    |
|set_q0                   |  in |   32|  ap_memory |         set         |     array    |
|totalIntensity_address0  | out |    6|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_ce0       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_we0       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_d0        | out |   32|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_q0        |  in |   32|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_address1  | out |    6|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_ce1       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_q1        |  in |   32|  ap_memory |    totalIntensity   |     array    |
|x_r_address0             | out |    6|  ap_memory |         x_r         |     array    |
|x_r_ce0                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_we0                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_d0                   | out |   32|  ap_memory |         x_r         |     array    |
|x_r_q0                   |  in |   32|  ap_memory |         x_r         |     array    |
|x_r_address1             | out |    6|  ap_memory |         x_r         |     array    |
|x_r_ce1                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_q1                   |  in |   32|  ap_memory |         x_r         |     array    |
|y_r_address0             | out |    6|  ap_memory |         y_r         |     array    |
|y_r_ce0                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_we0                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_d0                   | out |   32|  ap_memory |         y_r         |     array    |
|y_r_q0                   |  in |   32|  ap_memory |         y_r         |     array    |
|y_r_address1             | out |    6|  ap_memory |         y_r         |     array    |
|y_r_ce1                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_q1                   |  in |   32|  ap_memory |         y_r         |     array    |
|status_address0          | out |    6|  ap_memory |        status       |     array    |
|status_ce0               | out |    1|  ap_memory |        status       |     array    |
|status_we0               | out |    1|  ap_memory |        status       |     array    |
|status_d0                | out |    1|  ap_memory |        status       |     array    |
|status_q0                |  in |    1|  ap_memory |        status       |     array    |
+-------------------------+-----+-----+------------+---------------------+--------------+

