Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 21 17:25:32 2021
| Host         : DESKTOP-2TT0HVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          281         
TIMING-18  Warning   Missing input or output delay  13          
TIMING-20  Warning   Non-clocked latch              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.861    -1284.400                    298                 2500        0.130        0.000                      0                 2500        3.750        0.000                       0                  1128  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.861    -1284.400                    298                 2500        0.130        0.000                      0                 2500        3.750        0.000                       0                  1128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          298  Failing Endpoints,  Worst Slack       -6.861ns,  Total Violation    -1284.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.861ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[14][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.863ns  (logic 7.897ns (46.831%)  route 8.966ns (53.169%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    20.687 r  ram1/data_ans_reg[0][17]_i_2/O[1]
                         net (fo=16, routed)          0.997    21.684    p_1_in__0[17]
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.303    21.987 r  data_ans[14][17]_i_1/O
                         net (fo=1, routed)           0.000    21.987    data_ans[14][17]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  data_ans_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  data_ans_reg[14][17]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.079    15.125    data_ans_reg[14][17]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 -6.861    

Slack (VIOLATED) :        -6.709ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[15][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 7.897ns (47.228%)  route 8.824ns (52.772%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    20.687 r  ram1/data_ans_reg[0][17]_i_2/O[1]
                         net (fo=16, routed)          0.855    21.542    p_1_in__0[17]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.303    21.845 r  data_ans[15][17]_i_1/O
                         net (fo=1, routed)           0.000    21.845    data_ans[15][17]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  data_ans_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  data_ans_reg[15][17]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.031    15.135    data_ans_reg[15][17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -21.845    
  -------------------------------------------------------------------
                         slack                                 -6.709    

Slack (VIOLATED) :        -6.635ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.650ns  (logic 7.897ns (47.431%)  route 8.753ns (52.569%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    20.687 r  ram1/data_ans_reg[0][17]_i_2/O[1]
                         net (fo=16, routed)          0.784    21.470    p_1_in__0[17]
    SLICE_X3Y18          LUT4 (Prop_lut4_I0_O)        0.303    21.773 r  data_ans[5][17]_i_1/O
                         net (fo=1, routed)           0.000    21.773    data_ans[5][17]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  data_ans_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.512    14.884    clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  data_ans_reg[5][17]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.031    15.138    data_ans_reg[5][17]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -21.773    
  -------------------------------------------------------------------
                         slack                                 -6.635    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[14][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.563ns  (logic 7.780ns (46.973%)  route 8.783ns (53.027%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.574 r  ram1/data_ans_reg[0][17]_i_2/O[0]
                         net (fo=16, routed)          0.814    21.388    p_1_in__0[16]
    SLICE_X9Y18          LUT4 (Prop_lut4_I3_O)        0.299    21.687 r  data_ans[14][16]_i_1/O
                         net (fo=1, routed)           0.000    21.687    data_ans[14][16]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  data_ans_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  data_ans_reg[14][16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.032    15.070    data_ans_reg[14][16]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -21.687    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.609ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[10][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.667ns  (logic 7.894ns (47.363%)  route 8.773ns (52.637%))
  Logic Levels:           24  (CARRY4=14 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.711 r  B_reg_0_15_0_1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.711    B_reg_0_15_0_1_i_2_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 f  data_ans_reg[0][15]_i_61/O[3]
                         net (fo=4, routed)           0.890     7.915    data_ans_reg[0][15]_i_61_n_4
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.306     8.221 r  data_ans[0][17]_i_234/O
                         net (fo=1, routed)           0.000     8.221    data_ans[0][17]_i_234_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  data_ans_reg[0][17]_i_232/CO[3]
                         net (fo=1, routed)           0.000     8.619    data_ans_reg[0][17]_i_232_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  data_ans_reg[0][17]_i_222/CO[3]
                         net (fo=1, routed)           0.000     8.733    data_ans_reg[0][17]_i_222_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  data_ans_reg[0][17]_i_196/O[3]
                         net (fo=68, routed)          0.593     9.638    ram1/data_ans_reg[2][17]_i_143_1[0]
    SLICE_X12Y6          LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  ram1/data_ans[0][17]_i_164/O
                         net (fo=68, routed)          1.330    11.275    ram1/data_ans[0][17]_i_164_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.399 r  ram1/data_ans[2][7]_i_82/O
                         net (fo=2, routed)           0.878    12.277    ram1/data_ans[2][7]_i_82_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.401 r  ram1/data_ans[2][7]_i_86/O
                         net (fo=1, routed)           0.000    12.401    ram1/data_ans[2][7]_i_86_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.799 r  ram1/data_ans_reg[2][7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.799    ram1/data_ans_reg[2][7]_i_72_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.021 r  ram1/data_ans_reg[2][17]_i_143/O[0]
                         net (fo=3, routed)           0.639    13.660    ram1_n_100
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.299    13.959 r  data_ans[2][17]_i_165/O
                         net (fo=2, routed)           0.310    14.269    ram1/data_ans_reg[2][17]_i_81_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.393 r  ram1/data_ans[2][17]_i_117/O
                         net (fo=2, routed)           1.087    15.480    ram1/data_ans[2][17]_i_117_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.884 r  ram1/data_ans_reg[2][17]_i_81/CO[3]
                         net (fo=1, routed)           0.000    15.884    ram1/data_ans_reg[2][17]_i_81_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.103 r  ram1/data_ans_reg[2][17]_i_56/O[0]
                         net (fo=1, routed)           0.575    16.678    p_13_in[11]
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.295    16.973 r  data_ans[2][17]_i_42/O
                         net (fo=1, routed)           0.000    16.973    ram1/data_ans[2][11]_i_28_0[3]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.374 r  ram1/data_ans_reg[2][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.374    ram1/data_ans_reg[2][17]_i_22_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.708 r  ram1/data_ans_reg[2][17]_i_12/O[1]
                         net (fo=1, routed)           0.496    18.205    ram1/data_ans_reg[2][17]_i_12_n_6
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.303    18.508 r  ram1/data_ans[2][17]_i_10/O
                         net (fo=1, routed)           0.000    18.508    ram1/data_ans[2][17]_i_10_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.151 r  ram1/data_ans_reg[2][17]_i_4/O[3]
                         net (fo=1, routed)           0.456    19.607    ram1/C__1[15]
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.307    19.914 r  ram1/data_ans[2][15]_i_5/O
                         net (fo=1, routed)           0.000    19.914    ram1/data_ans[2][15]_i_5_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.315 r  ram1/data_ans_reg[2][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.315    ram1/data_ans_reg[2][15]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.537 r  ram1/data_ans_reg[2][17]_i_2/O[0]
                         net (fo=4, routed)           0.955    21.492    ram1_n_427
    SLICE_X6Y20          LUT4 (Prop_lut4_I3_O)        0.299    21.791 r  data_ans[10][16]_i_1/O
                         net (fo=1, routed)           0.000    21.791    data_ans[10][16]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  data_ans_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.509    14.881    clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  data_ans_reg[10][16]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)        0.077    15.181    data_ans_reg[10][16]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -21.791    
  -------------------------------------------------------------------
                         slack                                 -6.609    

Slack (VIOLATED) :        -6.606ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[13][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.619ns  (logic 8.107ns (48.781%)  route 8.512ns (51.219%))
  Logic Levels:           24  (CARRY4=13 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.711 r  B_reg_0_15_0_1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.711    B_reg_0_15_0_1_i_2_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 f  data_ans_reg[0][15]_i_61/O[3]
                         net (fo=4, routed)           0.890     7.915    data_ans_reg[0][15]_i_61_n_4
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.306     8.221 r  data_ans[0][17]_i_234/O
                         net (fo=1, routed)           0.000     8.221    data_ans[0][17]_i_234_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  data_ans_reg[0][17]_i_232/CO[3]
                         net (fo=1, routed)           0.000     8.619    data_ans_reg[0][17]_i_232_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  data_ans_reg[0][17]_i_222/CO[3]
                         net (fo=1, routed)           0.000     8.733    data_ans_reg[0][17]_i_222_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  data_ans_reg[0][17]_i_196/O[3]
                         net (fo=68, routed)          0.593     9.638    ram1/data_ans_reg[2][17]_i_143_1[0]
    SLICE_X12Y6          LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  ram1/data_ans[0][17]_i_164/O
                         net (fo=68, routed)          1.228    11.173    ram1/data_ans[0][17]_i_164_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  ram1/data_ans[1][7]_i_82/O
                         net (fo=2, routed)           0.695    11.992    ram1/data_ans[1][7]_i_82_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.116 r  ram1/data_ans[1][7]_i_86/O
                         net (fo=1, routed)           0.000    12.116    ram1/data_ans[1][7]_i_86_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.514 r  ram1/data_ans_reg[1][7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.514    ram1/data_ans_reg[1][7]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.736 r  ram1/data_ans_reg[1][17]_i_143/O[0]
                         net (fo=3, routed)           1.005    13.741    ram1_n_170
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.299    14.040 r  data_ans[1][17]_i_165/O
                         net (fo=2, routed)           0.307    14.347    ram1/data_ans_reg[1][17]_i_81_1
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.471 r  ram1/data_ans[1][17]_i_118/O
                         net (fo=2, routed)           0.810    15.281    ram1/data_ans[1][17]_i_118_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.405 r  ram1/data_ans[1][17]_i_122/O
                         net (fo=1, routed)           0.000    15.405    ram1/data_ans[1][17]_i_122_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.985 r  ram1/data_ans_reg[1][17]_i_81/O[2]
                         net (fo=1, routed)           0.483    16.468    ram1_n_328
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.302    16.770 r  data_ans[1][17]_i_44/O
                         net (fo=1, routed)           0.000    16.770    ram1/data_ans[1][11]_i_28_0[1]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.413 r  ram1/data_ans_reg[1][17]_i_22/O[3]
                         net (fo=1, routed)           0.643    18.056    ram1/data_ans_reg[1][17]_i_22_n_4
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.307    18.363 r  ram1/data_ans[1][11]_i_25/O
                         net (fo=1, routed)           0.000    18.363    ram1/data_ans[1][11]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.764 r  ram1/data_ans_reg[1][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.764    ram1/data_ans_reg[1][11]_i_16_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.098 r  ram1/data_ans_reg[1][17]_i_4/O[1]
                         net (fo=1, routed)           0.496    19.594    ram1/C__0[13]
    SLICE_X6Y13          LUT2 (Prop_lut2_I1_O)        0.303    19.897 r  ram1/data_ans[1][15]_i_7/O
                         net (fo=1, routed)           0.000    19.897    ram1/data_ans[1][15]_i_7_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.430 r  ram1/data_ans_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.430    ram1/data_ans_reg[1][15]_i_2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.649 r  ram1/data_ans_reg[1][17]_i_2/O[0]
                         net (fo=4, routed)           0.799    21.448    ram1_n_377
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.295    21.743 r  data_ans[13][16]_i_1/O
                         net (fo=1, routed)           0.000    21.743    data_ans[13][16]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  data_ans_reg[13][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.510    14.882    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  data_ans_reg[13][16]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.032    15.137    data_ans_reg[13][16]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -21.743    
  -------------------------------------------------------------------
                         slack                                 -6.606    

Slack (VIOLATED) :        -6.595ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.616ns  (logic 7.780ns (46.822%)  route 8.836ns (53.178%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.574 r  ram1/data_ans_reg[0][17]_i_2/O[0]
                         net (fo=16, routed)          0.867    21.441    p_1_in__0[16]
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.299    21.740 r  data_ans[6][16]_i_1/O
                         net (fo=1, routed)           0.000    21.740    data_ans[6][16]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  data_ans_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.519    14.891    clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  data_ans_reg[6][16]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    15.145    data_ans_reg[6][16]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -21.740    
  -------------------------------------------------------------------
                         slack                                 -6.595    

Slack (VIOLATED) :        -6.590ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 8.222ns (49.520%)  route 8.381ns (50.480%))
  Logic Levels:           24  (CARRY4=13 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.711 r  B_reg_0_15_0_1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.711    B_reg_0_15_0_1_i_2_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 f  data_ans_reg[0][15]_i_61/O[3]
                         net (fo=4, routed)           0.890     7.915    data_ans_reg[0][15]_i_61_n_4
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.306     8.221 r  data_ans[0][17]_i_234/O
                         net (fo=1, routed)           0.000     8.221    data_ans[0][17]_i_234_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  data_ans_reg[0][17]_i_232/CO[3]
                         net (fo=1, routed)           0.000     8.619    data_ans_reg[0][17]_i_232_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  data_ans_reg[0][17]_i_222/CO[3]
                         net (fo=1, routed)           0.000     8.733    data_ans_reg[0][17]_i_222_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  data_ans_reg[0][17]_i_196/O[3]
                         net (fo=68, routed)          0.593     9.638    ram1/data_ans_reg[2][17]_i_143_1[0]
    SLICE_X12Y6          LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  ram1/data_ans[0][17]_i_164/O
                         net (fo=68, routed)          1.228    11.173    ram1/data_ans[0][17]_i_164_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  ram1/data_ans[1][7]_i_82/O
                         net (fo=2, routed)           0.695    11.992    ram1/data_ans[1][7]_i_82_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.116 r  ram1/data_ans[1][7]_i_86/O
                         net (fo=1, routed)           0.000    12.116    ram1/data_ans[1][7]_i_86_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.514 r  ram1/data_ans_reg[1][7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.514    ram1/data_ans_reg[1][7]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.736 r  ram1/data_ans_reg[1][17]_i_143/O[0]
                         net (fo=3, routed)           1.005    13.741    ram1_n_170
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.299    14.040 r  data_ans[1][17]_i_165/O
                         net (fo=2, routed)           0.307    14.347    ram1/data_ans_reg[1][17]_i_81_1
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.471 r  ram1/data_ans[1][17]_i_118/O
                         net (fo=2, routed)           0.810    15.281    ram1/data_ans[1][17]_i_118_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.405 r  ram1/data_ans[1][17]_i_122/O
                         net (fo=1, routed)           0.000    15.405    ram1/data_ans[1][17]_i_122_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.985 r  ram1/data_ans_reg[1][17]_i_81/O[2]
                         net (fo=1, routed)           0.483    16.468    ram1_n_328
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.302    16.770 r  data_ans[1][17]_i_44/O
                         net (fo=1, routed)           0.000    16.770    ram1/data_ans[1][11]_i_28_0[1]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.413 r  ram1/data_ans_reg[1][17]_i_22/O[3]
                         net (fo=1, routed)           0.643    18.056    ram1/data_ans_reg[1][17]_i_22_n_4
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.307    18.363 r  ram1/data_ans[1][11]_i_25/O
                         net (fo=1, routed)           0.000    18.363    ram1/data_ans[1][11]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.764 r  ram1/data_ans_reg[1][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.764    ram1/data_ans_reg[1][11]_i_16_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.098 r  ram1/data_ans_reg[1][17]_i_4/O[1]
                         net (fo=1, routed)           0.496    19.594    ram1/C__0[13]
    SLICE_X6Y13          LUT2 (Prop_lut2_I1_O)        0.303    19.897 r  ram1/data_ans[1][15]_i_7/O
                         net (fo=1, routed)           0.000    19.897    ram1/data_ans[1][15]_i_7_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.430 r  ram1/data_ans_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.430    ram1/data_ans_reg[1][15]_i_2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  ram1/data_ans_reg[1][17]_i_2/O[1]
                         net (fo=4, routed)           0.668    21.421    ram1_n_376
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.306    21.727 r  data_ans[1][17]_i_1/O
                         net (fo=1, routed)           0.000    21.727    p_0_out[17]
    SLICE_X3Y19          FDRE                                         r  data_ans_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.511    14.883    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  data_ans_reg[1][17]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.031    15.137    data_ans_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -21.727    
  -------------------------------------------------------------------
                         slack                                 -6.590    

Slack (VIOLATED) :        -6.586ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[13][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.599ns  (logic 8.222ns (49.534%)  route 8.377ns (50.466%))
  Logic Levels:           24  (CARRY4=13 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.711 r  B_reg_0_15_0_1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.711    B_reg_0_15_0_1_i_2_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 f  data_ans_reg[0][15]_i_61/O[3]
                         net (fo=4, routed)           0.890     7.915    data_ans_reg[0][15]_i_61_n_4
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.306     8.221 r  data_ans[0][17]_i_234/O
                         net (fo=1, routed)           0.000     8.221    data_ans[0][17]_i_234_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  data_ans_reg[0][17]_i_232/CO[3]
                         net (fo=1, routed)           0.000     8.619    data_ans_reg[0][17]_i_232_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  data_ans_reg[0][17]_i_222/CO[3]
                         net (fo=1, routed)           0.000     8.733    data_ans_reg[0][17]_i_222_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  data_ans_reg[0][17]_i_196/O[3]
                         net (fo=68, routed)          0.593     9.638    ram1/data_ans_reg[2][17]_i_143_1[0]
    SLICE_X12Y6          LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  ram1/data_ans[0][17]_i_164/O
                         net (fo=68, routed)          1.228    11.173    ram1/data_ans[0][17]_i_164_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  ram1/data_ans[1][7]_i_82/O
                         net (fo=2, routed)           0.695    11.992    ram1/data_ans[1][7]_i_82_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.116 r  ram1/data_ans[1][7]_i_86/O
                         net (fo=1, routed)           0.000    12.116    ram1/data_ans[1][7]_i_86_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.514 r  ram1/data_ans_reg[1][7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.514    ram1/data_ans_reg[1][7]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.736 r  ram1/data_ans_reg[1][17]_i_143/O[0]
                         net (fo=3, routed)           1.005    13.741    ram1_n_170
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.299    14.040 r  data_ans[1][17]_i_165/O
                         net (fo=2, routed)           0.307    14.347    ram1/data_ans_reg[1][17]_i_81_1
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.471 r  ram1/data_ans[1][17]_i_118/O
                         net (fo=2, routed)           0.810    15.281    ram1/data_ans[1][17]_i_118_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.405 r  ram1/data_ans[1][17]_i_122/O
                         net (fo=1, routed)           0.000    15.405    ram1/data_ans[1][17]_i_122_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.985 r  ram1/data_ans_reg[1][17]_i_81/O[2]
                         net (fo=1, routed)           0.483    16.468    ram1_n_328
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.302    16.770 r  data_ans[1][17]_i_44/O
                         net (fo=1, routed)           0.000    16.770    ram1/data_ans[1][11]_i_28_0[1]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.413 r  ram1/data_ans_reg[1][17]_i_22/O[3]
                         net (fo=1, routed)           0.643    18.056    ram1/data_ans_reg[1][17]_i_22_n_4
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.307    18.363 r  ram1/data_ans[1][11]_i_25/O
                         net (fo=1, routed)           0.000    18.363    ram1/data_ans[1][11]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.764 r  ram1/data_ans_reg[1][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.764    ram1/data_ans_reg[1][11]_i_16_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.098 r  ram1/data_ans_reg[1][17]_i_4/O[1]
                         net (fo=1, routed)           0.496    19.594    ram1/C__0[13]
    SLICE_X6Y13          LUT2 (Prop_lut2_I1_O)        0.303    19.897 r  ram1/data_ans[1][15]_i_7/O
                         net (fo=1, routed)           0.000    19.897    ram1/data_ans[1][15]_i_7_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.430 r  ram1/data_ans_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.430    ram1/data_ans_reg[1][15]_i_2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  ram1/data_ans_reg[1][17]_i_2/O[1]
                         net (fo=4, routed)           0.663    21.417    ram1_n_376
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.306    21.723 r  data_ans[13][17]_i_1/O
                         net (fo=1, routed)           0.000    21.723    data_ans[13][17]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  data_ans_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  data_ans_reg[13][17]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.032    15.136    data_ans_reg[13][17]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -21.723    
  -------------------------------------------------------------------
                         slack                                 -6.586    

Slack (VIOLATED) :        -6.568ns  (required time - arrival time)
  Source:                 m_user_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ans_reg[6][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.590ns  (logic 7.897ns (47.602%)  route 8.693ns (52.398%))
  Logic Levels:           22  (CARRY4=12 LUT2=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.572     5.124    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  m_user_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     5.642 r  m_user_addr_reg[2]/Q
                         net (fo=7, routed)           0.562     6.204    m_user_addr_reg_n_0_[2]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.800 r  B_reg_0_15_0_1_i_2/O[3]
                         net (fo=4, routed)           0.824     7.624    B_reg_0_15_0_1_i_2_n_4
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.306     7.930 r  data_ans[0][17]_i_230/O
                         net (fo=1, routed)           0.000     7.930    data_ans[0][17]_i_230_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.463 r  data_ans_reg[0][17]_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.463    data_ans_reg[0][17]_i_221_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.580 r  data_ans_reg[0][17]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.580    data_ans_reg[0][17]_i_191_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.895 r  data_ans_reg[0][17]_i_138/O[3]
                         net (fo=68, routed)          0.731     9.626    ram1/data_ans_reg[2][17]_i_86_0[0]
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.307     9.933 f  ram1/data_ans[0][17]_i_93/O
                         net (fo=60, routed)          0.966    10.899    ram1/data_ans[0][17]_i_93_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  ram1/data_ans[0][7]_i_64/O
                         net (fo=2, routed)           0.780    11.803    ram1/data_ans[0][7]_i_64_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ram1/data_ans[0][7]_i_68/O
                         net (fo=1, routed)           0.000    11.927    ram1/data_ans[0][7]_i_68_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.477 r  ram1/data_ans_reg[0][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.477    ram1/data_ans_reg[0][7]_i_56_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.699 r  ram1/data_ans_reg[0][17]_i_97/O[0]
                         net (fo=3, routed)           0.592    13.291    ram1_n_261
    SLICE_X7Y6           LUT2 (Prop_lut2_I0_O)        0.299    13.590 r  data_ans[0][17]_i_125/O
                         net (fo=2, routed)           0.464    14.054    ram1/data_ans_reg[0][17]_i_47_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  ram1/data_ans[0][17]_i_80/O
                         net (fo=2, routed)           0.642    14.820    ram1/data_ans[0][17]_i_80_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.224 r  ram1/data_ans_reg[0][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.224    ram1/data_ans_reg[0][17]_i_47_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.547 r  ram1/data_ans_reg[0][17]_i_25/O[1]
                         net (fo=2, routed)           0.894    16.441    p_2_in[12]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.306    16.747 r  data_ans[0][17]_i_29/O
                         net (fo=1, routed)           0.000    16.747    ram1/data_ans[0][17]_i_12_0[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.171 r  ram1/data_ans_reg[0][17]_i_13/O[1]
                         net (fo=1, routed)           0.930    18.102    ram1/data_ans_reg[0][17]_i_13_n_6
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.303    18.405 r  ram1/data_ans[0][17]_i_11/O
                         net (fo=1, routed)           0.000    18.405    ram1/data_ans[0][17]_i_11_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.048 r  ram1/data_ans_reg[0][17]_i_5/O[3]
                         net (fo=1, routed)           0.583    19.631    ram1/C[15]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.307    19.938 r  ram1/data_ans[0][15]_i_4/O
                         net (fo=1, routed)           0.000    19.938    ram1/data_ans[0][15]_i_4_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.339 r  ram1/data_ans_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.339    ram1/data_ans_reg[0][15]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    20.687 r  ram1/data_ans_reg[0][17]_i_2/O[1]
                         net (fo=16, routed)          0.724    21.411    p_1_in__0[17]
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.303    21.714 r  data_ans[6][17]_i_1/O
                         net (fo=1, routed)           0.000    21.714    data_ans[6][17]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  data_ans_reg[6][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.519    14.891    clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  data_ans_reg[6][17]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    15.145    data_ans_reg[6][17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -21.714    
  -------------------------------------------------------------------
                         slack                                 -6.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 data_ans_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[53][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  data_ans_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_ans_reg[4][2]/Q
                         net (fo=6, routed)           0.078     1.696    data_ans_reg_n_0_[4][2]
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  data[53][2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    data[53][2]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  data_reg[53][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.831     1.989    clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  data_reg[53][2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     1.610    data_reg[53][2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  lcd0/init_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/init_count_reg[21]/Q
                         net (fo=2, routed)           0.067     1.708    lcd0/p_1_in
    SLICE_X1Y21          FDRE                                         r  lcd0/init_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.856     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  lcd0/init_e_reg/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.071     1.571    lcd0/init_e_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_ans_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[130][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  data_ans_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  data_ans_reg[14][4]/Q
                         net (fo=3, routed)           0.065     1.704    data_ans_reg_n_0_[14][4]
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  data[130][2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    data[130][2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  data_reg[130][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.854     2.012    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  data_reg[130][2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     1.603    data_reg[130][2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 data_ans_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[51][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  data_ans_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  data_ans_reg[4][8]/Q
                         net (fo=3, routed)           0.103     1.718    data_ans_reg_n_0_[4][8]
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.048     1.766 r  data[51][1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    data[51][1]_i_1_n_0
    SLICE_X10Y30         FDRE                                         r  data_reg[51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.828     1.986    clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  data_reg[51][1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.131     1.617    data_reg[51][1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 data_ans_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[59][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  data_ans_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  data_ans_reg[8][6]/Q
                         net (fo=6, routed)           0.071     1.714    data_ans_reg_n_0_[8][6]
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  data[59][2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    data[59][2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  data_reg[59][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  data_reg[59][2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091     1.606    data_reg[59][2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_ans_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[51][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  data_ans_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  data_ans_reg[4][8]/Q
                         net (fo=3, routed)           0.103     1.718    data_ans_reg_n_0_[4][8]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.763 r  data[51][0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    data[51][0]_i_1_n_0
    SLICE_X10Y30         FDRE                                         r  data_reg[51][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.828     1.986    clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  data_reg[51][0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.121     1.607    data_reg[51][0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 data_ans_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[131][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.210%)  route 0.075ns (28.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  data_ans_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  data_ans_reg[14][2]/Q
                         net (fo=6, routed)           0.075     1.715    data_ans_reg_n_0_[14][2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  data[131][2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    data[131][2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  data_reg[131][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.854     2.012    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  data_reg[131][2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     1.603    data_reg[131][2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_ans_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[110][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.924%)  route 0.114ns (38.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  data_ans_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  data_ans_reg[2][0]/Q
                         net (fo=3, routed)           0.114     1.727    data_ans_reg_n_0_[2][0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  data[110][2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    data[110][2]_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  data_reg[110][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.826     1.984    clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  data_reg[110][2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.120     1.605    data_reg[110][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.118     1.759    lcd0/icode_reg_n_0_[0]
    SLICE_X1Y22          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.075     1.588    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_ans_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[109][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.436%)  route 0.122ns (39.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  data_ans_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  data_ans_reg[2][7]/Q
                         net (fo=6, routed)           0.122     1.734    data_ans_reg_n_0_[2][7]
    SLICE_X14Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  data[109][2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    data[109][2]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  data_reg[109][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  data_reg[109][2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120     1.606    data_reg[109][2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4     ram0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0     ram1/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y2     A_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y2     A_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y0     A_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y1     A_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y1     A_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y1     A_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y0     A_reg[0][6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y6     B_reg_0_15_0_1/RAMC/CLK



