<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06184799B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06184799</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6184799</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference family-id="14125876" extended-family-id="13708024">
      <document-id>
        <country>US</country>
        <doc-number>08750771</doc-number>
        <kind>A</kind>
        <date>19961217</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1995US-08750771</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>67206264</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="international" sequence="1">
        <country>WO</country>
        <doc-number>JP9500783</doc-number>
        <kind>A</kind>
        <date>19950420</date>
        <priority-linkage-type>A</priority-linkage-type>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1995WO-JP00783</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>G08G   1/097       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>G</section>
        <class>08</class>
        <subclass>G</subclass>
        <main-group>1</main-group>
        <subgroup>097</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>340907000</text>
        <class>340</class>
        <subclass>907000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>315130000</text>
        <class>315</class>
        <subclass>130000</subclass>
      </further-classification>
      <further-classification sequence="2">
        <text>340642000</text>
        <class>340</class>
        <subclass>642000</subclass>
      </further-classification>
      <further-classification sequence="3">
        <text>340931000</text>
        <class>340</class>
        <subclass>931000</subclass>
      </further-classification>
      <further-classification sequence="4">
        <text>340953000</text>
        <class>340</class>
        <subclass>953000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>G08G-001/097</text>
        <section>G</section>
        <class>08</class>
        <subclass>G</subclass>
        <main-group>1</main-group>
        <subgroup>097</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G08G-001/097</classification-symbol>
        <section>G</section>
        <class>08</class>
        <subclass>G</subclass>
        <main-group>1</main-group>
        <subgroup>097</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>11</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>47</number-of-drawing-sheets>
      <number-of-figures>84</number-of-figures>
      <image-key data-format="questel">US6184799</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Monitoring apparatus and control apparatus for traffic signal lights</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>CLARK LARRY K, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>3629802</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US3629802</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>HILL FRANK W</text>
          <document-id>
            <country>US</country>
            <doc-number>3902156</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US3902156</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>EBERLE TERRENCE F</text>
          <document-id>
            <country>US</country>
            <doc-number>4135145</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4135145</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>VAN TOL NICOLAAS</text>
          <document-id>
            <country>US</country>
            <doc-number>4255738</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4255738</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>DANESHFAR MAREK</text>
          <document-id>
            <country>US</country>
            <doc-number>5248967</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5248967</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>NEEL CLYDE J, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5387909</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5387909</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="7">
          <text>FUTSUHARA KOICHI</text>
          <document-id>
            <country>US</country>
            <doc-number>4661880</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4661880</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="8">
          <text>FUTSUHARA KOICHI</text>
          <document-id>
            <country>US</country>
            <doc-number>4667184</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4667184</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="9">
          <text>KAWASHIMA KIROSHI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5027114</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5027114</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="10">
          <text>MESSERSCHMITT BOELKOW BLOHM</text>
          <document-id>
            <country>DE</country>
            <doc-number>2851050</doc-number>
            <kind>A1</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>DE2851050</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="11">
          <text>PHILIPS NV</text>
          <document-id>
            <country>DE</country>
            <doc-number>3415143</doc-number>
            <kind>A1</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>DE3415143</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="12">
          <text>PHILIPS NV</text>
          <document-id>
            <country>EP</country>
            <doc-number>0214692</doc-number>
            <kind>A2</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>EP-214692</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="13">
          <text>ELECTRICITE DE FRANCE</text>
          <document-id>
            <country>FR</country>
            <doc-number>2672145</doc-number>
            <kind>A1</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>FR2672145</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="14">
          <text>PHILIPS NV</text>
          <document-id>
            <country>GB</country>
            <doc-number>2012465</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>GB2012465</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="15">
          <document-id>
            <country>JP</country>
            <doc-number>43029297</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP43029297</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="16">
          <document-id>
            <country>JP</country>
            <doc-number>S4831907</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP48031907</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="17">
          <text>HITACHI LTD, et al</text>
          <document-id>
            <country>JP</country>
            <doc-number>S534800</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP53004800</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="18">
          <text>PHILIPS NV</text>
          <document-id>
            <country>JP</country>
            <doc-number>S5498199</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP54098199</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="19">
          <text>KOITO KOGYO KK</text>
          <document-id>
            <country>JP</country>
            <doc-number>S55127698</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP55127698</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="20">
          <text>OMRON TATEISI ELECTRONICS CO</text>
          <document-id>
            <country>JP</country>
            <doc-number>S55127699</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP55127699</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="21">
          <text>SANKOSHA CO LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>S5624699</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP56024699</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="22">
          <text>PENTEL KK</text>
          <document-id>
            <country>JP</country>
            <doc-number>S56167498</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP56167498</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="23">
          <text>NIPPON SIGNAL CO LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>H06201733</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP06201733</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="1">
          <text>Masakazu Kato et al, "LSI Implementation and Safety Verification of Window Comparator Used in Fail-Safe Multiple-Valued Logic Operations" IEICE Trans. Electron., vol. E76-C, No. 3 Mar. 1993, pp. 419-427.</text>
        </nplcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>The Nippon Signal Co., Ltd.</orgname>
            <address>
              <address-1>Tokyo, JP</address-1>
              <city>Tokyo</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>NIPPON SIGNAL</orgname>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Jinno, Yoshitaka</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Ozaki, Yoshiharu</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="3">
          <addressbook lang="en">
            <name>Okada, Norihiro</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="4">
          <addressbook lang="en">
            <name>Mazawa, Heisaku</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="5">
          <addressbook lang="en">
            <name>Fujimoto, Hidetoshi</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="6">
          <addressbook lang="en">
            <name>Toda, Junya</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="7">
          <addressbook lang="en">
            <name>Futsuhara, Koichi</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="8">
          <addressbook lang="en">
            <name>Asada, Norihiro</name>
            <address>
              <address-1>Urawa, JP</address-1>
              <city>Urawa</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <orgname>McDermott, Will &amp; Emery</orgname>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Tong, Nina</name>
      </primary-examiner>
    </examiners>
    <pct-or-regional-filing-data>
      <document-id>
        <country>WO</country>
        <doc-number>JP9500783</doc-number>
        <date>19950420</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1995WO-JP00783</doc-number>
      </document-id>
    </pct-or-regional-filing-data>
    <pct-or-regional-publishing-data>
      <document-id>
        <country>WO</country>
        <doc-number>9633480</doc-number>
        <kind>A1</kind>
        <date>19961024</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>WO9633480</doc-number>
      </document-id>
    </pct-or-regional-publishing-data>
    <lgst-data>
      <lgst-status>LAPSED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      Monitoring and control apparatus for fail-safe monitoring for normal operation of traffic signal lights provided at an intersection or the like where a plurality of roads intersect.
      <br/>
      The illumination conditions of respective signal lights are detected using as sensor device, and when the number of illuminated or non-illuminated signal lights is a predetermined number, a normal judgment output of logic value 1 corresponding to a high energy condition is generated while, when the number of illuminated or non-illuminated signal lights is not the predetermined number, an abnormal judgment output of logic value 0 corresponding to a low energy condition is generated.
      <br/>
      As a result, when a fault in the monitoring apparatus stops the output, the resultant output condition is the same as for a danger condition due to a signal light abnormality, resulting in an extremely safe signal light monitoring and control with excellent fail-safe characteristics.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>TECHNICAL FIELD</heading>
    <p num="1">The present invention relates to a monitoring apparatus for advising if an illumination condition of traffic signal lights is normal or abnormal, and a control apparatus for controlling the signal lights based on an advisory signal from the monitoring apparatus.</p>
    <heading>BACKGROUND ART</heading>
    <p num="2">
      With traffic signal units provided for example at a road intersection or the like, if an illumination condition of the signal lights is abnormal, then a traffic conflict can result.
      <br/>
      In particular, if the green lights (referred to hereunder as G lights) for permitting people and vehicles to proceed, are simultaneously illuminated for the respective directions of the intersecting roads, an extremely dangerous situation results.
      <br/>
      To avoid this situation, monitoring for simultaneous illumination of the G lights for the respective directions of the intersecting roads has heretofore mainly involved using a hard logic, for example to detect the terminal voltage of the signal lights via a voltage transformer or the like.
    </p>
    <p num="3">
      With conventional simultaneous G light illumination detection methods, voltage transformers are connected across the terminals of the G lights, so that a voltage is produced in the respective voltage transformers when the G lights illuminate, the arrangement being such that when a G light pair for the respective directions of the intersecting roads are illuminated simultaneously, G light simultaneous illumination (danger condition) is advised by the presence of a voltage (corresponding to a high energy condition).
      <br/>
      That is to say, the arrangement is such that a danger condition is advised by a high energy condition.
      <br/>
      In this case, if a fault occurs where the output to the monitoring circuit itself, which includes for example the voltage transformer, has a fault giving zero, then there is a problem in that if a simultaneous illumination of the G light pair for the respective intersecting roads occurs, this cannot be advised.
    </p>
    <p num="4">Moreover, in most cases it has not been possible to reach a stage where the illumination condition of a plurality of signal lights is monitored by only monitoring for simultaneous illumination of a G light pair for respective intersecting roads.</p>
    <p num="5">
      In view of the above situation, it is an object of the present invention to provide a monitoring apparatus for fail-safe monitoring for abnormal conditions such as, simultaneous illumination of traffic proceed permit signal lights, or signal light burn-out.
      <br/>
      Moreover, it is an object of the invention to provide a signal light control apparatus, which uses such a fail-safe monitoring apparatus.
    </p>
    <heading>DISCLOSURE OF THE INVENTION</heading>
    <p num="6">Accordingly, the monitoring apparatus for traffic signal lights according to the present invention comprises: a sensor device for detecting an illumination condition of traffic signal lights; and a judgment device for generating an output of logic value 1 corresponding to a high energy condition indicating a normal condition of the signal lights when, based on an output from the sensor device, the number of illuminated or non illuminated signal lights is a predetermined number, and generating an output of logic value 0 corresponding to a low energy condition indicating an abnormal condition of the signal lights when not the predetermined number.</p>
    <p num="7">
      With this construction, since when the signal lights are normal and thus safe, this can be advised by a high energy condition (logic value 1) while when the signal lights are abnormal and thus dangerous, this can be advised by a low energy condition (logic value 0), then when a fault occurs where the sensor device or judgment device gives a zero output, this dangerous situation can be advised.
      <br/>
      Hence reliability of the signal light monitoring can be improved.
    </p>
    <p num="8">The construction may be such that the judgment device generates an output of logic value 1 when the number of illuminated signal lights is a predetermined number, and generates an output of logic value 0 indicating a signal light burn-out fault when not the predetermined number.</p>
    <p num="9">
      If in this way judgment of a signal light burn-out fault is carried out from the number of illuminated lights, with a logic value 1 for when the signal lights are illuminated, then the output level goes to the low side with both a signal light burn-out fault, and a zero output fault for example in the sensor.
      <br/>
      Therefore it is possible to warn off d anger, even in the case where both faults coincide.
    </p>
    <p num="10">The construction may be such that the output from the judgment device is output via an on-delay circuit having a delay time which is longer than an illumination period of the signal lights, or via a self-hold circuit with the output from the judgment device as a reset input signal, and a signal light power source switch on signal as a trigger input signal, which self-holds the trigger input signal.</p>
    <p num="11">In this way, even in the case where burn-out fault information appears intermittently in the illumination period of the signal light, this information output can be continuously advised until conditions return to normal.</p>
    <p num="12">Moreover, the construction may be such that the judgment device generates an output of logic value 1 when the number of non illuminated signal lights is a predetermined number, and generates an output of logic value 0 indicating a signal light simultaneous illumination fault where simultaneous illumination is not permitted, when not the predetermined number.</p>
    <p num="13">
      If in this way judgment of a signal light simultaneous illumination fault is carried out from the number of non illuminated lights, with a logic value 1 for when the signal lights are not illuminated, then the output level goes to the low side with both a signal light simultaneous illumination fault, and a zero output fault for example in the sensor.
      <br/>
      Therefore it is possible to warn off danger, even in the case where both faults coincide.
    </p>
    <p num="14">The construction may be such that the output from the judgment device is output via an on-delay circuit having a delay time which is longer than an illumination period of the signal lights, or a self-hold circuit with the output from the judgment device as a reset input signal, and a signal light power source switch on signal as a trigger input signal, which self-holds the trigger input signal.</p>
    <p num="15">In this way, even in the case where simultaneous illumination fault information appears intermittently in the illumination period of the signal lights, this information output can be continuously advised until conditions return to normal.</p>
    <p num="16">The construction is such that an illumination condition of respective signal lights for respective road directions of a two way intersection where two roads intersect is detected using sensor devices which output a binary logic signal, generating an AC signal and outputting a logic value 1 when a signal light is illuminated, and not generating an AC signal and outputting a logic value 0 when the signal light is not illuminated, and there is provided a judgment device which, based on the output conditions from respective sensor devices for each of the respective signal lights, gene rate s an output of logic value 1 corresponding to a high energy condition when the signal lights are normal, and generates an output of logic value 0 corresponding to a low energy condition at the time of a simultaneous illumination of the signal lights where simultaneous illumination is not permitted.</p>
    <p num="17">
      Basically, the construction may be such that the judgment device comprises; a first adding circuit for adding the logic signals of the respective sensor devices for detecting an illumination condition of respective green lights indicating permission to proceed in the respective road directions, and a first level detection circuit for level detecting the addition value from the first adding circuit, the construction being such that the first level detection circuit generates an output of logic value 1 when the addition value is 1, and generates an output of logic value 0 when the addition value is 2.
      <br/>
      Consequently it is possible to monitor for simultaneous illumination of the green lights.
    </p>
    <p num="18">
      Furthermore, the construction may be such that the judgment device comprises the first adding circuit and the first level detection circuit of claim 19, and further comprises: a second adding circuit for adding the logical signals of the respective sensor devices for detecting an illumination condition of respective red lights for the respective road directions; a second level detection circuit for level detecting the addition value from the second adding circuit; a third adding circuit for adding the logical signals of respective sensor devices for detecting an illumination condition of yellow lights for the respective road directions and an output signal from the second level detection circuit; and a first logical sum operation circuit for carrying out a logical sum operation on the addition value from the third adding circuit and an output from the first level detection circuit, and the logical sum operation output is made a judgment output.
      <br/>
      Consequently, if the signal lights are normal in the illumination period of the signal lights, an output of logic value 1 is continuously generated so that safety can be advised.
    </p>
    <p num="19">In order to continuously generate an output of logic value 1 when the signal lights are normal, the construction may be such that the judgment device comprises the second adding circuit and the second level detection circuit of claim 20, and further comprises: a fourth adding circuit for adding the logical signals of respective sensor devices for detecting an illumination condition of green lights and yellow lights for the respective road direction s; and a second logical sum operation circuit for carrying out a logical sum operation on the addition value from the fourth adding circuit and an output from the second level detection circuit, and the logical sum operation output is made a judgment output.</p>
    <p num="20">The construction may also be such that the signal lights for the same road of a two way intersection where two roads intersect are made one group, and for each group the illumination condition of a permit signal light indicating permission to proceed is detected using a sensor device which outputs a binary logic signal, generating an AC signal and outputting a logic value of 1 when a signal light is not illuminated, and not generating an AC signal and outputting a logic value 0 when the signal light is illuminated, and there is provided a judgment device which, based on the output conditions from the sensor device for each group, generates an output of logic value 1 corresponding to a high energy condition indicating the signal lights are normal, when at least one group shows a non illuminated condition, and generates an output of logic value 0 corresponding to a low energy condition indicating a simultaneous illumination fault when neither group shows a non illuminated condition.</p>
    <p num="21">In this way, danger can be reliably advised even in the case where a simultaneous illumination and a fault such as in the sensor occur at the same time.</p>
    <p num="22">
      In the case of only one permit signal light, that is to say, for simultaneous illumination detection of the green lights, the construction may be such that the judgment device comprises a third logical sum operation circuit for carrying out a logical sum operation on the logical output from the respective sensor devices for each respective group, and the logical sum operation output is made a judgment output.
      <br/>
      Moreover the judgment device may comprise: a fifth adding circuit for adding the logical outputs from the respective sensor devices for each respective group; and a third level detection circuit for level detecting the addition value from the fifth adding circuit, the construction being such that the third level detection circuit generates an s output of logic value 1 when the addition value is 1 or more and generates an output of logic value 0 when the addition value is zero.
    </p>
    <p num="23">
      In the case of a plurality of permit signal lights for the respective groups, for example for simultaneous illumination detection of the green lights, yellow lights, and pedestrian green lights etc., then the construction may be such that the judgment device comprises: sixth and seventh adding circuits for respectively adding the logical outputs from the respective sensor devices for each respective group; fourth and fifth level detection circuits for respectively level detecting the addition values from the sixth and seventh adding circuits and outputting a logic value 1 when the addition values are respectively a maximum; and a fourth logical sum operation circuit for carrying out a logical sum operation on both outputs from the fourth level detection circuit and the fifth level detection circuit, and the logical sum operation output is made a judgment output.
      <br/>
      Moreover, the judgment device may comprise: eight and ninth adding circuits for respectively adding the logical outputs from the respective sensor devices for each respective group; a fifth logical sum operation circuit for carrying out a logical sum operation on the addition values from the eighth and ninth adding circuits; and a sixth level detection circuit for level detecting the logical sum output from the fifth logical sum operation circuit and outputting a logic value 1 when the logical sum output is a logic value of 2 or more.
    </p>
    <p num="24">
      Moreover, the sensor device may be a current sensor provided for each permit signal light, with a power supply line for the permit signal light wound around a saturable magnetic core such that an excitation signal for the saturable magnetic core input from a high frequency signal generator is received on an output side at a high level at the time of no power to the power supply line, and is received on the output side at a low level at the time of power supply.
      <br/>
      Alternatively the sensor device may be a voltage sensor provided for each permit signal light, which detects a terminal voltage of an illumination switch circuit disposed in a power supply line for the permit signal light.
    </p>
    <p num="25">In the case of a voltage sensor, if a simultaneous illumination fault occurs due to a short circuit fault between the power supply lines for the signal lights, then this can be detected.</p>
    <p num="26">The construction of the voltage sensor may basically involve a series circuit of a first photocoupler for switching an AC current from an illumination power source using a high frequency signal from a high frequency signal generator, and a second photocoupler for receiving an AC signal from the switched illumination power source, connected in parallel across the terminals of a switching circuit for signal light illumination which is connected in series with the signal light.</p>
    <p num="27">If a current sensor is used for the sensor device, with all power supply lines for the permit signal lights of the same group wound around one saturable magnetic core such that an excitation signal for the saturable magnetic core input from a high frequency signal generator is received on an output side at a high level when no current flows in all the power supply lines, and is received on the output side at a low level when a current flows in at least one power supply line, then the number of current sensors can be reduced.</p>
    <p num="28">Moreover, the construction may be such that in the case of a voltage sensor for the sensor device, then basically this involves a series circuit of a first photocoupler for switching an AC current from an illumination power source using a high frequency signal from a high frequency signal generator, and a second photocoupler for receiving an AC signal from the illumination power source switched by the first photocoupler, connected in parallel across the terminals of an illumination switching circuit for one permit signal light, together with a plurality of series circuits constituted by photocouplers, each of which connected in parallel across the terminals of an illumination switching circuit for another permit signal light, with the second photocoupler and the series circuits constituted by photocouplers cascade connected, and an output from the final stage series circuit made the sensor output.</p>
    <p num="29">Moreover with the monitoring apparatus, in monitoring for a simultaneous illumination fault of the signal lights of a three way intersection where three roads intersect, the signal lights for the same road are made one group, and for each group, the illumination condition of a permit signal light indicating permission to proceed is detected using a sensor device which outputs a binary logic signal, generating an AC signal and outputting a logic value of 1 when a signal light is not illuminated, and not generating an AC signal and outputting a logic value 0 when the signal light is illuminated, and there is provided: tenth, eleventh and twelfth adding circuits for respectively adding the logical signals from the sensor devices for each group; seventh, eight and ninth level detection circuits for respectively level detecting the addition values from the respective adding circuits and generating an output of logic value 1 when the respective addition values are a maximum; a thirteenth adding circuit for adding the logical outputs from the respective level detection circuits; and a tenth level detection circuit for outputting a logic value 1 indicating normal signal lights when the addition value of the thirteenth adding circuit is 2 or more, and generating an output of logic value 0 indicating a simultaneous illumination fault when the addition value is 1 or less.</p>
    <p num="30">In this way, it is possible to monitor for a simultaneous illumination fault of the signal lights of a three way intersection.</p>
    <p num="31">In the case of monitoring for a simultaneous illumination fault of the signal lights of a three way intersection where three roads intersect, the illumination condition of the respective permit signal lights indicating permission to proceed is respectively detected using sensor devices which output a binary logic signal, generating an AC signal and outputting a logic value 1 when a signal light is not illuminated, and not generating an AC signal and outputting a logic value 0 when the signal light is illuminated, and there is provided: a fourteenth adding circuit for adding the sensor outputs corresponding to the respective permit signal lights for the first direction and second direction roads; a fifteenth adding circuit for adding the sensor outputs corresponding to the respective permit signal lights for the second direction and third direction roads; a sixteenth adding circuit for adding the sensor outputs corresponding to the respective permit signal lights for the third direction and first direction roads; and an eleventh level detection circuit for generating an output of logic value 1 indicating normal signal lights when the addition value of the respective adding circuits is 6, and generating an output of logic value 0 indicating a simultaneous illumination fault when the addition value is 5 or less.</p>
    <p num="32">Furthermore, for the control apparatus of the present invention for controlling the illumination of traffic signal lights, the construction may comprise: a signal light monitoring circuit provided with, a sensor device for detecting an illumination condition of respective signal lights, and a judgment device for generating an output of logic value 1 corresponding to a high energy condition indicating a normal condition of the signal lights when, based on an output from the sensor device, the number of illuminated or non illuminated signal lights is a predetermined number, and generating an output of logic value 0 corresponding to a low energy condition indicating an abnormal condition of the signal lights when the number is not the predetermined number; and a signal light power supply control circuit which supplies power to the signal lights when an output of logic value 1 is generated from the signal light monitoring circuit, and which stops power supply to the signal lights when an output of logic value 0 is generated.</p>
    <p num="33">In this way, the illumination control for the signal lights can be carried out in a fail-safe manner.</p>
    <p num="34">The signal light monitoring circuit may comprise: a sensor device constructed so as to generate an AC signal at the time of non illumination of a signal light, and not to generate an AC signal at the time of illumination; and a judgment device which generates an output of logic value 1 when the number of non illumination outputs from the sensor device is a predetermined number, and generates an output of logic value 0 indicating a signal light simultaneous illumination fault where simultaneous illumination is not permitted, when not the predetermined number.</p>
    <p num="35">Moreover, the signal light power supply control circuit may have an electromagnetic relay having relay contact points disposed in series in the power supply lines for the respective signal lights, the construction being such that the electromagnetic relay is placed in a non excited condition with the contact points open, based on an output of logic value 0 indicating simultaneous illumination of the signal light monitoring circuit.</p>
    <p num="36">Furthermore, the signal light power supply control circuit may incorporate: a first self-hold circuit with a signal light power source switch on signal as a trigger input signal, and an output from the signal light monitoring circuit as a reset input signal, which self-holds the trigger input signal, the construction being such that the electromagnetic relay is excited and the contact points thus closed with an output of logic value 1 from the self-hold circuit when a reset input signal of logic value 1 indicating normal signal lighting from the monitoring circuit, and a trigger input signal of logic value 1 due to the power source switch on signal are input together.</p>
    <p num="37">Furthermore, the construction may be such that the signal light power supply control circuit incorporates: a signal light flash command circuit which outputs to an illumination control circuit, a flash command for a yellow light and a red light for intersecting roads when an output of logic value 0 indicating simultaneous illumination of the signal lights is generated from the signal light monitoring circuit so that the output from the first self-hold circuit is cancelled; a flash monitoring circuit for monitoring if a flash operation of the yellow light and red light is normal, based on the flash command from the signal light flash command circuit; and a n electromagnetic relay control circuit which de-energizes the electromagnetic relay to open the contact points and stop the signal light power supply, based on an output from the flash monitoring circuit when the flash operation for the yellow light and the red light is abnormal.</p>
    <p num="38">Moreover, t he electromagnetic relay control circuit may comprise: a second self-hold circuit with a signal for a fall in the output of logic value 1 from the signal light monitoring circuit as a trigger input signal, and a monitoring output from the flash monitoring circuit as a reset input signal, the construction being such that when the flash operation for the yellow light and the red light is normal at the time of signal light simultaneous illumination, the trigger input signal and the reset input signal both become a logic value 1 so that the excitation of the electromagnetic relay is maintained by means of an output from the second self-hold circuit.</p>
    <p num="39">Moreover the construction may comprise: respective saturable magnetic cores with respective signal light power supply lines provided for each of a plurality of signal lights connected in parallel with each other to a common power supply line, wound thereon as primary windings; a transformer with second windings for impedance detection wound on the respective saturable magnetic cores and connected in series with each other, acting as load for a secondary winding thereof and which receives a high frequency signal from a high frequency signal generator in a primary winding thereof; and a level detection circuit which generates an output of logic value 1 indicating norm al signal lights when an output signal level of the transformer is equal to or above a predetermined level as a result of an output signal change due to a change in impedance for h the transformer, and generates an output of logic value 0 indicating a signal light burn-out fault when lower than the predetermined level.</p>
    <p num="40">In this way, it is possible to detect a signal light burn-out fault in the case where a plurality of signal lights are connected in parallel to a common power supply line.</p>
    <p num="41">Moreover, the monitoring apparatus may be one wherein an illumination condition of respective signal lights of an intersection where a plurality of roads intersect is detected using: sensor devices which generate an AC signal at the time of non illumination of a signal light and which do not generate an AC signal at the time of illumination of the signal light, and wherein an AC signal level at the time of non illumination from a sensor device for detecting the illumination condition of a vehicle green light and a pedestrian green light, is made different from an AC signal level at the time of non illumination from a sensor device for detecting an illumination condition of a yellow light, and wherein there is provided a judgment device which, based on the outputs from the respective sensor devices, distinguishes and warns between respective simultaneous illumination faults of the vehicle green light pairs, and the vehicle green lights and the pedestrian green lights, and respective simultaneous illumination faults of the vehicle green lights and the yellow lights, and the pedestrian green lights and the yellow lights.</p>
    <p num="42">In this way, it is possible to monitor and distinguish between a simultaneous illumination fault of the green light pairs or the green light and the yellow light, and hence it is possible to detect carefully signal light abnormalities.</p>
    <p num="43">Moreover the invention provides a monitoring apparatus for traffic signal lights for monitoring for simultaneous illumination faults in traffic signal lights where illumination is controlled with the green, red and yellow signal lights of respective signal units for an intersection where a plurality of roads intersect, connected in parallel with one common power supply line, the construction being such that current sensors are used, each with the power supply line for the signal light wound on a saturable magnetic core such that an excitation signal for the saturable magnetic core input from a high frequency signal generator is received on an output side at a high level at the time of no power to the power supply line, and is received on the output side at a low level at the time of power supply, and the common power supply lines for the signal units and the red light power supply lines are wound in opposite directions to each other on the saturable magnetic cores of the respective current sensors provided for each signal unit for the respective road directions, and the AC signal level of the respective current sensors is added by an adding circuit, and the added signal level is detected by a level detection circuit, the level detection circuit generating an output of logic value 1 indicating normal when the addition signal level is equal to or above a previously set predetermined level, and generating an output of logic value 0 indicating, a simultaneous illumination fault when lower than the predetermined level.</p>
    <p num="44">In this way, it is possible to monitor for a simultaneous illumination fault of the permit signal lights for permitting traffic to proceed, using a common line and the red light power supply line.</p>
    <p num="45">With a control apparatus for controlling the illumination of signal lights for a two way intersection where two roads intersect, the construction may be such that the illumination condition of respective permit signal lights for permitting traffic to proceed in the respective road directions is detected using sensor devices which generate an AC signal at the time of non illumination of the signal lights and which do not generate an AC signal at the time of illumination, and there is provided: a first electromagnetic relay which is excited by an output signal from a first sensor device for detecting an illumination condition of a permit signal light on one road; and a second electromagnetic relay which is excited by an output signal from a second sensor device for detecting an illumination condition of a permit signal light on the other road, and wherein relay contact points for closing a circuit at the time of excitation of the second electromagnetic relay are disposed in series in a power supply line for the permit signal light for the one road, and relay contact points for closing a circuit at the time of excitation of the first electromagnetic relay are disposed in series in a power supply line for the permit signal light for the other road.</p>
    <p num="46">
      In this way, when the green light for one road direction of the intersecting roads is illuminated, the illumination current for the green light for the other road direction can be shut off.
      <br/>
      Moreover, since a time difference exists between the reciprocal illuminations of the green lights, then the illumination current for the signal lights is not shut off by the on and off switching of the electromagnetic relay contact points.
    </p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="47">
      FIGS. 1(a).about.(d) are circuit diagrams illustrating fail-safe voltage sensors;
      <br/>
      FIGS. 2(a).about.(b) are circuit diagrams illustrating fail-safe current sensors;
      <br/>
      FIG. 2(c) illustrates output signals OUT1, OUT2, of FIG. 2(b) with rectifier and window comparator instead of on/off switching;
      <br/>
      FIG. 3 is a signal wave form diagram for a power supply current and an output OUT2 from the current sensor of FIG. 2(b);
      <br/>
      FIG. 4(a) is a circuit diagram of a high frequency signal generator used in the current sensor of FIG. 2(b), while FIG. 4(b) is a signal wave form diagram for a signal light power supply current and an output from the high frequency signal generator;
      <br/>
      FIG. 5 is a circuit diagram of a voltage doubler rectifying circuit;
      <br/>
      FIGS. 6(a) and (b) are circuit diagrams of adding circuits which use voltage doubler rectifying circuits;
      <br/>
      FIG. 7 is a circuit diagram of another current sensor;
      <br/>
      FIG. 8 is a circuit diagram of a fail-safe AC amplifier;
      <br/>
      FIG. 9 is a circuit diagram of a fail-safe window comparator/AND gate;
      <br/>
      FIG. 10 is a circuit diagram of a self-hold circuit which uses the window comparator/AND gate of FIG. 9;
      <br/>
      FIG. 11 is a block diagram of a threshold value operation circuit which uses an adding circuit and a window comparator;
      <br/>
      FIG. 12 is a diagram of a logical product operation circuit configured with the window comparator of FIG. 9 connected in a cascade;
      <br/>
      FIG. 13 is a circuit diagram of a logical sum operation circuit with an AC signal input;
      <br/>
      FIG. 14(a) is a diagram for explaining a danger detection type method of sampling safety information, while FIG. 14(b) is a basic circuit structural diagram;
      <br/>
      FIG. 15(a) is a diagram for explaining a safety verifying type method of sampling safety information, while FIG. 15(b) is a basic circuit structural diagram;
      <br/>
      FIG. 16 is a diagram for explaining output signals from a current sensor applicable to the present invention;
      <br/>
      FIG. 17 is a circuit diagram of a first embodiment of the invention according to claim 18;
      <br/>
      FIG. 18(a) is a relational diagram for the illumination of signal lights of an intersection applicable to the first embodiment, while FIG. 18(b) is a schematic diagram showing a signal unit arrangement at the intersection;
      <br/>
      FIG. 19 is a time chart for the operation of the circuit of the first embodiment of FIG. 17;
      <br/>
      FIG. 20 is a circuit diagram of a second embodiment;
      <br/>
      FIG. 21 is a circuit diagram of a third embodiment;
      <br/>
      FIG. 22 is a circuit diagram of a first embodiment of the invention according to claim 22;
      <br/>
      FIG. 23 is a circuit diagram of a second embodiment;
      <br/>
      FIG. 24 is a time chart showing a relationship between sensor outputs and addition outputs of the second embodiment of FIG. 23;
      <br/>
      FIG. 25 is a circuit diagram of a third embodiment;
      <br/>
      FIG. 26 is a circuit diagram of a fourth embodiment;
      <br/>
      FIG. 27 is a time chart showing a relationship between addition outputs and a logical sum output of the circuit of the fourth embodiment of FIG. 26;
      <br/>
      FIG. 28 is a circuit diagram of a fifth embodiment;
      <br/>
      FIG. 29(a) is a relational, diagram for the illumination of signal lights of a two way intersection, while FIG. 29(b) is a schematic diagram showing a signal unit arrangement at the intersection;
      <br/>
      FIG. 30 is a time chart showing a relationship between sensor outputs and addition outputs of the fifth embodiment of FIG. 28;
      <br/>
      FIG. 31 is a circuit diagram of a sixth embodiment;
      <br/>
      FIG. 32 is a circuit diagram of a current sensor having a logical product operation function for the non illumination of signal lights of the same group;
      <br/>
      FIG. 33 is a circuit diagram of a seventh embodiment employing the current sensor of FIG. 32;
      <br/>
      FIG. 34(a) is a relational diagram for the illumination of signal lights of a two way intersection, for the case where arrow lights are added, while FIG. 34(b) is a schematic diagram showing a signal unit arrangement at the intersection;
      <br/>
      FIG. 35 is a circuit diagram of an embodiment of the invention according to claim 37;
      <br/>
      FIG. 36 is a relational diagram for the illumination of signal lights of a three way intersection applicable to the embodiment of FIG. 35;
      <br/>
      FIG. 37 is a diagram for explaining a method of fail-safe monitoring an illumination condition for the case where a voltage sensor is used;
      <br/>
      FIG. 38 is a relational diagram for the illumination of signal lights of a three way intersection applicable to an embodiment, for the case where a voltage sensor is used;
      <br/>
      FIG. 39 is a circuit diagram of an embodiment employing a voltage sensor;
      <br/>
      FIG. 40(a) is a circuit diagram showing a structure of a voltage sensor which uses photocouplers, while FIGS. 40(b) and (c) are circuit diagrams showing modified forms for FIG. 40(a);
      <br/>
      FIG. 41 is a circuit diagram showing a structural example of another voltage sensor which uses photocouplers;
      <br/>
      FIG. 42 is a diagram for explaining differences between a voltage sensor and a current sensor;
      <br/>
      FIG. 43 is a circuit diagram showing an embodiment of a control apparatus for traffic signal lights, related to the invention according to claim 38;
      <br/>
      FIG. 44(a) is a circuit diagram of an embodiment of a R/Y flash monitoring circuit, while FIG. 44(b) is a time chart showing the appearance of output signals therefrom;
      <br/>
      FIG. 45 is a circuit diagram of another embodiment of a R/Y flash monitoring circuit, while FIG. 45(b) is a time chart showing the appearance of output signals therefrom;
      <br/>
      FIG. 46 is a circuit diagram of a NOT circuit;
      <br/>
      FIG. 47(a) is a circuit diagram of an embodiment of a trigger input signal generating circuit, FIG. 47(b) is a circuit diagram of another embodiment of a trigger input signal generating circuit, while FIG. 47(c) is a time chart showing output timing from a self-hold circuit;
      <br/>
      FIG. 48 is a relational diagram for illumination at an intersection provided with arrow lights 2;
      <br/>
      FIG. 49(a) is a diagram of a circuit for detecting an illumination condition of arrow lights using a current sensor; while FIG. 49(b) is a time chart showing the appearance of output signals therefrom;
      <br/>
      FIG. 50 is a diagram of a circuit for continuously outputting an output from a signal light abnormality detection circuit, using a self-hold circuit;
      <br/>
      FIG. 51(a) is a diagram of a circuit for continuously outputting an output from a signal light abnormality detection circuit, using an on-delay circuit; while FIG. 51(b) is a time chart for the output therefrom;
      <br/>
      FIG. 52(a) is a diagram showing a structural example of a fail-safe on-delay circuit, while FIG. 52(b) is an output time chart;
      <br/>
      FIG. 53 is a circuit diagram showing an embodiment of a burn-out monitoring apparatus for the case where a plurality of signal lights are connected in parallel to a common power supply line;
      <br/>
      FIG. 54 is a time chart for the output from the circuit of FIG. 53;
      <br/>
      FIG. 55 is a circuit diagram of an embodiment of a monitoring apparatus for differentiating between respective simultaneous illumination faults of a green light pair, or a green light and a yellow light, FIG. 55(a) being a structural diagram of a current sensor section, and FIG. 55(b) being a structural diagram of a judgment circuit section;
      <br/>
      FIG. 56 is a relational diagram for the illumination of signal lights of a three way intersection, applicable to the apparatus of FIG. 55;
      <br/>
      FIGS. 57a, b are a circuit diagram of an embodiment for the case where a red light power supply line is used for a common power supply line in monitoring for simultaneous illumination faults, FIG. 57(a) being a structural diagram of a current sensor section, and FIG. 57(b) being a structural diagram of a judgment circuit section;
      <br/>
      FIG. 58 is a circuit diagram of another embodiment for the case where a red light power supply line is used for a common power supply line in monitoring for simultaneous illumination faults;
      <br/>
      FIG. 59 is a diagram for explaining advantages in the case where a red light power supply line is used for a common power supply line in monitoring for simultaneous illumination faults; and
      <br/>
      FIG. 60(a) is a circuit diagram of an embodiment of a signal light control apparatus where a non illumination condition for the green lights for the respective directions of intersecting roads, is introduced as an illumination proviso for the corresponding green lights for the respective other directions, and FIG. 60(b) being an excitation circuit diagram of an electromagnetic relay.
    </p>
    <heading>BEST MODE FOR CARRYING OUT THE INVENTION</heading>
    <p num="48">As follows is a description of embodiments of the present invention with reference to the drawings.</p>
    <p num="49">First is a description of fail-safe sensors and logical operation elements.</p>
    <p num="50">FIGS. 1(a).about.(d) illustrate structural examples of a voltage sensor.</p>
    <p num="51">
      FIGS. 1(a) and (b) illustrate examples using a transformer T1, while FIGS. 1(c) and (d) illustrate examples using a photocoupler comprising a light emitting element PT and a light receiving element PD.
      <br/>
      With the construction as shown in FIGS. 1(a) and (c) wherein a voltage sensor enclosed by the dashed line in the figures is connected across the terminals of an illumination switch SW for a signal light L, an output signal OUT from the sensor is generated at a high level when the switch SW is off.
      <br/>
      On the other hand, with the construction of FIGS. 1(b) and (d) wherein a voltage sensor is connected across the terminals of a signal light L, an output signal OUT from the sensor is generated at a high level when the switch SW is on.
      <br/>
      In both cases the output signals OUT are AC signals.
      <br/>
      With all the sensors of FIGS. 1(a) through (d), in the case where a disconnection or a short circuit fault occurs in the constituent elements of the sensor portions enclosed by the dashed lines in the figures, the AC signal OUT is not produced.
      <br/>
      Here, since the resistors R1, R2 are only susceptible to burn-out, then normally short circuit faults are not considered.
    </p>
    <p num="52">FIGS. 2(a) and (b) illustrate structural examples of a current sensor.</p>
    <p num="53">
      In FIG. 2(a), a transformer T2 is a current transformer.
      <br/>
      A power supply line for a signal light L is wound on a core Cor of the transformer T2 as a primary winding Na1, and an AC output signal OUT1 is generated in a secondary winding Na2 wound on the core Cor, when a switch SW is switched on so that a current flows in the power supply line.
    </p>
    <p num="54">
      In FIG. 2(b), the presence of a power supply current is produced as a modulation signal from a high frequency signal generator SG (referred to hereunder simply as a signal generator).
      <br/>
      A power supply line is wound on a ring shape saturable magnetic core Cor of a transformer T3 as a winding Nb1, and a current (saturable magnetic core excitation signal) is supplied to a winding Nb3 from the signal generator SG via a resistor R3.
      <br/>
      When a current flows in the power supply line for the signal light L, the saturable magnetic core Cor becomes saturated due to the winding Nb1.
      <br/>
      Hence at this time, a high frequency signal from the winding Nb3 is not transmitted to an output winding Nb2 via the saturable magnetic core Cor.
      <br/>
      That is to say, when the switch SW is on, the output signal OUT2 becomes a low level high frequency signal, while when the switch SW is off, the output signal OUT2 becomes a high level high frequency signal.
      <br/>
      In particular, if the power supply current is large, then when the switch SW is on, the output signal OUT2 becomes an extremely low level.
      <br/>
      In the following discussion this is treated as an approximately zero level condition.
    </p>
    <p num="55">
      On the other hand, with an output signal OUT1 taken out from between the resistor R3 and the winding Nb3, when a current flows in the power supply line for the signal light L so that the saturable magnetic core Cor becomes saturated, the self inductance of the winding Nb3 becomes small and hence the voltage across the terminals of the winding Nb3 drops so that the terminal voltage of the resistor R3 increases.
      <br/>
      Alternatively, when a current does not flow in the power supply line for the signal light L, since the saturable magnetic core Cor is not saturated, the self inductance of the winding Nb3 shows a large value, and the voltage across the terminals of the winding Nb3 is thus increased.
      <br/>
      Hence the terminal voltage of the resistor R3 drops.
      <br/>
      If the power supply current is large, the difference between the output levels at the time of power supply and non power supply can be increased.
      <br/>
      That is to say, when the switch SW is off, an approximately zero level condition results, while when on, this gives a high level.
    </p>
    <p num="56">
      FIG. 2(c) illustrates processing for the case where a large change in the output signals OUT1, OUT2, of FIG. 2(b) can not be obtained by on and off switching with the switch SW.
      <br/>
      By rectifying and level detecting the output signals OUT1 or OUT2 using a voltage doubler rectifying circuit REC and a fail-safe window comparator WC (both to be described later), then a binary output signal of logic value 1 and logic value 0 is possible.
    </p>
    <p num="57">In FIG. 2(b), since the current flowing in the power supply line for the signal light L is an alternating current, then as shown in FIG. 3, with the output signal OUT2 during power supply, a high frequency signal from the signal generator SG is intermittently generated at the zero point of the power supply current.</p>
    <p num="58">
      FIG. 4(a) shows a structural example of a signal generator SG to prevent the occurrence of this intermittent high frequency signal in the output signal OUT2.
      <br/>
      In FIG. 4, CMOS inverters Q1s, Q2s, resistors Rs1, Rs2 and a capacitor CS constitute an oscillator OSC.
      <br/>
      A high frequency output signal from the oscillator OSC is supplied to the winding Nb3 as the output from the signal generator SG.
      <br/>
      Depending on the situation, the output signal from the oscillator OSC is amplified by a known amplifier.
      <br/>
      Power for the oscillator OSC is supplied from a full wave rectifying circuit rec which is supplied from a signal light power source (AC power source) via a transformer TS.
      <br/>
      A transistor QS, a zener diode ZD, and a resistor RS constitute a known constant voltage circuit which limits the upper limit voltage of the output from the full wave rectifying circuit rec.
      <br/>
      The oscillator OSC oscillates when the output from the constant voltage circuit is equal to or greater than a predetermined level (normally a low value of a few volts at which the CMOS can operate).
      <br/>
      Since the power source output to the signal generator SG is synchronized with the power source of the power supply line for the signal lights, then the output signal from the signal generator SG is produced as shown in FIG. 4(b) relative to the change in the power supply current, with an output signal from the signal generator SG not produced close to the zero point of the power supply current.
      <br/>
      Therefore, the intermittent high frequency signal shown in FIG. 3 does not occur.
    </p>
    <p num="59">Next is a discussion concerning AC signal addition.</p>
    <p num="60">AC input signals can be added using a voltage doubler rectifying circuit.</p>
    <p num="61">
      The portion enclosed by the dashed line in FIG. 5 indicates a voltage doubler rectifying circuit REC, comprising a coupling capacitor C1, a smoothing capacitor C2, a clamping diode D1, and a rectifying diode D2, which outputs a DC output signal eout clamped at a power source potential E. An input signal ein is switched at a level of the power source potential E by a transistor Q. A resistor R has a small value.
      <br/>
      In the case where a disconnection fault occurs in the capacitor C1 or C2, or a short circuit fault occurs in the diode D1 or D2, then a DC output signal is not produced.
    </p>
    <p num="62">
      In the case where a short circuit fault occurs in the capacitor C1, the level of the output signal eout is the level of the power source potential E or a lower level.
      <br/>
      If a disconnection fault occurs in the diode D1, the electrical discharge route for the charge stored in the capacitor C1 is lost, and hence the input signal ein is not transmitted to the output side via the capacitor C1.
      <br/>
      If a short circuit fault occurs in the diode D2, then the input signal ein is short circuited by the capacitor C2 so that the DC output signal eout is not produced.
      <br/>
      If a disconnection fault occurs in the capacitor C2, then the output signal eout becomes an AC signal (if a four terminal capacitor is used for the capacitor C2, then the output signal eout becomes zero).
    </p>
    <p num="63">
      Consequently, the voltage doubler rectifying circuit REC of FIG. 5 has the characteristic that if a single fault occurs in the constituent elements of the circuit, a DC output signal of a higher level than the power source potential E never occurs.
      <br/>
      Moreover it has the characteristic that when the input signal ein is not input, an output signal eout of a higher potential than the power source potential E is never produced even with a circuit fault.
    </p>
    <p num="64">That is to say, the output signal can be treated as the following binary logical output signal x.  (Equation image '1' not included in text)</p>
    <p num="65">FIGS. 6(a) and (b) are examples of adding circuits made up using the voltage doubler rectifying circuit of FIG. 5.</p>
    <p num="66">With the adding circuit of FIG. 6(a), the output signal for input signal e2 is clamped and added to the rectified output signal for the input signal e1, the output signal for the input signal e3 is clamped and added to the added value of the input signals e1 and e2, and the output signal for the input signal en is clamped and added to the added value of input signals e1.about.en-1. Consequently, the output signal eout is output as the added value of the input signals e1.about.en.</p>
    <p num="67">
      FIG. 6(b) shows the adding circuit for where the input signals e1.about.en are synchronized, with e1, e3, e5, . . . and e2, e4, e6, . . . having opposite phases to each other.
      <br/>
      For example, considering the case where the input signals e1, e2, e3, e4 and e5 are input, since when the input signals e1, e3 are input at a positive voltage, the input signals e2, e4 are input at a negative voltage, then the charge for the input signals e1, e3 is stored in the capacitors C12, C14 via the respective capacitors C11, C13.
      <br/>
      Then when the input signals e2, e4 become a positive voltage and the input signals e1, e3, e5 become a negative voltage, the charge due to the positive voltage of the input signals e2, e4 is superimposed on the charge due to the positive voltage of the input signals e1, e3 stored in the capacitors C12, C14, and stored in the respective capacitors C13, C15.
    </p>
    <p num="68">That is to say, the clamping diodes D12.about.D1n for the input signals e2.about.en of FIG. 6(b) also perform the role of rectifying diodes (diodes D21.about.D2n of FIG. 6(a)) for the immediately preceding respective input signals e1.about.en-1, and the coupling capacitors C12.about.C1n for the input signals e2.about.en also perform the role of smoothing capacitors (capacitors C22.about.C2n in FIG. 6(a)) for the immediately preceding respective input signals e1.about.en-1. The diode D2n is the rectifying diode for the input signal en, while the capacitor C2n is the smoothing capacitor for the input signal en.</p>
    <p num="69">
      In FIG. 6, the input signals e1, e2, . . . en are rectified, and the respective DC output signals added and then output.
      <br/>
      If the rectified binary logical output signals for the input signals e1, e2, e3, . . . en, are x1, x2, . . . xn, then the logical output signal X for the output signal eout is represented by;  (Equation image '2' not included in text)
    </p>
    <p num="70">
      and since x1, x2, . . . xn are binary, then the logical output signal X becomes multi valued (n values) as 0, 1, 2, 3 . . . n values, with X=0 being the condition where none of the input signals are input.
      <br/>
      Moreover, in the case where a fault occurs in any one of the voltage doubler rectifying circuits, the value for the logical output signal X drops to a small value.
    </p>
    <p num="71">In the case where a plurality of current signals are to be added using a current sensor, then as a special case, the construction may be as shown in FIG. 7 using the current sensor of FIG. 2(b).</p>
    <p num="72">
      In FIG. 7, three signal light power supply lines with equal currents i1, i2, and i3 flowing therein, are passed through a saturable magnetic core Cor (passed in this case meaning a single turn through the core).
      <br/>
      The level of the high frequency signal supplied from the signal generator SG and transmitted from the primary winding Nb3 to the secondary winding Nb2, is reduced in approximate proportion to the increase in the number of power lines carrying the current.
      <br/>
      FIG. 7 shows the case where the signal level for the secondary winding Nb2 is small, and hence an amplifier AMP is provided before the voltage doubler rectifying circuit REC shown in FIG. 2(c).
    </p>
    <p num="73">FIG. 8 shows a structural example of an AC amplifier for use as the amplifier AMP.</p>
    <p num="74">
      With the amplifier in FIG. 8, in the case where a fault occurs in a transistor Q191 or Q192, amplification is effectively lost.
      <br/>
      Moreover, if a disconnection fault occurs in resistors R191, R192, R193, R194, R195 or R196, then there is effectively no output signal.
      <br/>
      A four terminal capacitor is used for the capacitor C192, and hence in the case where a short circuit fault occurs in the capacitor C192 or a disconnection fault occurs in the leads, again there is effectively no output signal.
      <br/>
      If a disconnection fault occurs in the capacitor C191, then of course an output is not produced, but even if a short circuit fault occurs, since the input side is then short circuited by the winding Nb2 of the current sensor, then an output will not be produced.
      <br/>
      Also in the case where a disconnection fault occurs in the winding Nb2, an output signal will not be produced.
      <br/>
      A capacitor C193 corresponds to the coupling capacitor (in FIG. 5, the capacitor C1) for the subsequent voltage doubler rectifying circuit REC.
      <br/>
      Such a fail-safe AC amplifier is known for example from prior International Patent Publication No. WO 94/23303.
    </p>
    <p num="75">
      With the addition method of FIG. 7, the signal light currents i1, i2, i3 must be equal.
      <br/>
      In practice however, the signal lights deteriorate with age so that the currents i1, i2, i3 are reduced.
      <br/>
      Consequently, this addition method is limited to use in special cases where the signal lights are comparatively new and all of the signal lights are replaced at the same time, or where the threshold values of the window comparator are adjusted periodically.
    </p>
    <p num="76">Next is a description of the logical operation and the logical operation elements used therein.</p>
    <p num="77">
      A device which can be used for the fail-safe threshold value logical operation is the fail-safe window comparator/AND gate.
      <br/>
      This device is known for example from U.S. Pat. No. 4,661,880, U.S. Pat. No. 4,667,184, U.S. Pat. No. 5,027,114, and from IEICE Trans.
      <br/>
      Electron, Vol.
      <br/>
      E76-C, No. 3, March 1993, pp. 419-427.
    </p>
    <p num="78">FIG. 9 shows a structural example of this device.</p>
    <p num="79">
      In FIG. 9, letter E indicates the power source potential, numerals 1 and 2 denote input terminals, and OUT denotes an output terminal.
      <br/>
      With the circuit of FIG. 9, if the input voltages for the input terminals 1 and 2 are V1 and V2 respectively, then the circuit oscillates when the input voltages V1 and V2 are within the ranges satisfying the following equations.
      <br/>
      Here the threshold values given to these ranges are referred to as windows.
    </p>
    <p num="80">
      For the input voltage V1;
      <br/>
      E(R10 +R20 +R30)/R30 &lt;V1&lt;E(R40 +R50)/R50  (3)
    </p>
    <p num="81">
      and for the input voltage V2
      <br/>
      E(R60 +R70 +R80)/R80 &lt;V2&lt;E(R90 +R100)/R100  (4)
    </p>
    <p num="82">
      Only when inputs satisfying the above equations are input together to the input terminals 1 and 2 can the circuit oscillate.
      <br/>
      The input terminals 1 and 2 thus have a logical product function.
    </p>
    <p num="83">In FIG. 9, a feedback circuit comprising transistors Q1.about.Q7 constitutes an oscillator (referred to as an operational oscillator), transistors Q8, Q9 constitute an amplifier coupled by a diode D, while diodes D10, D20 and capacitors C10, C20 constitute the beforementioned voltage doubler rectifying circuit for superimposing on the power source potential E.</p>
    <p num="84">These three circuits have the following characteristics:</p>
    <p num="85">
      (1) if a fault occurs in any of the constituent elements of the circuit, the oscillator will not oscillate;
      <br/>
      (2) if a fault occurs in any of the constituent elements of the circuit, since there is no oscillation output, the amplifier will not produce an AC output signal; and
      <br/>
      (3) if a fault occurs in any of the constituent elements of the circuit, since there is no amplifier output (AC), the voltage doubler rectifying circuit will not produce an output signal higher than the power source potential E.
    </p>
    <p num="86">Therefore the circuit of FIG. 9 gives a fail-safe window comparator/AND gate, which will not produce an output signal when there is no input signal.</p>
    <p num="87">
      If as shown in FIG. 10, the output signal from the output terminal OUT is fed back for example to the input terminal 2, then this gives a fail-safe self-hold circuit with the input terminal 1 as a reset input terminal and the input terminal 2 as a trigger input terminal.
      <br/>
      A self-hold circuit using such a window comparator is known for example from U.S. Pat. No. 5,207,114.
    </p>
    <p num="88">
      FIG. 11 illustrates a threshold value operation circuit which uses an adding circuit and a two input fail-safe window comparator.
      <br/>
      In the case where the threshold value operation circuit of FIG. 11 is used, with the input terminals 1 and 2 of the window comparator made common and the threshold values for the two terminals made the same level, then for the logical product operation and the logical sum operation, the upper limit threshold value is made a sufficiently high level and only the lower limit threshold value is used.
      <br/>
      If the lower limit threshold value of the window comparator is VL, then the logical product output and the logical sum output for the logical values xi (i=1, 2, . . . n) for the input signals ei (i=1, 2, . . . n) of FIG. 11 is given by the following.
    </p>
    <p num="89">With the logical product, the logical product output Y is;  (Equation image '3' not included in text)</p>
    <p num="90">Here the lower limit threshold value VL is a lower level than the logical level (addition level) of  (Equation image '4' not included in text)</p>
    <p num="91">and a higher level than the logical level of  (Equation image '5' not included in text)</p>
    <p num="92">Moreover, equation (5) implies that when n input signals are input, an output signal Y=1 is produced, while when less than n input signals are input, then Y=0.</p>
    <p num="93">With the logical sum;  (Equation image '6' not included in text)</p>
    <p num="94">Here the lower limit threshold value VL is a lower level than the logical level of  (Equation image '7' not included in text)</p>
    <p num="95">and a higher level than the logical level of  (Equation image '8' not included in text)</p>
    <p num="96">
      (zero level).
      <br/>
      Furthermore, equation (6) implies that when at least one (one or more) of the n input signals is input, an output signal of Y=1 is produced, while if none are input, then an output signal of Y=0 results.
    </p>
    <p num="97">
      In the case of an operation involving a window, the window comparator has upper limit and lower limit threshold values.
      <br/>
      It is thus possible to generate an output signal of logic value 1, within a specific range of the input signal.
      <br/>
      That is to say, if the threshold value for the upper limit of the window comparator is VH, and the threshold value for the lower limit is VL, then an operation where an output signal Y=1 is produced with the addition value  (Equation image '9' not included in text)
    </p>
    <p num="98">between logical values k and h (k&gt;h), and an output signal Y=0 is produced when the addition value  (Equation image '10' not included in text)</p>
    <p num="99">is higher than k or lower than h, is represented by the following equation (k and h are multiple values):  (Equation image '11' not included in text)</p>
    <p num="100">Here the upper limit threshold value VH is set between the logical level for  (Equation image '12' not included in text)</p>
    <p num="101">and the logical level for  (Equation image '13' not included in text)</p>
    <p num="102">while the lower limit threshold value VL is set between the logical level for  (Equation image '14' not included in text)</p>
    <p num="103">and the logical level for  (Equation image '15' not included in text)</p>
    <p num="104">Provided that k and h are positive integers of 1, 2, 3, . . . n. With equation (7), when a number of input signals of the n input signals ei (i=1, 2, n) greater than h-1 and less than k+1 are input, an output signal Y=1 is produced, while when a number of input signals less than h or greater than k are input, then an output signal Y=0 is produced.</p>
    <p num="105">The output signal Y=1 for the respective equations (5), (6) and (7), is for when the window comparator oscillates so that an AC output signal is produced, while Y=0 is for when the window comparator does not oscillate and an AC output signal is not produced.</p>
    <p num="106">
      If several of the window comparators shown in FIG. 9 are used in cascade, then a fail-safe logical product operation circuit can be made which uses the lower limit threshold value (the upper limit threshold value is made a sufficiently high level).
      <br/>
      Consequently, using the window comparators of FIG. 9 as two input AND gates, then the logical product operation represented by equation (5) is possible with the construction of FIG. 12. In FIG. 12, voltage doubler rectifying circuits REC are the devices shown in FIG. 5, while AND gates shown as AND in FIG. 12 are the devices shown in FIG. 9 having a voltage doubler rectifying circuit clamped at a power source potential E on the output side.
    </p>
    <p num="107">
      On the other hand, a logical sum circuit which takes the AC signals, can be obtained by a wired OR connection of the output signals from the voltage doubler rectifying circuits REC.
      <br/>
      FIG. 13 shows an example of this construction.
    </p>
    <p num="108">Therefore, the logical operation using the adding circuit and the threshold value operation circuit shown in FIG. 12, can be replaced by a binary logical operation, except for the operation having a window.</p>
    <p num="109">Next is a description of the logic for safety detection.</p>
    <p num="110">
      In the sampling of information indicating safety, it is necessary to transmit information for safety in a high energy condition.
      <br/>
      More specifically, if two signal lights (G lights) G1, G2 indicating permission to proceed along intersecting roads at an intersection are illuminated simultaneously, then a dangerous situation arises, while conversely, if both are not illuminated simultaneously then the situation is safe.
      <br/>
      Detection types can thus involve two types; one being referred to as a danger detection type which involves detecting a dangerous condition when this arises, and handling this in some way, and the other being referred to as a safety verifying type which involves first verifying safety and then executing practices involving danger (for example before crossing an intersection, first verifying that the abovementioned two signal lights G1, G2 are not illuminated simultaneously and that only one is on).
    </p>
    <p num="111">Consideration is now given to the construction shown in FIG. 14(a) where a provisional detection for danger is carried out (G1 and G2 illuminated simultaneously) and if there is no danger, safety is indicated.</p>
    <p num="112">
      This construction is based for example as shown in FIG. 14(b), on verification that the signal lights G1, G2 at an intersection are not illuminated simultaneously.
      <br/>
      In FIG. 14(b), g1 and g2 show a logic value of 1 when the respective signal lights G1 and G2 are illuminated, and a logic value of 0 when not illuminated.
      <br/>
      For example these are signals obtained by rectifying in a voltage doubler rectifying circuit, the output signal OUT1 from the current sensor in FIG. 2(a) or in FIG. 2(b) (to be described later).
      <br/>
      In FIG. 14, letter N indicates a NOT circuit.
      <br/>
      Letter y indicates a binary signal, being a logic value of 1 for safety and a logic value of 0 for danger.
      <br/>
      The implication with FIG. 14(a) is that danger is detected (G1, G2 illuminated simultaneously), and safety is then shown as the negative of this.
    </p>
    <p num="113">
      FIG. 14(b) shows the basic circuit construction, with y=1 being produced when the signal lights G1, G2 are not illuminated simultaneously, that is when the condition is not g1 =g2 =1, and y=0 being produced when g1 =g2 =1.
      <br/>
      If the NOT circuit N in the construction of FIG. 14 is normal, but the AND gate is faulty, or a disconnection fault occurs in the input lead for the input signal g1 or g2, or a disconnection fault occurs in the connection lead between the AND gate and the NOT circuit N, a logic value of 0 is produced for the input to the NOT circuit N, and for example even if the signal lights G1, G2 are illuminated simultaneously resulting in the condition g1 =g2 =1, an output y=1 results indicating safety.
      <br/>
      This characteristic cannot be avoided, even if the NOT circuit N is constituted by a circuit where there is never an error in the output condition of logic value 1 (that is to say a fail-safe circuit).
    </p>
    <p num="114">
      In view of the above situation, the following two facts can be stated in relation to the sampling of information indicating safety:
      <br/>
      (1) a NOT operation must never be included in a process for sampling information indicating safety.
      <br/>
      (2) safety must be sampled directly, rather than by sampling for danger.
    </p>
    <p num="115">FIG. 15(a) shows a situation for where safety is sampled directly by a sensor.</p>
    <p num="116">
      In FIG. 15(b), the implication is that when one or both of the signal lights G1, G2 are not illuminated, the negation for g1 being shown by g1 +L , and the negation for g2 being shown by g2 +L  (the sign" " indicates negation), then safety is indicated by y=1.
      <br/>
      With FIG. 15(b), if a disconnection fault occurs in the input lead for g1 +L  or g2 +L , or the output lead for the output signal y, then the output signal becomes y=0 indicating danger.
      <br/>
      Consequently, if the construction is such that the OR gate cannot give an erroneous y=1 (ie. is fail-safe), then this circuit will not give an erroneous y=1 at the time of a fault.
    </p>
    <p num="117">FIG. 14(b) and FIG. 15(b) illustrate a logic equivalent to that of the De Morgan theorem.</p>
    <p num="118">
      That is to say, in FIG. 14(b),
      <br/>
      y=g1 +L  * g2 +L   (8)
    </p>
    <p num="119">
      while in FIG. 15(b),
      <br/>
      y=g1 +L +character pullout}g2 +L   (9)
    </p>
    <p num="120">
      With the two equations, it will be evident that the processes for sampling safety (y=1) differ, and hence for safety information it is preferable to use equation (9) rather than equation (8).
      <br/>
      In equations (8) and (9) the symbol  *  indicates a logical product, while the symbol +character pullout} indicates a logical sum.
    </p>
    <p num="121">A description of an embodiment of a signal light simultaneous illumination detection circuit according to the present invention will now be given.</p>
    <p num="122">However before this, it is necessary to decide on the signal to use for indicating the signal light illumination condition in the following description of the embodiment.</p>
    <p num="123">
      The signal light illumination condition is detected using the current sensor of FIG. 2(b).
      <br/>
      The sensor output signal is level detected to be made binary using a voltage doubler rectifying circuit and a lower limit threshold value of a window comparator (one where in the upper limit threshold value is set sufficiently high so as to be unrelated) as shown in FIG. 2(c).
      <br/>
      As shown in FIG. 16, a detection signal of logic value 1 for when an illumination current flows for example in the signal light 1G and of logic value 0 for when this does not flow, is represented by a logical variable xg1, while a detection signal of logic value 1 for when the illumination current does not flow and of logic value 0 for when the current does flow, is represented by a logical variable xg1.
      <br/>
      A proviso is that the output signal from the window comparator WC is an oscillating output signal (AC signal), and the amplitudes are the same magnitude.
      <br/>
      Here g1 in xg1 and xg1 indicate the respective signal lights G1.
    </p>
    <p num="124">FIG. 17 is a schematic diagram of a first embodiment of a simultaneous illumination detection circuit according to the present invention.</p>
    <p num="125">The first embodiment is one which detects simultaneous illumination of the G lights indicating permission to proceed for first and second directions at a two way intersection as shown in FIG. 18(b) (the case where there are two intersecting roads).</p>
    <p num="126">
      In FIG. 17, REC1 and REC2 are the voltage doubler rectifying circuits of FIG. 5, and constitute a first adding circuit for adding an illumination signal xg1 for the green light 1G for the first direction, and an illumination signal xg2 for the green light 2G for the second direction.
      <br/>
      The addition output is level detected using the beforementioned fail-safe two input window comparator WC1 serving as a first level detection circuit.
      <br/>
      When illuminated normally, the window comparator WC1 generates an output signal Y1 =1, while at the time of simultaneous illumination or when neither is illuminated, generates an output signal Y1 =0.
    </p>
    <p num="127">Next is a description of the operation, referring to FIG. 18(a) and FIG. 19.</p>
    <p num="128">
      In FIG. 18(a), the illumination sequences for the signal lights of the two way intersection shown in FIG. 18(b) are represented on time axes, the full lines being the illumination intervals and the dashed lines being the non illumination intervals.
      <br/>
      The horizontal axis numerals show one period for signal light illumination in 10 equal increments.
      <br/>
      Hence in the case where the period for the signal light illumination is 100 seconds, the horizontal axis becomes 10 secs/div.
      <br/>
      Symbols 1G, 1Y, and 1R indicate the respective signal lights namely; green (G), yellow (Y), and red (R) for a signal unit S1 for a first direction of the intersection, while symbols 2G, 2Y, and 2R indicate the respective signal lights namely; green (G), yellow (Y), and red (R) for a signal unit S2 for a second direction of the intersection.
    </p>
    <p num="129">
      In FIG. 18(a), the green light 1G for the first direction is illuminated over intervals 1 through 3, the yellow light 1Y is illuminated over interval 4, while the red light 1R is illuminated over the other intervals (intervals 5 through 10).
      <br/>
      Moreover, the green light 2G for the second direction is illuminated over intervals 6 through 8, the yellow light 2Y is illuminated over interval 9, while the red light 2R is illuminated over the other intervals (intervals 1 through 5, and 10).
    </p>
    <p num="130">
      Consequently, as shown by the operating time chart of FIG. 19, with the sum (xg1 +xg2) of the rectified output signals for the illumination signals xg1, xg2 of the green lights 1G, 2G from the current sensor, there is no overlap when the green lights 1G, 2G are illuminated normally, and hence the logic level is logic value 1.
      <br/>
      When neither is illuminated, the logic level is logic value 0 (corresponding to the level of the power source potential E of the window comparator WC1).
      <br/>
      If in a worst case scenario the green light 2G is illuminated over the illumination interval for the green light 1G as shown by the broken line, then the detection signal xg2 =1 for the illumination current is added to xg1 =1 so that the sum of the rectified output signals (xg1 +xg2) becomes a logic level of logic value 2 as shown by the broken line in FIG. 19. Consequently, if as shown in FIG. 19, the upper limit threshold value VH of the window comparator WC1 is set between a logical level indicated by logic value 2 and a logical level indicated by logic value 1, then when the green lights 1G and 2G are illuminated simultaneously giving a logic value 2, the window comparator WC1 will not oscillate, so that the output signal becomes Y1 =0.
      <br/>
      In FIG. 19, the window comparator output YDC1 is shown as the condition after rectification.
    </p>
    <p num="131">
      Moreover, in the case were a burn-out fault occurs in the green light 1G or the green light 2G, then a logic value 0 condition occurs for the sum of the rectified output signals for xg1 and xg2.
      <br/>
      The lower limit threshold value VL shown in FIG. 19 is a threshold value for judging this condition, and is set between a logical level of logic value 1 and a logical level of logic value 0 relative to the sum of the rectified output signals for the output signals xg1 and xg2.
      <br/>
      If the rectified output signals (voltage level) for the output signals xg1, xg2 from the current sensor are both made v, then basically the logical level for the logic value 2 becomes 2v+E, while the logical level for the logic value 1 becomes v+E, and the logical level for the logic value 0 becomes E. Consequently, the threshold values VH, VL are set as follows:
      <br/>
      v+E&lt;VH &lt;2v+E E&lt;VL &lt;v+E  (10)
    </p>
    <p num="132">and the output signal Y from the window comparator WC1 is;  (Equation image '16' not included in text)</p>
    <p num="133">
      Here Y1 =1 is for when the window comparator oscillates and an AC output signal is produced.
      <br/>
      Moreover, xg1 +xg2 has the meaning of the sum of the rectified output ail signals for the AC input signals xg1 and xg2.
    </p>
    <p num="134">With the circuit of FIG. 17, during the non illumination interval for the green lights 1G and 2G, a logical level equivalent to that at the time of a burn-out fault in the green light 1G or 2G (xg1 +xg2 =0, that is a logical level where a logic value 0 is produced for the output signal) is always produced within one period (intervals 4 and 5, and intervals 9 and 10).</p>
    <p num="135">
      FIG. 20 illustrates a second embodiment of the present invention, being a simultaneous illumination detection circuit for the green lights 1G and 2G, which compensates for this defect.
      <br/>
      Components the same as for the first embodiment are indicated by the same symbols.
    </p>
    <p num="136">
      In FIG. 20, xy1 denotes an output signal from a sensor which produces an AC signal of logic value 1 when a yellow light 1Y for one direction is illuminated, and gives a logic value 0 for no AC signal when the yellow light 1Y is not illuminated.
      <br/>
      Similarly, xy2, xr1, and xr2 denote the sensor output signals, being xy2 =1, xr1 =1 and xr2 =1 for when the respective signal lights 2Y, 1R, and 2R are illuminated, and xy2 =0, xr1 =0, and xr2 =0 for when not illuminated.
    </p>
    <p num="137">Voltage doubler rectifying circuits REC6 and REC7 constitute a second adding circuit, a window comparator WC2 constitutes a second level detection circuit, voltage doubler rectifying circuits REC4, REC5, and REC8 constitute a third adding circuit, and a first logical sum operation circuit is constituted by a wired OR connection.</p>
    <p num="138">The operation will now be explained.</p>
    <p num="139">
      Signals xr1 and xr2, respectively indicating the illumination and non-illumination of the red lights 1R and 2R, are added by the second adding circuit and then level detected by the window comparator WC2.
      <br/>
      The lower limit threshold value in the window comparator WC2 is set so that when xr1 =xr2 =1, an output signal Y3=1 is produced (the upper limit threshold value is set to a sufficiently high level so as to have no relation).
      <br/>
      That is to say, the lower limit threshold value is set between the logical levels for logic values 2 and 1, and hence the window comparator WC2 carries out the operation as follows:
    </p>
    <p num="140">124128  (Equation image '17' not included in text)</p>
    <p num="141">
      The operation result Y3 =1 is for when the red lights 1R and 2R are simultaneously illuminated, and hence corresponds to intervals 5 and 10 of FIG. 18 (a).
      <br/>
      The signal Y3 and the illumination signals xy1 and xy2 for the yellow lights 1Y and 2Y are added by the respective voltage doubler rectifying circuits REC8, REC 4 and REC 5.
      <br/>
      With the signals xy1 =1 and xy2 =1, that is the illumination of yellow lights 1Y and 2Y, and the simultaneous illumination of red lights 1R and 2R (Y3 =1), if the signal lights are normally illuminated, then these are always generated at different times, and hence, the signal YDC2, generated as the sum of xy1 and xy2 and the output signal Y3 from the window comparator WC2, is always 1, except for during the illumination interval for the green lights 1G and 2G.
      <br/>
      Since the rectified signal YDC1 for the output signal Y1 from the window comparator WC1 becomes a logic value 1 during the illumination interval for the green lights 1G and 2G as shown in FIG. 18(a), then the logical sum YDC2 +character pullout}YDC1 of the addition output YDC2 and the voltage doubler rectifying circuit REC3 output YDC1 of FIG. 20 (logical sum based on the circuit of FIG. 13), is always a logical value 1 if illumination for all of the signal lights is normal.
      <br/>
      Moreover, if a simultaneous illumination occurs with the green lights 1G and 2G, then YDC2 +character pullout}YDC1 gives a logical value 0.
      <br/>
      Here the symbol v represents a logical sum.
    </p>
    <p num="142">
      FIG. 21 is a circuit illustrating a third embodiment of a simultaneous illumination detection circuit, being a circuit which detects not only simultaneous illumination of the green lights 1G and 2G but also simultaneous illumination between the signal lights 1G and 1Y, and 2G and 2Y.
      <br/>
      Components the same as for the second embodiment are indicated by the same symbols.
    </p>
    <p num="143">
      In FIG. 21, the construction is such that the output signals xg1, xg2, xy1 and xy2 from the current sensors are added.
      <br/>
      Voltage doubler rectifying circuits REC1, REC2, REC4 and REC5 constitute a fourth adding circuit.
      <br/>
      Moreover, a second logical sum operation circuit is constituted by a wired OR connection.
    </p>
    <p num="144">
      Since if the signal lights as shown in FIG. 18 are in a normal illumination condition, the signal lights 1G, 2G, 1Y and 2Y are illuminated at different times to each other, then the addition output (xg1 +xg2 +xy1 +xy2) is always a logical value 1.
      <br/>
      Furthermore, if any two of the four signal lights are simultaneously illuminated, then the addition output become a logic value 2, while if three are simultaneously illuminated, this becomes a logic value 3, and if four are simultaneously illuminated, this becomes a logic value 4.
      <br/>
      Therefore, the upper limit threshold value VH Of the window comparator WC1 is set to a level between the logical levels for logic values 1 and 2, while the lower limit threshold value VL is set to a level between the logical levels for logic values 1 and 0, and the output signal Y1 is generated as follows.
    </p>
    <p num="145">128  (Equation image '18' not included in text)</p>
    <p num="146">
      In FIG. 20 and FIG. 21, the voltage doubler rectifying circuits REC as mentioned before do not erroneously produce an output signal with a fault while there is no input signal.
      <br/>
      Moreover, with the window comparator WC also, a similar situation with a fault does not arise.
      <br/>
      Consequently, the output signals from the respective circuits of FIG. 20 and FIG. 21, which are based on the output signals from the adding circuits, err towards a drop in the logic value at the time of a fault.
      <br/>
      Under conditions wherein the signal lights 1G, 2G, 1Y, 2Y 1R and 2R are operating normally, then in the case of a fault in the sensors for generating the signals xg1, xg2, xy1, xy2, xr1 and xr2, or in the constituent elements of the circuits shown in FIG. 20 and FIG. 21, a logic value of zero is produced for the output signals for both the circuits of FIG. 20 and FIG. 21. That is to say, if a fault occurs in the sensors for generating the signals xg1, xg2, xy1, xy2, xr1 and xr2, or a fault occurs in the voltage doubler rectifying circuits for rectifying these signals, then at the time when the addition values xg1 +xg2, or xy1 +xy2, or xg1 +xg2 +xy1 +xy2, or xr1 +xr2 should be a logic value 1, a logic value 0 is produced.
      <br/>
      Also in the case where a fault occurs in the window comparator WC1 or WC2, or a fault occurs in the voltage doubler rectifying circuit REC3 or REC8, then at the time when the logical sums YDC1 +character pullout}YDC2 or YDC1 +character pullout}YDC3 should be a logic value 1, a logic value 0 is produced.
      <br/>
      Consequently, when the respective signal lights are operating normally, then with the circuit constructions of FIG. 20 and FIG. 21, fault detection of the circuit is possible (these circuits have the characteristics that at the time of a fault, a logic value 0 is produced in the output signal).
    </p>
    <p num="147">
      With the circuit construction of FIG. 20 and FIG. 21, under conditions wherein a simultaneous illumination error is produced in the signal lights so that a logic value of 2 or a logic value greater than 2 showing the abnormality should be produced for the addition value, then if a fault occurs in the current sensor or in the voltage doubler rectifying circuit for rectifying the sensor output, a situation can arise giving a logic value 1 indicating normal.
      <br/>
      That is to say, if an illumination abnormality for the signal lights, and a fault in the simultaneous illumination detection circuit of FIG. 20 or FIG. 21 both occur at the same time, it is not always possible to detect the simultaneous illumination.
      <br/>
      The reason for this is that the circuit constructions of FIG. 20 and FIG. 21 are danger detection type constructions.
    </p>
    <p num="148">Next is a description of an embodiment of a simultaneous illumination detection circuit of a safety verifying type construction having even greater fail-safe characteristics, which always produces a logic value 0 in the output signal to reliably warn of an abnormality, even in the abovementioned case where simultaneous illumination and a detection circuit fault occur at the same time.</p>
    <p num="149">
      With the safety verifying type construction, in detecting simultaneous illumination of the green lights 1G and 2G at a two way intersection, it is necessary to detect that a simultaneous illumination of the green lights 1G and 2G has not occurred.
      <br/>
      That is to say, detection must be based on equation (9).
    </p>
    <p num="150">FIG. 22 shows a circuit example for a simultaneous illumination detection circuit of the safety verifying type.</p>
    <p num="151">
      In FIG. 22, an input signal xg1 is the signal obtained from the output signal OUT2 of the current sensor of FIG. 2(b).
      <br/>
      As shown in FIG. 16, this is the AC output signal xg1 obtained via the voltage doubler rectifying circuit and the window comparator.
      <br/>
      With the circuit of this embodiment, the construction is such that the input signals xg1 and xg2 are rectified by means of voltage doubler rectifying circuits REC9 and REC10, and subjected to a logical sum operation in a logical sum operation circuit constituted by a wired OR connection (corresponding to a third logical sum operation circuit).
    </p>
    <p num="152">With this circuit, when the green lights 1G and 2G are illuminated simultaneously, the logical sum output xg1 +character pullout}xg2 becomes a logic value 0.</p>
    <p num="153">FIG. 23 shows a simultaneous illumination detection circuit with a construction wherein both input signals xg1 and xg2 are added by a fifth adding circuit comprising voltage doubler rectifying circuits REC11 and REC12, and the addition output is level detected by a window comparator WC3 serving as a third level detection circuit to thereby obtain an output signal Y4.</p>
    <p num="154">FIG. 24 shows the current sensor output signals xg1 and xg2 for the green lights 1G and 2G, and the logical values for the rectified output signal addition value xg1 +xg2 for these two input signals.</p>
    <p num="155">
      In this case, if the upper limit threshold value VH of the window comparator WC3 is set to be higher than a logical level of logic value 2, and the lower limit threshold value VL is set between a logical level of logic value 1 and logic value 0, then provided that the illumination for the green lights 1G and 2G do not overlap, the output signal Y4 is always a logic value 1.
      <br/>
      In a worst case scenario where the green lights 1G and 2G are simultaneously illuminated, or a fault occurs in the current sensor for producing the input signals xg1 or xg2, or in the voltage doubler rectifying circuit REC11 or REC12, or in the window comparator WC3, the output signal Y4 becomes a logic value 0 (the condition where an AC signal is not output).
      <br/>
      Moreover, even if for example two or more faults occur simultaneously in the constituent components, the output signal still becomes Y4 =0.
    </p>
    <p num="156">Consequently, with the circuit constructions of FIG. 22 and FIG. 23, even when a simultaneous illumination fault in the green lights 1G and 2G, and a fault in the detection circuit occur together, such an abnormality can be advised.</p>
    <p num="157">FIG. 25 and FIG. 26 show respective embodiments of simultaneous illumination detection circuits of the safety verifying type, which takes into consideration simultaneous illumination between the yellow lights Y, in addition to simultaneous illumination of the green lights G.</p>
    <p num="158">In FIG. 25, the section enclosed by dashed line A and the section enclosed by dashed line B have respective input signals xg1 and xy1 for section A, and xg2 and xy2 for section B, with circuit constructions the same as for FIG. 23. However, with the window comparators WC4 and WC5 serving as fourth and fifth level detection circuits, when the input level is logic value 2, an output signal of logic value 1 is produced, while when the input level is logic value 1 or logic value 0, an output signal of logic value 0 results.</p>
    <p num="159">In FIG. 26, the construction is such that after respective addition by voltage doubler rectifying circuits REC19 and REC20 constituting an eighth adding circuit, and voltage doubler rectifying circuits REC21 and REC22 constituting a ninth adding circuit, a logical sum operation is first carried out by a wired OR connection serving as a fifth logical sum operation circuit, after which the level is detected by a window comparator WC6 serving as a sixth level detection circuit.</p>
    <p num="160">AC output signals Y5 and Y6 from the window comparators WC4 and WC5 of FIG. 25 are represented by the following equations.  (Equation image '19' not included in text)</p>
    <p num="161">With FIG. 25, the output signals from the window comparators WC4, WC5 are rectified by the respective voltage doubler rectifying circuits REC15, REC18 and output as a logical sum operation output signal YDC5 /YDC6 by means of a wired OR connection serving as a fourth logical sum operation circuit.</p>
    <p num="162">The voltage doubler rectifying circuits REC13, REC14 constitute a sixth adding circuit, while the voltage doubler rectifying circuits REC16, REC17 constitute a seventh adding circuit.</p>
    <p num="163">FIG. 27 is an operational time chart for the circuit of FIG. 25, with the illumination relationship of FIG. 18.</p>
    <p num="164">
      When only one of the signals xg1 and xy1 representing zero current for the signal lights 1G and 1Y for the first direction is input, then the sum xg1 +xy1 of the rectified output signals for both signals is logic value 1.
      <br/>
      Similarly, when only one of the signals xg2 and xy2 representing zero current for the signal lights 2G and 2Y for the second direction is input, then the sum xg2 +xy2 of the rectified output signals for both signals is logic value 1.
      <br/>
      When both of the input signals xg1 and xy1 are input, and both of the input signals xg2 and xy2 are input, the respective logic values are xg1 +xy1 =2, and xg2 +xy2 =2.
      <br/>
      With the threshold values VL and VH for the window comparators WC4 and WC5, as shown in FIG. 27, the upper limit threshold value VH is set to a level higher than the logical level of logic value 2 for the sum of the respective input signals, while the lower limit threshold value VL is set between the logical levels of logic value 2 and logic value 1 for the sum of the respective input signals.
      <br/>
      Therefore, with the window comparators WC4, WC5, only when the sum of the respective input signals shows a logic value 2, are the respective output signals YDC5 =1 and YDC6 =1 produced.
      <br/>
      Furthermore, if simultaneous illumination of the signal lights 1G, 2G, or simultaneous illumination of the signal lights 1G, 2Y, or simultaneous illumination of the signal lights 1Y, 2G occurs, then this will give a time where the output signals YDC5 and YDC6 are simultaneously at logic value 0.
    </p>
    <p num="165">
      With the construction of FIG. 25, the judgment of section A and section B, that is, whether or not there is signal light illumination for the first and second directions, is carried out by identical circuit constructions, with the upper and lower limit threshold values for the window comparators WC4 and WC5 at the same levels.
      <br/>
      The construction can therefore be such that the addition of the two input signals, that is, the logical sum operation of xg1 +xy1 and xg2 +xy2, is carried out first as with the embodiment of FIG. 26, after which level detection is carried out with the window comparator WC6.
      <br/>
      In FIG. 26, REC19 through REC22 are voltage doubler rectifying circuits.
    </p>
    <p num="166">
      With the circuit of FIG. 26, if a simultaneous illumination of the signal lights 1G, 1Y, 2G and 2Y occurs in any group, then for both of the addition signals xg1 +xy1 and xg2 +xy2, a level of logic value 1 or logic value 0 is simultaneously produced.
      <br/>
      That is, if the signal lights are in a normal illumination condition, then (xg1 +xy1)+character pullout}(xg2 +xy2) is always at a logic level of logic value 2, while if in the one group of four signal lights a simultaneous illumination occurs, a logic value 1 or a logic value 0 is generated for (xg1 +xy1)+character pullout}(xg2 +xy2).
      <br/>
      The window comparator WC6, as shown in FIG. 27, therefore has an upper limit threshold value VH of a higher level than the logical level of logic value 2 for the (xg1 +xy1)+character pullout}(xg2 +xy2), and has a lower limit threshold value VL between a logical level of logic value 2 and a logical level of logic value 1.
    </p>
    <p num="167">Next is a description of yet another embodiment of a simultaneous illumination detection circuit with reference to FIG. 28 through FIG. 30.</p>
    <p num="168">FIG. 28 is an example of a simultaneous illumination detection circuit for an intersection provided with signals 1PG, 2PG for indicating permission to proceed for pedestrians, as shown in FIG. 29(b).</p>
    <p num="169">
      In FIG. 28, xpg1 indicates a non illumination signal for a pedestrian signal light 1PG.
      <br/>
      REC23 through REC28 indicate voltage doubler rectifying circuits, while WC7 indicates a window comparator.
    </p>
    <p num="170">With this circuit, the construction is such that six input signals are separated in a similar manner to FIG. 26, into xpg1, xg1 and xy1 (non illumination signals related to first direction signal lights 1PG, 1G, 1Y) and xpg2, xg2 and xy2 (non illumination signals related to second direction signal lights 2PG, 2G, 2Y), which are then respectively added.</p>
    <p num="171">
      FIG. 29(a) shows the illumination relationship for the respective signal lights at mri this intersection, with the time axes the same as in FIG. 18(a) divided into ten equal increments within one period for the first direction signal lights 1G, 1Y, 1PG, and the second direction signal lights 2G, 2Y, 2PG, the illumination intervals being shown by the full lines.
      <br/>
      The dashed lines show the non illumination intervals.
    </p>
    <p num="172">
      The non illumination signals xg1, xy1 and xpg1, and xg2, xy2 and xpg2 for the respective signal lights are respectively generated in the dashed line intervals as logic value 1.
      <br/>
      The signal lights 1PR, 1R and 2PR, 2R are respectively the red lights for pedestrians and traffic in the first direction, and the red lights for pedestrians and traffic in the second direction.
    </p>
    <p num="173">
      FIG. 30 shows the logic values for the addition results of the input signals in the respective first direction and second direction.
      <br/>
      The intervals 5 through 10 for the first direction, enclosed by the dashed line, and the intervals 1 through 5 and 10 for the second direction, enclosed by the dashed line, are the intervals where the addition results show a logic value 3.
      <br/>
      Since the intervals 1 through 4 are the intervals where permission to proceed in the first direction is given to pedestrians as well as to traffic, then here the addition value xpg2 +xg2 +xy2 for the second direction input signals must be a logic value 3.
      <br/>
      Moreover, since the intervals 6 through 9 are the intervals where permission to proceed in the second direction is given to pedestrians as well as to traffic, then here the addition value xpg1 +xg1 +xy1 for the first direction input signals must be a logic value 3.
      <br/>
      The intervals 5 and 10 are intervals wherein none of the above signals are generated for the first direction or the second direction.
      <br/>
      Consequently, the logical sum of the sum of the input signals for both directions in one period, that is (xpg1 +xg1 +xy1)+character pullout}(xpg2 +xg2 +xy2), is continuously at a logic value 3 provided that the signal lights are operating normally.
      <br/>
      With the window comparator WC7, then as shown in FIG. 30, the upper limit threshold value VH is set to a higher logical level than logic value 3 while the lower limit threshold value VL is set between a logical level of logic value 3 and a logical level of logic value 2.
      <br/>
      In this way, when the sensors and the circuit are normal, then provided that a simultaneous illumination does not occur with any of the signal lights for the first direction and the second direction, then the output signal Y8 from the window comparator WC7 is a logic value 1, while if a simultaneous illumination fault does occur between the first direction and the second direction, or if a fault occurs in a sensor or in the circuit of FIG. 28, then the output signal Y8 becomes a logic value 0.
    </p>
    <p num="174">In FIG. 28 the number of first direction and second direction input signals is equal, and the addition value for the input signals for non illumination in the first direction and second direction under normal operation is a logic value 3.</p>
    <p num="175">FIG. 31 shows an embodiment for the case where the second direction pedestrian signal light 2PG is not provided.</p>
    <p num="176">
      In this case, since the input signal xpg2 =1 does not exist in FIG. 30, then the sum of the input signals for the second direction is xg2 +xy2, so that the maximum value for the sum becomes a logic value 2.
      <br/>
      Consequently, since the maximum value for the sum of the input signals for the first direction and the second direction is three for the first direction and two for the second direction, then it is not possible to take the logical sum of both addition values as in FIG. 28, and carry out a threshold value operation with a common threshold value using a window comparator (a normal condition cannot be detected as a logic value 1).
      <br/>
      Therefore, with the circuit of FIG. 31, a method with the same construction as for FIG. 25 is used.
    </p>
    <p num="177">
      That is to say, the level detection for the addition values xpg1 +xg1 +xy1 for the input signals of the first direction is carried out with a window comparator WC8, and the level detection for the addition values xg2 +xy2 for the input signals of the second direction is carried out with a window comparator WC9, and the logical sum output signal for the rectified output signals YDC9 and YDC10 for both window comparators WC8 and WC9 is made the detection signal for no simultaneous illumination of the signal lights.
      <br/>
      Here the window comparator WC8 has the same upper and lower limit threshold values as the window comparator WC7 of FIG. 28, while the window comparator WC9 has the same upper and lower limit threshold values as the window comparator WC5 of FIG. 25.
    </p>
    <p num="178">
      With the circuit configurations of FIG. 25, FIG. 26, FIG. 28, and FIG. 31, the plurality of travel permit signal lights (1PG, 1G, 1Y, and 2PG, 2G, 2Y) for the first direction and the second direction, are separated into two groups which are never illuminated simultaneously, and the logical sum operation output signal for the signals indicating non illumination for both groups is made a high level, that is to say when a high logical value is indicated, illumination conditions are normal.
      <br/>
      When at the time of non illumination conditions a signal indicating an illumination condition is erroneously generated, the logical sum operation output signal becomes a low level, that is to say, when a low logical value is indicated conditions are not normal.
    </p>
    <p num="179">
      Comparing the circuits of FIG. 22, FIG. 23, FIG. 25, FIG. 26, FIG. 28 and FIG. 31, then with regards to the first and second direction signal lights between which a simultaneous illumination must never occur for any of the signal lights, a logical sum operation is carried out on the signals indicating non illumination.
      <br/>
      When the result of the logical sum operation shows a maximum logical value, this is made a normal condition, while when another logical value lower than the maximum value appears, this is made an abnormal condition.
      <br/>
      With the circuits of FIG. 22 and FIG. 23, the signal lights being investigated are 1G, 2G and the maximum value of the logical sum is 1, with FIG. 25 and FIG. 26, the signal lights being investigated are 1G, 1Y and 2G, 2Y and the maximum value of the logical sum is 2, with FIG. 28, the signal lights being investigated are 1G, 1Y, 1PG and 2G, 2Y, 2PG and the maximum value is 3, while with FIG. 31, the signal lights being investigated are 1G, 1Y, 1PG and 2G, 2Y and the maximum value in the first direction is 3 and in the second direction is 2.
      <br/>
      Here the signal lights are illuminated for a direction to give traffic (including pedestrians) permission to proceed, and so that there is no conflict between the first direction and the second direction.
    </p>
    <p num="180">As a method for obtaining the addition results for the input signals in the abovementioned respective circuits, a current sensor may be used as in FIG. 7.</p>
    <p num="181">For example, FIG. 32 gives a sensor construction for obtaining an output signal Y9 =1 from the window comparator WC8 for a maximum value of 3 for the addition value xpg1 +xg1 +xy1 for the input signals for the first direction in FIG. 31.</p>
    <p num="182">
      In FIG. 32, a signal generator SG is one based on the construction of FIG. 4.
      <br/>
      When a current flows in any of the signal lights, the signal from the winding Nb3 is not transmitted to the winding Nb2 so that the output level from the voltage doubler rectifying circuit REC36 drops.
      <br/>
      In FIG. 32, the output signal from the winding Nb2 for when none of the signal lights 1PG, 1G or 1Y are illuminated (the signal for when xpg1 =1, xg1 =1 and xy1 =1), is generated as a maximum value of the output signals from the winding Nb2.
      <br/>
      In the case where a current flows in one or more of the three signal light power supply lines, then the output signal Y11 for the winding Nb2 always drops.
    </p>
    <p num="183">
      In particular, with a highly sensitive current sensor wherein the saturable magnetic core Cor is saturated even if a slight current flows in one of the three power supply lines, then it is always possible to directly detect the output signal at the time of non illumination without influence from the drop in the current due to age deterioration of the signal lights or due to variations in the signal light power source.
      <br/>
      In this case, the window comparator WC10 in FIG. 32, serves the role of a fail-safe window comparator for level detecting whether or not an output voltage is generated in the voltage doubler rectifying circuit REC36.
    </p>
    <p num="184">FIG. 33 shows a structural example of a simultaneous illumination detection 4 circuit for a first direction and second direction corresponding to FIG. 28, for the case with such highly sensitive current sensors.</p>
    <p num="185">
      The case of all non illumination signals for the signal lights 1PG, 1G, 1Y in FIG. 28 is generated as an output signal X11 (voltage signal) from the voltage doubler rectifying circuit REC37, while the case of all non illumination signals for the signal lights 2PG, 2G, 2Y is generated as an output signal X21 (voltage signal) from the voltage doubler rectifying circuit REC38.
      <br/>
      The window comparator WC11 generates Y12 =1 when an output signal is generated in at least one of the voltage doubler rectifying circuits REC37 and REC38, and generates Y12 =0 when an output signal is not generated in either.
    </p>
    <p num="186">In the case where, as shown in FIG. 34(b), respective arrow lights 1A, 2A, are added to the first direction and second direction of FIG. 29(b), then for example with the circuit of FIG. 28, the construction may be such that the rectified outputs for a non illumination signal xa1 for the arrow light 1A, and a non illumination signal xa2 for the arrow light 2A respectively obtained from current sensors via voltage doubler rectifying circuits, are appended to the respective groups and added.</p>
    <p num="187">
      In this case, the logical sum of the rectified output signals for the first direction and the second direction becomes (xpg1 +xg1 +xy1 +xa1)+character pullout}(xpg2 +xg2 +xy2 +xa2).
      <br/>
      The setting of the threshold values for the window comparator WC7 may be such that an output signal of logic value 1 is generated when the logical sum output signal is an addition value of 4, and a logical value of 0 results when the addition value is 3 or less.
      <br/>
      FIG. 34(a) shows the illumination relationship for the signal lights in the case where the arrow lights 1A, 2A are added.
    </p>
    <p num="188">FIG. 35 shows an embodiment of a simultaneous illumination detection circuit applicable to the case of a three way intersection (three roads intersecting with each other) with an illumination relationship as shown in FIG. 36.</p>
    <p num="189">In this case, the construction is such that a logical sum output for: an addition value for non illumination signals for a first direction and a second direction; an addition value for non illumination signals for the second direction and a third direction; and an addition value for non illumination signals for the third direction and the first direction, is level detected by a window comparator WCk.</p>
    <p num="190">The settings for the threshold value of the window comparator WCk are such that the window comparator WCk oscillates and an output signal Yk =1 is produced when the logical sum of the addition values for the respective non illumination signals, that is (xpg1 +xg1 +xy1 +xpg2 +xg2 +xy2)+character pullout}(xpg2 +xg2 +xy2 +xpg3 +xg3 +xy3)+character pullout}(xpg3 +xg3 +xy3 +xpg1 +xg1 +xy1), is six, and does not oscillate so that the output signal becomes Yk =0 when this is five or less.</p>
    <p num="191">In FIG. 35, numerals 600, 601 and 602 indicate respective fourteenth, fifteenth and sixteenth adding circuits.</p>
    <p num="192">Next is a description of an embodiment of a safety verifying type simultaneous illumination detection circuit which samples a non illumination condition of a signal light as being safe, using a current sensor.</p>
    <p num="193">Methods of monitoring the illumination condition of a signal light using a current sensor involve; the method as shown in FIGS. 1(a) and (c) where a voltage sensor is connected acros's the terminals of a light switch SW for a signal light L, and the method as shown in FIGS. 1(b) and (d) wherein a voltage sensor is connected across the terminals of a signal light L.</p>
    <p num="194">With the method of FIGS. 1(b) and (d) for monitoring the voltage (VL) across the terminals of the signal light, then in a worst case scenario as shown in FIG. 37 where a disconnection fault occurs in the lead j1 or j2, this gives a condition the same as for signal light non illumination (no terminal voltage), even if the signal light is in an illuminated condition (voltage produced across the signal light terminals).</p>
    <p num="195">
      On the other hand, with the method of FIGS. 1(a) and (c) for monitoring the voltage (VS) across the terminals of the light switch SW, then in a worst case scenario as shown in FIG. 37 where a disconnection fault occurs in the lead j3 or j4, this gives a condition the same as for signal light illumination (the switch on condition) irrespective of whether or not the signal light is illuminated.
      <br/>
      Consequently, when the non illumination condition of the signal light is made the safe condition, and this condition is monitored using the voltage, then the method of FIGS. 1(a) and (c) is preferable.
    </p>
    <p num="196">FIG. 39 shows an embodiment of a simultaneous illumination detection circuit according to the safety verification type, for signal lights at a three way intersection having an illumination relationship as shown in FIG. 38.</p>
    <p num="197">
      In FIG. 39 the non illumination signals xpg1, xg1, xy1, and xpg2, xg2, xy2, and xpg3, xg3, xy3 for the signal lights of the respective signal units are added by respective tenth, eleventh and twelfth adding circuits 700, 701 and 702 which use voltage doubler rectifying circuits respectively, and the addition values are then level detected with window comparators WCa, WCb and WCc serving as respective seventh, eighth and ninth level detection circuits.
      <br/>
      The respective level detection results are then again added with a thirteenth adding circuit 703 constituted by voltage doubler rectifying circuits, and the resultant addition value then level detected with a window comparator WCd serving as a tenth level detection circuit, the construction being such that when the signal lights are illuminated and operating normally, the window comparator WCd gives a logical output of Ya =1.
    </p>
    <p num="198">Next is a description of the principle of simultaneous illumination detection according to the present embodiment.</p>
    <p num="199">
      In order to effect fail-safe monitoring across the terminals of the switch SW, the conditions-must be sampled as an AC voltage signal.
      <br/>
      Here the presence of a voltage is sampled as an AC signal.
    </p>
    <p num="200">
      In FIG. 38 showing a step diagram for signal light illumination for three aspects of signal light illumination at a three way intersection, none of the signal lights 1PG, 1G, or 1Y illuminated is represented by 1R, none of the signal lights 2PG, 2G, or 2Y illuminated is represented by 2R, and none of the signal lights 3PG, 3G, or 3Y illuminated is represented by 3R.
      <br/>
      Since logically, 1R represents when none of the signal lights 1PG, 1G and 1Y is illuminated, then if non illumination of the respective signal lights 1PG, 1G, 1Y is represented by 1, and illumination is represented by 0, and the negation symbol is represented by " ",then a binary logical output 1R, being 1 at the time of illumination and 0 at the time of non illumination, is represented by the following equation:  (Equation image '20' not included in text)
    </p>
    <p num="201">where symbol +character pullout} represents a logical sum.</p>
    <p num="202">Similarly, double value logical outputs 2R and 3R are represented by the following equations:  (Equation image '21' not included in text)</p>
    <p num="203">
      For non occurrence of a simultaneous illumination in the signal lights for the three directions, then the following equation must be satisfied:
      <br/>
      1R+2R+3R &gt;= 2  (19)
    </p>
    <p num="204">
      In sampling 1R, 2R and 3R using addition, then for example in sampling 1R, the voltage signals (AC) for the signal lights 1PG, 1G and 1Y may be added, making 1R=1 for when the sum is three or more and 1R=0 for when 2 or less.
      <br/>
      The same applies for 2R and 3R.
      <br/>
      Moreover, if the logical outputs of 1R, 2R and 3R (AC output signals) are added, and 2 or more is taken as no simultaneous illumination and 1 or less is taken as simultaneous illumination, then simultaneous illumination of the lights can be monitored in exactly the same way as for the case with current detection.
    </p>
    <p num="205">FIG. 40 shows a structural example for the case where the voltage signal VS across the terminals of the switch SW is sampled as an AC signal, using the voltage sensor of FIG. 1(c) which utilizes a photocoupler.</p>
    <p num="206">
      With FIG. 40, photocouplers Pl1, Pl2, and Pl7, Pl8 are connected across the terminals of a switch circuit SW (for example a bi-directional thryistor) for respective signal lights (represented in FIG. 40 by PG, the pedestrian proceed permit light) via terminals 1, 4 and a resistor Ra.
      <br/>
      Also in a similar manner with signal lights Y, photocouplers Pl3, Pl4 and Pl7, Pl8 are connected via terminals 2, 4, and a resistor Rb.
      <br/>
      Similarly with signal lights G, photocouplers Pl5, Pl6 and Pl7, Pl8 are connected via terminals 3, 4, and a resistor Rc.
      <br/>
      The terminal 4 is connected as a common line for the signal lights PG, Y and G, to the side of the switch circuit opposite the signal light side.
      <br/>
      The photocouplers Pl1 and Pl2, Pl3 and Pl4, Pl5 and Pl6 sample from photodiodes a current flowing in both directions, and correspond to second photocouplers.
      <br/>
      The photocouplers Pl7, Pl8 have supplied to their respective light emitting elements from a signal generator SG, a high frequency switch current higher than the frequency of the AC power source for the signal lights, and correspond to first photocouplers for switching an AC current from the AC power source for the signal lights, according to the high frequency signal.
      <br/>
      In this way, when there is a voltage at the terminals 1, 2 and 3, the current flowing in the resistors Ra, Rb and Rc is switched by the respective light receiving elements of the photocouplers Pl7, Pl8, and the respective light emitting elements of the photocouplers Pl1, Pl2, Pl3, Pl4, Pl5 and Pl6 pass this switch current.
      <br/>
      The current switched by the photocoupler Pl7 is passed by the respective light emitting elements of the photocouplers Pl2, Pl4 and Pl6, so that an AC output signal is generated in the respective light receiving elements corresponding to these.
      <br/>
      The current switched by the photocoupler Pl8 is passed through the respective light emitting elements of the photocouplers Pl1, Pl3 and Pl5, so that an AC output signal is produced in the respective light receiving elements corresponding to these.
      <br/>
      When there is no voltage at the terminals 1, 2 and 3 (when the switch is on) this current is not passed.
    </p>
    <p num="207">
      Consequently, when all the signal lights PG, Y and G are in a non illuminated condition, then an output of xpg =xy =xg =1 is generated from the respective voltage sensors.
      <br/>
      The lower limit threshold values of the window comparators WCa, WCb and WCc are set to a logical level between 2 and 3, so that when none of the signal lights PG, Y and G are illuminated and hence the addition value for the respective adding circuits which use voltage doubler rectifying circuits becomes 3, then the logical outputs from the window comparators WCa, WCb and WCc become 1.
      <br/>
      Moreover, the lower limit threshold value of the window comparator WCd is set to a logical level between 1 and 2, so that when the addition value of the logical outputs from the window comparators WCa, WCb and WCc is 2 or more, the logical output from the window comparator WCd becomes 1, and an output indicating normal (no simultaneous illumination) is generated.
    </p>
    <p num="208">
      Now instead of the construction for the second photocouplers as shown in FIG. 40(a) with two photocouplers connected in parallel in opposite directions to each other so as to match the direction of the AC current flowing via the resistors Ra, Rb and Rc, the construction may be as shown in FIG. 40(b) where the current flowing in the resistors Ra, Rb and Rc is rectified by a full wave rectifying circuit 801, and the light emitting element side of a photocoupler Pl20 is connected to the rectified output side.
      <br/>
      Similarly with the first photocoupler section also, instead of the construction for the first photocoupler with two photocouplers connected in parallel in opposite directions to each other, the construction may be as shown in FIG. 40(c) with rectification by a full wave rectifying circuit 802, and the light receiving element side of a photocoupler Pl21 connected to the rectified output side.
      <br/>
      The symbols q1.about.q4 and p1.about.p4 in FIGS. 40(b) and (c) correspond to the symbols q1.about.q4 and p1.about.p4 in FIG. 40(a).
      <br/>
      FIG. 40(b) shows only a voltage sensor portion for detecting the voltage across the terminals of the signal light G. However the construction can also be the same for the other signal lights PG and Y.
    </p>
    <p num="209">FIG. 41 shows a circuit example for sampling without addition, the AC voltage signals for the signal lights G, PG and Y, as logical product signals of the voltage sensor outputs.</p>
    <p num="210">
      Photocouplers Pl7,;Pl8 corresponding to a first photocoupler, are switched by a switch output signal from a signal generator SG in the same way as in FIG. 40, switching the current flowing in a resistor Ra when there is a voltage at terminal 1.
      <br/>
      This switch current is detected by photocouplers Pl1, Pl2, corresponding to a second photocoupler.
      <br/>
      This switch current is then supplied to photocouplers Pl3, Pl4 which are cascade connected to the photocouplers Pl1, Pl2.
      <br/>
      Thus if a voltage is applied to terminal 2 (signal light Y switch off), then the switch signal is transmitted to photocouplers Pl9, Pl10 which are cascade connected to photocouplers Pl3 and Pl4.
      <br/>
      Moreover, if there is a voltage at terminal 3 (signal light G off), then due to the switch signal from the photocouplers Pl9 and Pl10, the photocouplers Pl11, Pl12 cascade connected to these are switched, after which a logical product output xpg * xy * xg =1 indicating no simultaneous illumination, is obtained from the cascade connected final stage photocouplers Pl5, Pl6.
      <br/>
      That is to say, when a voltage is generated at all the terminals 1, 2, 3, in other words, when all of the switch circuits for the signal lights PG, Y and G are off, then the logical product output becomes a high level AC signal.
      <br/>
      R01, R02 are current reducing resistors for the light emitting elements.
    </p>
    <p num="211">
      Consequently, in the case of this sensor construction, the prior stage voltage doubler rectifying circuits and the window comparators WCa.about.WCc in the circuit of FIG. 39 are not necessary, and the sensor output can be input directly to the respective voltage doubler rectifying circuits in the succeeding stage.
      <br/>
      Setting of the threshold values for the window comparator WCd is the same.
    </p>
    <p num="212">
      Here the method of monitoring the voltage VL across the terminals of the signal lights has an advantage over the method of monitoring the voltage VS across the terminals of the switch circuit, from the point that a current does not flow in the signal light when the switch circuit is off.
      <br/>
      However, in the case where the non illumination condition is made the safe condition in order to ensure an even greater level of fail-safety, then it is preferable to monitor the voltage Vs across the terminals of the switch circuit.
      <br/>
      Therefore, a resistor is inserted in series in the lead of the voltage sensor connected across the terminals of the switch circuit SW, and while this causes some inconvenience in that the illumination current when the switch circuit is off must be reduced, from the point of maintaining safety, this cannot be avoided.
      <br/>
      The resistors Ra, Rb and Rc in FIG. 40 and FIG. 41 are for this reduction.
    </p>
    <p num="213">Next is a discussion concerning difference between detecting voltage and detecting current across the switch circuit terminals.</p>
    <p num="214">
      The method for current detection involves detecting whether or not a transducer is passing a current, and when not (non illumination of the signal light), a high level AC signal results.
      <br/>
      Therefore, in the case as shown by the dashed line in FIG. 42, where a short circuit fault occurs between the two signal light terminals due for example to a construction works error, then at the time of illumination, a signal indicating non illumination is produced.
      <br/>
      For example, in FIG. 42, in the case where a short circuit occurs between the signal light terminals A, B while the switch circuit SG is off, then with switching on the switch circuit SR, the signal light G also comes on.
      <br/>
      With the method where the current across the terminals of the switch circuit is detected, if a current does not flow in the switch circuit SG, this will be detected as a non illumination condition, irrespective of whether or not the signal light G is A illuminated.
    </p>
    <p num="215">On the other hand, with the method where the voltage across the terminals of the switch circuit is detected, then even with the abovementioned short circuit fault, illumination of the signal light G can still be indicated by the voltage becoming zero.</p>
    <p num="216">Next is a description of a control apparatus for traffic signal lights utilizing the simultaneous illumination detection circuits illustrated by the abovementioned respective embodiments.</p>
    <p num="217">
      FIG. 43 shows a structural diagram of an embodiment of a control apparatus for traffic signal lights, based on simultaneous illumination detection of proceed permit signal lights.
      <br/>
      This embodiment illustrates a control apparatus example for a case with pedestrian proceed permit signal lights 1PG, 2PG, for the respective directions at a two way intersection.
    </p>
    <p num="218">
      In FIG. 43, an illumination control circuit 311 is for illumination control of the intersection signal lights in a predetermined sequence.
      <br/>
      As well as controlling the signal lights 1G, 2G, 1Y, 2Y, 1PG, 2PG, and 2R in FIG. 43, it also controls the illumination of a signal light 1R (not shown in the figure).
      <br/>
      Here G indicates a green light, Y indicates a yellow light, and R indicates a red light.
    </p>
    <p num="219">
      A simultaneous illumination detection circuit 312 serving as a signal light monitoring circuit, is constructed for example as shown in FIG. 33, with the power supply lines for the first direction signal lights 1G, 1Y, 1PG and the second direction signal lights 2G, 2Y, 2PG, wound around respective saturable magnetic ring cores, or simply passed through the ring cores (passed through corresponds to one turn).
      <br/>
      An R/Y flash monitoring circuit 313 serving as a flash monitoring circuit, also, as shown in subsequent FIG. 44(a) or FIG. 45(a), incorporates a similar saturable magnetic ring core or cores, with the power supply lines for the signal lights 2R and 1Y wound around a single or separate saturable magnetic ring cores.
      <br/>
      The power supply line for the signal light 1Y is wound around the saturable magnetic ring core of the simultaneous illumination detection circuit 312, and at the same time is wound around the saturable magnetic ring core for the R/Y flash monitoring circuit 313.
    </p>
    <p num="220">FIG. 44(a) shows an embodiment of an R/Y flash monitoring circuit constructed with the power supply lines for the signal lights 2R and 1Y wound around separate saturable magnetic ring cores.</p>
    <p num="221">
      In FIG. 44, CorY and CorR indicate the saturable magnetic ring cores.
      <br/>
      A power supply line for the signal light 1Y is wound around the saturable magnetic core Cor1 of the simultaneous illumination detection circuit 312 (FIG. 33), and then the portion between this and the signal light 1Y is wound around the core CorY.
      <br/>
      A power supply line for the signal light 2R is wound around the core CorR.
      <br/>
      Output signals eY and eR as shown in FIG. 44(b), are respectively output from the output windings NbY and NbR of the saturable magnetic ring cores CorY and CorR when the alternately flashing signal lights 1Y and 2R are respectively not illuminated.
      <br/>
      These high frequency output signals are then rectified by respective voltage doubler rectifying circuits REC39, REC40, the rectified output signals then supplied via respective coupling capacitors CY, CR to clamp diodes DY1, DR1 and thereby clamped at a power source potential E, and then input from diodes DY2, DR2 via a wired OR connection to a window comparator WC12.
      <br/>
      The upper limited threshold value VH of the window comparator WC12 is set to a sufficiently high level.
      <br/>
      The lower limit threshold value VL is set so that when at least one of the signals eY or eR is received as a high level, an output signal Y131 =1 is produced, while when both signals are received as low levels, an output signal Y131 =0 results.
      <br/>
      If the signal lights 1Y and 2R flash normally (flash alternately), then there is a continuous output signal of Y131 =1.
      <br/>
      In the case where one or other of the signal lights 1Y or 1R does not illuminate when it should illuminate or neither illuminate, then at least one of the rectified output signals of the output signals eY, eR become a DC output signal or zero.
      <br/>
      Hence the input signal to the window comparator WC12 becomes the potential E so that Y131 =0 is produced.
    </p>
    <p num="222">FIG. 45(a) shows an embodiment of an R/Y flash monitoring circuit constructed with the power supply lines for the signal lights 2R and 1Y wound around a single saturable magnetic ring core.</p>
    <p num="223">
      With the circuit of the embodiment in FIG. 45(a), when a current flows in the power supply lines for the signal lights 1Y and 2R wound around the saturable magnetic ring core CorYR, a high level output signal eR3 is produced.
      <br/>
      Consequently, as shown in FIG. 45(b), when the signal lights 1Y and 2R are illuminated alternately under normal operation, then a high level output signal eR3 is continuously produced.
      <br/>
      However, in a worst case scenario where the signal lights 1Y and 2R are simultaneously illuminated, then as shown by e'R3 in FIG. 45(b), a high level output signal higher than the output signal eR3 for normal operation is produced, while in the case where neither of the two lights are illuminated, then as shown by e"R3 in FIG. 45(b), this results in a lower level than the output signal eR3.
      <br/>
      Moreover, if only one of the signal lights 1Y and 2R flashes, then as shown by e'"R3, a low level condition is periodically produced.
      <br/>
      Consequently, if the upper limit threshold value VH for the 44. window comparator WC13 is set lower than the output level of the voltage doubler rectifying circuit REC41 for when the signal lights 1Y and 2R are simultaneously illuminated, and the lower limit threshold value VL is set between the output level of the voltage doubler rectifying circuit REC41 for normal operating conditions and the output level of the voltage doubler rectifying circuit REC41 for when neither of the signal lights 1Y and 2R are illuminated, then only when the signal lights 1Y and 2R are operating normally will the output signal Y132 from the window comparator WC13 become a logic value 1.
    </p>
    <p num="224">
      In FIG. 43, SH1and SH2indicate the beforementioned window comparator type fail-safe first and second self-hold circuits (refer to FIG. 10).
      <br/>
      With the self-hold circuit SH1, the power source switch on signal for the illumination control circuit 311 is made a trigger input signal.
    </p>
    <p num="225">
      N1 and N2 indicate NOT circuits.
      <br/>
      A structural example of these circuits is given in FIG. 46.
    </p>
    <p num="226">
      In FIG. 46, in the case of the NOT circuit N1, an input signal IN corresponds to an AC output signal Y141 from the self-hold circuit SH1, while in the case of the NOT circuit N2, this corresponds to an AC output signal Y14 from the simultaneous illumination detection circuit 312.
      <br/>
      A voltage doubler rectifying circuit comprising capacitors C341, C342 and diodes D341, D342, corresponds to voltage doubler rectifying circuits REC44 and REC45 in FIG. 43. D343 indicates a level conversion zener diode having a zener potential slightly greater than the power source potential E, for driving a transistor Q341 which goes off at a potential lower than the power source potential E. R341, R342 and R343 indicate resistors.
    </p>
    <p num="227">
      With the operation of the NOT circuit, when the AC input signal IN is input, a rectified output signal is input to the base of the transistor Q341 via the zener diode D343 and the resistor R341 so that the transistor Q341 comes on.
      <br/>
      When the input signal IN is not applied, the transistor Q341 goes off so that the collector output voltage P1 of the transistor Q341 becomes a high level.
      <br/>
      This signal P1 is input to an R/Y flash command generating circuit 314 of FIG. 43, being a standard circuit comprising for example a CMOS.
    </p>
    <p num="228">
      In FIG. 43, the output signal from the NOT circuit N2becomes the input signal to the window comparator type self-hold circuit SH2.
      <br/>
      Consequently, this input signal must be of a higher potential than the power source potential E. Therefore, the NOT circuit N2 is constructed with a capacitor C343 and a clamp diode D344 outlined by the dashed line C in FIG. 46 added to the constituent components of the NOT circuit N1.
      <br/>
      Hence, with the transmission of a rising signal for the signal P1, the output signal from the transistor Q341 is generated as an output signal P2of a higher level than the power source potential E.
    </p>
    <p num="229">Next is a description of the operation of the control apparatus of FIG. 43.</p>
    <p num="230">
      The signal lights 1G, 2G, 1Y, 2Y, 1PG, and 2PG which are switched by the illumination control circuit 311, have their illumination condition monitored by the simultaneous illumination detection circuit 312.
      <br/>
      If these signal lights are operating normally, then the output signal Y14 is always a logic value 1.
      <br/>
      When the power source is switched on, since the respective signal lights are not illuminated and there is thus no simultaneous illumination, then the output signal Y14 =1 is input to the reset input terminal of the self-hold circuit SH1, and due to the input of the trigger signal with the power source being switched on, the self-hold circuit SH1generates an output signal Y141 of logic value 1.
      <br/>
      This AC output signal Y141 is transmitted to an amplifier 318 via a capacitor C311 so that a relay 321 is excited via a transformer 319 and a rectifying circuit 320, and contact points 322 thereof close, thus connecting the AC power source to the respective signal lights.
    </p>
    <p num="231">
      FIG. 47(a) shows an example of a trigger input signal generating circuit for inputting a trigger signal to the self-hold circuit SH1when the power source is switched on.
      <br/>
      When the power source is switched on, the potential is stored in a capacitor C351 via a resistor R351 and rises.
      <br/>
      This rising signal is clamped at the potential E with the capacitor C352 as a coupling capacitor and the diode D351 as a clamp diode, and then output.
      <br/>
      This trigger input signal generating circuit may also be constructed as shown in FIG. 47(b) with a level detection circuit 350 provided between an integrating circuit of the resistor R351 and the capacitor C351, and the coupling capacitor C352.
    </p>
    <p num="232">
      FIG. 47(c) shows the operation of the self-hold circuit SH1after switching on the power source potential E. After the power source potential E rises, an output signal Y14 =1 is generated from the simultaneous illumination detection circuit 312 indicating a normal condition.
      <br/>
      Moreover, when a trigger input signal is generated, the self-hold circuit SH1 generates an AC output signal Y141 =1 and self holds.
      <br/>
      Furthermore, at this time, an output signal P1=0 is input to the R/Y flash command generating circuit 314 via the negation circuit N1 so that a flash command is not generated from the R/Y flash command generating circuit 314.
      <br/>
      In FIG. 47(c), the output signal from the self-hold circuit SH1is shown as the output signal from the voltage doubler rectifying circuit REC44.
    </p>
    <p num="233">
      If in a worst case scenario, a simultaneous illumination occurs between the signal lights 1G, 1Y, 1PG and the signal lights 2G, 2Y, 2PG, then since this gives Y14 =0, the self-hold circuit SH1is reset and an AC signal is not input to the capacitor C311.
      <br/>
      At the same time an output signal P1 =1 is input to the R/Y flash command generating circuit 314 via the NOT circuit N1, and a flash command for the signal lights 1Y and 2R is output from the R/Y flash command generating circuit 314 to the illumination control circuit 311.
      <br/>
      Also at the same time, the falling signal Y14 =0 from the simultaneous illumination detection circuit 312 is input to the NOT circuit N2 via the voltage doubler rectifying circuit REC45, and a trigger signal P2 =1 is input to the self-hold circuit SH2.
      <br/>
      If the signal lights 1Y and 2R are operating normally so as to illuminate alternately, then an AC signal of Y13 =1 is generated from the R/Y flash monitoring circuit 313 and input to the self-hold circuit SH2 via the voltage doubler rectifying circuit REC43 as a reset signal.
      <br/>
      Therefore, an AC output signal is supplied from the self-hold circuit SH2 to the amplifier 318 via the capacitor C312, and the excitation of the relay 321 is thus maintained.
      <br/>
      That is to say, even if for example a simultaneous illumination occurs between the signal lights 1G, 1Y, 1PG and 2G, 2Y, 2PG, if there is a switching of the flash signal for the signal lights 1Y-2R produced by the illumination control circuit 311, then the excitation condition for the relay 321 is maintained.
      <br/>
      However, if in a worst case scenario the flashing of the signal lights 1Y-2R does not operate normally, then a signal of Y13 =0 is input from the R/Y flash monitoring circuit 313 to the reset input terminal of the self-hold circuit SH2, then the relay 321 becomes non excited so that the contact points 322 open and the supply from the AC power source is interrupted.
    </p>
    <p num="234">
      In FIG. 43, if the R/Y flash command generating circuit 314 has a latching function (storage function) so that the falling component of the output signal Y14 from the simultaneous illumination detection circuit 312 can be stored, then the output signal Y14 from the simultaneous illumination detection circuit 312 can be input directly to the voltage doubler rectifying circuit REC44, and the voltage doubler rectifying circuit REC42 and the self-hold circuit SH1omitted.
      <br/>
      In this case, the circuits of FIGS. 47(a) and (b) for generating a trigger input signal at the time of switching on the power also become unnecessary.
      <br/>
      Moreover, if when a simultaneous illumination occurs, the power source is directly cut off, then the R/Y flash command generating circuit 314, the self-hold circuit SH2, the NOT circuits N1, N2, the voltage doubler rectifying circuits REC44, REC45, REC43, and the capacitor C312 become unnecessary.
    </p>
    <p num="235">
      Next is a discussion concerning a signal light burn-out detection apparatus.
      <br/>
      With the signal lights, one of each light is provided for each signal light power supply line.
    </p>
    <p num="236">
      With an intersection having the illumination relationship of FIG. 18(a), then under normal operation the number of illuminated signal lights is always 2, and the number not illuminated is always 4.
      <br/>
      Consequently, if the illumination condition of the signal lights 1G, 1Y, 1R, 2G, 2Y, 2R is detected as xg1, xy1, xr1, xg2, xy2, xr2, in a similar manner to the output signal xg1 from the current sensor of FIG. 16, and the non illumination condition is detected as xg1, xy1, xr1, xg2, xy2, xr2, in a similar manner to the output signal xg1 from the current sensor of FIG. 16, then for a normal illumination number m and non illumination number m, these can be added as follows using the adding circuit of FIG. 6.
      <br/>
      m=xg1 +xy1+xr1 +xg2 +xy2 +xr2 =2  (20)
      <br/>
      m=xg1 +xy1 +xr1 +xg2 +xy2 +xr2 =4  (21)
    </p>
    <p num="237">
      If as shown in FIG. 11, a fail-safe window comparator is used and the normal condition, that is to say when m=2 and m=4, is made a logic value 1, and the abnormal condition, that is to say when m not equal to 2 and m not equal to 4, is made a logic value 0, then the illumination condition of the signal lights can be continuously monitored.
      <br/>
      More specifically, if the voltages (logic value levels) indicating the logic values of the signals xg1, xg1, xy1, xy1, xg2, xg2, xy2, xy2, xr1, xr1, xr2, xr2 have the same size e, then with a circuit for judging the normal condition from the number of illuminations, the window comparator after the adding circuit can have an upper limit threshold value VH set between addition output signals 2e and 3e, and a lower limit threshold value VL set between addition output signals 2e and e. Moreover, with a circuit for judging the normal condition from the number of non illuminations, an upper limit threshold value VH can be set between addition output signals 4e and 5e, and a lower limit threshold value VL can be set between addition output signals 4e and 3e.
      <br/>
      If the output signal from the window comparator for the former case is Y15 and the output signal from the window comparator for the latter case is Y16, and the levels of the addition output signals are respectively me and me, then the logic values of the respective output signals are given by the following equations.  (Equation image '22' not included in text)
    </p>
    <p num="238">FIG. 48 illustrates a case where pedestrian signal lights 1PG, 1PR, 2PG and 2PR are added to the case illustrated in FIG. 18(a). 1A is for an arrow light, which will be discussed later.</p>
    <p num="239">
      In this case, when operating normally, there are always 4 illuminated signal lights (that is, m=4), and 6 non illuminated signal lights (that is, m=6).
      <br/>
      Consequently, if the number of illuminated and non illuminated signal lights is calculated, then it is possible to continuously monitor the illumination condition, and generate an output of logic value 1 if the value for m or m is a normal value, and generate an output of logic value 0 if the value of m or m differs from the normal value, for example in the case where a signal light is not illuminated during an illumination time, or an erroneous simultaneous illumination occurs.
    </p>
    <p num="240">Next is a discussion of the characteristics of signal light monitoring based on equations 22 and 23.</p>
    <p num="241">
      With the method where the number of illuminations are added to thereby monitor the illumination condition of the signal lights, if a simultaneous illumination occurs in the signal lights, the addition level me increases, while if a burn-out fault occurs in the signal lights, the addition level me decreases.
      <br/>
      Consequently, in either case the output signal from the window comparators becomes a zero voltage signal (logic value 0).
      <br/>
      However, in a case where 2 lights are simultaneously illuminated so that me=3e results and at the same time a fault occurs in the sensor which is producing the addition signal of 3e, then me=2e results, and an output signal Y15=1 showing normal is produced in the window comparator.
    </p>
    <p num="242">
      On the other hand, in the case where a burn-out fault occurs in the signal light, the addition level me decreases, and this also decreases in the case where a fault occurs in the sensor or the adding circuit.
      <br/>
      Consequently, with the method wherein the number of illuminations is added, when a double fault occurs such as a simultaneous illumination error occurring in the signal lights and a fault occurring in the sensor or the adding circuit, this error cannot always be notified.
      <br/>
      However, a burn-out fault can always be notified.
    </p>
    <p num="243">
      With the method where the number of non illuminations are added, if a simultaneous illumination occurs in the signal lights, the addition level me decreases, while if a burn-out fault-occurs in the signal lights, the addition level me increases.
      <br/>
      Therefore, for the same reason as for the above method where the number of illuminations are added, with the method where the number of non illuminations are added, when a double fault occurs such as a burn-out fault occurring in the signal light and a fault occurring, in the sensor or the adding circuit, then the burn-out fault cannot always be notified.
      <br/>
      However if a simultaneous illumination occurs, this can always be notified.
    </p>
    <p num="244">In FIG. 28 and FIG. 31, the reason for using the non illumination signal in the simultaneous illumination detection is based on the above general way of thinking.</p>
    <p num="245">Next is a description for the case with an arrow light 1A.</p>
    <p num="246">
      The arrow light 1A in FIG. 48 is for giving permission to travel in a specific travel direction.
      <br/>
      In FIG. 48 this signal light is shown as being illuminated at interval 5 (shown by the full line).
      <br/>
      In this case, if the illumination detection signal xa1 =1 and the non illumination detection signal xa1 =1 are added by the same method as for the R/Y flash monitoring circuit shown in FIG. 44, and a threshold value operation is carried out with the addition result added to equation 22 or equation 23, then detection of an abnormality in the signal light for the case where the arrow light 1A is provided can be carried out.
    </p>
    <p num="247">
      In FIG. 49, signals for illumination and non illumination of the arrow light 1A are output as respective output signals xa1 and xa1 from the voltage doubler rectifying circuits REC46 and REC47 which are respectively clamped at zero potential, and changes in these rectified output signals are respectively clamped at the power source potential E and made the input signals xa1 ' and xa1 ' for a window comparator WC14.
      <br/>
      An output signal Y17 from the window comparator WC14 is always Y17 =1 while the arrow light 1A is switching between illumination and non illumination.
      <br/>
      However, in, the case wherein the arrow light 1A remains illuminated, the output signal from the voltage doubler rectifying circuit REC47 continues to be generated giving a DC output signal, while the output signal from the voltage doubler rectifying circuit REC46 becomes zero.
      <br/>
      Moreover, in the case where a burn-out fault occurs in the arrow light 1A, the output signal from the voltage doubler rectifying circuit REC46 becomes a DC output signal, while the output signal from the voltage doubler rectifying circuit REC47 becomes zero.
      <br/>
      Consequently, in either case, the output signal Y17 from the window comparator WC14, becomes Y17 =0 (the condition for no AC output signal).
    </p>
    <p num="248">If in FIG. 48, the output signal Y17 is added to the addition value m or m, so that the normal illumination condition becomes m=4+1=5 and the non illumination condition becomes m=6+1=7, and a threshold value operation (a window operation) is carried out with the circuit of FIG. 11, then signal light monitoring including the illumination condition for the arrow light 1A can be carried out.</p>
    <p num="249">
      If the number of illuminations and non illuminations of the plurality of signal lights is respectively detected and added in this manner, then it is possible to continuously advise if the illumination condition is normal.
      <br/>
      However, with this method, in a worst case scenario where a simultaneous illumination or a burn-out fault occurs in the signal lights, then a signal indicating this abnormality only appears for a certain period within one cycle for the signal lights, and this cycle is repeated.
    </p>
    <p num="250">Next is a description of an embodiment of a circuit made so as to be able to continuously generate this periodically generated abnormal detection signal.</p>
    <p num="251">FIG. 50 shows an embodiment for a case where the beforementioned fail-safe self-hold circuit is used.</p>
    <p num="252">In FIG. 50, numeral 50 indicates a signal light abnormality detection circuit based on the abovementioned addition, with an output signal Y18 being the output signal from a window comparator which carries out the threshold value operation.</p>
    <p num="253">
      When the illumination condition of the signal lights is normal, an AC output signal Y18=1 is produced while when not normal, this AC output signal is not generated, and Y18=0.
      <br/>
      A voltage doubler rectifying circuit REC48 rectifies this output signal which then becomes the reset signal for a window comparator type self-hold circuit SH3.
    </p>
    <p num="254">The trigger signal for the self-hold circuit SH3 is produced by the circuit of FIG. 47(a) or (b).</p>
    <p num="255">Next is a description of the operation.</p>
    <p num="256">
      When the power is switched on, if the illumination of the signal lights is normal, then Y18 =1 is generated from the signal light abnormality detection circuit 50 as a reset signal, so that the self-hold circuit SH3 generates a self-hold output signal Y19 =1 due to the trigger signal accompanying switching on of the power.
      <br/>
      Then after this, if in a worst case scenario an abnormality occurs in the illumination of the signal lights, then Y18 =0 is produced so that the self-hold circuit SH3 is reset giving Y19 =0, after which the self-hold circuit SH3 will not generate Y19 =1 unless the illumination conditions return to normal and the power source is again switched on.
    </p>
    <p num="257">FIG. 51 illustrates a different embodiment.</p>
    <p num="258">With this embodiment, a fail-safe on-delay circuit 51 (having the characteristic that at the time of a fault the delay time is not lengthened) is used.</p>
    <p num="259">As follows is a description of this fail-safe on-delay circuit.</p>
    <p num="260">FIG. 52 shows an example of a fail-safe on-delay circuit.</p>
    <p num="261">
      In FIG. 52(a), FSSH denotes the self-hold circuit shown in FIG. 10, constructed such that an output signal from the fail-safe AND gate is fed back to the input terminal 2.
      <br/>
      PUT-OSC denotes a PUT oscillator which produces an oscillation pulse at a threshold value (a voltage division ratio for resistors R12 and R13) held by a PUT (programmable unijunction transistor), relative to a charging input determined by a time constant R11 * C11, when an input signal IN is applied.
      <br/>
      That is to say, as shown by the time chart of FIG. 52(b), when the input signal IN rises, this is input to the input terminal 1 of the FSSH, and at the same time the capacitor C11 is charged according to the time constant R11 * C11, and after a time T seconds an output pulse P from the PUT is input to the input terminal 2 of the FSSH and is self held.
      <br/>
      Then, when the input signal IN drops, the output signal OUT is reset.
      <br/>
      The circuit of FIG. 52 has the following characteristics:
      <br/>
      (1) the construction involves an AND gate having the characteristic that an erroneous output signal is not produced with a fault while there is no input signal to the self-hold circuit;
      <br/>
      (2) with the PUT oscillator, if a fault occurs in any of the constituent elements of the circuit, there will be no trigger signal.
      <br/>
      For example, if a short circuit fault occurs between the gate and the cathode of the PUT, an input level which exceeds the threshold value of the terminal 2 of the FSSH will not result.
      <br/>
      This is provided that the materials used for the resistors R12, R13 will not result in a short circuit fault.
    </p>
    <p num="262">Such a fail-safe on-delay circuit is known for example from prior International Patent Publication No. WO94/23496.</p>
    <p num="263">
      In FIG. 51(a), a signal light abnormality detection circuit 50 and a voltage doubler rectifying circuit REC48 are the same as in FIG. 50. With the output signal Y18DC from the voltage doubler rectifying circuit REC48, if an abnormality occurs in the signal light illumination, then it is possible for Y18DC =0 to be intermittently produced.
      <br/>
      Y18DC =0 in FIG. 51(b) shows this.
      <br/>
      With the on-delay circuit 51, if Y18DC =0 is produced, then the AC output signal disappears giving a logical output Y20 =0.
      <br/>
      Moreover, even if Y18DC =1 occurs after this, if the delay time TON set in the on-delay circuit 51 is set to be greater than a control period T for the signal lights, then the AC output signal Y20 =1 will not occur.
      <br/>
      After the illumination of the signal lights has returned to normal, a signal Y20 =1 indicating normal will not be produced until delay time TON is exceeded.
    </p>
    <p num="264">Next is a description of an embodiment of a burn-out detection apparatus for detecting signal light burn-out, for the case of FIG. 53 where a plurality of signal lights are connected to one signal light power supply line.</p>
    <p num="265">FIG. 53 shows the case where three signal lights L1, L2 and L3 are connected to a signal light power supply line AB.</p>
    <p num="266">
      In FIG. 53, respective signal light leads are wound on saturable magnetic ring cores Cor1, Cor2, and Cor3.
      <br/>
      Moreover, respective second windings Nf1, Nf2 and Nf3 are wound on the saturable magnetic cores Cor1, Cor2 and Cor3.
      <br/>
      These are connected in series and connected to a secondary winding NO2 of a transformer Tf1.
      <br/>
      A high frequency signal is supplied to a primary winding NO1 of the transformer Tf1 from a high frequency signal generator SGf1 via a resistor Rf1.
      <br/>
      The high frequency signal generator SGf1 is constructed as in FIG. 4.
      <br/>
      A terminal voltage ef of the resistor Rf1 is amplified by an amplifier AMP3, rectified by a voltage doubler rectifying circuit REC49, and input to one input terminal 2 of a two input window comparator WC15.
      <br/>
      An illumination command signal is input to the other input terminal 1 of the window comparator WC15.
      <br/>
      Instead of the illumination command signal, an illumination signal for the signal lights L1, L2, L3 may be input.
    </p>
    <p num="267">Next is a description of the operation with reference to the time chart of FIG. 54.</p>
    <p num="268">
      As shown in FIG. 54, at the time of illumination, a current flows in the signal lights L1, L2 and L3 while at the time of non illumination no current flows.
      <br/>
      At the time of non illumination, since the saturable magnetic ring cores Cor1, Cor2 and Cor3 are not saturated, then the impedances Z1, Z2 and Z3 of the respective windings Nf1, Nf2 and Nf3 show a high value.
      <br/>
      That is to say, the impedance Zf1 seen from the primary side of the transformer Tf1 is low at the time of illumination and high at the time of non illumination, and hence the terminal voltage ef of the resistor Rf1, as shown in FIG. 54 becomes a high level (shown by ef2) at the time of illumination and becomes a low level (shown by ef1) at the time of non illumination.
      <br/>
      If in a worst case scenario, a burn-out condition occurs in one or more of the signal lights L1, L2 and L3 at the time of illumination, then the terminal voltage ef drops (shown by ef3).
      <br/>
      When the signal ef2 at the time of illumination of the signal lights L1, L2 and L3 drops (becomes ef3) due to a burn-out, then this drop is detected by the lower limit threshold value of the input terminal of the window comparator WC15, so that the output signal Y21 becomes a logic value 0.
      <br/>
      On the other hand, when the illumination command signal is input as a logic value 1 when the terminal voltage ef is at a normal level ef2, an AC output signal with the output signal Y21 as a logic value 1 is produced, thus showing that all of the signal lights L1, L2 and L3 are normally illuminated.
    </p>
    <p num="269">FIG. 55 shows an embodiment of a different simultaneous illumination detection circuit.</p>
    <p num="270">
      This embodiment is a circuit example for a case with a three way intersection with three roads intersecting with each other as illustrated in FIG. 56 (which is similar to FIG. 36), where danger information is separated into: danger information for when a simultaneous illumination occurs with pedestrian proceed permit lights PG (between 1PG and 2PG, 1PG and 3PG, or 2PG and 3PG), or a simultaneous illumination occurs with vehicle proceed permit lights G (between 1G and 2G, 1G and 3G, or 2G and 3G), or a simultaneous illumination occurs with a pedestrian proceed permit light PG and a vehicle proceed permit light G (excluding simultaneous illumination of the same direction pedestrian and vehicle proceed permit lights); and danger information for when a simultaneous illumination occurs with a green light G and a yellow light Y for different directions.
      <br/>
      In FIG. 56, the red light R is omitted.
    </p>
    <p num="271">
      FIG. 55 is a structural example of a signal light simultaneous illumination detection circuit with current sensors using saturable magnetic ring cores.
      <br/>
      In FIG. 55 (a), M11, M21, M31, M41, M51 and M61 indicate excitation windings wound onto respective saturable magnetic ring cores of respective first through sixth current sensors.
      <br/>
      The excitation current is supplied from a signal generator SG via respective resistors R210, R220, R230, R240, R250 and R260.
      <br/>
      L1PG, L1G, L1Y and L2PG, L2G, L2Y, and L3PG, L3G, L3Y indicate power supply lines for respective signal lights for first, second and third directions, which are passed through the saturable magnetic ring cores.
      <br/>
      The directions of the current passing through the power supply lines L1PG, L1G, and L2PG, L2G and L3PG, L3G are respectively in the same direction.
      <br/>
      Windings M12, M13, and M22, M23, and M32, M33, and M42, M43 and M52, M53, and M62, M63 are windings for sampling the respective non saturated outputs at the time of non illumination.
      <br/>
      When a current flows in the power supply lines which pass through the saturable magnetic ring cores, the output signal from these windings becomes a low level. (xgp1)1, (xgp1)2, and (xy1)1, (xy1)2, and (xgp2)1, (xgp2)2, and (xy2)1, (xy2)2, and (xgp3)1, (xgp3)2, and (xy3)1, (xy3)2, indicate output signals from the respective windings M12, M13, and M22, M23, and M32, M33, and M42, M43 and M52, M53, and M62, M63.
      <br/>
      In FIG. 55(b), 210 through 230 indicate fifteenth, sixteenth and seventeenth adding circuits which are respectively constituted by voltage doubler rectifying circuits REC1-1 through REC1-4, REC2-1 through REC2-4, and REC3-1 through REC3-4.
      <br/>
      The adding circuit 210 adds the respective winding output signals (xgp1)1, (xy1)1, (xgp2)1 and (xy2)1 for when the first direction signal lights 1PG, 1G. 1Y and the second direction signal lights 2PG, 2G, 2Y shown in FIG. 56 are not illuminated (the interval shown by 1+L GY and 2+L GY).
      <br/>
      The adding circuit 220 adds the respective winding output signals (xgp1)2, (xy1)2, (xgp3)1 and (xy3)1 for when the first direction signal lights 1PG, 1G, 1Y and the third direction signal lights 3PG, 3G, 3Y are not illuminated (the interval shown by 1+L GY and 3+L GY).
      <br/>
      The adding circuit 230 adds the respective winding output signals (xgp2)2, (xy2)2, (xgp3)2 and (xy3)2 for when the second direction signal lights 2PG, 2G, 2Y and the third direction signal lights 3PG, 3G, 3Y are not illuminated (the interval shown by 2+L GY and 3+L GY).
    </p>
    <p num="272">
      In FIG. 55, it for example the number of turns for the windings M12, M13 for monitoring the non illumination of the signal light 1G, 1PG and producing an output voltage, and the number of turns for the windings M22, M23 for monitoring the non illumination of the signal light 1Y and producing an output voltage, are made different, then in the case where saturable magnetic ring cores having the same properties are used, with the windings M11, M21 having the same number of turns, then the magnitude of the output signals (xgp1)1, (xgp1)2, and the output signals (xy1)1, (xy1)2 can be made different.
      <br/>
      For example, if the non illumination output levels (rectified output levels) for (xgp1)1, (xgp1)2, (xgp2)1, (xgp2)2 and (xgp3)1, (xgp3)2 are 6V. and the non illumination output levels (rectified output levels) for (xy1)1, (xy1)2, (xy2)1, (xy2)2 and (xy3)1, (xy3)2 are 3V, then the addition output signals from the adding circuits 210, 220 and 230 are respectively 18V.
      <br/>
      Therefore, when for example the output level from the adding circuit 210 is 18V, then if an illumination condition occurs in the signal lights 1G or 1PG, or the signal lights 2G or 2PG, then the output level from the adding circuit 210 becomes 12V, dropping by 6V.
      <br/>
      On the other hand, if at this time (at the time with 18V) the signal light 1Y or 2Y is illuminated, then the output level from the adding circuit 210 becomes 15V (drops 3V).
      <br/>
      With the fail-safe window comparators WC-GP and WC-GY, when the input level is 18V, a high level output signal of logic value 1 is output.
      <br/>
      Moreover, with the window comparator WC-GP, if the input level drops 6V, a low level or a zero level output signal of logic value 0 is output.
      <br/>
      Therefore, the lower limit threshold value TL of the window comparator WC-GP is set between 15V and 12V (for example 13.5V) (the upper limit threshold value TH is set sufficiently higher than 18V).
      <br/>
      Moreover, with the window comparator WC-GY, if the input level drops 3V, a low level or a zero level output signal of logic value 0 is output.
      <br/>
      Therefore, the lower limit threshold value TL of the window comparator WC-GY is set between 18V and 15V (for example 16.5V) (the upper limit threshold value TH is set sufficiently higher than 18V)
    </p>
    <p num="273">If the threshold values for the window comparators WC-GP and WC-GY are set in this way, then the window comparator WC-GP outputs a logic value 1 even if a simultaneous illumination occurs between a yellow light Y and a green light GP or G, and intermittently produces a logic value 0 only if a simultaneous illumination occurs between green lights GP or G.</p>
    <p num="274">On the other hand, the window comparator WC-GY intermittently produces a logic value 0 if a simultaneous illumination occurs between green lights GP or G, and also if a simultaneous illumination occurs between a yellow light Y and a green light GP or G.</p>
    <p num="275">FIG. 57 shows an embodiment for the case where signal light non illumination signals are sampled from a common signal light power supply line.</p>
    <p num="276">
      The power supply line for normal traffic signal lights is made up of illumination wires for the green light G, the yellow light Y, and the red light R, and one common lead.
      <br/>
      Consequently, since an illumination current for any one of the signal lights G, Y or R always flows in the common lead, then the non illumination signals for the green light G and the yellow light Y can not be sampled by a sensor coil for detecting zero current.
    </p>
    <p num="277">Therefore, in FIG. 57 as shown in (a), common leads LC for the respective signal lights pass through the saturable magnetic ring cores Cor1, Cor2 and Cor3, and at the same time power supply lines L1R, L2R and L3R for the red lights 1R, 2R and 3R are passed through in the opposite winding direction to the common leads LC.</p>
    <p num="278">
      With this arrangement, since when the red light R is illuminated, the current flowing through the common lead, and the illumination current for the red light R are equal, then the resultant magnetic field inside the saturable magnetic ring core is balanced out, so that the saturable magnetic ring core is not saturated.
      <br/>
      That is to say, the output signals from the respective saturable magnetic cores Cor1, Cor2 and Cor3 of FIG. 57 become high level output signals when, for the saturable magnetic core Cor1, a current does not flow in the signal lights 1G, 1Y, and when, for the saturable magnetic core Cor2, a current does not flow in the signal lights 2G, 2Yand when, for the saturable magnetic core Cor3, a current does not flow in the signal lights 3G, 3Y.
      <br/>
      As shown in FIG. 57(b), the adding circuits 240, 250 and 260 carry out respective logical sum operations on the sum of the output signals (x1)1 and (x2)1, the sum of the output signals (x1)2 and (x3)1, and the sum of the output signals (x2)2 and (x3)2 for when the respective signal lights 1R, 2R and 3R are illuminated.
      <br/>
      With the window comparator WC-GPY, if the respective current output signals are 3V, then an output level due to addition of 6V is made normal, while less than 6V is not normal.
    </p>
    <p num="279">
      FIG. 58 shows a circuit example for where the number of output windings for the saturable magnetic ring cores Cor1, Cor2 and Cor3 is not two windings, but is only the respective output windings M12, M22 and M32.
      <br/>
      Here the respective output signals (x1)1, (x2)1 and (x3)1 therefrom are added by adding circuits comprising voltage doubler rectifying circuits, and when the addition value is 6V or above, an output signal of logic value 1 indicating normal is generated from a window comparator WC-GPY, while if less than 6V, an output signal of logic value 0 is generated indicating an abnormal illumination condition. (The respective rectified output signal levels are 3V).
    </p>
    <p num="280">
      With the circuit configuration of FIG. 57 or FIG. 58, simultaneous illumination detection is possible even in a worst case situation as shown in FIG. 59, where for some reason a short circuit as shown by the dashed line in FIG. 59 occurs between junction connection terminals for the power supply lines of for example the first direction signal light 1G and the second direction signal light 2G.
      <br/>
      Erroneous illumination due to this often occurs due to lack of care with the connections during construction work, or due to rain permeating into the junction box.
      <br/>
      In FIG. 59, C indicates a common wiring terminal.
    </p>
    <p num="281">Next is a description of an embodiment of a signal light illumination control apparatus configured such that, with a signal unit S1 and a signal unit S2 for intersecting roads, one of the proceed permit lights G is illuminated, on the proviso that the other proceed permit light is not illuminated.</p>
    <p num="282">At a two way intersection for example, there is a time when neither the signal light 1G nor the signal 2G is illuminated.</p>
    <p num="283">Therefore, if, using electrical contact points, a non illumination signal xg1 =1 for the signal light 1G is input as an illumination condition for the signal light 2G, and a non illumination signal xg2 =1 for the signal light 2G is input as an illumination condition for the signal light 1G, then at the time of switching the illumination conditions on and off, the current is never cut off.</p>
    <p num="284">Basically, a s shown in FIG. 60, make contact points Sg2 of a second electromagnetic relay Rg2 excited by a non illumination signal xg2 =1 for a signal light 2G, and make contact points Sg1 of a first relay Rg1 excited by a non illumination signal xg1 =1 for a signal light 1G, are respectively disposed in the illumination leads for the signal lights 1G and 2G, between a power supply line LC and an illumination control circuit 300.</p>
    <p num="285">The non illumination signals xg1, xg2 correspond to the output signal xg1 from the current sensor shown in FIG. 16. As shown in FIG. 60(b) these are respectively amplified by amplifiers 301, 302, rectified by rectifying circuits 303, 304, and then supplied to electromagnetic relays Rg1, Rg2.</p>
    <p num="286">
      Consequently, the signal light 1G is illuminated when, with non illumination of the signal light 2G, the electromagnetic relay Rg2 is excited so that the contact points Sg2 come on, while the signal light 2G is illuminated when, with non illumination of the signal light 1G, the electromagnetic relay Rg1 is excited so that the contact points Sg1 come on.
      <br/>
      If with one of the signal lights 1G (or 2G) in the illuminated condition, there is an attempt to illuminate the other signal light 2G (or 1G), this other signal light 2G (or 1G) will not illuminate.
    </p>
    <p num="287">Industrial Applicability</p>
    <p num="288">
      The present invention has a fail-safe construction which can monitor the illumination condition of traffic signal lights provided at an intersection or the like and reliably advise when an abnormal illumination condition arises, and which can also warn of an abnormality at the time of a fault in the monitoring apparatus.
      <br/>
      Safety of a traffic signal light control system can thus be improved, and hence industrial applicability is considerable.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A monitoring apparatus for traffic signal lights comprising:</claim-text>
      <claim-text>sensor means for detecting an illumination condition of traffic signal lights of a plurality of traffic signal light devices which are provided at an intersection and are subjected to an illumination/non illumination control in connection with each other;</claim-text>
      <claim-text>and judgement means for generating an output of logic value 1 corresponding to a high energy condition indicating a normal condition of the signal lights when, based on an output from said sensor means, the number of illuminated or non illuminated signals lights of said plurality of traffic signal light devices is a predetermined number, and generating an output of logic value 0 corresponding to a low energy condition indicating an abnormal condition of the signal lights when the number of illuminated or non illuminated signals lights of said plurality of traffic signal light devices is not the predetermined number.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. A monitoring apparatus for traffic signal lights according to claim 1, wherein said sensor means is provided for each signal light, and is constructed so as to generate an AC signal at the time of illumination of the signal light, and not to generate an AC signal at the time of non illumination, and said judgment means is constructed so as to generate an output of logic value 1 when an addition signal level of the AC signals from the respective sensor means is a predetermined level, and to generate an output of logic value 0 when not the predetermined level.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. A monitoring apparatus for traffic signal lights according to claim 2, wherein said sensor means is a current sensor with a power supply line for the signal light wound around a saturable magnetic core such that an excitation signal for the saturable magnetic core input from a high frequency signal generator is received on an output side at a high level at the time of power to said power supply line, and is received on the output side at a low level at the time of no power supply.</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. A monitoring apparatus for traffic signal lights according to claim 1, wherein a self-hold circuit is provided with the output from said judgment means as a reset input signal, and a signal light power source switch on signal as a trigger input signal, which self-holds said trigger input signal, and an output from said self hold circuit is made a judgment output for a signal light burn-out fault.</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. A monitoring apparatus for traffic signal lights according to claim 1, wherein said judgement means generates an output of logic value 1 when the number of non illuminated signal lights is a predetermined number, and generates an output of logic value 0 indicating a signal light simultaneous illumination fault where simultaneous illumination is not permitted, when the number of non illuminated signed lights is not the predetermined number.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. A monitoring apparatus for traffic signal lights according to claim 5, wherein said sensor means is provided for each signal light, and is constructed so as to generate an AC signal at the time of non illumination of the signal light, and not to generate an AC signal at the time of illumination, and said judgment means is constructed so as to generate and output of logic value 1 when an addition signal level of the AC signals from the respective sensor means is a predetermined level, and to generate an output of logic value 0 when the addition signal level of the AC signals from the respective sensor means is not the predetermined level.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. A monitoring apparatus for traffic signal lights according to claim 6, wherein said sensor means is a current sensor with a power supply line for the signal light wound around a saturable magnetic core such that an excitation signal for the saturable magnetic core input from a high frequency signal generator is received on an output side at a high level at the time of no power to said power supply line, and is received on the output side at a low level at the time of power supply.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. A monitoring apparatus for traffic signal lights according to claim 5, wherein a self-hold circuit is provided with the output from the judgment means as a reset input signal, and a signal light power source switch on signal as a trigger input signal, which self-holds said trigger input signal, and an output from said self hold circuit is made a judgment output for a simultaneous illumination fault.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. A monitoring apparatus for traffic signal lights wherein the signal lights for the same road side of a two way intersection where two roads intersect are made one group, and wherein for each group the illumination condition of a permit signal light indicating permission to proceed is detected using sensor means which outputs a binary logic signal, generating an AC signal and outputting a logic value 1 when a signal light is not illuminated, and not generating an AC signal and outputting a logic value 0 when the signal light is illuminated, and wherein there is provided judgment means which, based on the output conditions from the sensor means for each group, generates an output of logic value 1 corresponding to a high energy condition indicating the signal lights are normal, when at least one group shows a non illuminated condition, and generates an output of logic value 0 corresponding to a low energy condition indicating a simultaneous illumination fault when neither group shows a non illuminated condition.</claim-text>
    </claim>
    <claim num="10">
      <claim-text>10. A monitoring apparatus for traffic signal lights according to claim 9, wherein in the case of only one permit signal light for the respective groups, said judgment means comprises a third logical sum operation circuit for carrying out a logical sum operation on the logical output from the respective sensor means for each respective group, and the logical sum operation output is made a judgment output.</claim-text>
    </claim>
    <claim num="11">
      <claim-text>11. A control apparatus for traffic signal lights incorporating an illumination control circuit for controlling the illumination of signal lights of respective signal light units installed at an intersection where several roads intersect, said control apparatus comprising: a signal light monitoring circuit provided with, sensor means for detecting an illumination condition of respective signal lights, and judgment means for generating an output of logic value 1 corresponding to a high energy condition indicating a normal condition of the signal lights when, based on an output from said sensor means, the number of illuminated or non-illuminated signal lights is a predetermined number, and generating an output of logic value 0 corresponding to a low energy condition indicating an abnormal condition of the signal lights when the number is not the predetermined number;</claim-text>
      <claim-text>and a signal light power supply control circuit which supplies power to the signal lights when an output of logic value 1 is generated from said signal light monitoring circuit, and which stops power supply to the signal lights when an output of logic value 0 is generated; wherein said signal light monitoring circuit comprises: sensor means constructed so as to generate an AC signal at the time of non-illumination of a signal light, and not to generate an AC signal at the time of illumination;</claim-text>
      <claim-text>and judgment means which generates an output of logic value 1 when the number of non-illumination outputs from said sensor means is a predetermined number, and generates an output of logic value 0 indicating a signal light simultaneous illumination fault where simultaneous illumination is not permitted, when not the predetermined number; wherein said signal light power supply control circuit has an electromagnetic relay having relay contact points disposed in series in the power supply lines for the respective signal lights, the construction being such that said electromagnetic relay is placed in a non-excited condition with said contact points open, based on an output of logic value 0 indicating simultaneous illumination from said signal light monitoring circuit;</claim-text>
      <claim-text>and wherein said signal light power supply control circuit incorporates: a first self-hold circuit with a signal light power source switch on signal as a trigger input signal, and an output from said signal light monitoring circuit as a reset input signal, which self-hold said trigger input signal, the construction being such that said electromagnetic relay is excited and the contact points thus closed with an output of logic value 1 from said first self-hold circuit when a reset input signal of logic value 1 indicating normal signal lighting from said monitoring circuit, and a trigger input signal of logic value 1 due to said power source switch on signal are input together.</claim-text>
    </claim>
  </claims>
</questel-patent-document>