begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- AArch64BaseInfo.h - Top level definitions for AArch64 ---*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file contains small standalone helper functions and enum definitions for
end_comment

begin_comment
comment|// the AArch64 target useful for the compiler back-end and the MC libraries.
end_comment

begin_comment
comment|// As such, it deliberately does not include references to LLVM core
end_comment

begin_comment
comment|// code gen types, passes, etc..
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_AARCH64_UTILS_AARCH64BASEINFO_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_AARCH64_UTILS_AARCH64BASEINFO_H
end_define

begin_comment
comment|// FIXME: Is it easiest to fix this layering violation by moving the .inc
end_comment

begin_comment
comment|// #includes from AArch64MCTargetDesc.h to here?
end_comment

begin_include
include|#
directive|include
file|"MCTargetDesc/AArch64MCTargetDesc.h"
end_include

begin_comment
comment|// For AArch64::X0 and friends.
end_comment

begin_include
include|#
directive|include
file|"llvm/ADT/STLExtras.h"
end_include

begin_include
include|#
directive|include
file|"llvm/ADT/StringSwitch.h"
end_include

begin_include
include|#
directive|include
file|"llvm/MC/SubtargetFeature.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Support/ErrorHandling.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
specifier|inline
specifier|static
name|unsigned
name|getWRegFromXReg
parameter_list|(
name|unsigned
name|Reg
parameter_list|)
block|{
switch|switch
condition|(
name|Reg
condition|)
block|{
case|case
name|AArch64
operator|::
name|X0
case|:
return|return
name|AArch64
operator|::
name|W0
return|;
case|case
name|AArch64
operator|::
name|X1
case|:
return|return
name|AArch64
operator|::
name|W1
return|;
case|case
name|AArch64
operator|::
name|X2
case|:
return|return
name|AArch64
operator|::
name|W2
return|;
case|case
name|AArch64
operator|::
name|X3
case|:
return|return
name|AArch64
operator|::
name|W3
return|;
case|case
name|AArch64
operator|::
name|X4
case|:
return|return
name|AArch64
operator|::
name|W4
return|;
case|case
name|AArch64
operator|::
name|X5
case|:
return|return
name|AArch64
operator|::
name|W5
return|;
case|case
name|AArch64
operator|::
name|X6
case|:
return|return
name|AArch64
operator|::
name|W6
return|;
case|case
name|AArch64
operator|::
name|X7
case|:
return|return
name|AArch64
operator|::
name|W7
return|;
case|case
name|AArch64
operator|::
name|X8
case|:
return|return
name|AArch64
operator|::
name|W8
return|;
case|case
name|AArch64
operator|::
name|X9
case|:
return|return
name|AArch64
operator|::
name|W9
return|;
case|case
name|AArch64
operator|::
name|X10
case|:
return|return
name|AArch64
operator|::
name|W10
return|;
case|case
name|AArch64
operator|::
name|X11
case|:
return|return
name|AArch64
operator|::
name|W11
return|;
case|case
name|AArch64
operator|::
name|X12
case|:
return|return
name|AArch64
operator|::
name|W12
return|;
case|case
name|AArch64
operator|::
name|X13
case|:
return|return
name|AArch64
operator|::
name|W13
return|;
case|case
name|AArch64
operator|::
name|X14
case|:
return|return
name|AArch64
operator|::
name|W14
return|;
case|case
name|AArch64
operator|::
name|X15
case|:
return|return
name|AArch64
operator|::
name|W15
return|;
case|case
name|AArch64
operator|::
name|X16
case|:
return|return
name|AArch64
operator|::
name|W16
return|;
case|case
name|AArch64
operator|::
name|X17
case|:
return|return
name|AArch64
operator|::
name|W17
return|;
case|case
name|AArch64
operator|::
name|X18
case|:
return|return
name|AArch64
operator|::
name|W18
return|;
case|case
name|AArch64
operator|::
name|X19
case|:
return|return
name|AArch64
operator|::
name|W19
return|;
case|case
name|AArch64
operator|::
name|X20
case|:
return|return
name|AArch64
operator|::
name|W20
return|;
case|case
name|AArch64
operator|::
name|X21
case|:
return|return
name|AArch64
operator|::
name|W21
return|;
case|case
name|AArch64
operator|::
name|X22
case|:
return|return
name|AArch64
operator|::
name|W22
return|;
case|case
name|AArch64
operator|::
name|X23
case|:
return|return
name|AArch64
operator|::
name|W23
return|;
case|case
name|AArch64
operator|::
name|X24
case|:
return|return
name|AArch64
operator|::
name|W24
return|;
case|case
name|AArch64
operator|::
name|X25
case|:
return|return
name|AArch64
operator|::
name|W25
return|;
case|case
name|AArch64
operator|::
name|X26
case|:
return|return
name|AArch64
operator|::
name|W26
return|;
case|case
name|AArch64
operator|::
name|X27
case|:
return|return
name|AArch64
operator|::
name|W27
return|;
case|case
name|AArch64
operator|::
name|X28
case|:
return|return
name|AArch64
operator|::
name|W28
return|;
case|case
name|AArch64
operator|::
name|FP
case|:
return|return
name|AArch64
operator|::
name|W29
return|;
case|case
name|AArch64
operator|::
name|LR
case|:
return|return
name|AArch64
operator|::
name|W30
return|;
case|case
name|AArch64
operator|::
name|SP
case|:
return|return
name|AArch64
operator|::
name|WSP
return|;
case|case
name|AArch64
operator|::
name|XZR
case|:
return|return
name|AArch64
operator|::
name|WZR
return|;
block|}
comment|// For anything else, return it unchanged.
return|return
name|Reg
return|;
block|}
specifier|inline
specifier|static
name|unsigned
name|getXRegFromWReg
parameter_list|(
name|unsigned
name|Reg
parameter_list|)
block|{
switch|switch
condition|(
name|Reg
condition|)
block|{
case|case
name|AArch64
operator|::
name|W0
case|:
return|return
name|AArch64
operator|::
name|X0
return|;
case|case
name|AArch64
operator|::
name|W1
case|:
return|return
name|AArch64
operator|::
name|X1
return|;
case|case
name|AArch64
operator|::
name|W2
case|:
return|return
name|AArch64
operator|::
name|X2
return|;
case|case
name|AArch64
operator|::
name|W3
case|:
return|return
name|AArch64
operator|::
name|X3
return|;
case|case
name|AArch64
operator|::
name|W4
case|:
return|return
name|AArch64
operator|::
name|X4
return|;
case|case
name|AArch64
operator|::
name|W5
case|:
return|return
name|AArch64
operator|::
name|X5
return|;
case|case
name|AArch64
operator|::
name|W6
case|:
return|return
name|AArch64
operator|::
name|X6
return|;
case|case
name|AArch64
operator|::
name|W7
case|:
return|return
name|AArch64
operator|::
name|X7
return|;
case|case
name|AArch64
operator|::
name|W8
case|:
return|return
name|AArch64
operator|::
name|X8
return|;
case|case
name|AArch64
operator|::
name|W9
case|:
return|return
name|AArch64
operator|::
name|X9
return|;
case|case
name|AArch64
operator|::
name|W10
case|:
return|return
name|AArch64
operator|::
name|X10
return|;
case|case
name|AArch64
operator|::
name|W11
case|:
return|return
name|AArch64
operator|::
name|X11
return|;
case|case
name|AArch64
operator|::
name|W12
case|:
return|return
name|AArch64
operator|::
name|X12
return|;
case|case
name|AArch64
operator|::
name|W13
case|:
return|return
name|AArch64
operator|::
name|X13
return|;
case|case
name|AArch64
operator|::
name|W14
case|:
return|return
name|AArch64
operator|::
name|X14
return|;
case|case
name|AArch64
operator|::
name|W15
case|:
return|return
name|AArch64
operator|::
name|X15
return|;
case|case
name|AArch64
operator|::
name|W16
case|:
return|return
name|AArch64
operator|::
name|X16
return|;
case|case
name|AArch64
operator|::
name|W17
case|:
return|return
name|AArch64
operator|::
name|X17
return|;
case|case
name|AArch64
operator|::
name|W18
case|:
return|return
name|AArch64
operator|::
name|X18
return|;
case|case
name|AArch64
operator|::
name|W19
case|:
return|return
name|AArch64
operator|::
name|X19
return|;
case|case
name|AArch64
operator|::
name|W20
case|:
return|return
name|AArch64
operator|::
name|X20
return|;
case|case
name|AArch64
operator|::
name|W21
case|:
return|return
name|AArch64
operator|::
name|X21
return|;
case|case
name|AArch64
operator|::
name|W22
case|:
return|return
name|AArch64
operator|::
name|X22
return|;
case|case
name|AArch64
operator|::
name|W23
case|:
return|return
name|AArch64
operator|::
name|X23
return|;
case|case
name|AArch64
operator|::
name|W24
case|:
return|return
name|AArch64
operator|::
name|X24
return|;
case|case
name|AArch64
operator|::
name|W25
case|:
return|return
name|AArch64
operator|::
name|X25
return|;
case|case
name|AArch64
operator|::
name|W26
case|:
return|return
name|AArch64
operator|::
name|X26
return|;
case|case
name|AArch64
operator|::
name|W27
case|:
return|return
name|AArch64
operator|::
name|X27
return|;
case|case
name|AArch64
operator|::
name|W28
case|:
return|return
name|AArch64
operator|::
name|X28
return|;
case|case
name|AArch64
operator|::
name|W29
case|:
return|return
name|AArch64
operator|::
name|FP
return|;
case|case
name|AArch64
operator|::
name|W30
case|:
return|return
name|AArch64
operator|::
name|LR
return|;
case|case
name|AArch64
operator|::
name|WSP
case|:
return|return
name|AArch64
operator|::
name|SP
return|;
case|case
name|AArch64
operator|::
name|WZR
case|:
return|return
name|AArch64
operator|::
name|XZR
return|;
block|}
comment|// For anything else, return it unchanged.
return|return
name|Reg
return|;
block|}
specifier|static
specifier|inline
name|unsigned
name|getBRegFromDReg
parameter_list|(
name|unsigned
name|Reg
parameter_list|)
block|{
switch|switch
condition|(
name|Reg
condition|)
block|{
case|case
name|AArch64
operator|::
name|D0
case|:
return|return
name|AArch64
operator|::
name|B0
return|;
case|case
name|AArch64
operator|::
name|D1
case|:
return|return
name|AArch64
operator|::
name|B1
return|;
case|case
name|AArch64
operator|::
name|D2
case|:
return|return
name|AArch64
operator|::
name|B2
return|;
case|case
name|AArch64
operator|::
name|D3
case|:
return|return
name|AArch64
operator|::
name|B3
return|;
case|case
name|AArch64
operator|::
name|D4
case|:
return|return
name|AArch64
operator|::
name|B4
return|;
case|case
name|AArch64
operator|::
name|D5
case|:
return|return
name|AArch64
operator|::
name|B5
return|;
case|case
name|AArch64
operator|::
name|D6
case|:
return|return
name|AArch64
operator|::
name|B6
return|;
case|case
name|AArch64
operator|::
name|D7
case|:
return|return
name|AArch64
operator|::
name|B7
return|;
case|case
name|AArch64
operator|::
name|D8
case|:
return|return
name|AArch64
operator|::
name|B8
return|;
case|case
name|AArch64
operator|::
name|D9
case|:
return|return
name|AArch64
operator|::
name|B9
return|;
case|case
name|AArch64
operator|::
name|D10
case|:
return|return
name|AArch64
operator|::
name|B10
return|;
case|case
name|AArch64
operator|::
name|D11
case|:
return|return
name|AArch64
operator|::
name|B11
return|;
case|case
name|AArch64
operator|::
name|D12
case|:
return|return
name|AArch64
operator|::
name|B12
return|;
case|case
name|AArch64
operator|::
name|D13
case|:
return|return
name|AArch64
operator|::
name|B13
return|;
case|case
name|AArch64
operator|::
name|D14
case|:
return|return
name|AArch64
operator|::
name|B14
return|;
case|case
name|AArch64
operator|::
name|D15
case|:
return|return
name|AArch64
operator|::
name|B15
return|;
case|case
name|AArch64
operator|::
name|D16
case|:
return|return
name|AArch64
operator|::
name|B16
return|;
case|case
name|AArch64
operator|::
name|D17
case|:
return|return
name|AArch64
operator|::
name|B17
return|;
case|case
name|AArch64
operator|::
name|D18
case|:
return|return
name|AArch64
operator|::
name|B18
return|;
case|case
name|AArch64
operator|::
name|D19
case|:
return|return
name|AArch64
operator|::
name|B19
return|;
case|case
name|AArch64
operator|::
name|D20
case|:
return|return
name|AArch64
operator|::
name|B20
return|;
case|case
name|AArch64
operator|::
name|D21
case|:
return|return
name|AArch64
operator|::
name|B21
return|;
case|case
name|AArch64
operator|::
name|D22
case|:
return|return
name|AArch64
operator|::
name|B22
return|;
case|case
name|AArch64
operator|::
name|D23
case|:
return|return
name|AArch64
operator|::
name|B23
return|;
case|case
name|AArch64
operator|::
name|D24
case|:
return|return
name|AArch64
operator|::
name|B24
return|;
case|case
name|AArch64
operator|::
name|D25
case|:
return|return
name|AArch64
operator|::
name|B25
return|;
case|case
name|AArch64
operator|::
name|D26
case|:
return|return
name|AArch64
operator|::
name|B26
return|;
case|case
name|AArch64
operator|::
name|D27
case|:
return|return
name|AArch64
operator|::
name|B27
return|;
case|case
name|AArch64
operator|::
name|D28
case|:
return|return
name|AArch64
operator|::
name|B28
return|;
case|case
name|AArch64
operator|::
name|D29
case|:
return|return
name|AArch64
operator|::
name|B29
return|;
case|case
name|AArch64
operator|::
name|D30
case|:
return|return
name|AArch64
operator|::
name|B30
return|;
case|case
name|AArch64
operator|::
name|D31
case|:
return|return
name|AArch64
operator|::
name|B31
return|;
block|}
comment|// For anything else, return it unchanged.
return|return
name|Reg
return|;
block|}
specifier|static
specifier|inline
name|unsigned
name|getDRegFromBReg
parameter_list|(
name|unsigned
name|Reg
parameter_list|)
block|{
switch|switch
condition|(
name|Reg
condition|)
block|{
case|case
name|AArch64
operator|::
name|B0
case|:
return|return
name|AArch64
operator|::
name|D0
return|;
case|case
name|AArch64
operator|::
name|B1
case|:
return|return
name|AArch64
operator|::
name|D1
return|;
case|case
name|AArch64
operator|::
name|B2
case|:
return|return
name|AArch64
operator|::
name|D2
return|;
case|case
name|AArch64
operator|::
name|B3
case|:
return|return
name|AArch64
operator|::
name|D3
return|;
case|case
name|AArch64
operator|::
name|B4
case|:
return|return
name|AArch64
operator|::
name|D4
return|;
case|case
name|AArch64
operator|::
name|B5
case|:
return|return
name|AArch64
operator|::
name|D5
return|;
case|case
name|AArch64
operator|::
name|B6
case|:
return|return
name|AArch64
operator|::
name|D6
return|;
case|case
name|AArch64
operator|::
name|B7
case|:
return|return
name|AArch64
operator|::
name|D7
return|;
case|case
name|AArch64
operator|::
name|B8
case|:
return|return
name|AArch64
operator|::
name|D8
return|;
case|case
name|AArch64
operator|::
name|B9
case|:
return|return
name|AArch64
operator|::
name|D9
return|;
case|case
name|AArch64
operator|::
name|B10
case|:
return|return
name|AArch64
operator|::
name|D10
return|;
case|case
name|AArch64
operator|::
name|B11
case|:
return|return
name|AArch64
operator|::
name|D11
return|;
case|case
name|AArch64
operator|::
name|B12
case|:
return|return
name|AArch64
operator|::
name|D12
return|;
case|case
name|AArch64
operator|::
name|B13
case|:
return|return
name|AArch64
operator|::
name|D13
return|;
case|case
name|AArch64
operator|::
name|B14
case|:
return|return
name|AArch64
operator|::
name|D14
return|;
case|case
name|AArch64
operator|::
name|B15
case|:
return|return
name|AArch64
operator|::
name|D15
return|;
case|case
name|AArch64
operator|::
name|B16
case|:
return|return
name|AArch64
operator|::
name|D16
return|;
case|case
name|AArch64
operator|::
name|B17
case|:
return|return
name|AArch64
operator|::
name|D17
return|;
case|case
name|AArch64
operator|::
name|B18
case|:
return|return
name|AArch64
operator|::
name|D18
return|;
case|case
name|AArch64
operator|::
name|B19
case|:
return|return
name|AArch64
operator|::
name|D19
return|;
case|case
name|AArch64
operator|::
name|B20
case|:
return|return
name|AArch64
operator|::
name|D20
return|;
case|case
name|AArch64
operator|::
name|B21
case|:
return|return
name|AArch64
operator|::
name|D21
return|;
case|case
name|AArch64
operator|::
name|B22
case|:
return|return
name|AArch64
operator|::
name|D22
return|;
case|case
name|AArch64
operator|::
name|B23
case|:
return|return
name|AArch64
operator|::
name|D23
return|;
case|case
name|AArch64
operator|::
name|B24
case|:
return|return
name|AArch64
operator|::
name|D24
return|;
case|case
name|AArch64
operator|::
name|B25
case|:
return|return
name|AArch64
operator|::
name|D25
return|;
case|case
name|AArch64
operator|::
name|B26
case|:
return|return
name|AArch64
operator|::
name|D26
return|;
case|case
name|AArch64
operator|::
name|B27
case|:
return|return
name|AArch64
operator|::
name|D27
return|;
case|case
name|AArch64
operator|::
name|B28
case|:
return|return
name|AArch64
operator|::
name|D28
return|;
case|case
name|AArch64
operator|::
name|B29
case|:
return|return
name|AArch64
operator|::
name|D29
return|;
case|case
name|AArch64
operator|::
name|B30
case|:
return|return
name|AArch64
operator|::
name|D30
return|;
case|case
name|AArch64
operator|::
name|B31
case|:
return|return
name|AArch64
operator|::
name|D31
return|;
block|}
comment|// For anything else, return it unchanged.
return|return
name|Reg
return|;
block|}
name|namespace
name|AArch64CC
block|{
comment|// The CondCodes constants map directly to the 4-bit encoding of the condition
comment|// field for predicated instructions.
enum|enum
name|CondCode
block|{
comment|// Meaning (integer)          Meaning (floating-point)
name|EQ
init|=
literal|0x0
block|,
comment|// Equal                      Equal
name|NE
init|=
literal|0x1
block|,
comment|// Not equal                  Not equal, or unordered
name|HS
init|=
literal|0x2
block|,
comment|// Unsigned higher or same>, ==, or unordered
name|LO
init|=
literal|0x3
block|,
comment|// Unsigned lower             Less than
name|MI
init|=
literal|0x4
block|,
comment|// Minus, negative            Less than
name|PL
init|=
literal|0x5
block|,
comment|// Plus, positive or zero>, ==, or unordered
name|VS
init|=
literal|0x6
block|,
comment|// Overflow                   Unordered
name|VC
init|=
literal|0x7
block|,
comment|// No overflow                Not unordered
name|HI
init|=
literal|0x8
block|,
comment|// Unsigned higher            Greater than, or unordered
name|LS
init|=
literal|0x9
block|,
comment|// Unsigned lower or same     Less than or equal
name|GE
init|=
literal|0xa
block|,
comment|// Greater than or equal      Greater than or equal
name|LT
init|=
literal|0xb
block|,
comment|// Less than                  Less than, or unordered
name|GT
init|=
literal|0xc
block|,
comment|// Greater than               Greater than
name|LE
init|=
literal|0xd
block|,
comment|// Less than or equal<, ==, or unordered
name|AL
init|=
literal|0xe
block|,
comment|// Always (unconditional)     Always (unconditional)
name|NV
init|=
literal|0xf
block|,
comment|// Always (unconditional)     Always (unconditional)
comment|// Note the NV exists purely to disassemble 0b1111. Execution is "always".
name|Invalid
block|}
enum|;
specifier|inline
specifier|static
specifier|const
name|char
modifier|*
name|getCondCodeName
parameter_list|(
name|CondCode
name|Code
parameter_list|)
block|{
switch|switch
condition|(
name|Code
condition|)
block|{
default|default:
name|llvm_unreachable
argument_list|(
literal|"Unknown condition code"
argument_list|)
expr_stmt|;
case|case
name|EQ
case|:
return|return
literal|"eq"
return|;
case|case
name|NE
case|:
return|return
literal|"ne"
return|;
case|case
name|HS
case|:
return|return
literal|"hs"
return|;
case|case
name|LO
case|:
return|return
literal|"lo"
return|;
case|case
name|MI
case|:
return|return
literal|"mi"
return|;
case|case
name|PL
case|:
return|return
literal|"pl"
return|;
case|case
name|VS
case|:
return|return
literal|"vs"
return|;
case|case
name|VC
case|:
return|return
literal|"vc"
return|;
case|case
name|HI
case|:
return|return
literal|"hi"
return|;
case|case
name|LS
case|:
return|return
literal|"ls"
return|;
case|case
name|GE
case|:
return|return
literal|"ge"
return|;
case|case
name|LT
case|:
return|return
literal|"lt"
return|;
case|case
name|GT
case|:
return|return
literal|"gt"
return|;
case|case
name|LE
case|:
return|return
literal|"le"
return|;
case|case
name|AL
case|:
return|return
literal|"al"
return|;
case|case
name|NV
case|:
return|return
literal|"nv"
return|;
block|}
block|}
specifier|inline
specifier|static
name|CondCode
name|getInvertedCondCode
parameter_list|(
name|CondCode
name|Code
parameter_list|)
block|{
comment|// To reverse a condition it's necessary to only invert the low bit:
return|return
name|static_cast
operator|<
name|CondCode
operator|>
operator|(
name|static_cast
operator|<
name|unsigned
operator|>
operator|(
name|Code
operator|)
operator|^
literal|0x1
operator|)
return|;
block|}
comment|/// Given a condition code, return NZCV flags that would satisfy that condition.
comment|/// The flag bits are in the format expected by the ccmp instructions.
comment|/// Note that many different flag settings can satisfy a given condition code,
comment|/// this function just returns one of them.
specifier|inline
specifier|static
name|unsigned
name|getNZCVToSatisfyCondCode
parameter_list|(
name|CondCode
name|Code
parameter_list|)
block|{
comment|// NZCV flags encoded as expected by ccmp instructions, ARMv8 ISA 5.5.7.
enum|enum
block|{
name|N
init|=
literal|8
block|,
name|Z
init|=
literal|4
block|,
name|C
init|=
literal|2
block|,
name|V
init|=
literal|1
block|}
enum|;
switch|switch
condition|(
name|Code
condition|)
block|{
default|default:
name|llvm_unreachable
argument_list|(
literal|"Unknown condition code"
argument_list|)
expr_stmt|;
case|case
name|EQ
case|:
return|return
name|Z
return|;
comment|// Z == 1
case|case
name|NE
case|:
return|return
literal|0
return|;
comment|// Z == 0
case|case
name|HS
case|:
return|return
name|C
return|;
comment|// C == 1
case|case
name|LO
case|:
return|return
literal|0
return|;
comment|// C == 0
case|case
name|MI
case|:
return|return
name|N
return|;
comment|// N == 1
case|case
name|PL
case|:
return|return
literal|0
return|;
comment|// N == 0
case|case
name|VS
case|:
return|return
name|V
return|;
comment|// V == 1
case|case
name|VC
case|:
return|return
literal|0
return|;
comment|// V == 0
case|case
name|HI
case|:
return|return
name|C
return|;
comment|// C == 1&& Z == 0
case|case
name|LS
case|:
return|return
literal|0
return|;
comment|// C == 0 || Z == 1
case|case
name|GE
case|:
return|return
literal|0
return|;
comment|// N == V
case|case
name|LT
case|:
return|return
name|N
return|;
comment|// N != V
case|case
name|GT
case|:
return|return
literal|0
return|;
comment|// Z == 0&& N == V
case|case
name|LE
case|:
return|return
name|Z
return|;
comment|// Z == 1 || N != V
block|}
block|}
block|}
comment|// end namespace AArch64CC
comment|/// Instances of this class can perform bidirectional mapping from random
comment|/// identifier strings to operand encodings. For example "MSR" takes a named
comment|/// system-register which must be encoded somehow and decoded for printing. This
comment|/// central location means that the information for those transformations is not
comment|/// duplicated and remains in sync.
comment|///
comment|/// FIXME: currently the algorithm is a completely unoptimised linear
comment|/// search. Obviously this could be improved, but we would probably want to work
comment|/// out just how often these instructions are emitted before working on it. It
comment|/// might even be optimal to just reorder the tables for the common instructions
comment|/// rather than changing the algorithm.
struct|struct
name|AArch64NamedImmMapper
block|{
struct|struct
name|Mapping
block|{
specifier|const
name|char
modifier|*
name|Name
decl_stmt|;
name|uint32_t
name|Value
decl_stmt|;
comment|// Set of features this mapping is available for
comment|// Zero value of FeatureBitSet means the mapping is always available
name|FeatureBitset
name|FeatureBitSet
decl_stmt|;
name|bool
name|isNameEqual
argument_list|(
name|std
operator|::
name|string
name|Other
argument_list|,
specifier|const
name|FeatureBitset
operator|&
name|FeatureBits
argument_list|)
decl|const
block|{
if|if
condition|(
name|FeatureBitSet
operator|.
name|any
argument_list|()
operator|&&
operator|(
name|FeatureBitSet
operator|&
name|FeatureBits
operator|)
operator|.
name|none
argument_list|()
condition|)
return|return
name|false
return|;
return|return
name|Name
operator|==
name|Other
return|;
block|}
name|bool
name|isValueEqual
argument_list|(
name|uint32_t
name|Other
argument_list|,
specifier|const
name|FeatureBitset
operator|&
name|FeatureBits
argument_list|)
decl|const
block|{
if|if
condition|(
name|FeatureBitSet
operator|.
name|any
argument_list|()
operator|&&
operator|(
name|FeatureBitSet
operator|&
name|FeatureBits
operator|)
operator|.
name|none
argument_list|()
condition|)
return|return
name|false
return|;
return|return
name|Value
operator|==
name|Other
return|;
block|}
block|}
struct|;
name|template
operator|<
name|int
name|N
operator|>
name|AArch64NamedImmMapper
argument_list|(
argument|const Mapping (&Mappings)[N]
argument_list|,
argument|uint32_t TooBigImm
argument_list|)
operator|:
name|Mappings
argument_list|(
operator|&
name|Mappings
index|[
literal|0
index|]
argument_list|)
operator|,
name|NumMappings
argument_list|(
name|N
argument_list|)
operator|,
name|TooBigImm
argument_list|(
argument|TooBigImm
argument_list|)
block|{}
comment|// Maps value to string, depending on availability for FeatureBits given
name|StringRef
name|toString
argument_list|(
argument|uint32_t Value
argument_list|,
argument|const FeatureBitset& FeatureBits
argument_list|,
argument|bool&Valid
argument_list|)
specifier|const
expr_stmt|;
comment|// Maps string to value, depending on availability for FeatureBits given
name|uint32_t
name|fromString
argument_list|(
name|StringRef
name|Name
argument_list|,
specifier|const
name|FeatureBitset
operator|&
name|FeatureBits
argument_list|,
name|bool
operator|&
name|Valid
argument_list|)
decl|const
decl_stmt|;
comment|/// Many of the instructions allow an alternative assembly form consisting of
comment|/// a simple immediate. Currently the only valid forms are ranges [0, N) where
comment|/// N being 0 indicates no immediate syntax-form is allowed.
name|bool
name|validImm
argument_list|(
name|uint32_t
name|Value
argument_list|)
decl|const
decl_stmt|;
name|protected
label|:
specifier|const
name|Mapping
modifier|*
name|Mappings
decl_stmt|;
name|size_t
name|NumMappings
decl_stmt|;
name|uint32_t
name|TooBigImm
decl_stmt|;
block|}
struct|;
name|namespace
name|AArch64AT
block|{
enum|enum
name|ATValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
comment|// Op0 Op1  CRn   CRm   Op2
name|S1E1R
init|=
literal|0x43c0
block|,
comment|// 01  000  0111  1000  000
name|S1E2R
init|=
literal|0x63c0
block|,
comment|// 01  100  0111  1000  000
name|S1E3R
init|=
literal|0x73c0
block|,
comment|// 01  110  0111  1000  000
name|S1E1W
init|=
literal|0x43c1
block|,
comment|// 01  000  0111  1000  001
name|S1E2W
init|=
literal|0x63c1
block|,
comment|// 01  100  0111  1000  001
name|S1E3W
init|=
literal|0x73c1
block|,
comment|// 01  110  0111  1000  001
name|S1E0R
init|=
literal|0x43c2
block|,
comment|// 01  000  0111  1000  010
name|S1E0W
init|=
literal|0x43c3
block|,
comment|// 01  000  0111  1000  011
name|S12E1R
init|=
literal|0x63c4
block|,
comment|// 01  100  0111  1000  100
name|S12E1W
init|=
literal|0x63c5
block|,
comment|// 01  100  0111  1000  101
name|S12E0R
init|=
literal|0x63c6
block|,
comment|// 01  100  0111  1000  110
name|S12E0W
init|=
literal|0x63c7
comment|// 01  100  0111  1000  111
block|}
enum|;
name|struct
name|ATMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|ATMappings
index|[]
block|;
name|ATMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64DB
block|{
enum|enum
name|DBValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|OSHLD
init|=
literal|0x1
block|,
name|OSHST
init|=
literal|0x2
block|,
name|OSH
init|=
literal|0x3
block|,
name|NSHLD
init|=
literal|0x5
block|,
name|NSHST
init|=
literal|0x6
block|,
name|NSH
init|=
literal|0x7
block|,
name|ISHLD
init|=
literal|0x9
block|,
name|ISHST
init|=
literal|0xa
block|,
name|ISH
init|=
literal|0xb
block|,
name|LD
init|=
literal|0xd
block|,
name|ST
init|=
literal|0xe
block|,
name|SY
init|=
literal|0xf
block|}
enum|;
name|struct
name|DBarrierMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|DBarrierMappings
index|[]
block|;
name|DBarrierMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64DC
block|{
enum|enum
name|DCValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
comment|// Op1  CRn   CRm   Op2
name|ZVA
init|=
literal|0x5ba1
block|,
comment|// 01  011  0111  0100  001
name|IVAC
init|=
literal|0x43b1
block|,
comment|// 01  000  0111  0110  001
name|ISW
init|=
literal|0x43b2
block|,
comment|// 01  000  0111  0110  010
name|CVAC
init|=
literal|0x5bd1
block|,
comment|// 01  011  0111  1010  001
name|CSW
init|=
literal|0x43d2
block|,
comment|// 01  000  0111  1010  010
name|CVAU
init|=
literal|0x5bd9
block|,
comment|// 01  011  0111  1011  001
name|CIVAC
init|=
literal|0x5bf1
block|,
comment|// 01  011  0111  1110  001
name|CISW
init|=
literal|0x43f2
comment|// 01  000  0111  1110  010
block|}
enum|;
name|struct
name|DCMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|DCMappings
index|[]
block|;
name|DCMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64IC
block|{
enum|enum
name|ICValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
comment|// Op1  CRn   CRm   Op2
name|IALLUIS
init|=
literal|0x0388
block|,
comment|// 000  0111  0001  000
name|IALLU
init|=
literal|0x03a8
block|,
comment|// 000  0111  0101  000
name|IVAU
init|=
literal|0x1ba9
comment|// 011  0111  0101  001
block|}
enum|;
name|struct
name|ICMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|ICMappings
index|[]
block|;
name|ICMapper
argument_list|()
block|;   }
decl_stmt|;
specifier|static
specifier|inline
name|bool
name|NeedsRegister
parameter_list|(
name|ICValues
name|Val
parameter_list|)
block|{
return|return
name|Val
operator|==
name|IVAU
return|;
block|}
block|}
name|namespace
name|AArch64ISB
block|{
enum|enum
name|ISBValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|SY
init|=
literal|0xf
block|}
enum|;
name|struct
name|ISBMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|ISBMappings
index|[]
block|;
name|ISBMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64PRFM
block|{
enum|enum
name|PRFMValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|PLDL1KEEP
init|=
literal|0x00
block|,
name|PLDL1STRM
init|=
literal|0x01
block|,
name|PLDL2KEEP
init|=
literal|0x02
block|,
name|PLDL2STRM
init|=
literal|0x03
block|,
name|PLDL3KEEP
init|=
literal|0x04
block|,
name|PLDL3STRM
init|=
literal|0x05
block|,
name|PLIL1KEEP
init|=
literal|0x08
block|,
name|PLIL1STRM
init|=
literal|0x09
block|,
name|PLIL2KEEP
init|=
literal|0x0a
block|,
name|PLIL2STRM
init|=
literal|0x0b
block|,
name|PLIL3KEEP
init|=
literal|0x0c
block|,
name|PLIL3STRM
init|=
literal|0x0d
block|,
name|PSTL1KEEP
init|=
literal|0x10
block|,
name|PSTL1STRM
init|=
literal|0x11
block|,
name|PSTL2KEEP
init|=
literal|0x12
block|,
name|PSTL2STRM
init|=
literal|0x13
block|,
name|PSTL3KEEP
init|=
literal|0x14
block|,
name|PSTL3STRM
init|=
literal|0x15
block|}
enum|;
name|struct
name|PRFMMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|PRFMMappings
index|[]
block|;
name|PRFMMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64PState
block|{
enum|enum
name|PStateValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|SPSel
init|=
literal|0x05
block|,
name|DAIFSet
init|=
literal|0x1e
block|,
name|DAIFClr
init|=
literal|0x1f
block|,
comment|// v8.1a "Privileged Access Never" extension-specific PStates
name|PAN
init|=
literal|0x04
block|,   }
enum|;
name|struct
name|PStateMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|PStateMappings
index|[]
block|;
name|PStateMapper
argument_list|()
block|;   }
decl_stmt|;
block|}
name|namespace
name|AArch64SE
block|{
enum|enum
name|ShiftExtSpecifiers
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|LSL
block|,
name|MSL
block|,
name|LSR
block|,
name|ASR
block|,
name|ROR
block|,
name|UXTB
block|,
name|UXTH
block|,
name|UXTW
block|,
name|UXTX
block|,
name|SXTB
block|,
name|SXTH
block|,
name|SXTW
block|,
name|SXTX
block|}
enum|;
block|}
name|namespace
name|AArch64Layout
block|{
enum|enum
name|VectorLayout
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
name|VL_8B
block|,
name|VL_4H
block|,
name|VL_2S
block|,
name|VL_1D
block|,
name|VL_16B
block|,
name|VL_8H
block|,
name|VL_4S
block|,
name|VL_2D
block|,
comment|// Bare layout for the 128-bit vector
comment|// (only show ".b", ".h", ".s", ".d" without vector number)
name|VL_B
block|,
name|VL_H
block|,
name|VL_S
block|,
name|VL_D
block|}
enum|;
block|}
specifier|inline
specifier|static
specifier|const
name|char
modifier|*
name|AArch64VectorLayoutToString
argument_list|(
name|AArch64Layout
operator|::
name|VectorLayout
name|Layout
argument_list|)
block|{
switch|switch
condition|(
name|Layout
condition|)
block|{
case|case
name|AArch64Layout
operator|::
name|VL_8B
case|:
return|return
literal|".8b"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_4H
case|:
return|return
literal|".4h"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_2S
case|:
return|return
literal|".2s"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_1D
case|:
return|return
literal|".1d"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_16B
case|:
return|return
literal|".16b"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_8H
case|:
return|return
literal|".8h"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_4S
case|:
return|return
literal|".4s"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_2D
case|:
return|return
literal|".2d"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_B
case|:
return|return
literal|".b"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_H
case|:
return|return
literal|".h"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_S
case|:
return|return
literal|".s"
return|;
case|case
name|AArch64Layout
operator|::
name|VL_D
case|:
return|return
literal|".d"
return|;
default|default:
name|llvm_unreachable
argument_list|(
literal|"Unknown Vector Layout"
argument_list|)
expr_stmt|;
block|}
block|}
specifier|inline
specifier|static
name|AArch64Layout
operator|::
name|VectorLayout
name|AArch64StringToVectorLayout
argument_list|(
argument|StringRef LayoutStr
argument_list|)
block|{
return|return
name|StringSwitch
operator|<
name|AArch64Layout
operator|::
name|VectorLayout
operator|>
operator|(
name|LayoutStr
operator|)
operator|.
name|Case
argument_list|(
literal|".8b"
argument_list|,
name|AArch64Layout
operator|::
name|VL_8B
argument_list|)
operator|.
name|Case
argument_list|(
literal|".4h"
argument_list|,
name|AArch64Layout
operator|::
name|VL_4H
argument_list|)
operator|.
name|Case
argument_list|(
literal|".2s"
argument_list|,
name|AArch64Layout
operator|::
name|VL_2S
argument_list|)
operator|.
name|Case
argument_list|(
literal|".1d"
argument_list|,
name|AArch64Layout
operator|::
name|VL_1D
argument_list|)
operator|.
name|Case
argument_list|(
literal|".16b"
argument_list|,
name|AArch64Layout
operator|::
name|VL_16B
argument_list|)
operator|.
name|Case
argument_list|(
literal|".8h"
argument_list|,
name|AArch64Layout
operator|::
name|VL_8H
argument_list|)
operator|.
name|Case
argument_list|(
literal|".4s"
argument_list|,
name|AArch64Layout
operator|::
name|VL_4S
argument_list|)
operator|.
name|Case
argument_list|(
literal|".2d"
argument_list|,
name|AArch64Layout
operator|::
name|VL_2D
argument_list|)
operator|.
name|Case
argument_list|(
literal|".b"
argument_list|,
name|AArch64Layout
operator|::
name|VL_B
argument_list|)
operator|.
name|Case
argument_list|(
literal|".h"
argument_list|,
name|AArch64Layout
operator|::
name|VL_H
argument_list|)
operator|.
name|Case
argument_list|(
literal|".s"
argument_list|,
name|AArch64Layout
operator|::
name|VL_S
argument_list|)
operator|.
name|Case
argument_list|(
literal|".d"
argument_list|,
name|AArch64Layout
operator|::
name|VL_D
argument_list|)
operator|.
name|Default
argument_list|(
name|AArch64Layout
operator|::
name|Invalid
argument_list|)
return|;
block|}
name|namespace
name|AArch64SysReg
block|{
enum|enum
name|SysRegROValues
block|{
name|MDCCSR_EL0
init|=
literal|0x9808
block|,
comment|// 10  011  0000  0001  000
name|DBGDTRRX_EL0
init|=
literal|0x9828
block|,
comment|// 10  011  0000  0101  000
name|MDRAR_EL1
init|=
literal|0x8080
block|,
comment|// 10  000  0001  0000  000
name|OSLSR_EL1
init|=
literal|0x808c
block|,
comment|// 10  000  0001  0001  100
name|DBGAUTHSTATUS_EL1
init|=
literal|0x83f6
block|,
comment|// 10  000  0111  1110  110
name|PMCEID0_EL0
init|=
literal|0xdce6
block|,
comment|// 11  011  1001  1100  110
name|PMCEID1_EL0
init|=
literal|0xdce7
block|,
comment|// 11  011  1001  1100  111
name|MIDR_EL1
init|=
literal|0xc000
block|,
comment|// 11  000  0000  0000  000
name|CCSIDR_EL1
init|=
literal|0xc800
block|,
comment|// 11  001  0000  0000  000
name|CLIDR_EL1
init|=
literal|0xc801
block|,
comment|// 11  001  0000  0000  001
name|CTR_EL0
init|=
literal|0xd801
block|,
comment|// 11  011  0000  0000  001
name|MPIDR_EL1
init|=
literal|0xc005
block|,
comment|// 11  000  0000  0000  101
name|REVIDR_EL1
init|=
literal|0xc006
block|,
comment|// 11  000  0000  0000  110
name|AIDR_EL1
init|=
literal|0xc807
block|,
comment|// 11  001  0000  0000  111
name|DCZID_EL0
init|=
literal|0xd807
block|,
comment|// 11  011  0000  0000  111
name|ID_PFR0_EL1
init|=
literal|0xc008
block|,
comment|// 11  000  0000  0001  000
name|ID_PFR1_EL1
init|=
literal|0xc009
block|,
comment|// 11  000  0000  0001  001
name|ID_DFR0_EL1
init|=
literal|0xc00a
block|,
comment|// 11  000  0000  0001  010
name|ID_AFR0_EL1
init|=
literal|0xc00b
block|,
comment|// 11  000  0000  0001  011
name|ID_MMFR0_EL1
init|=
literal|0xc00c
block|,
comment|// 11  000  0000  0001  100
name|ID_MMFR1_EL1
init|=
literal|0xc00d
block|,
comment|// 11  000  0000  0001  101
name|ID_MMFR2_EL1
init|=
literal|0xc00e
block|,
comment|// 11  000  0000  0001  110
name|ID_MMFR3_EL1
init|=
literal|0xc00f
block|,
comment|// 11  000  0000  0001  111
name|ID_ISAR0_EL1
init|=
literal|0xc010
block|,
comment|// 11  000  0000  0010  000
name|ID_ISAR1_EL1
init|=
literal|0xc011
block|,
comment|// 11  000  0000  0010  001
name|ID_ISAR2_EL1
init|=
literal|0xc012
block|,
comment|// 11  000  0000  0010  010
name|ID_ISAR3_EL1
init|=
literal|0xc013
block|,
comment|// 11  000  0000  0010  011
name|ID_ISAR4_EL1
init|=
literal|0xc014
block|,
comment|// 11  000  0000  0010  100
name|ID_ISAR5_EL1
init|=
literal|0xc015
block|,
comment|// 11  000  0000  0010  101
name|ID_A64PFR0_EL1
init|=
literal|0xc020
block|,
comment|// 11  000  0000  0100  000
name|ID_A64PFR1_EL1
init|=
literal|0xc021
block|,
comment|// 11  000  0000  0100  001
name|ID_A64DFR0_EL1
init|=
literal|0xc028
block|,
comment|// 11  000  0000  0101  000
name|ID_A64DFR1_EL1
init|=
literal|0xc029
block|,
comment|// 11  000  0000  0101  001
name|ID_A64AFR0_EL1
init|=
literal|0xc02c
block|,
comment|// 11  000  0000  0101  100
name|ID_A64AFR1_EL1
init|=
literal|0xc02d
block|,
comment|// 11  000  0000  0101  101
name|ID_A64ISAR0_EL1
init|=
literal|0xc030
block|,
comment|// 11  000  0000  0110  000
name|ID_A64ISAR1_EL1
init|=
literal|0xc031
block|,
comment|// 11  000  0000  0110  001
name|ID_A64MMFR0_EL1
init|=
literal|0xc038
block|,
comment|// 11  000  0000  0111  000
name|ID_A64MMFR1_EL1
init|=
literal|0xc039
block|,
comment|// 11  000  0000  0111  001
name|MVFR0_EL1
init|=
literal|0xc018
block|,
comment|// 11  000  0000  0011  000
name|MVFR1_EL1
init|=
literal|0xc019
block|,
comment|// 11  000  0000  0011  001
name|MVFR2_EL1
init|=
literal|0xc01a
block|,
comment|// 11  000  0000  0011  010
name|RVBAR_EL1
init|=
literal|0xc601
block|,
comment|// 11  000  1100  0000  001
name|RVBAR_EL2
init|=
literal|0xe601
block|,
comment|// 11  100  1100  0000  001
name|RVBAR_EL3
init|=
literal|0xf601
block|,
comment|// 11  110  1100  0000  001
name|ISR_EL1
init|=
literal|0xc608
block|,
comment|// 11  000  1100  0001  000
name|CNTPCT_EL0
init|=
literal|0xdf01
block|,
comment|// 11  011  1110  0000  001
name|CNTVCT_EL0
init|=
literal|0xdf02
block|,
comment|// 11  011  1110  0000  010
name|ID_MMFR4_EL1
init|=
literal|0xc016
block|,
comment|// 11  000  0000  0010  110
comment|// Trace registers
name|TRCSTATR
init|=
literal|0x8818
block|,
comment|// 10  001  0000  0011  000
name|TRCIDR8
init|=
literal|0x8806
block|,
comment|// 10  001  0000  0000  110
name|TRCIDR9
init|=
literal|0x880e
block|,
comment|// 10  001  0000  0001  110
name|TRCIDR10
init|=
literal|0x8816
block|,
comment|// 10  001  0000  0010  110
name|TRCIDR11
init|=
literal|0x881e
block|,
comment|// 10  001  0000  0011  110
name|TRCIDR12
init|=
literal|0x8826
block|,
comment|// 10  001  0000  0100  110
name|TRCIDR13
init|=
literal|0x882e
block|,
comment|// 10  001  0000  0101  110
name|TRCIDR0
init|=
literal|0x8847
block|,
comment|// 10  001  0000  1000  111
name|TRCIDR1
init|=
literal|0x884f
block|,
comment|// 10  001  0000  1001  111
name|TRCIDR2
init|=
literal|0x8857
block|,
comment|// 10  001  0000  1010  111
name|TRCIDR3
init|=
literal|0x885f
block|,
comment|// 10  001  0000  1011  111
name|TRCIDR4
init|=
literal|0x8867
block|,
comment|// 10  001  0000  1100  111
name|TRCIDR5
init|=
literal|0x886f
block|,
comment|// 10  001  0000  1101  111
name|TRCIDR6
init|=
literal|0x8877
block|,
comment|// 10  001  0000  1110  111
name|TRCIDR7
init|=
literal|0x887f
block|,
comment|// 10  001  0000  1111  111
name|TRCOSLSR
init|=
literal|0x888c
block|,
comment|// 10  001  0001  0001  100
name|TRCPDSR
init|=
literal|0x88ac
block|,
comment|// 10  001  0001  0101  100
name|TRCDEVAFF0
init|=
literal|0x8bd6
block|,
comment|// 10  001  0111  1010  110
name|TRCDEVAFF1
init|=
literal|0x8bde
block|,
comment|// 10  001  0111  1011  110
name|TRCLSR
init|=
literal|0x8bee
block|,
comment|// 10  001  0111  1101  110
name|TRCAUTHSTATUS
init|=
literal|0x8bf6
block|,
comment|// 10  001  0111  1110  110
name|TRCDEVARCH
init|=
literal|0x8bfe
block|,
comment|// 10  001  0111  1111  110
name|TRCDEVID
init|=
literal|0x8b97
block|,
comment|// 10  001  0111  0010  111
name|TRCDEVTYPE
init|=
literal|0x8b9f
block|,
comment|// 10  001  0111  0011  111
name|TRCPIDR4
init|=
literal|0x8ba7
block|,
comment|// 10  001  0111  0100  111
name|TRCPIDR5
init|=
literal|0x8baf
block|,
comment|// 10  001  0111  0101  111
name|TRCPIDR6
init|=
literal|0x8bb7
block|,
comment|// 10  001  0111  0110  111
name|TRCPIDR7
init|=
literal|0x8bbf
block|,
comment|// 10  001  0111  0111  111
name|TRCPIDR0
init|=
literal|0x8bc7
block|,
comment|// 10  001  0111  1000  111
name|TRCPIDR1
init|=
literal|0x8bcf
block|,
comment|// 10  001  0111  1001  111
name|TRCPIDR2
init|=
literal|0x8bd7
block|,
comment|// 10  001  0111  1010  111
name|TRCPIDR3
init|=
literal|0x8bdf
block|,
comment|// 10  001  0111  1011  111
name|TRCCIDR0
init|=
literal|0x8be7
block|,
comment|// 10  001  0111  1100  111
name|TRCCIDR1
init|=
literal|0x8bef
block|,
comment|// 10  001  0111  1101  111
name|TRCCIDR2
init|=
literal|0x8bf7
block|,
comment|// 10  001  0111  1110  111
name|TRCCIDR3
init|=
literal|0x8bff
block|,
comment|// 10  001  0111  1111  111
comment|// GICv3 registers
name|ICC_IAR1_EL1
init|=
literal|0xc660
block|,
comment|// 11  000  1100  1100  000
name|ICC_IAR0_EL1
init|=
literal|0xc640
block|,
comment|// 11  000  1100  1000  000
name|ICC_HPPIR1_EL1
init|=
literal|0xc662
block|,
comment|// 11  000  1100  1100  010
name|ICC_HPPIR0_EL1
init|=
literal|0xc642
block|,
comment|// 11  000  1100  1000  010
name|ICC_RPR_EL1
init|=
literal|0xc65b
block|,
comment|// 11  000  1100  1011  011
name|ICH_VTR_EL2
init|=
literal|0xe659
block|,
comment|// 11  100  1100  1011  001
name|ICH_EISR_EL2
init|=
literal|0xe65b
block|,
comment|// 11  100  1100  1011  011
name|ICH_ELSR_EL2
init|=
literal|0xe65d
comment|// 11  100  1100  1011  101
block|}
enum|;
enum|enum
name|SysRegWOValues
block|{
name|DBGDTRTX_EL0
init|=
literal|0x9828
block|,
comment|// 10  011  0000  0101  000
name|OSLAR_EL1
init|=
literal|0x8084
block|,
comment|// 10  000  0001  0000  100
name|PMSWINC_EL0
init|=
literal|0xdce4
block|,
comment|// 11  011  1001  1100  100
comment|// Trace Registers
name|TRCOSLAR
init|=
literal|0x8884
block|,
comment|// 10  001  0001  0000  100
name|TRCLAR
init|=
literal|0x8be6
block|,
comment|// 10  001  0111  1100  110
comment|// GICv3 registers
name|ICC_EOIR1_EL1
init|=
literal|0xc661
block|,
comment|// 11  000  1100  1100  001
name|ICC_EOIR0_EL1
init|=
literal|0xc641
block|,
comment|// 11  000  1100  1000  001
name|ICC_DIR_EL1
init|=
literal|0xc659
block|,
comment|// 11  000  1100  1011  001
name|ICC_SGI1R_EL1
init|=
literal|0xc65d
block|,
comment|// 11  000  1100  1011  101
name|ICC_ASGI1R_EL1
init|=
literal|0xc65e
block|,
comment|// 11  000  1100  1011  110
name|ICC_SGI0R_EL1
init|=
literal|0xc65f
comment|// 11  000  1100  1011  111
block|}
enum|;
enum|enum
name|SysRegValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
comment|// Op0 Op1  CRn   CRm   Op2
name|OSDTRRX_EL1
init|=
literal|0x8002
block|,
comment|// 10  000  0000  0000  010
name|OSDTRTX_EL1
init|=
literal|0x801a
block|,
comment|// 10  000  0000  0011  010
name|TEECR32_EL1
init|=
literal|0x9000
block|,
comment|// 10  010  0000  0000  000
name|MDCCINT_EL1
init|=
literal|0x8010
block|,
comment|// 10  000  0000  0010  000
name|MDSCR_EL1
init|=
literal|0x8012
block|,
comment|// 10  000  0000  0010  010
name|DBGDTR_EL0
init|=
literal|0x9820
block|,
comment|// 10  011  0000  0100  000
name|OSECCR_EL1
init|=
literal|0x8032
block|,
comment|// 10  000  0000  0110  010
name|DBGVCR32_EL2
init|=
literal|0xa038
block|,
comment|// 10  100  0000  0111  000
name|DBGBVR0_EL1
init|=
literal|0x8004
block|,
comment|// 10  000  0000  0000  100
name|DBGBVR1_EL1
init|=
literal|0x800c
block|,
comment|// 10  000  0000  0001  100
name|DBGBVR2_EL1
init|=
literal|0x8014
block|,
comment|// 10  000  0000  0010  100
name|DBGBVR3_EL1
init|=
literal|0x801c
block|,
comment|// 10  000  0000  0011  100
name|DBGBVR4_EL1
init|=
literal|0x8024
block|,
comment|// 10  000  0000  0100  100
name|DBGBVR5_EL1
init|=
literal|0x802c
block|,
comment|// 10  000  0000  0101  100
name|DBGBVR6_EL1
init|=
literal|0x8034
block|,
comment|// 10  000  0000  0110  100
name|DBGBVR7_EL1
init|=
literal|0x803c
block|,
comment|// 10  000  0000  0111  100
name|DBGBVR8_EL1
init|=
literal|0x8044
block|,
comment|// 10  000  0000  1000  100
name|DBGBVR9_EL1
init|=
literal|0x804c
block|,
comment|// 10  000  0000  1001  100
name|DBGBVR10_EL1
init|=
literal|0x8054
block|,
comment|// 10  000  0000  1010  100
name|DBGBVR11_EL1
init|=
literal|0x805c
block|,
comment|// 10  000  0000  1011  100
name|DBGBVR12_EL1
init|=
literal|0x8064
block|,
comment|// 10  000  0000  1100  100
name|DBGBVR13_EL1
init|=
literal|0x806c
block|,
comment|// 10  000  0000  1101  100
name|DBGBVR14_EL1
init|=
literal|0x8074
block|,
comment|// 10  000  0000  1110  100
name|DBGBVR15_EL1
init|=
literal|0x807c
block|,
comment|// 10  000  0000  1111  100
name|DBGBCR0_EL1
init|=
literal|0x8005
block|,
comment|// 10  000  0000  0000  101
name|DBGBCR1_EL1
init|=
literal|0x800d
block|,
comment|// 10  000  0000  0001  101
name|DBGBCR2_EL1
init|=
literal|0x8015
block|,
comment|// 10  000  0000  0010  101
name|DBGBCR3_EL1
init|=
literal|0x801d
block|,
comment|// 10  000  0000  0011  101
name|DBGBCR4_EL1
init|=
literal|0x8025
block|,
comment|// 10  000  0000  0100  101
name|DBGBCR5_EL1
init|=
literal|0x802d
block|,
comment|// 10  000  0000  0101  101
name|DBGBCR6_EL1
init|=
literal|0x8035
block|,
comment|// 10  000  0000  0110  101
name|DBGBCR7_EL1
init|=
literal|0x803d
block|,
comment|// 10  000  0000  0111  101
name|DBGBCR8_EL1
init|=
literal|0x8045
block|,
comment|// 10  000  0000  1000  101
name|DBGBCR9_EL1
init|=
literal|0x804d
block|,
comment|// 10  000  0000  1001  101
name|DBGBCR10_EL1
init|=
literal|0x8055
block|,
comment|// 10  000  0000  1010  101
name|DBGBCR11_EL1
init|=
literal|0x805d
block|,
comment|// 10  000  0000  1011  101
name|DBGBCR12_EL1
init|=
literal|0x8065
block|,
comment|// 10  000  0000  1100  101
name|DBGBCR13_EL1
init|=
literal|0x806d
block|,
comment|// 10  000  0000  1101  101
name|DBGBCR14_EL1
init|=
literal|0x8075
block|,
comment|// 10  000  0000  1110  101
name|DBGBCR15_EL1
init|=
literal|0x807d
block|,
comment|// 10  000  0000  1111  101
name|DBGWVR0_EL1
init|=
literal|0x8006
block|,
comment|// 10  000  0000  0000  110
name|DBGWVR1_EL1
init|=
literal|0x800e
block|,
comment|// 10  000  0000  0001  110
name|DBGWVR2_EL1
init|=
literal|0x8016
block|,
comment|// 10  000  0000  0010  110
name|DBGWVR3_EL1
init|=
literal|0x801e
block|,
comment|// 10  000  0000  0011  110
name|DBGWVR4_EL1
init|=
literal|0x8026
block|,
comment|// 10  000  0000  0100  110
name|DBGWVR5_EL1
init|=
literal|0x802e
block|,
comment|// 10  000  0000  0101  110
name|DBGWVR6_EL1
init|=
literal|0x8036
block|,
comment|// 10  000  0000  0110  110
name|DBGWVR7_EL1
init|=
literal|0x803e
block|,
comment|// 10  000  0000  0111  110
name|DBGWVR8_EL1
init|=
literal|0x8046
block|,
comment|// 10  000  0000  1000  110
name|DBGWVR9_EL1
init|=
literal|0x804e
block|,
comment|// 10  000  0000  1001  110
name|DBGWVR10_EL1
init|=
literal|0x8056
block|,
comment|// 10  000  0000  1010  110
name|DBGWVR11_EL1
init|=
literal|0x805e
block|,
comment|// 10  000  0000  1011  110
name|DBGWVR12_EL1
init|=
literal|0x8066
block|,
comment|// 10  000  0000  1100  110
name|DBGWVR13_EL1
init|=
literal|0x806e
block|,
comment|// 10  000  0000  1101  110
name|DBGWVR14_EL1
init|=
literal|0x8076
block|,
comment|// 10  000  0000  1110  110
name|DBGWVR15_EL1
init|=
literal|0x807e
block|,
comment|// 10  000  0000  1111  110
name|DBGWCR0_EL1
init|=
literal|0x8007
block|,
comment|// 10  000  0000  0000  111
name|DBGWCR1_EL1
init|=
literal|0x800f
block|,
comment|// 10  000  0000  0001  111
name|DBGWCR2_EL1
init|=
literal|0x8017
block|,
comment|// 10  000  0000  0010  111
name|DBGWCR3_EL1
init|=
literal|0x801f
block|,
comment|// 10  000  0000  0011  111
name|DBGWCR4_EL1
init|=
literal|0x8027
block|,
comment|// 10  000  0000  0100  111
name|DBGWCR5_EL1
init|=
literal|0x802f
block|,
comment|// 10  000  0000  0101  111
name|DBGWCR6_EL1
init|=
literal|0x8037
block|,
comment|// 10  000  0000  0110  111
name|DBGWCR7_EL1
init|=
literal|0x803f
block|,
comment|// 10  000  0000  0111  111
name|DBGWCR8_EL1
init|=
literal|0x8047
block|,
comment|// 10  000  0000  1000  111
name|DBGWCR9_EL1
init|=
literal|0x804f
block|,
comment|// 10  000  0000  1001  111
name|DBGWCR10_EL1
init|=
literal|0x8057
block|,
comment|// 10  000  0000  1010  111
name|DBGWCR11_EL1
init|=
literal|0x805f
block|,
comment|// 10  000  0000  1011  111
name|DBGWCR12_EL1
init|=
literal|0x8067
block|,
comment|// 10  000  0000  1100  111
name|DBGWCR13_EL1
init|=
literal|0x806f
block|,
comment|// 10  000  0000  1101  111
name|DBGWCR14_EL1
init|=
literal|0x8077
block|,
comment|// 10  000  0000  1110  111
name|DBGWCR15_EL1
init|=
literal|0x807f
block|,
comment|// 10  000  0000  1111  111
name|TEEHBR32_EL1
init|=
literal|0x9080
block|,
comment|// 10  010  0001  0000  000
name|OSDLR_EL1
init|=
literal|0x809c
block|,
comment|// 10  000  0001  0011  100
name|DBGPRCR_EL1
init|=
literal|0x80a4
block|,
comment|// 10  000  0001  0100  100
name|DBGCLAIMSET_EL1
init|=
literal|0x83c6
block|,
comment|// 10  000  0111  1000  110
name|DBGCLAIMCLR_EL1
init|=
literal|0x83ce
block|,
comment|// 10  000  0111  1001  110
name|CSSELR_EL1
init|=
literal|0xd000
block|,
comment|// 11  010  0000  0000  000
name|VPIDR_EL2
init|=
literal|0xe000
block|,
comment|// 11  100  0000  0000  000
name|VMPIDR_EL2
init|=
literal|0xe005
block|,
comment|// 11  100  0000  0000  101
name|CPACR_EL1
init|=
literal|0xc082
block|,
comment|// 11  000  0001  0000  010
name|SCTLR_EL1
init|=
literal|0xc080
block|,
comment|// 11  000  0001  0000  000
name|SCTLR_EL2
init|=
literal|0xe080
block|,
comment|// 11  100  0001  0000  000
name|SCTLR_EL3
init|=
literal|0xf080
block|,
comment|// 11  110  0001  0000  000
name|ACTLR_EL1
init|=
literal|0xc081
block|,
comment|// 11  000  0001  0000  001
name|ACTLR_EL2
init|=
literal|0xe081
block|,
comment|// 11  100  0001  0000  001
name|ACTLR_EL3
init|=
literal|0xf081
block|,
comment|// 11  110  0001  0000  001
name|HCR_EL2
init|=
literal|0xe088
block|,
comment|// 11  100  0001  0001  000
name|SCR_EL3
init|=
literal|0xf088
block|,
comment|// 11  110  0001  0001  000
name|MDCR_EL2
init|=
literal|0xe089
block|,
comment|// 11  100  0001  0001  001
name|SDER32_EL3
init|=
literal|0xf089
block|,
comment|// 11  110  0001  0001  001
name|CPTR_EL2
init|=
literal|0xe08a
block|,
comment|// 11  100  0001  0001  010
name|CPTR_EL3
init|=
literal|0xf08a
block|,
comment|// 11  110  0001  0001  010
name|HSTR_EL2
init|=
literal|0xe08b
block|,
comment|// 11  100  0001  0001  011
name|HACR_EL2
init|=
literal|0xe08f
block|,
comment|// 11  100  0001  0001  111
name|MDCR_EL3
init|=
literal|0xf099
block|,
comment|// 11  110  0001  0011  001
name|TTBR0_EL1
init|=
literal|0xc100
block|,
comment|// 11  000  0010  0000  000
name|TTBR0_EL2
init|=
literal|0xe100
block|,
comment|// 11  100  0010  0000  000
name|TTBR0_EL3
init|=
literal|0xf100
block|,
comment|// 11  110  0010  0000  000
name|TTBR1_EL1
init|=
literal|0xc101
block|,
comment|// 11  000  0010  0000  001
name|TCR_EL1
init|=
literal|0xc102
block|,
comment|// 11  000  0010  0000  010
name|TCR_EL2
init|=
literal|0xe102
block|,
comment|// 11  100  0010  0000  010
name|TCR_EL3
init|=
literal|0xf102
block|,
comment|// 11  110  0010  0000  010
name|VTTBR_EL2
init|=
literal|0xe108
block|,
comment|// 11  100  0010  0001  000
name|VTCR_EL2
init|=
literal|0xe10a
block|,
comment|// 11  100  0010  0001  010
name|DACR32_EL2
init|=
literal|0xe180
block|,
comment|// 11  100  0011  0000  000
name|SPSR_EL1
init|=
literal|0xc200
block|,
comment|// 11  000  0100  0000  000
name|SPSR_EL2
init|=
literal|0xe200
block|,
comment|// 11  100  0100  0000  000
name|SPSR_EL3
init|=
literal|0xf200
block|,
comment|// 11  110  0100  0000  000
name|ELR_EL1
init|=
literal|0xc201
block|,
comment|// 11  000  0100  0000  001
name|ELR_EL2
init|=
literal|0xe201
block|,
comment|// 11  100  0100  0000  001
name|ELR_EL3
init|=
literal|0xf201
block|,
comment|// 11  110  0100  0000  001
name|SP_EL0
init|=
literal|0xc208
block|,
comment|// 11  000  0100  0001  000
name|SP_EL1
init|=
literal|0xe208
block|,
comment|// 11  100  0100  0001  000
name|SP_EL2
init|=
literal|0xf208
block|,
comment|// 11  110  0100  0001  000
name|SPSel
init|=
literal|0xc210
block|,
comment|// 11  000  0100  0010  000
name|NZCV
init|=
literal|0xda10
block|,
comment|// 11  011  0100  0010  000
name|DAIF
init|=
literal|0xda11
block|,
comment|// 11  011  0100  0010  001
name|CurrentEL
init|=
literal|0xc212
block|,
comment|// 11  000  0100  0010  010
name|SPSR_irq
init|=
literal|0xe218
block|,
comment|// 11  100  0100  0011  000
name|SPSR_abt
init|=
literal|0xe219
block|,
comment|// 11  100  0100  0011  001
name|SPSR_und
init|=
literal|0xe21a
block|,
comment|// 11  100  0100  0011  010
name|SPSR_fiq
init|=
literal|0xe21b
block|,
comment|// 11  100  0100  0011  011
name|FPCR
init|=
literal|0xda20
block|,
comment|// 11  011  0100  0100  000
name|FPSR
init|=
literal|0xda21
block|,
comment|// 11  011  0100  0100  001
name|DSPSR_EL0
init|=
literal|0xda28
block|,
comment|// 11  011  0100  0101  000
name|DLR_EL0
init|=
literal|0xda29
block|,
comment|// 11  011  0100  0101  001
name|IFSR32_EL2
init|=
literal|0xe281
block|,
comment|// 11  100  0101  0000  001
name|AFSR0_EL1
init|=
literal|0xc288
block|,
comment|// 11  000  0101  0001  000
name|AFSR0_EL2
init|=
literal|0xe288
block|,
comment|// 11  100  0101  0001  000
name|AFSR0_EL3
init|=
literal|0xf288
block|,
comment|// 11  110  0101  0001  000
name|AFSR1_EL1
init|=
literal|0xc289
block|,
comment|// 11  000  0101  0001  001
name|AFSR1_EL2
init|=
literal|0xe289
block|,
comment|// 11  100  0101  0001  001
name|AFSR1_EL3
init|=
literal|0xf289
block|,
comment|// 11  110  0101  0001  001
name|ESR_EL1
init|=
literal|0xc290
block|,
comment|// 11  000  0101  0010  000
name|ESR_EL2
init|=
literal|0xe290
block|,
comment|// 11  100  0101  0010  000
name|ESR_EL3
init|=
literal|0xf290
block|,
comment|// 11  110  0101  0010  000
name|FPEXC32_EL2
init|=
literal|0xe298
block|,
comment|// 11  100  0101  0011  000
name|FAR_EL1
init|=
literal|0xc300
block|,
comment|// 11  000  0110  0000  000
name|FAR_EL2
init|=
literal|0xe300
block|,
comment|// 11  100  0110  0000  000
name|FAR_EL3
init|=
literal|0xf300
block|,
comment|// 11  110  0110  0000  000
name|HPFAR_EL2
init|=
literal|0xe304
block|,
comment|// 11  100  0110  0000  100
name|PAR_EL1
init|=
literal|0xc3a0
block|,
comment|// 11  000  0111  0100  000
name|PMCR_EL0
init|=
literal|0xdce0
block|,
comment|// 11  011  1001  1100  000
name|PMCNTENSET_EL0
init|=
literal|0xdce1
block|,
comment|// 11  011  1001  1100  001
name|PMCNTENCLR_EL0
init|=
literal|0xdce2
block|,
comment|// 11  011  1001  1100  010
name|PMOVSCLR_EL0
init|=
literal|0xdce3
block|,
comment|// 11  011  1001  1100  011
name|PMSELR_EL0
init|=
literal|0xdce5
block|,
comment|// 11  011  1001  1100  101
name|PMCCNTR_EL0
init|=
literal|0xdce8
block|,
comment|// 11  011  1001  1101  000
name|PMXEVTYPER_EL0
init|=
literal|0xdce9
block|,
comment|// 11  011  1001  1101  001
name|PMXEVCNTR_EL0
init|=
literal|0xdcea
block|,
comment|// 11  011  1001  1101  010
name|PMUSERENR_EL0
init|=
literal|0xdcf0
block|,
comment|// 11  011  1001  1110  000
name|PMINTENSET_EL1
init|=
literal|0xc4f1
block|,
comment|// 11  000  1001  1110  001
name|PMINTENCLR_EL1
init|=
literal|0xc4f2
block|,
comment|// 11  000  1001  1110  010
name|PMOVSSET_EL0
init|=
literal|0xdcf3
block|,
comment|// 11  011  1001  1110  011
name|MAIR_EL1
init|=
literal|0xc510
block|,
comment|// 11  000  1010  0010  000
name|MAIR_EL2
init|=
literal|0xe510
block|,
comment|// 11  100  1010  0010  000
name|MAIR_EL3
init|=
literal|0xf510
block|,
comment|// 11  110  1010  0010  000
name|AMAIR_EL1
init|=
literal|0xc518
block|,
comment|// 11  000  1010  0011  000
name|AMAIR_EL2
init|=
literal|0xe518
block|,
comment|// 11  100  1010  0011  000
name|AMAIR_EL3
init|=
literal|0xf518
block|,
comment|// 11  110  1010  0011  000
name|VBAR_EL1
init|=
literal|0xc600
block|,
comment|// 11  000  1100  0000  000
name|VBAR_EL2
init|=
literal|0xe600
block|,
comment|// 11  100  1100  0000  000
name|VBAR_EL3
init|=
literal|0xf600
block|,
comment|// 11  110  1100  0000  000
name|RMR_EL1
init|=
literal|0xc602
block|,
comment|// 11  000  1100  0000  010
name|RMR_EL2
init|=
literal|0xe602
block|,
comment|// 11  100  1100  0000  010
name|RMR_EL3
init|=
literal|0xf602
block|,
comment|// 11  110  1100  0000  010
name|CONTEXTIDR_EL1
init|=
literal|0xc681
block|,
comment|// 11  000  1101  0000  001
name|TPIDR_EL0
init|=
literal|0xde82
block|,
comment|// 11  011  1101  0000  010
name|TPIDR_EL2
init|=
literal|0xe682
block|,
comment|// 11  100  1101  0000  010
name|TPIDR_EL3
init|=
literal|0xf682
block|,
comment|// 11  110  1101  0000  010
name|TPIDRRO_EL0
init|=
literal|0xde83
block|,
comment|// 11  011  1101  0000  011
name|TPIDR_EL1
init|=
literal|0xc684
block|,
comment|// 11  000  1101  0000  100
name|CNTFRQ_EL0
init|=
literal|0xdf00
block|,
comment|// 11  011  1110  0000  000
name|CNTVOFF_EL2
init|=
literal|0xe703
block|,
comment|// 11  100  1110  0000  011
name|CNTKCTL_EL1
init|=
literal|0xc708
block|,
comment|// 11  000  1110  0001  000
name|CNTHCTL_EL2
init|=
literal|0xe708
block|,
comment|// 11  100  1110  0001  000
name|CNTP_TVAL_EL0
init|=
literal|0xdf10
block|,
comment|// 11  011  1110  0010  000
name|CNTHP_TVAL_EL2
init|=
literal|0xe710
block|,
comment|// 11  100  1110  0010  000
name|CNTPS_TVAL_EL1
init|=
literal|0xff10
block|,
comment|// 11  111  1110  0010  000
name|CNTP_CTL_EL0
init|=
literal|0xdf11
block|,
comment|// 11  011  1110  0010  001
name|CNTHP_CTL_EL2
init|=
literal|0xe711
block|,
comment|// 11  100  1110  0010  001
name|CNTPS_CTL_EL1
init|=
literal|0xff11
block|,
comment|// 11  111  1110  0010  001
name|CNTP_CVAL_EL0
init|=
literal|0xdf12
block|,
comment|// 11  011  1110  0010  010
name|CNTHP_CVAL_EL2
init|=
literal|0xe712
block|,
comment|// 11  100  1110  0010  010
name|CNTPS_CVAL_EL1
init|=
literal|0xff12
block|,
comment|// 11  111  1110  0010  010
name|CNTV_TVAL_EL0
init|=
literal|0xdf18
block|,
comment|// 11  011  1110  0011  000
name|CNTV_CTL_EL0
init|=
literal|0xdf19
block|,
comment|// 11  011  1110  0011  001
name|CNTV_CVAL_EL0
init|=
literal|0xdf1a
block|,
comment|// 11  011  1110  0011  010
name|PMEVCNTR0_EL0
init|=
literal|0xdf40
block|,
comment|// 11  011  1110  1000  000
name|PMEVCNTR1_EL0
init|=
literal|0xdf41
block|,
comment|// 11  011  1110  1000  001
name|PMEVCNTR2_EL0
init|=
literal|0xdf42
block|,
comment|// 11  011  1110  1000  010
name|PMEVCNTR3_EL0
init|=
literal|0xdf43
block|,
comment|// 11  011  1110  1000  011
name|PMEVCNTR4_EL0
init|=
literal|0xdf44
block|,
comment|// 11  011  1110  1000  100
name|PMEVCNTR5_EL0
init|=
literal|0xdf45
block|,
comment|// 11  011  1110  1000  101
name|PMEVCNTR6_EL0
init|=
literal|0xdf46
block|,
comment|// 11  011  1110  1000  110
name|PMEVCNTR7_EL0
init|=
literal|0xdf47
block|,
comment|// 11  011  1110  1000  111
name|PMEVCNTR8_EL0
init|=
literal|0xdf48
block|,
comment|// 11  011  1110  1001  000
name|PMEVCNTR9_EL0
init|=
literal|0xdf49
block|,
comment|// 11  011  1110  1001  001
name|PMEVCNTR10_EL0
init|=
literal|0xdf4a
block|,
comment|// 11  011  1110  1001  010
name|PMEVCNTR11_EL0
init|=
literal|0xdf4b
block|,
comment|// 11  011  1110  1001  011
name|PMEVCNTR12_EL0
init|=
literal|0xdf4c
block|,
comment|// 11  011  1110  1001  100
name|PMEVCNTR13_EL0
init|=
literal|0xdf4d
block|,
comment|// 11  011  1110  1001  101
name|PMEVCNTR14_EL0
init|=
literal|0xdf4e
block|,
comment|// 11  011  1110  1001  110
name|PMEVCNTR15_EL0
init|=
literal|0xdf4f
block|,
comment|// 11  011  1110  1001  111
name|PMEVCNTR16_EL0
init|=
literal|0xdf50
block|,
comment|// 11  011  1110  1010  000
name|PMEVCNTR17_EL0
init|=
literal|0xdf51
block|,
comment|// 11  011  1110  1010  001
name|PMEVCNTR18_EL0
init|=
literal|0xdf52
block|,
comment|// 11  011  1110  1010  010
name|PMEVCNTR19_EL0
init|=
literal|0xdf53
block|,
comment|// 11  011  1110  1010  011
name|PMEVCNTR20_EL0
init|=
literal|0xdf54
block|,
comment|// 11  011  1110  1010  100
name|PMEVCNTR21_EL0
init|=
literal|0xdf55
block|,
comment|// 11  011  1110  1010  101
name|PMEVCNTR22_EL0
init|=
literal|0xdf56
block|,
comment|// 11  011  1110  1010  110
name|PMEVCNTR23_EL0
init|=
literal|0xdf57
block|,
comment|// 11  011  1110  1010  111
name|PMEVCNTR24_EL0
init|=
literal|0xdf58
block|,
comment|// 11  011  1110  1011  000
name|PMEVCNTR25_EL0
init|=
literal|0xdf59
block|,
comment|// 11  011  1110  1011  001
name|PMEVCNTR26_EL0
init|=
literal|0xdf5a
block|,
comment|// 11  011  1110  1011  010
name|PMEVCNTR27_EL0
init|=
literal|0xdf5b
block|,
comment|// 11  011  1110  1011  011
name|PMEVCNTR28_EL0
init|=
literal|0xdf5c
block|,
comment|// 11  011  1110  1011  100
name|PMEVCNTR29_EL0
init|=
literal|0xdf5d
block|,
comment|// 11  011  1110  1011  101
name|PMEVCNTR30_EL0
init|=
literal|0xdf5e
block|,
comment|// 11  011  1110  1011  110
name|PMCCFILTR_EL0
init|=
literal|0xdf7f
block|,
comment|// 11  011  1110  1111  111
name|PMEVTYPER0_EL0
init|=
literal|0xdf60
block|,
comment|// 11  011  1110  1100  000
name|PMEVTYPER1_EL0
init|=
literal|0xdf61
block|,
comment|// 11  011  1110  1100  001
name|PMEVTYPER2_EL0
init|=
literal|0xdf62
block|,
comment|// 11  011  1110  1100  010
name|PMEVTYPER3_EL0
init|=
literal|0xdf63
block|,
comment|// 11  011  1110  1100  011
name|PMEVTYPER4_EL0
init|=
literal|0xdf64
block|,
comment|// 11  011  1110  1100  100
name|PMEVTYPER5_EL0
init|=
literal|0xdf65
block|,
comment|// 11  011  1110  1100  101
name|PMEVTYPER6_EL0
init|=
literal|0xdf66
block|,
comment|// 11  011  1110  1100  110
name|PMEVTYPER7_EL0
init|=
literal|0xdf67
block|,
comment|// 11  011  1110  1100  111
name|PMEVTYPER8_EL0
init|=
literal|0xdf68
block|,
comment|// 11  011  1110  1101  000
name|PMEVTYPER9_EL0
init|=
literal|0xdf69
block|,
comment|// 11  011  1110  1101  001
name|PMEVTYPER10_EL0
init|=
literal|0xdf6a
block|,
comment|// 11  011  1110  1101  010
name|PMEVTYPER11_EL0
init|=
literal|0xdf6b
block|,
comment|// 11  011  1110  1101  011
name|PMEVTYPER12_EL0
init|=
literal|0xdf6c
block|,
comment|// 11  011  1110  1101  100
name|PMEVTYPER13_EL0
init|=
literal|0xdf6d
block|,
comment|// 11  011  1110  1101  101
name|PMEVTYPER14_EL0
init|=
literal|0xdf6e
block|,
comment|// 11  011  1110  1101  110
name|PMEVTYPER15_EL0
init|=
literal|0xdf6f
block|,
comment|// 11  011  1110  1101  111
name|PMEVTYPER16_EL0
init|=
literal|0xdf70
block|,
comment|// 11  011  1110  1110  000
name|PMEVTYPER17_EL0
init|=
literal|0xdf71
block|,
comment|// 11  011  1110  1110  001
name|PMEVTYPER18_EL0
init|=
literal|0xdf72
block|,
comment|// 11  011  1110  1110  010
name|PMEVTYPER19_EL0
init|=
literal|0xdf73
block|,
comment|// 11  011  1110  1110  011
name|PMEVTYPER20_EL0
init|=
literal|0xdf74
block|,
comment|// 11  011  1110  1110  100
name|PMEVTYPER21_EL0
init|=
literal|0xdf75
block|,
comment|// 11  011  1110  1110  101
name|PMEVTYPER22_EL0
init|=
literal|0xdf76
block|,
comment|// 11  011  1110  1110  110
name|PMEVTYPER23_EL0
init|=
literal|0xdf77
block|,
comment|// 11  011  1110  1110  111
name|PMEVTYPER24_EL0
init|=
literal|0xdf78
block|,
comment|// 11  011  1110  1111  000
name|PMEVTYPER25_EL0
init|=
literal|0xdf79
block|,
comment|// 11  011  1110  1111  001
name|PMEVTYPER26_EL0
init|=
literal|0xdf7a
block|,
comment|// 11  011  1110  1111  010
name|PMEVTYPER27_EL0
init|=
literal|0xdf7b
block|,
comment|// 11  011  1110  1111  011
name|PMEVTYPER28_EL0
init|=
literal|0xdf7c
block|,
comment|// 11  011  1110  1111  100
name|PMEVTYPER29_EL0
init|=
literal|0xdf7d
block|,
comment|// 11  011  1110  1111  101
name|PMEVTYPER30_EL0
init|=
literal|0xdf7e
block|,
comment|// 11  011  1110  1111  110
comment|// Trace registers
name|TRCPRGCTLR
init|=
literal|0x8808
block|,
comment|// 10  001  0000  0001  000
name|TRCPROCSELR
init|=
literal|0x8810
block|,
comment|// 10  001  0000  0010  000
name|TRCCONFIGR
init|=
literal|0x8820
block|,
comment|// 10  001  0000  0100  000
name|TRCAUXCTLR
init|=
literal|0x8830
block|,
comment|// 10  001  0000  0110  000
name|TRCEVENTCTL0R
init|=
literal|0x8840
block|,
comment|// 10  001  0000  1000  000
name|TRCEVENTCTL1R
init|=
literal|0x8848
block|,
comment|// 10  001  0000  1001  000
name|TRCSTALLCTLR
init|=
literal|0x8858
block|,
comment|// 10  001  0000  1011  000
name|TRCTSCTLR
init|=
literal|0x8860
block|,
comment|// 10  001  0000  1100  000
name|TRCSYNCPR
init|=
literal|0x8868
block|,
comment|// 10  001  0000  1101  000
name|TRCCCCTLR
init|=
literal|0x8870
block|,
comment|// 10  001  0000  1110  000
name|TRCBBCTLR
init|=
literal|0x8878
block|,
comment|// 10  001  0000  1111  000
name|TRCTRACEIDR
init|=
literal|0x8801
block|,
comment|// 10  001  0000  0000  001
name|TRCQCTLR
init|=
literal|0x8809
block|,
comment|// 10  001  0000  0001  001
name|TRCVICTLR
init|=
literal|0x8802
block|,
comment|// 10  001  0000  0000  010
name|TRCVIIECTLR
init|=
literal|0x880a
block|,
comment|// 10  001  0000  0001  010
name|TRCVISSCTLR
init|=
literal|0x8812
block|,
comment|// 10  001  0000  0010  010
name|TRCVIPCSSCTLR
init|=
literal|0x881a
block|,
comment|// 10  001  0000  0011  010
name|TRCVDCTLR
init|=
literal|0x8842
block|,
comment|// 10  001  0000  1000  010
name|TRCVDSACCTLR
init|=
literal|0x884a
block|,
comment|// 10  001  0000  1001  010
name|TRCVDARCCTLR
init|=
literal|0x8852
block|,
comment|// 10  001  0000  1010  010
name|TRCSEQEVR0
init|=
literal|0x8804
block|,
comment|// 10  001  0000  0000  100
name|TRCSEQEVR1
init|=
literal|0x880c
block|,
comment|// 10  001  0000  0001  100
name|TRCSEQEVR2
init|=
literal|0x8814
block|,
comment|// 10  001  0000  0010  100
name|TRCSEQRSTEVR
init|=
literal|0x8834
block|,
comment|// 10  001  0000  0110  100
name|TRCSEQSTR
init|=
literal|0x883c
block|,
comment|// 10  001  0000  0111  100
name|TRCEXTINSELR
init|=
literal|0x8844
block|,
comment|// 10  001  0000  1000  100
name|TRCCNTRLDVR0
init|=
literal|0x8805
block|,
comment|// 10  001  0000  0000  101
name|TRCCNTRLDVR1
init|=
literal|0x880d
block|,
comment|// 10  001  0000  0001  101
name|TRCCNTRLDVR2
init|=
literal|0x8815
block|,
comment|// 10  001  0000  0010  101
name|TRCCNTRLDVR3
init|=
literal|0x881d
block|,
comment|// 10  001  0000  0011  101
name|TRCCNTCTLR0
init|=
literal|0x8825
block|,
comment|// 10  001  0000  0100  101
name|TRCCNTCTLR1
init|=
literal|0x882d
block|,
comment|// 10  001  0000  0101  101
name|TRCCNTCTLR2
init|=
literal|0x8835
block|,
comment|// 10  001  0000  0110  101
name|TRCCNTCTLR3
init|=
literal|0x883d
block|,
comment|// 10  001  0000  0111  101
name|TRCCNTVR0
init|=
literal|0x8845
block|,
comment|// 10  001  0000  1000  101
name|TRCCNTVR1
init|=
literal|0x884d
block|,
comment|// 10  001  0000  1001  101
name|TRCCNTVR2
init|=
literal|0x8855
block|,
comment|// 10  001  0000  1010  101
name|TRCCNTVR3
init|=
literal|0x885d
block|,
comment|// 10  001  0000  1011  101
name|TRCIMSPEC0
init|=
literal|0x8807
block|,
comment|// 10  001  0000  0000  111
name|TRCIMSPEC1
init|=
literal|0x880f
block|,
comment|// 10  001  0000  0001  111
name|TRCIMSPEC2
init|=
literal|0x8817
block|,
comment|// 10  001  0000  0010  111
name|TRCIMSPEC3
init|=
literal|0x881f
block|,
comment|// 10  001  0000  0011  111
name|TRCIMSPEC4
init|=
literal|0x8827
block|,
comment|// 10  001  0000  0100  111
name|TRCIMSPEC5
init|=
literal|0x882f
block|,
comment|// 10  001  0000  0101  111
name|TRCIMSPEC6
init|=
literal|0x8837
block|,
comment|// 10  001  0000  0110  111
name|TRCIMSPEC7
init|=
literal|0x883f
block|,
comment|// 10  001  0000  0111  111
name|TRCRSCTLR2
init|=
literal|0x8890
block|,
comment|// 10  001  0001  0010  000
name|TRCRSCTLR3
init|=
literal|0x8898
block|,
comment|// 10  001  0001  0011  000
name|TRCRSCTLR4
init|=
literal|0x88a0
block|,
comment|// 10  001  0001  0100  000
name|TRCRSCTLR5
init|=
literal|0x88a8
block|,
comment|// 10  001  0001  0101  000
name|TRCRSCTLR6
init|=
literal|0x88b0
block|,
comment|// 10  001  0001  0110  000
name|TRCRSCTLR7
init|=
literal|0x88b8
block|,
comment|// 10  001  0001  0111  000
name|TRCRSCTLR8
init|=
literal|0x88c0
block|,
comment|// 10  001  0001  1000  000
name|TRCRSCTLR9
init|=
literal|0x88c8
block|,
comment|// 10  001  0001  1001  000
name|TRCRSCTLR10
init|=
literal|0x88d0
block|,
comment|// 10  001  0001  1010  000
name|TRCRSCTLR11
init|=
literal|0x88d8
block|,
comment|// 10  001  0001  1011  000
name|TRCRSCTLR12
init|=
literal|0x88e0
block|,
comment|// 10  001  0001  1100  000
name|TRCRSCTLR13
init|=
literal|0x88e8
block|,
comment|// 10  001  0001  1101  000
name|TRCRSCTLR14
init|=
literal|0x88f0
block|,
comment|// 10  001  0001  1110  000
name|TRCRSCTLR15
init|=
literal|0x88f8
block|,
comment|// 10  001  0001  1111  000
name|TRCRSCTLR16
init|=
literal|0x8881
block|,
comment|// 10  001  0001  0000  001
name|TRCRSCTLR17
init|=
literal|0x8889
block|,
comment|// 10  001  0001  0001  001
name|TRCRSCTLR18
init|=
literal|0x8891
block|,
comment|// 10  001  0001  0010  001
name|TRCRSCTLR19
init|=
literal|0x8899
block|,
comment|// 10  001  0001  0011  001
name|TRCRSCTLR20
init|=
literal|0x88a1
block|,
comment|// 10  001  0001  0100  001
name|TRCRSCTLR21
init|=
literal|0x88a9
block|,
comment|// 10  001  0001  0101  001
name|TRCRSCTLR22
init|=
literal|0x88b1
block|,
comment|// 10  001  0001  0110  001
name|TRCRSCTLR23
init|=
literal|0x88b9
block|,
comment|// 10  001  0001  0111  001
name|TRCRSCTLR24
init|=
literal|0x88c1
block|,
comment|// 10  001  0001  1000  001
name|TRCRSCTLR25
init|=
literal|0x88c9
block|,
comment|// 10  001  0001  1001  001
name|TRCRSCTLR26
init|=
literal|0x88d1
block|,
comment|// 10  001  0001  1010  001
name|TRCRSCTLR27
init|=
literal|0x88d9
block|,
comment|// 10  001  0001  1011  001
name|TRCRSCTLR28
init|=
literal|0x88e1
block|,
comment|// 10  001  0001  1100  001
name|TRCRSCTLR29
init|=
literal|0x88e9
block|,
comment|// 10  001  0001  1101  001
name|TRCRSCTLR30
init|=
literal|0x88f1
block|,
comment|// 10  001  0001  1110  001
name|TRCRSCTLR31
init|=
literal|0x88f9
block|,
comment|// 10  001  0001  1111  001
name|TRCSSCCR0
init|=
literal|0x8882
block|,
comment|// 10  001  0001  0000  010
name|TRCSSCCR1
init|=
literal|0x888a
block|,
comment|// 10  001  0001  0001  010
name|TRCSSCCR2
init|=
literal|0x8892
block|,
comment|// 10  001  0001  0010  010
name|TRCSSCCR3
init|=
literal|0x889a
block|,
comment|// 10  001  0001  0011  010
name|TRCSSCCR4
init|=
literal|0x88a2
block|,
comment|// 10  001  0001  0100  010
name|TRCSSCCR5
init|=
literal|0x88aa
block|,
comment|// 10  001  0001  0101  010
name|TRCSSCCR6
init|=
literal|0x88b2
block|,
comment|// 10  001  0001  0110  010
name|TRCSSCCR7
init|=
literal|0x88ba
block|,
comment|// 10  001  0001  0111  010
name|TRCSSCSR0
init|=
literal|0x88c2
block|,
comment|// 10  001  0001  1000  010
name|TRCSSCSR1
init|=
literal|0x88ca
block|,
comment|// 10  001  0001  1001  010
name|TRCSSCSR2
init|=
literal|0x88d2
block|,
comment|// 10  001  0001  1010  010
name|TRCSSCSR3
init|=
literal|0x88da
block|,
comment|// 10  001  0001  1011  010
name|TRCSSCSR4
init|=
literal|0x88e2
block|,
comment|// 10  001  0001  1100  010
name|TRCSSCSR5
init|=
literal|0x88ea
block|,
comment|// 10  001  0001  1101  010
name|TRCSSCSR6
init|=
literal|0x88f2
block|,
comment|// 10  001  0001  1110  010
name|TRCSSCSR7
init|=
literal|0x88fa
block|,
comment|// 10  001  0001  1111  010
name|TRCSSPCICR0
init|=
literal|0x8883
block|,
comment|// 10  001  0001  0000  011
name|TRCSSPCICR1
init|=
literal|0x888b
block|,
comment|// 10  001  0001  0001  011
name|TRCSSPCICR2
init|=
literal|0x8893
block|,
comment|// 10  001  0001  0010  011
name|TRCSSPCICR3
init|=
literal|0x889b
block|,
comment|// 10  001  0001  0011  011
name|TRCSSPCICR4
init|=
literal|0x88a3
block|,
comment|// 10  001  0001  0100  011
name|TRCSSPCICR5
init|=
literal|0x88ab
block|,
comment|// 10  001  0001  0101  011
name|TRCSSPCICR6
init|=
literal|0x88b3
block|,
comment|// 10  001  0001  0110  011
name|TRCSSPCICR7
init|=
literal|0x88bb
block|,
comment|// 10  001  0001  0111  011
name|TRCPDCR
init|=
literal|0x88a4
block|,
comment|// 10  001  0001  0100  100
name|TRCACVR0
init|=
literal|0x8900
block|,
comment|// 10  001  0010  0000  000
name|TRCACVR1
init|=
literal|0x8910
block|,
comment|// 10  001  0010  0010  000
name|TRCACVR2
init|=
literal|0x8920
block|,
comment|// 10  001  0010  0100  000
name|TRCACVR3
init|=
literal|0x8930
block|,
comment|// 10  001  0010  0110  000
name|TRCACVR4
init|=
literal|0x8940
block|,
comment|// 10  001  0010  1000  000
name|TRCACVR5
init|=
literal|0x8950
block|,
comment|// 10  001  0010  1010  000
name|TRCACVR6
init|=
literal|0x8960
block|,
comment|// 10  001  0010  1100  000
name|TRCACVR7
init|=
literal|0x8970
block|,
comment|// 10  001  0010  1110  000
name|TRCACVR8
init|=
literal|0x8901
block|,
comment|// 10  001  0010  0000  001
name|TRCACVR9
init|=
literal|0x8911
block|,
comment|// 10  001  0010  0010  001
name|TRCACVR10
init|=
literal|0x8921
block|,
comment|// 10  001  0010  0100  001
name|TRCACVR11
init|=
literal|0x8931
block|,
comment|// 10  001  0010  0110  001
name|TRCACVR12
init|=
literal|0x8941
block|,
comment|// 10  001  0010  1000  001
name|TRCACVR13
init|=
literal|0x8951
block|,
comment|// 10  001  0010  1010  001
name|TRCACVR14
init|=
literal|0x8961
block|,
comment|// 10  001  0010  1100  001
name|TRCACVR15
init|=
literal|0x8971
block|,
comment|// 10  001  0010  1110  001
name|TRCACATR0
init|=
literal|0x8902
block|,
comment|// 10  001  0010  0000  010
name|TRCACATR1
init|=
literal|0x8912
block|,
comment|// 10  001  0010  0010  010
name|TRCACATR2
init|=
literal|0x8922
block|,
comment|// 10  001  0010  0100  010
name|TRCACATR3
init|=
literal|0x8932
block|,
comment|// 10  001  0010  0110  010
name|TRCACATR4
init|=
literal|0x8942
block|,
comment|// 10  001  0010  1000  010
name|TRCACATR5
init|=
literal|0x8952
block|,
comment|// 10  001  0010  1010  010
name|TRCACATR6
init|=
literal|0x8962
block|,
comment|// 10  001  0010  1100  010
name|TRCACATR7
init|=
literal|0x8972
block|,
comment|// 10  001  0010  1110  010
name|TRCACATR8
init|=
literal|0x8903
block|,
comment|// 10  001  0010  0000  011
name|TRCACATR9
init|=
literal|0x8913
block|,
comment|// 10  001  0010  0010  011
name|TRCACATR10
init|=
literal|0x8923
block|,
comment|// 10  001  0010  0100  011
name|TRCACATR11
init|=
literal|0x8933
block|,
comment|// 10  001  0010  0110  011
name|TRCACATR12
init|=
literal|0x8943
block|,
comment|// 10  001  0010  1000  011
name|TRCACATR13
init|=
literal|0x8953
block|,
comment|// 10  001  0010  1010  011
name|TRCACATR14
init|=
literal|0x8963
block|,
comment|// 10  001  0010  1100  011
name|TRCACATR15
init|=
literal|0x8973
block|,
comment|// 10  001  0010  1110  011
name|TRCDVCVR0
init|=
literal|0x8904
block|,
comment|// 10  001  0010  0000  100
name|TRCDVCVR1
init|=
literal|0x8924
block|,
comment|// 10  001  0010  0100  100
name|TRCDVCVR2
init|=
literal|0x8944
block|,
comment|// 10  001  0010  1000  100
name|TRCDVCVR3
init|=
literal|0x8964
block|,
comment|// 10  001  0010  1100  100
name|TRCDVCVR4
init|=
literal|0x8905
block|,
comment|// 10  001  0010  0000  101
name|TRCDVCVR5
init|=
literal|0x8925
block|,
comment|// 10  001  0010  0100  101
name|TRCDVCVR6
init|=
literal|0x8945
block|,
comment|// 10  001  0010  1000  101
name|TRCDVCVR7
init|=
literal|0x8965
block|,
comment|// 10  001  0010  1100  101
name|TRCDVCMR0
init|=
literal|0x8906
block|,
comment|// 10  001  0010  0000  110
name|TRCDVCMR1
init|=
literal|0x8926
block|,
comment|// 10  001  0010  0100  110
name|TRCDVCMR2
init|=
literal|0x8946
block|,
comment|// 10  001  0010  1000  110
name|TRCDVCMR3
init|=
literal|0x8966
block|,
comment|// 10  001  0010  1100  110
name|TRCDVCMR4
init|=
literal|0x8907
block|,
comment|// 10  001  0010  0000  111
name|TRCDVCMR5
init|=
literal|0x8927
block|,
comment|// 10  001  0010  0100  111
name|TRCDVCMR6
init|=
literal|0x8947
block|,
comment|// 10  001  0010  1000  111
name|TRCDVCMR7
init|=
literal|0x8967
block|,
comment|// 10  001  0010  1100  111
name|TRCCIDCVR0
init|=
literal|0x8980
block|,
comment|// 10  001  0011  0000  000
name|TRCCIDCVR1
init|=
literal|0x8990
block|,
comment|// 10  001  0011  0010  000
name|TRCCIDCVR2
init|=
literal|0x89a0
block|,
comment|// 10  001  0011  0100  000
name|TRCCIDCVR3
init|=
literal|0x89b0
block|,
comment|// 10  001  0011  0110  000
name|TRCCIDCVR4
init|=
literal|0x89c0
block|,
comment|// 10  001  0011  1000  000
name|TRCCIDCVR5
init|=
literal|0x89d0
block|,
comment|// 10  001  0011  1010  000
name|TRCCIDCVR6
init|=
literal|0x89e0
block|,
comment|// 10  001  0011  1100  000
name|TRCCIDCVR7
init|=
literal|0x89f0
block|,
comment|// 10  001  0011  1110  000
name|TRCVMIDCVR0
init|=
literal|0x8981
block|,
comment|// 10  001  0011  0000  001
name|TRCVMIDCVR1
init|=
literal|0x8991
block|,
comment|// 10  001  0011  0010  001
name|TRCVMIDCVR2
init|=
literal|0x89a1
block|,
comment|// 10  001  0011  0100  001
name|TRCVMIDCVR3
init|=
literal|0x89b1
block|,
comment|// 10  001  0011  0110  001
name|TRCVMIDCVR4
init|=
literal|0x89c1
block|,
comment|// 10  001  0011  1000  001
name|TRCVMIDCVR5
init|=
literal|0x89d1
block|,
comment|// 10  001  0011  1010  001
name|TRCVMIDCVR6
init|=
literal|0x89e1
block|,
comment|// 10  001  0011  1100  001
name|TRCVMIDCVR7
init|=
literal|0x89f1
block|,
comment|// 10  001  0011  1110  001
name|TRCCIDCCTLR0
init|=
literal|0x8982
block|,
comment|// 10  001  0011  0000  010
name|TRCCIDCCTLR1
init|=
literal|0x898a
block|,
comment|// 10  001  0011  0001  010
name|TRCVMIDCCTLR0
init|=
literal|0x8992
block|,
comment|// 10  001  0011  0010  010
name|TRCVMIDCCTLR1
init|=
literal|0x899a
block|,
comment|// 10  001  0011  0011  010
name|TRCITCTRL
init|=
literal|0x8b84
block|,
comment|// 10  001  0111  0000  100
name|TRCCLAIMSET
init|=
literal|0x8bc6
block|,
comment|// 10  001  0111  1000  110
name|TRCCLAIMCLR
init|=
literal|0x8bce
block|,
comment|// 10  001  0111  1001  110
comment|// GICv3 registers
name|ICC_BPR1_EL1
init|=
literal|0xc663
block|,
comment|// 11  000  1100  1100  011
name|ICC_BPR0_EL1
init|=
literal|0xc643
block|,
comment|// 11  000  1100  1000  011
name|ICC_PMR_EL1
init|=
literal|0xc230
block|,
comment|// 11  000  0100  0110  000
name|ICC_CTLR_EL1
init|=
literal|0xc664
block|,
comment|// 11  000  1100  1100  100
name|ICC_CTLR_EL3
init|=
literal|0xf664
block|,
comment|// 11  110  1100  1100  100
name|ICC_SRE_EL1
init|=
literal|0xc665
block|,
comment|// 11  000  1100  1100  101
name|ICC_SRE_EL2
init|=
literal|0xe64d
block|,
comment|// 11  100  1100  1001  101
name|ICC_SRE_EL3
init|=
literal|0xf665
block|,
comment|// 11  110  1100  1100  101
name|ICC_IGRPEN0_EL1
init|=
literal|0xc666
block|,
comment|// 11  000  1100  1100  110
name|ICC_IGRPEN1_EL1
init|=
literal|0xc667
block|,
comment|// 11  000  1100  1100  111
name|ICC_IGRPEN1_EL3
init|=
literal|0xf667
block|,
comment|// 11  110  1100  1100  111
name|ICC_SEIEN_EL1
init|=
literal|0xc668
block|,
comment|// 11  000  1100  1101  000
name|ICC_AP0R0_EL1
init|=
literal|0xc644
block|,
comment|// 11  000  1100  1000  100
name|ICC_AP0R1_EL1
init|=
literal|0xc645
block|,
comment|// 11  000  1100  1000  101
name|ICC_AP0R2_EL1
init|=
literal|0xc646
block|,
comment|// 11  000  1100  1000  110
name|ICC_AP0R3_EL1
init|=
literal|0xc647
block|,
comment|// 11  000  1100  1000  111
name|ICC_AP1R0_EL1
init|=
literal|0xc648
block|,
comment|// 11  000  1100  1001  000
name|ICC_AP1R1_EL1
init|=
literal|0xc649
block|,
comment|// 11  000  1100  1001  001
name|ICC_AP1R2_EL1
init|=
literal|0xc64a
block|,
comment|// 11  000  1100  1001  010
name|ICC_AP1R3_EL1
init|=
literal|0xc64b
block|,
comment|// 11  000  1100  1001  011
name|ICH_AP0R0_EL2
init|=
literal|0xe640
block|,
comment|// 11  100  1100  1000  000
name|ICH_AP0R1_EL2
init|=
literal|0xe641
block|,
comment|// 11  100  1100  1000  001
name|ICH_AP0R2_EL2
init|=
literal|0xe642
block|,
comment|// 11  100  1100  1000  010
name|ICH_AP0R3_EL2
init|=
literal|0xe643
block|,
comment|// 11  100  1100  1000  011
name|ICH_AP1R0_EL2
init|=
literal|0xe648
block|,
comment|// 11  100  1100  1001  000
name|ICH_AP1R1_EL2
init|=
literal|0xe649
block|,
comment|// 11  100  1100  1001  001
name|ICH_AP1R2_EL2
init|=
literal|0xe64a
block|,
comment|// 11  100  1100  1001  010
name|ICH_AP1R3_EL2
init|=
literal|0xe64b
block|,
comment|// 11  100  1100  1001  011
name|ICH_HCR_EL2
init|=
literal|0xe658
block|,
comment|// 11  100  1100  1011  000
name|ICH_MISR_EL2
init|=
literal|0xe65a
block|,
comment|// 11  100  1100  1011  010
name|ICH_VMCR_EL2
init|=
literal|0xe65f
block|,
comment|// 11  100  1100  1011  111
name|ICH_VSEIR_EL2
init|=
literal|0xe64c
block|,
comment|// 11  100  1100  1001  100
name|ICH_LR0_EL2
init|=
literal|0xe660
block|,
comment|// 11  100  1100  1100  000
name|ICH_LR1_EL2
init|=
literal|0xe661
block|,
comment|// 11  100  1100  1100  001
name|ICH_LR2_EL2
init|=
literal|0xe662
block|,
comment|// 11  100  1100  1100  010
name|ICH_LR3_EL2
init|=
literal|0xe663
block|,
comment|// 11  100  1100  1100  011
name|ICH_LR4_EL2
init|=
literal|0xe664
block|,
comment|// 11  100  1100  1100  100
name|ICH_LR5_EL2
init|=
literal|0xe665
block|,
comment|// 11  100  1100  1100  101
name|ICH_LR6_EL2
init|=
literal|0xe666
block|,
comment|// 11  100  1100  1100  110
name|ICH_LR7_EL2
init|=
literal|0xe667
block|,
comment|// 11  100  1100  1100  111
name|ICH_LR8_EL2
init|=
literal|0xe668
block|,
comment|// 11  100  1100  1101  000
name|ICH_LR9_EL2
init|=
literal|0xe669
block|,
comment|// 11  100  1100  1101  001
name|ICH_LR10_EL2
init|=
literal|0xe66a
block|,
comment|// 11  100  1100  1101  010
name|ICH_LR11_EL2
init|=
literal|0xe66b
block|,
comment|// 11  100  1100  1101  011
name|ICH_LR12_EL2
init|=
literal|0xe66c
block|,
comment|// 11  100  1100  1101  100
name|ICH_LR13_EL2
init|=
literal|0xe66d
block|,
comment|// 11  100  1100  1101  101
name|ICH_LR14_EL2
init|=
literal|0xe66e
block|,
comment|// 11  100  1100  1101  110
name|ICH_LR15_EL2
init|=
literal|0xe66f
block|,
comment|// 11  100  1100  1101  111
comment|// v8.1a "Privileged Access Never" extension-specific system registers
name|PAN
init|=
literal|0xc213
block|,
comment|// 11  000  0100  0010  011
comment|// v8.1a "Limited Ordering Regions" extension-specific system registers
name|LORSA_EL1
init|=
literal|0xc520
block|,
comment|// 11  000  1010  0100  000
name|LOREA_EL1
init|=
literal|0xc521
block|,
comment|// 11  000  1010  0100  001
name|LORN_EL1
init|=
literal|0xc522
block|,
comment|// 11  000  1010  0100  010
name|LORC_EL1
init|=
literal|0xc523
block|,
comment|// 11  000  1010  0100  011
name|LORID_EL1
init|=
literal|0xc527
block|,
comment|// 11  000  1010  0100  111
comment|// v8.1a "Virtualization host extensions" system registers
name|TTBR1_EL2
init|=
literal|0xe101
block|,
comment|// 11  100  0010  0000  001
name|CONTEXTIDR_EL2
init|=
literal|0xe681
block|,
comment|// 11  100  1101  0000  001
name|CNTHV_TVAL_EL2
init|=
literal|0xe718
block|,
comment|// 11  100  1110  0011  000
name|CNTHV_CVAL_EL2
init|=
literal|0xe71a
block|,
comment|// 11  100  1110  0011  010
name|CNTHV_CTL_EL2
init|=
literal|0xe719
block|,
comment|// 11  100  1110  0011  001
name|SCTLR_EL12
init|=
literal|0xe880
block|,
comment|// 11  101  0001  0000  000
name|CPACR_EL12
init|=
literal|0xe882
block|,
comment|// 11  101  0001  0000  010
name|TTBR0_EL12
init|=
literal|0xe900
block|,
comment|// 11  101  0010  0000  000
name|TTBR1_EL12
init|=
literal|0xe901
block|,
comment|// 11  101  0010  0000  001
name|TCR_EL12
init|=
literal|0xe902
block|,
comment|// 11  101  0010  0000  010
name|AFSR0_EL12
init|=
literal|0xea88
block|,
comment|// 11  101  0101  0001  000
name|AFSR1_EL12
init|=
literal|0xea89
block|,
comment|// 11  101  0101  0001  001
name|ESR_EL12
init|=
literal|0xea90
block|,
comment|// 11  101  0101  0010  000
name|FAR_EL12
init|=
literal|0xeb00
block|,
comment|// 11  101  0110  0000  000
name|MAIR_EL12
init|=
literal|0xed10
block|,
comment|// 11  101  1010  0010  000
name|AMAIR_EL12
init|=
literal|0xed18
block|,
comment|// 11  101  1010  0011  000
name|VBAR_EL12
init|=
literal|0xee00
block|,
comment|// 11  101  1100  0000  000
name|CONTEXTIDR_EL12
init|=
literal|0xee81
block|,
comment|// 11  101  1101  0000  001
name|CNTKCTL_EL12
init|=
literal|0xef08
block|,
comment|// 11  101  1110  0001  000
name|CNTP_TVAL_EL02
init|=
literal|0xef10
block|,
comment|// 11  101  1110  0010  000
name|CNTP_CTL_EL02
init|=
literal|0xef11
block|,
comment|// 11  101  1110  0010  001
name|CNTP_CVAL_EL02
init|=
literal|0xef12
block|,
comment|// 11  101  1110  0010  010
name|CNTV_TVAL_EL02
init|=
literal|0xef18
block|,
comment|// 11  101  1110  0011  000
name|CNTV_CTL_EL02
init|=
literal|0xef19
block|,
comment|// 11  101  1110  0011  001
name|CNTV_CVAL_EL02
init|=
literal|0xef1a
block|,
comment|// 11  101  1110  0011  010
name|SPSR_EL12
init|=
literal|0xea00
block|,
comment|// 11  101  0100  0000  000
name|ELR_EL12
init|=
literal|0xea01
block|,
comment|// 11  101  0100  0000  001
comment|// Cyclone specific system registers
name|CPM_IOACC_CTL_EL3
init|=
literal|0xff90
block|,   }
enum|;
comment|// Note that these do not inherit from AArch64NamedImmMapper. This class is
comment|// sufficiently different in its behaviour that I don't believe it's worth
comment|// burdening the common AArch64NamedImmMapper with abstractions only needed in
comment|// this one case.
struct|struct
name|SysRegMapper
block|{
specifier|static
specifier|const
name|AArch64NamedImmMapper
operator|::
name|Mapping
name|SysRegMappings
index|[]
expr_stmt|;
specifier|const
name|AArch64NamedImmMapper
operator|::
name|Mapping
operator|*
name|InstMappings
expr_stmt|;
name|size_t
name|NumInstMappings
decl_stmt|;
name|SysRegMapper
argument_list|()
block|{ }
name|uint32_t
name|fromString
argument_list|(
name|StringRef
name|Name
argument_list|,
specifier|const
name|FeatureBitset
operator|&
name|FeatureBits
argument_list|,
name|bool
operator|&
name|Valid
argument_list|)
decl|const
decl_stmt|;
name|std
operator|::
name|string
name|toString
argument_list|(
argument|uint32_t Bits
argument_list|,
argument|const FeatureBitset& FeatureBits
argument_list|)
specifier|const
expr_stmt|;
block|}
struct|;
name|struct
name|MSRMapper
range|:
name|SysRegMapper
block|{
specifier|static
specifier|const
name|AArch64NamedImmMapper
operator|::
name|Mapping
name|MSRMappings
index|[]
block|;
name|MSRMapper
argument_list|()
block|;   }
decl_stmt|;
name|struct
name|MRSMapper
range|:
name|SysRegMapper
block|{
specifier|static
specifier|const
name|AArch64NamedImmMapper
operator|::
name|Mapping
name|MRSMappings
index|[]
block|;
name|MRSMapper
argument_list|()
block|;   }
decl_stmt|;
name|uint32_t
name|ParseGenericRegister
parameter_list|(
name|StringRef
name|Name
parameter_list|,
name|bool
modifier|&
name|Valid
parameter_list|)
function_decl|;
block|}
name|namespace
name|AArch64TLBI
block|{
enum|enum
name|TLBIValues
block|{
name|Invalid
init|=
operator|-
literal|1
block|,
comment|// Op0 Op1  CRn   CRm   Op2
name|IPAS2E1IS
init|=
literal|0x6401
block|,
comment|// 01  100  1000  0000  001
name|IPAS2LE1IS
init|=
literal|0x6405
block|,
comment|// 01  100  1000  0000  101
name|VMALLE1IS
init|=
literal|0x4418
block|,
comment|// 01  000  1000  0011  000
name|ALLE2IS
init|=
literal|0x6418
block|,
comment|// 01  100  1000  0011  000
name|ALLE3IS
init|=
literal|0x7418
block|,
comment|// 01  110  1000  0011  000
name|VAE1IS
init|=
literal|0x4419
block|,
comment|// 01  000  1000  0011  001
name|VAE2IS
init|=
literal|0x6419
block|,
comment|// 01  100  1000  0011  001
name|VAE3IS
init|=
literal|0x7419
block|,
comment|// 01  110  1000  0011  001
name|ASIDE1IS
init|=
literal|0x441a
block|,
comment|// 01  000  1000  0011  010
name|VAAE1IS
init|=
literal|0x441b
block|,
comment|// 01  000  1000  0011  011
name|ALLE1IS
init|=
literal|0x641c
block|,
comment|// 01  100  1000  0011  100
name|VALE1IS
init|=
literal|0x441d
block|,
comment|// 01  000  1000  0011  101
name|VALE2IS
init|=
literal|0x641d
block|,
comment|// 01  100  1000  0011  101
name|VALE3IS
init|=
literal|0x741d
block|,
comment|// 01  110  1000  0011  101
name|VMALLS12E1IS
init|=
literal|0x641e
block|,
comment|// 01  100  1000  0011  110
name|VAALE1IS
init|=
literal|0x441f
block|,
comment|// 01  000  1000  0011  111
name|IPAS2E1
init|=
literal|0x6421
block|,
comment|// 01  100  1000  0100  001
name|IPAS2LE1
init|=
literal|0x6425
block|,
comment|// 01  100  1000  0100  101
name|VMALLE1
init|=
literal|0x4438
block|,
comment|// 01  000  1000  0111  000
name|ALLE2
init|=
literal|0x6438
block|,
comment|// 01  100  1000  0111  000
name|ALLE3
init|=
literal|0x7438
block|,
comment|// 01  110  1000  0111  000
name|VAE1
init|=
literal|0x4439
block|,
comment|// 01  000  1000  0111  001
name|VAE2
init|=
literal|0x6439
block|,
comment|// 01  100  1000  0111  001
name|VAE3
init|=
literal|0x7439
block|,
comment|// 01  110  1000  0111  001
name|ASIDE1
init|=
literal|0x443a
block|,
comment|// 01  000  1000  0111  010
name|VAAE1
init|=
literal|0x443b
block|,
comment|// 01  000  1000  0111  011
name|ALLE1
init|=
literal|0x643c
block|,
comment|// 01  100  1000  0111  100
name|VALE1
init|=
literal|0x443d
block|,
comment|// 01  000  1000  0111  101
name|VALE2
init|=
literal|0x643d
block|,
comment|// 01  100  1000  0111  101
name|VALE3
init|=
literal|0x743d
block|,
comment|// 01  110  1000  0111  101
name|VMALLS12E1
init|=
literal|0x643e
block|,
comment|// 01  100  1000  0111  110
name|VAALE1
init|=
literal|0x443f
comment|// 01  000  1000  0111  111
block|}
enum|;
name|struct
name|TLBIMapper
range|:
name|AArch64NamedImmMapper
block|{
specifier|const
specifier|static
name|Mapping
name|TLBIMappings
index|[]
block|;
name|TLBIMapper
argument_list|()
block|;   }
decl_stmt|;
specifier|static
specifier|inline
name|bool
name|NeedsRegister
parameter_list|(
name|TLBIValues
name|Val
parameter_list|)
block|{
switch|switch
condition|(
name|Val
condition|)
block|{
case|case
name|VMALLE1IS
case|:
case|case
name|ALLE2IS
case|:
case|case
name|ALLE3IS
case|:
case|case
name|ALLE1IS
case|:
case|case
name|VMALLS12E1IS
case|:
case|case
name|VMALLE1
case|:
case|case
name|ALLE2
case|:
case|case
name|ALLE3
case|:
case|case
name|ALLE1
case|:
case|case
name|VMALLS12E1
case|:
return|return
name|false
return|;
default|default:
return|return
name|true
return|;
block|}
block|}
block|}
name|namespace
name|AArch64II
block|{
comment|/// Target Operand Flag enum.
enum|enum
name|TOF
block|{
comment|//===------------------------------------------------------------------===//
comment|// AArch64 Specific MachineOperand flags.
name|MO_NO_FLAG
block|,
name|MO_FRAGMENT
init|=
literal|0xf
block|,
comment|/// MO_PAGE - A symbol operand with this flag represents the pc-relative
comment|/// offset of the 4K page containing the symbol.  This is used with the
comment|/// ADRP instruction.
name|MO_PAGE
init|=
literal|1
block|,
comment|/// MO_PAGEOFF - A symbol operand with this flag represents the offset of
comment|/// that symbol within a 4K page.  This offset is added to the page address
comment|/// to produce the complete address.
name|MO_PAGEOFF
init|=
literal|2
block|,
comment|/// MO_G3 - A symbol operand with this flag (granule 3) represents the high
comment|/// 16-bits of a 64-bit address, used in a MOVZ or MOVK instruction
name|MO_G3
init|=
literal|3
block|,
comment|/// MO_G2 - A symbol operand with this flag (granule 2) represents the bits
comment|/// 32-47 of a 64-bit address, used in a MOVZ or MOVK instruction
name|MO_G2
init|=
literal|4
block|,
comment|/// MO_G1 - A symbol operand with this flag (granule 1) represents the bits
comment|/// 16-31 of a 64-bit address, used in a MOVZ or MOVK instruction
name|MO_G1
init|=
literal|5
block|,
comment|/// MO_G0 - A symbol operand with this flag (granule 0) represents the bits
comment|/// 0-15 of a 64-bit address, used in a MOVZ or MOVK instruction
name|MO_G0
init|=
literal|6
block|,
comment|/// MO_HI12 - This flag indicates that a symbol operand represents the bits
comment|/// 13-24 of a 64-bit address, used in a arithmetic immediate-shifted-left-
comment|/// by-12-bits instruction.
name|MO_HI12
init|=
literal|7
block|,
comment|/// MO_GOT - This flag indicates that a symbol operand represents the
comment|/// address of the GOT entry for the symbol, rather than the address of
comment|/// the symbol itself.
name|MO_GOT
init|=
literal|0x10
block|,
comment|/// MO_NC - Indicates whether the linker is expected to check the symbol
comment|/// reference for overflow. For example in an ADRP/ADD pair of relocations
comment|/// the ADRP usually does check, but not the ADD.
name|MO_NC
init|=
literal|0x20
block|,
comment|/// MO_TLS - Indicates that the operand being accessed is some kind of
comment|/// thread-local symbol. On Darwin, only one type of thread-local access
comment|/// exists (pre linker-relaxation), but on ELF the TLSModel used for the
comment|/// referee will affect interpretation.
name|MO_TLS
init|=
literal|0x40
block|,
comment|/// MO_CONSTPOOL - This flag indicates that a symbol operand represents
comment|/// the address of a constant pool entry for the symbol, rather than the
comment|/// address of the symbol itself.
name|MO_CONSTPOOL
init|=
literal|0x80
block|}
enum|;
block|}
comment|// end namespace AArch64II
block|}
end_decl_stmt

begin_comment
comment|// end namespace llvm
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

