FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~62849024
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2353004545
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
--
