{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700274207693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700274207693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 23:23:27 2023 " "Processing started: Fri Nov 17 23:23:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700274207693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700274207693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700274207693 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700274207993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerN-behav0 " "Found design unit 1: registerN-behav0" {  } { { "registerN.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/registerN.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208328 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerN " "Found entity 1: registerN" {  } { { "registerN.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/registerN.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2x1-behav0 " "Found design unit 1: multiplexer2x1-behav0" {  } { { "multiplexer2x1.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/multiplexer2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208330 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2x1 " "Found entity 1: multiplexer2x1" {  } { { "multiplexer2x1.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/multiplexer2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav0 " "Found design unit 1: compare-behav0" {  } { { "compare.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/compare.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208332 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/compare.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor-arch1 " "Found design unit 1: addersubtractor-arch1" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/adderSubtractor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208334 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor " "Found entity 1: addersubtractor" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/adderSubtractor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_top_level-sha256_top_level_arch " "Found design unit 1: sha256_top_level-sha256_top_level_arch" {  } { { "sha256_top_level.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208335 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_top_level " "Found entity 1: sha256_top_level" {  } { { "sha256_top_level.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_operative_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_operative_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_operative_block-sha256_operative_block_arch " "Found design unit 1: sha256_operative_block-sha256_operative_block_arch" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208341 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_operative_block " "Found entity 1: sha256_operative_block" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_control_block-sha256_control_block_arch " "Found design unit 1: sha256_control_block-sha256_control_block_arch" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208343 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_control_block " "Found entity 1: sha256_control_block" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8-SYN " "Found design unit 1: ram_8-SYN" {  } { { "ram_8.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208347 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8 " "Found entity 1: ram_8" {  } { { "ram_8.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_k-SYN " "Found design unit 1: ram_k-SYN" {  } { { "ram_k.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_k.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_k " "Found entity 1: ram_k" {  } { { "ram_k.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_h-SYN " "Found design unit 1: ram_h-SYN" {  } { { "ram_h.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_h.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_h " "Found entity 1: ram_h" {  } { { "ram_h.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_h.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_32-SYN " "Found design unit 1: ram_32-SYN" {  } { { "ram_32.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_32.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208352 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_32 " "Found entity 1: ram_32" {  } { { "ram_32.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterrotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifterrotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterRotator-behav " "Found design unit 1: shifterRotator-behav" {  } { { "shifterRotator.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/shifterRotator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208354 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterRotator " "Found entity 1: shifterRotator" {  } { { "shifterRotator.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/shifterRotator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700274208354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700274208354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_top_level " "Elaborating entity \"sha256_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700274208798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_control_block sha256_control_block:sha256_control_block_0 " "Elaborating entity \"sha256_control_block\" for hierarchy \"sha256_control_block:sha256_control_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_control_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700274208809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state sha256_control_block.vhd(39) " "VHDL Process Statement warning at sha256_control_block.vhd(39): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700274208831 "|sha256_top_level|sha256_control_block:sha256_control_block_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state sha256_control_block.vhd(41) " "VHDL Process Statement warning at sha256_control_block.vhd(41): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700274208831 "|sha256_top_level|sha256_control_block:sha256_control_block_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chip_select sha256_control_block.vhd(44) " "VHDL Process Statement warning at sha256_control_block.vhd(44): signal \"chip_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700274208832 "|sha256_top_level|sha256_control_block:sha256_control_block_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_operative_block sha256_operative_block:sha256_operative_block_0 " "Elaborating entity \"sha256_operative_block\" for hierarchy \"sha256_operative_block:sha256_operative_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_operative_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700274208832 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt1 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208837 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt2 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208837 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt3 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt4 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt5 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt6 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt7 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt8 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt9 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt10 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208838 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output sha256_operative_block.vhd(18) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(18): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208839 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunks_ram_aclr sha256_operative_block.vhd(145) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(145): object \"chunks_ram_aclr\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208839 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunks_ram_out sha256_operative_block.vhd(146) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(146): object \"chunks_ram_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208839 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ram_aclr sha256_operative_block.vhd(148) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(148): object \"w_ram_aclr\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k_ram_in sha256_operative_block.vhd(152) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(152): used explicit default value for signal \"k_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 152 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_ram_in sha256_operative_block.vhd(155) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(155): used explicit default value for signal \"h_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 155 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc_ram_aclr sha256_operative_block.vhd(157) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(157): object \"hc_ram_aclr\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hc_ram_wren sha256_operative_block.vhd(157) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(157): used implicit default value for signal \"hc_ram_wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 157 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "word_id_reg_in sha256_operative_block.vhd(164) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(164): used explicit default value for signal \"word_id_reg_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_reg_in sha256_operative_block.vhd(165) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(165): used explicit default value for signal \"i_reg_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 165 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "len_reg_in sha256_operative_block.vhd(166) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(166): used implicit default value for signal \"len_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208840 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "k_bits_to_append_reg_in sha256_operative_block.vhd(167) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(167): used implicit default value for signal \"k_bits_to_append_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_words_count_reg_in sha256_operative_block.vhd(168) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(168): used implicit default value for signal \"data_words_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_bits_count_reg_in sha256_operative_block.vhd(169) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(169): used implicit default value for signal \"data_bits_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "total_size_reg_in sha256_operative_block.vhd(170) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(170): used implicit default value for signal \"total_size_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_module_of_512_reg_out sha256_operative_block.vhd(171) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(171): object \"is_module_of_512_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_module_of_512_reg_in sha256_operative_block.vhd(171) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(171): used implicit default value for signal \"is_module_of_512_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunks_count_reg_in sha256_operative_block.vhd(172) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(172): used implicit default value for signal \"chunks_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_chunks_count_reg_in sha256_operative_block.vhd(173) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(173): used implicit default value for signal \"max_chunks_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_reg_in sha256_operative_block.vhd(174) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(174): used implicit default value for signal \"aux_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 174 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208841 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunk_id_reg_in sha256_operative_block.vhd(175) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(175): used implicit default value for signal \"chunk_id_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208842 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b3_reg_in sha256_operative_block.vhd(176) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(176): used implicit default value for signal \"b3_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208842 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b2_reg_in sha256_operative_block.vhd(177) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(177): used implicit default value for signal \"b2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208842 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b1_reg_in sha256_operative_block.vhd(178) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(178): used implicit default value for signal \"b1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208843 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b0_reg_in sha256_operative_block.vhd(179) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(179): used implicit default value for signal \"b0_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208843 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_15_reg_in sha256_operative_block.vhd(180) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(180): used implicit default value for signal \"w_i_sub_15_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208843 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_2_reg_in sha256_operative_block.vhd(181) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(181): used implicit default value for signal \"w_i_sub_2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_16_reg_in sha256_operative_block.vhd(182) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(182): used implicit default value for signal \"w_i_sub_16_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_7_reg_in sha256_operative_block.vhd(183) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(183): used implicit default value for signal \"w_i_sub_7_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_reg_in sha256_operative_block.vhd(184) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(184): used implicit default value for signal \"s0_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_reg_in sha256_operative_block.vhd(185) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(185): used implicit default value for signal \"s1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_reg_in sha256_operative_block.vhd(186) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(186): used implicit default value for signal \"res_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 186 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208844 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_reg_in sha256_operative_block.vhd(188) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(188): used implicit default value for signal \"a_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_reg_in sha256_operative_block.vhd(189) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(189): used implicit default value for signal \"b_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 189 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_reg_in sha256_operative_block.vhd(190) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(190): used implicit default value for signal \"c_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_reg_in sha256_operative_block.vhd(191) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(191): used implicit default value for signal \"d_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e_reg_in sha256_operative_block.vhd(192) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(192): used implicit default value for signal \"e_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f_reg_in sha256_operative_block.vhd(193) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(193): used implicit default value for signal \"f_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_reg_in sha256_operative_block.vhd(194) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(194): used implicit default value for signal \"g_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 194 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h_reg_in sha256_operative_block.vhd(195) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(195): used implicit default value for signal \"h_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208845 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch_reg_in sha256_operative_block.vhd(197) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(197): used implicit default value for signal \"ch_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp1_reg_in sha256_operative_block.vhd(198) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(198): used implicit default value for signal \"temp1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maj_reg_in sha256_operative_block.vhd(199) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(199): used implicit default value for signal \"maj_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp2_reg_in sha256_operative_block.vhd(200) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(200): used implicit default value for signal \"temp2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 200 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_reg_in sha256_operative_block.vhd(202) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(202): used implicit default value for signal \"val_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "len_reg_load sha256_operative_block.vhd(208) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(208): used implicit default value for signal \"len_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "len_reg_clear sha256_operative_block.vhd(208) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(208): used implicit default value for signal \"len_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_reg_load sha256_operative_block.vhd(209) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(209): used implicit default value for signal \"i_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_reg_clear sha256_operative_block.vhd(209) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(209): used implicit default value for signal \"i_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "k_bits_to_append_reg_load sha256_operative_block.vhd(210) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(210): used implicit default value for signal \"k_bits_to_append_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208847 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "k_bits_to_append_reg_clear sha256_operative_block.vhd(210) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(210): used implicit default value for signal \"k_bits_to_append_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_words_count_reg_load sha256_operative_block.vhd(211) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(211): used implicit default value for signal \"data_words_count_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_words_count_reg_clear sha256_operative_block.vhd(211) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(211): used implicit default value for signal \"data_words_count_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_bits_count_reg_load sha256_operative_block.vhd(212) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(212): used implicit default value for signal \"data_bits_count_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 212 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_bits_count_reg_clear sha256_operative_block.vhd(212) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(212): used implicit default value for signal \"data_bits_count_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 212 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "total_size_reg_load sha256_operative_block.vhd(213) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(213): used implicit default value for signal \"total_size_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 213 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "total_size_reg_clear sha256_operative_block.vhd(213) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(213): used implicit default value for signal \"total_size_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 213 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_module_of_512_reg_load sha256_operative_block.vhd(214) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(214): used implicit default value for signal \"is_module_of_512_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 214 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_module_of_512_reg_clear sha256_operative_block.vhd(214) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(214): used implicit default value for signal \"is_module_of_512_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 214 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208848 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunks_count_reg_load sha256_operative_block.vhd(215) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(215): used implicit default value for signal \"chunks_count_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 215 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunks_count_reg_clear sha256_operative_block.vhd(215) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(215): used implicit default value for signal \"chunks_count_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 215 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_chunks_count_reg_load sha256_operative_block.vhd(216) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(216): used implicit default value for signal \"max_chunks_count_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 216 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_chunks_count_reg_clear sha256_operative_block.vhd(216) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(216): used implicit default value for signal \"max_chunks_count_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 216 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "word_id_reg_load sha256_operative_block.vhd(217) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(217): used implicit default value for signal \"word_id_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "word_id_reg_clear sha256_operative_block.vhd(217) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(217): used implicit default value for signal \"word_id_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_reg_load sha256_operative_block.vhd(218) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(218): used implicit default value for signal \"aux_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 218 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208849 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_reg_clear sha256_operative_block.vhd(218) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(218): used implicit default value for signal \"aux_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 218 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208850 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunk_id_reg_load sha256_operative_block.vhd(219) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(219): used implicit default value for signal \"chunk_id_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208850 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunk_id_reg_clear sha256_operative_block.vhd(219) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(219): used implicit default value for signal \"chunk_id_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208850 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b3_reg_load sha256_operative_block.vhd(221) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(221): used implicit default value for signal \"b3_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 221 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208850 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b3_reg_clear sha256_operative_block.vhd(221) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(221): used implicit default value for signal \"b3_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 221 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208850 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b2_reg_load sha256_operative_block.vhd(222) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(222): used implicit default value for signal \"b2_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b2_reg_clear sha256_operative_block.vhd(222) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(222): used implicit default value for signal \"b2_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b1_reg_load sha256_operative_block.vhd(223) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(223): used implicit default value for signal \"b1_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b1_reg_clear sha256_operative_block.vhd(223) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(223): used implicit default value for signal \"b1_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b0_reg_load sha256_operative_block.vhd(224) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(224): used implicit default value for signal \"b0_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b0_reg_clear sha256_operative_block.vhd(224) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(224): used implicit default value for signal \"b0_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_15_reg_load sha256_operative_block.vhd(225) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(225): used implicit default value for signal \"w_i_sub_15_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_15_reg_clear sha256_operative_block.vhd(225) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(225): used implicit default value for signal \"w_i_sub_15_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_2_reg_load sha256_operative_block.vhd(226) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(226): used implicit default value for signal \"w_i_sub_2_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 226 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_2_reg_clear sha256_operative_block.vhd(226) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(226): used implicit default value for signal \"w_i_sub_2_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 226 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_16_reg_load sha256_operative_block.vhd(227) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(227): used implicit default value for signal \"w_i_sub_16_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208851 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_16_reg_clear sha256_operative_block.vhd(227) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(227): used implicit default value for signal \"w_i_sub_16_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_7_reg_load sha256_operative_block.vhd(228) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(228): used implicit default value for signal \"w_i_sub_7_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 228 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_7_reg_clear sha256_operative_block.vhd(228) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(228): used implicit default value for signal \"w_i_sub_7_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 228 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_reg_load sha256_operative_block.vhd(229) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(229): used implicit default value for signal \"s0_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 229 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_reg_clear sha256_operative_block.vhd(229) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(229): used implicit default value for signal \"s0_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 229 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_reg_load sha256_operative_block.vhd(230) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(230): used implicit default value for signal \"s1_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 230 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208852 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_reg_clear sha256_operative_block.vhd(230) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(230): used implicit default value for signal \"s1_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 230 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_reg_load sha256_operative_block.vhd(231) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(231): used implicit default value for signal \"res_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_reg_clear sha256_operative_block.vhd(231) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(231): used implicit default value for signal \"res_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_reg_load sha256_operative_block.vhd(232) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(232): used implicit default value for signal \"a_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 232 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_reg_clear sha256_operative_block.vhd(232) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(232): used implicit default value for signal \"a_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 232 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_reg_load sha256_operative_block.vhd(233) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(233): used implicit default value for signal \"b_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 233 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_reg_clear sha256_operative_block.vhd(233) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(233): used implicit default value for signal \"b_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 233 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_reg_load sha256_operative_block.vhd(234) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(234): used implicit default value for signal \"c_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_reg_clear sha256_operative_block.vhd(234) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(234): used implicit default value for signal \"c_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_reg_load sha256_operative_block.vhd(235) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(235): used implicit default value for signal \"d_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 235 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_reg_clear sha256_operative_block.vhd(235) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(235): used implicit default value for signal \"d_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 235 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e_reg_load sha256_operative_block.vhd(236) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(236): used implicit default value for signal \"e_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 236 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e_reg_clear sha256_operative_block.vhd(236) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(236): used implicit default value for signal \"e_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 236 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f_reg_load sha256_operative_block.vhd(237) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(237): used implicit default value for signal \"f_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208853 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f_reg_clear sha256_operative_block.vhd(237) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(237): used implicit default value for signal \"f_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_reg_load sha256_operative_block.vhd(238) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(238): used implicit default value for signal \"g_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 238 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_reg_clear sha256_operative_block.vhd(238) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(238): used implicit default value for signal \"g_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 238 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h_reg_load sha256_operative_block.vhd(239) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(239): used implicit default value for signal \"h_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 239 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h_reg_clear sha256_operative_block.vhd(239) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(239): used implicit default value for signal \"h_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 239 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch_reg_load sha256_operative_block.vhd(240) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(240): used implicit default value for signal \"ch_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 240 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch_reg_clear sha256_operative_block.vhd(240) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(240): used implicit default value for signal \"ch_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 240 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp1_reg_load sha256_operative_block.vhd(241) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(241): used implicit default value for signal \"temp1_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 241 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp1_reg_clear sha256_operative_block.vhd(241) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(241): used implicit default value for signal \"temp1_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 241 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maj_reg_load sha256_operative_block.vhd(242) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(242): used implicit default value for signal \"maj_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 242 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maj_reg_clear sha256_operative_block.vhd(242) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(242): used implicit default value for signal \"maj_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 242 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp2_reg_load sha256_operative_block.vhd(243) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(243): used implicit default value for signal \"temp2_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 243 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp2_reg_clear sha256_operative_block.vhd(243) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(243): used implicit default value for signal \"temp2_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 243 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208854 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_reg_load sha256_operative_block.vhd(244) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(244): used implicit default value for signal \"val_reg_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_reg_clear sha256_operative_block.vhd(244) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(244): used implicit default value for signal \"val_reg_clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_shift_left_3 sha256_operative_block.vhd(251) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(251): object \"len_shift_left_3\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_add_1 sha256_operative_block.vhd(253) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(253): object \"i_add_1\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_add_1_add_k_bits_to_append_add_64 sha256_operative_block.vhd(257) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(257): object \"data_bits_count_add_1_add_k_bits_to_append_add_64\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_size_and_1ff sha256_operative_block.vhd(259) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(259): object \"total_size_and_1ff\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_size_shift_right_9 sha256_operative_block.vhd(260) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(260): object \"total_size_shift_right_9\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunks_count_higher_than_max_chunks_count sha256_operative_block.vhd(262) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(262): object \"chunks_count_higher_than_max_chunks_count\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "word_id_less_than_data_words_count sha256_operative_block.vhd(263) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(263): object \"word_id_less_than_data_words_count\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_words_count_sub_1 sha256_operative_block.vhd(265) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(265): object \"data_words_count_sub_1\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208855 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_less_than_64 sha256_operative_block.vhd(268) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(268): object \"i_less_than_64\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_less_than_16 sha256_operative_block.vhd(269) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(269): object \"i_less_than_16\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_less_than_18 sha256_operative_block.vhd(270) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(270): object \"i_less_than_18\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_less_than_4 sha256_operative_block.vhd(271) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(271): object \"i_less_than_4\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k_bits_to_append_add_1_shift_right_3 sha256_operative_block.vhd(279) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(279): object \"k_bits_to_append_add_1_shift_right_3\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_shift_right_24_and_ff sha256_operative_block.vhd(293) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(293): object \"data_bits_count_shift_right_24_and_ff\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_shift_right_16_and_ff sha256_operative_block.vhd(294) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(294): object \"data_bits_count_shift_right_16_and_ff\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208856 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_shift_right_8_and_ff sha256_operative_block.vhd(295) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(295): object \"data_bits_count_shift_right_8_and_ff\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_and_ff sha256_operative_block.vhd(297) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(297): object \"data_bits_count_and_ff\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunk_id_less_than_chunks_count sha256_operative_block.vhd(299) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(299): object \"chunk_id_less_than_chunks_count\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sub_15_rotate_right_7_xor_w_i_sub_15_rotate_right_18_xor_w_i_sub_15_shift_right_3 sha256_operative_block.vhd(312) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(312): object \"w_i_sub_15_rotate_right_7_xor_w_i_sub_15_rotate_right_18_xor_w_i_sub_15_shift_right_3\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sub_16_add_s0_add_w_i_sub_7_add_s1 sha256_operative_block.vhd(319) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(319): object \"w_i_sub_16_add_s0_add_w_i_sub_7_add_s1\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e_rotate_right_6_xor_e_rotate_right_11_xor_e_rotate_right_25 sha256_operative_block.vhd(324) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(324): object \"e_rotate_right_6_xor_e_rotate_right_11_xor_e_rotate_right_25\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e_and_f_xor_not_e_and_g sha256_operative_block.vhd(325) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(325): object \"e_and_f_xor_not_e_and_g\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208857 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_add_s1_add_ch_add_k_i_add_w_i sha256_operative_block.vhd(330) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(330): object \"h_add_s1_add_ch_add_k_i_add_w_i\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_rotate_right_2_xor_a_rotate_right_13_xor_a_rotate_right_22 sha256_operative_block.vhd(334) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(334): object \"a_rotate_right_2_xor_a_rotate_right_13_xor_a_rotate_right_22\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_and_b_xor_a_and_c_xor_b_and_c sha256_operative_block.vhd(335) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(335): object \"a_and_b_xor_a_and_c_xor_b_and_c\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0_add_maj sha256_operative_block.vhd(337) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(337): object \"s0_add_maj\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_add_temp1 sha256_operative_block.vhd(338) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(338): object \"d_add_temp1\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1_add_temp2 sha256_operative_block.vhd(339) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(339): object \"temp1_add_temp2\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sub_2_rotate_right_17_xor_w_i_sub_2_rotate_right_19_xor_w_i_sub_2_shift_right_10 sha256_operative_block.vhd(341) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(341): object \"w_i_sub_2_rotate_right_17_xor_w_i_sub_2_rotate_right_19_xor_w_i_sub_2_shift_right_10\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700274208858 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 32 sha256_operative_block.vhd(1772) " "VHDL expression error at sha256_operative_block.vhd(1772): expression has 8 elements, but must have 32 elements" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 1772 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1700274208945 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input1 sha256_operative_block.vhd(1768) " "VHDL error at sha256_operative_block.vhd(1768): formal port or parameter \"input1\" must have actual or default value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 1768 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1700274208945 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sha256_operative_block:sha256_operative_block_0 " "Can't elaborate user hierarchy \"sha256_operative_block:sha256_operative_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_operative_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700274208953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 160 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 160 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700274209052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 23:23:29 2023 " "Processing ended: Fri Nov 17 23:23:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700274209052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700274209052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700274209052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700274209052 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 160 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 160 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700274209633 ""}
