{"vcs1":{"timestamp_begin":1741085237.188570648, "rt":4.78, "ut":4.51, "st":0.22}}
{"vcselab":{"timestamp_begin":1741085242.049539491, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741085242.301785252, "rt":0.30, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741085236.878712495}
{"VCS_COMP_START_TIME": 1741085236.878712495}
{"VCS_COMP_END_TIME": 1741085242.677289256}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 346940}}
{"vcselab": {"peak_mem": 158212}}
