# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 13
attribute \src "dut.sv:2.1-18.13"
attribute \dynports 1
attribute \is_interface 1
attribute \hdlname "data_bus_if"
module $paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
end
attribute \src "dut.sv:2.1-18.13"
attribute \dynports 1
attribute \is_interface 1
attribute \hdlname "data_bus_if"
module $paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000
  parameter \WIDTH 16
end
attribute \top 1
attribute \src "dut.sv:30.1-75.10"
module \simple_interface
  attribute \src "dut.sv:31.25-31.27"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:32.25-32.27"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:33.25-33.27"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:31.29-31.31"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:32.29-32.31"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:33.29-33.31"
  wire width 16 input 8 \b3
  attribute \src "dut.sv:5.23-5.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus1.a
  attribute \src "dut.sv:6.23-6.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus1.b
  attribute \src "dut.sv:7.23-7.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus1.c
  attribute \is_interface 1
  wire \bus1_1
  attribute \src "dut.sv:5.23-5.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus2.a
  attribute \src "dut.sv:6.23-6.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus2.b
  attribute \src "dut.sv:7.23-7.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \bus2.c
  attribute \is_interface 1
  wire \bus2_1
  attribute \src "dut.sv:5.23-5.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 \bus3.a
  attribute \src "dut.sv:6.23-6.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 \bus3.b
  attribute \src "dut.sv:7.23-7.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 \bus3.c
  attribute \is_interface 1
  wire \bus3_1
  attribute \src "dut.sv:31.33-31.35"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:32.33-32.35"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:33.33-33.35"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:34.25-34.29"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:35.25-35.29"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:36.25-36.29"
  wire width 16 output 12 \out3
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst1
    connect \bus \bus1_1
    connect \out \out1
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst2
    connect \bus \bus2_1
    connect \out \out2
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000 \inst3
    connect \bus \bus3_1
    connect \out \out3
  end
  connect \bus1.a \a1
  connect \bus1.b \b1
  connect \bus1.c \c1
  connect \bus2.a \a2
  connect \bus2.b \b2
  connect \bus2.c \c2
  connect \bus3.a \a3
  connect \bus3.b \b3
  connect \bus3.c \c3
end
