Analysis & Synthesis report for DE1_SOC
Wed Apr 30 00:44:33 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC|picosoc_min:soc|picorv32:cpu|cpu_state
 12. State Machine - |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_wordsize
 13. State Machine - |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|state
 14. State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 15. State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_state
 16. State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next
 17. State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 18. State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 19. State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_state
 20. State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_next
 21. State Machine - |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 22. State Machine - |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ar1:auto_generated
 31. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated
 32. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated
 33. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated
 34. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated
 35. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0
 36. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux_001
 38. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 42. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated
 43. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p
 44. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p
 45. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram
 46. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr
 47. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp
 48. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp
 49. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp
 50. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13
 51. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr
 52. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp
 53. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp
 54. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 55. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16
 56. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 57. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 58. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 59. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 60. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 61. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 62. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 63. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 64. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 67. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 68. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_demux:cmd_demux
 71. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux
 72. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux_001
 73. Source assignments for picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 76. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 77. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 78. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 79. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated
 84. Source assignments for picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated
 85. Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated
 86. Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Source assignments for picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated
 89. Source assignments for picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated
 90. Source assignments for picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated
 91. Source assignments for picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated
 92. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated
 93. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated
 94. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated
 95. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller
 96. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 99. Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated
100. Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
101. Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
102. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SOC
103. Parameter Settings for User Entity Instance: picosoc_min:soc
104. Parameter Settings for User Entity Instance: picosoc_min:soc|picorv32:cpu
105. Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu
106. Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf
107. Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path
108. Parameter Settings for User Entity Instance: picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0
109. Parameter Settings for User Entity Instance: picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0
111. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0
113. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
114. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0
115. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0
117. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i
119. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator
120. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator
121. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
122. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent
123. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent
124. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
125. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
128. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router|memory_mm_interconnect_0_router_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001|memory_mm_interconnect_0_router_001_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002|memory_mm_interconnect_0_router_002_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
132. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
133. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter
136. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter
138. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
139. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller
140. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
141. Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
142. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
143. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
144. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
145. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master
146. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
147. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
148. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
149. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
150. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
151. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
152. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
153. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
154. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
155. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
156. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
157. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
158. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
159. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
160. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
161. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
162. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
163. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo
164. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p
165. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b
166. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto
167. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
168. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller
169. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
170. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
171. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator
172. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator
173. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator
174. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent
175. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent
176. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent
179. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router|output_io_mm_interconnect_0_router_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_002|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter
185. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
188. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
189. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller
190. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
191. Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
192. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
193. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
194. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
195. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
196. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
197. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
198. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
199. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
200. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
201. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
202. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
203. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
204. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
205. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
206. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
207. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
208. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
209. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo
210. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
211. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo
212. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller
213. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001
216. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
219. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0
220. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
221. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0
222. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
223. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0
224. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
225. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller
226. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0
229. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
230. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image
231. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram
232. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette
233. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram
234. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0
235. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
236. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0
237. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
238. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1
239. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
240. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2
241. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram
242. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller
243. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
244. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
245. Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|VGA_Controller:vga_inst
246. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0
247. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0
248. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
249. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
250. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod0
251. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div2
252. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod4
253. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div3
254. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod5
255. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod6
256. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div0
257. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod1
258. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div1
259. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod2
260. Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod3
261. altsyncram Parameter Settings by Entity Instance
262. dcfifo Parameter Settings by Entity Instance
263. scfifo Parameter Settings by Entity Instance
264. Port Connectivity Checks: "picosoc_min:soc|game_top:game|VGA_Controller:vga_inst"
265. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
266. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller"
267. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2"
268. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1"
269. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0"
270. Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat"
271. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0"
272. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_3:u_mask"
273. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette"
274. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data"
275. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image"
276. Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_1:u_image_data"
277. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0"
278. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data"
279. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
280. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller"
281. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0"
282. Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data"
283. Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0"
284. Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_index:u_palette_data2"
285. Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0"
286. Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_data:u_image_data2"
287. Port Connectivity Checks: "picosoc_min:soc|game_top:game"
288. Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
289. Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll"
290. Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll"
291. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001"
292. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
293. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller"
294. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo"
295. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
296. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo"
297. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
298. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
299. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
300. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0"
301. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0"
302. Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system"
303. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller"
304. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
305. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode"
306. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router|output_io_mm_interconnect_0_router_default_decode:the_default_decode"
307. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo"
308. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent"
309. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo"
310. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent"
311. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent"
312. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator"
313. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator"
314. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator"
315. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
316. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller"
317. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo"
318. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
319. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
320. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
321. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
322. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
323. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
324. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
325. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
326. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
327. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
328. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
329. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master"
330. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo"
331. Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo"
332. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
333. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller"
334. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter"
335. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
336. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter"
337. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
338. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002|memory_mm_interconnect_0_router_002_default_decode:the_default_decode"
339. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001|memory_mm_interconnect_0_router_001_default_decode:the_default_decode"
340. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router|memory_mm_interconnect_0_router_default_decode:the_default_decode"
341. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
342. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
343. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
344. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent"
345. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent"
346. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
347. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator"
348. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator"
349. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0"
350. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i"
351. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module"
352. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface"
353. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3"
354. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2"
355. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1"
356. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0"
357. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0"
358. Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory"
359. Port Connectivity Checks: "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0"
360. Port Connectivity Checks: "picosoc_min:soc|ROM:rom_inst"
361. Port Connectivity Checks: "picosoc_min:soc|vpu_zve32x:pico_vpu"
362. Port Connectivity Checks: "picosoc_min:soc|picorv32:cpu"
363. Port Connectivity Checks: "picosoc_min:soc"
364. Post-Synthesis Netlist Statistics for Top Partition
365. Elapsed Time Per Partition
366. Analysis & Synthesis Messages
367. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 30 00:44:33 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; DE1_SOC                                         ;
; Top-level Entity Name           ; DE1_SOC                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 7881                                            ;
; Total pins                      ; 162                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 3,157,760                                       ;
; Total DSP Blocks                ; 10                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 13                 ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 13          ;
;                            ;             ;
; Average used               ; 3.49        ;
; Maximum used               ; 13          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.2%      ;
;     Processor 3            ;  35.2%      ;
;     Processor 4            ;  35.2%      ;
;     Processor 5            ;  35.2%      ;
;     Processor 6            ;  35.2%      ;
;     Processor 7            ;  12.4%      ;
;     Processor 8            ;  10.4%      ;
;     Processor 9            ;  10.1%      ;
;     Processor 10           ;  10.0%      ;
;     Processor 11           ;  10.0%      ;
;     Processor 12           ;  10.0%      ;
;     Processor 13           ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library          ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; cheesehat_sprite/synthesis/cheesehat_sprite.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v                                                            ; cheesehat_sprite ;
; cheesehat_sprite/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_controller.v                                          ; cheesehat_sprite ;
; cheesehat_sprite/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_synchronizer.v                                        ; cheesehat_sprite ;
; cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v                                ; cheesehat_sprite ;
; cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v                                ; cheesehat_sprite ;
; cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v                                ; cheesehat_sprite ;
; data_mem_3/synthesis/data_mem_3.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/data_mem_3.v                                                                        ; data_mem_3       ;
; data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v                                            ; data_mem_3       ;
; data_mem_2/synthesis/data_mem_2.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/data_mem_2.v                                                                        ; data_mem_2       ;
; data_mem_2/synthesis/submodules/data_mem_2_palette.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v                                                     ; data_mem_2       ;
; data_mem_1/synthesis/data_mem_1.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/data_mem_1.v                                                                        ; data_mem_1       ;
; data_mem_1/synthesis/submodules/data_mem_1_image.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/submodules/data_mem_1_image.v                                                       ; data_mem_1       ;
; Audio_ips/synthesis/audio_system.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v                                                                       ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_reset_controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_controller.v                                                 ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_reset_synchronizer.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_synchronizer.v                                               ; audio_system     ;
; Audio_ips/synthesis/submodules/audio_system_audio_pll_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0.v                                                ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                               ; audio_system     ;
; Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v                                      ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                               ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_slow_clock_generator.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_slow_clock_generator.v                                          ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v                                           ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                                ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                                  ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                                ; audio_system     ;
; Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v                                   ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_audio_bit_counter.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_bit_counter.v                                             ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v                                         ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_audio_out_serializer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_out_serializer.v                                          ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_clock_edge.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_clock_edge.v                                                    ; audio_system     ;
; Audio_ips/synthesis/submodules/altera_up_sync_fifo.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_sync_fifo.v                                                     ; audio_system     ;
; Audio_ips/synthesis/submodules/audio_system_audio_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_0.v                                                    ; audio_system     ;
; obstacle/synthesis/obstacle_top.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle_top.v                                                                        ; obstacle_top     ;
; obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v                                            ; obstacle_top     ;
; VGA_controller.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv                                                                                        ;                  ;
; game_top.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv                                                                                              ;                  ;
; VGA/synthesis/VGA.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/VGA.v                                                                                      ; VGA              ;
; VGA/synthesis/submodules/VGA_video_pll_0.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0.v                                                               ; VGA              ;
; VGA/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                     ; VGA              ;
; VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v                                                     ; VGA              ;
; output_io/synthesis/output_io.v                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/output_io.v                                                                          ; output_io        ;
; output_io/synthesis/submodules/altera_reset_controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_controller.v                                                 ; output_io        ;
; output_io/synthesis/submodules/altera_reset_synchronizer.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_synchronizer.v                                               ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v                                             ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter.v                           ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv          ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_mux.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_mux.sv                                    ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_demux.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_demux.sv                                  ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_mux.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_mux.sv                                    ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_demux.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_demux.sv                                  ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_traffic_limiter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_traffic_limiter.sv                                          ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_pipeline_base.v                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_pipeline_base.v                                          ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv                                 ; output_io        ;
; output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv                                     ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_master_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_master_agent.sv                                             ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; output_io        ;
; output_io/synthesis/submodules/altera_merlin_master_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_master_translator.sv                                        ; output_io        ;
; output_io/synthesis/submodules/output_io_output_jtag_master.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v                                            ; output_io        ;
; output_io/synthesis/submodules/output_io_output_jtag_master_p2b_adapter.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_p2b_adapter.sv                               ; output_io        ;
; output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv                               ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_packets_to_master.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v                                         ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                       ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                       ; output_io        ;
; output_io/synthesis/submodules/output_io_output_jtag_master_timing_adt.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_timing_adt.sv                                ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v                                         ; output_io        ;
; output_io/synthesis/submodules/altera_jtag_dc_streaming.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v                                                ; output_io        ;
; output_io/synthesis/submodules/altera_jtag_sld_node.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_sld_node.v                                                    ; output_io        ;
; output_io/synthesis/submodules/altera_jtag_streaming.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v                                                   ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v                                          ; output_io        ;
; output_io/synthesis/submodules/altera_std_synchronizer_nocut.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_std_synchronizer_nocut.v                                           ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_idle_remover.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_idle_remover.v                                           ; output_io        ;
; output_io/synthesis/submodules/altera_avalon_st_idle_inserter.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_idle_inserter.v                                          ; output_io        ;
; output_io/synthesis/submodules/output_io_output_fifo.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v                                                   ; output_io        ;
; Audio_wrapper.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_wrapper.v                                                                                          ;                  ;
; vpu.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv                                                                                                   ;                  ;
; sdram Jtag test/sdram/synthesis/memory.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v                                                                 ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_controller.v                                     ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_synchronizer.v                                   ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v                                    ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter.v                  ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv                                ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_mux.sv                           ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_demux.sv                         ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_mux.sv                           ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_demux.sv                         ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                                ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                         ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv                        ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv                        ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv                            ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_agent.sv                                 ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_translator.sv                             ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_translator.sv                            ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v                                        ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                   ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v                                ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv                                              ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v                               ; memory           ;
; sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_inserter.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_inserter.v                              ; memory           ;
; ROM/synthesis/ROM.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/ROM.v                                                                                      ; ROM              ;
; ROM/synthesis/submodules/ROM_onchip_memory2_0.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v                                                          ; ROM              ;
; RAM/synthesis/RAM.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/RAM.v                                                                                      ; RAM              ;
; RAM/synthesis/submodules/RAM_onchip_memory2_0.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/submodules/RAM_onchip_memory2_0.v                                                          ; RAM              ;
; picosoc_min_v2.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v                                                                                         ;                  ;
; picorv32.v                                                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v                                                                                               ;                  ;
; memory_wrapper.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/memory_wrapper.sv                                                                                        ;                  ;
; DE1_SOC.v                                                                                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v                                                                                                ;                  ;
; background_index/synthesis/background_index.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/background_index.v                                                            ; background_index ;
; background_index/synthesis/submodules/background_index_onchip_memory2_0.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v                                ; background_index ;
; background_data/synthesis/background_data.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/background_data.v                                                              ; background_data  ;
; background_data/synthesis/submodules/background_data_onchip_memory2_0.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/submodules/background_data_onchip_memory2_0.v                                  ; background_data  ;
; obstacle/synthesis/obstacle.v                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle.v                                                                            ; obstacle         ;
; obstacle/synthesis/submodules/altera_reset_controller.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_controller.v                                                  ; obstacle         ;
; obstacle/synthesis/submodules/altera_reset_synchronizer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_synchronizer.v                                                ; obstacle         ;
; obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v                                                ; obstacle         ;
; altsyncram.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;                  ;
; stratix_ram_block.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;                  ;
; lpm_mux.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;                  ;
; lpm_decode.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;                  ;
; aglobal241.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                                                                       ;                  ;
; a_rdenreg.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;                  ;
; altrom.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                                                                           ;                  ;
; altram.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                                                                           ;                  ;
; altdpram.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;                  ;
; db/altsyncram_3ar1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3ar1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif                                                                                         ;                  ;
; db/altsyncram_mtm1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mtm1.tdf                                                                                   ;                  ;
; RAM_onchip_memory2_0.hex                                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM_onchip_memory2_0.hex                                                                                 ;                  ;
; altera_pll.v                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                         ;                  ;
; dcfifo.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                                                           ;                  ;
; lpm_counter.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                      ;                  ;
; lpm_add_sub.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;                  ;
; a_graycounter.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                                                    ;                  ;
; a_fefifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                                                         ;                  ;
; a_gray2bin.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                       ;                  ;
; dffpipe.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                          ;                  ;
; alt_sync_fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                    ;                  ;
; lpm_compare.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                      ;                  ;
; altsyncram_fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                  ;                  ;
; db/dcfifo_m282.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf                                                                                       ;                  ;
; db/a_gray2bin_c9b.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_gray2bin_c9b.tdf                                                                                    ;                  ;
; db/a_graycounter_bu6.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_graycounter_bu6.tdf                                                                                 ;                  ;
; db/a_graycounter_7cc.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_graycounter_7cc.tdf                                                                                 ;                  ;
; db/altsyncram_q5d1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_q5d1.tdf                                                                                   ;                  ;
; db/dffpipe_3dc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_3dc.tdf                                                                                       ;                  ;
; db/dffpipe_cd9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_cd9.tdf                                                                                       ;                  ;
; db/alt_synch_pipe_snl.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_snl.tdf                                                                                ;                  ;
; db/dffpipe_dd9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_dd9.tdf                                                                                       ;                  ;
; db/alt_synch_pipe_tnl.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_tnl.tdf                                                                                ;                  ;
; db/dffpipe_ed9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_ed9.tdf                                                                                       ;                  ;
; db/cmpr_tu5.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cmpr_tu5.tdf                                                                                          ;                  ;
; altera_std_synchronizer.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;                  ;
; sld_virtual_jtag_basic.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;                  ;
; sld_jtag_endpoint_adapter.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;                  ;
; scfifo.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;                  ;
; a_regfifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;                  ;
; a_dpfifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;                  ;
; a_i2fifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;                  ;
; a_fffifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;                  ;
; a_f2fifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;                  ;
; db/scfifo_9ba1.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/scfifo_9ba1.tdf                                                                                       ;                  ;
; db/a_dpfifo_s2a1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf                                                                                     ;                  ;
; db/altsyncram_r3i1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_r3i1.tdf                                                                                   ;                  ;
; db/cmpr_6l8.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cmpr_6l8.tdf                                                                                          ;                  ;
; db/cntr_h2b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_h2b.tdf                                                                                          ;                  ;
; db/cntr_u27.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_u27.tdf                                                                                          ;                  ;
; db/cntr_i2b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_i2b.tdf                                                                                          ;                  ;
; db/altsyncram_74p1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif                                ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif                                                                                      ;                  ;
; db/decode_3na.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/decode_3na.tdf                                                                                        ;                  ;
; db/mux_jhb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/mux_jhb.tdf                                                                                           ;                  ;
; db/altsyncram_qfr1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif                                                                                     ;                  ;
; db/altsyncram_dls1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif                                                                            ;                  ;
; db/altsyncram_e3t1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif                                                                        ;                  ;
; db/altsyncram_3jq1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3jq1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif                ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif                                                                      ;                  ;
; db/altsyncram_eus1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif                                                                       ;                  ;
; db/altsyncram_ljq1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif                ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif                                                                      ;                  ;
; db/altsyncram_mbq1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mbq1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif                                                                        ;                  ;
; db/altsyncram_1ns1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif                                                                         ;                  ;
; db/altsyncram_8cq1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf                                                                                   ;                  ;
; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif                                                                        ;                  ;
; sld_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld       ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/alt_sld_fab.v                                                                          ; alt_sld_fab      ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v                                                   ; alt_sld_fab      ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                            ; alt_sld_fab      ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                         ; alt_sld_fab      ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                       ; alt_sld_fab      ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                         ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;                  ;
; sld_rom_sr.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;                  ;
; db/altsyncram_40n1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_40n1.tdf                                                                                   ;                  ;
; db/altsyncram_egn1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_egn1.tdf                                                                                   ;                  ;
; db/decode_dla.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/decode_dla.tdf                                                                                        ;                  ;
; db/mux_chb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/mux_chb.tdf                                                                                           ;                  ;
; db/altsyncram_g0n1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_g0n1.tdf                                                                                   ;                  ;
; lpm_divide.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                       ;                  ;
; abs_divider.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                                      ;                  ;
; sign_div_unsign.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                  ;                  ;
; db/lpm_divide_h3m.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_h3m.tdf                                                                                    ;                  ;
; db/sign_div_unsign_klh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_klh.tdf                                                                               ;                  ;
; db/alt_u_div_eve.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_eve.tdf                                                                                     ;                  ;
; db/lpm_divide_nbm.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_nbm.tdf                                                                                    ;                  ;
; db/sign_div_unsign_tlh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_tlh.tdf                                                                               ;                  ;
; db/alt_u_div_00f.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_00f.tdf                                                                                     ;                  ;
; db/lpm_divide_n3m.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_n3m.tdf                                                                                    ;                  ;
; db/sign_div_unsign_qlh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_qlh.tdf                                                                               ;                  ;
; db/alt_u_div_qve.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_qve.tdf                                                                                     ;                  ;
; db/lpm_divide_kbm.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_kbm.tdf                                                                                    ;                  ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 8507           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 10663          ;
;     -- 7 input functions                    ; 363            ;
;     -- 6 input functions                    ; 4326           ;
;     -- 5 input functions                    ; 1179           ;
;     -- 4 input functions                    ; 851            ;
;     -- <=3 input functions                  ; 3944           ;
;                                             ;                ;
; Dedicated logic registers                   ; 7881           ;
;                                             ;                ;
; I/O pins                                    ; 162            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3157760        ;
;                                             ;                ;
; Total DSP Blocks                            ; 10             ;
;                                             ;                ;
; Total PLLs                                  ; 5              ;
;     -- PLLs                                 ; 5              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 7532           ;
; Total fan-out                               ; 92939          ;
; Average fan-out                             ; 4.71           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                      ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; |DE1_SOC                                                                                                                                ; 10663 (29)          ; 7881 (0)                  ; 3157760           ; 10         ; 162  ; 0            ; |DE1_SOC                                                                                                                                                                                                                                                                                                                                            ; DE1_SOC                                          ; work             ;
;    |picosoc_min:soc|                                                                                                                    ; 10542 (135)         ; 7804 (77)                 ; 3157760           ; 10         ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc                                                                                                                                                                                                                                                                                                                            ; picosoc_min                                      ; work             ;
;       |ROM:rom_inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst                                                                                                                                                                                                                                                                                                               ; ROM                                              ; ROM              ;
;          |ROM_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                         ; ROM_onchip_memory2_0                             ; ROM              ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                       ; work             ;
;                |altsyncram_3ar1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ar1:auto_generated                                                                                                                                                                                                                ; altsyncram_3ar1                                  ; work             ;
;       |VGA:VGA_pll|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll                                                                                                                                                                                                                                                                                                                ; VGA                                              ; VGA              ;
;          |VGA_video_pll_0:video_pll_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0                                                                                                                                                                                                                                                                                    ; VGA_video_pll_0                                  ; VGA              ;
;             |VGA_video_pll_0_video_pll:video_pll|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll                                                                                                                                                                                                                                                ; VGA_video_pll_0_video_pll                        ; VGA              ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                        ; altera_pll                                       ; work             ;
;       |game_top:game|                                                                                                                   ; 2533 (943)          ; 117 (43)                  ; 1935872           ; 2          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game                                                                                                                                                                                                                                                                                                              ; game_top                                         ; work             ;
;          |VGA_Controller:vga_inst|                                                                                                      ; 90 (90)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|VGA_Controller:vga_inst                                                                                                                                                                                                                                                                                      ; VGA_Controller                                   ; work             ;
;          |background_data:u_image_data2|                                                                                                ; 82 (0)              ; 6 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2                                                                                                                                                                                                                                                                                ; background_data                                  ; background_data  ;
;             |background_data_onchip_memory2_0:onchip_memory2_0|                                                                         ; 82 (0)              ; 6 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                              ; background_data_onchip_memory2_0                 ; background_data  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 82 (0)              ; 6 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                    ; altsyncram                                       ; work             ;
;                   |altsyncram_74p1:auto_generated|                                                                                      ; 82 (0)              ; 6 (6)                     ; 1843200           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated                                                                                                                                                                     ; altsyncram_74p1                                  ; work             ;
;                      |mux_jhb:mux2|                                                                                                     ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|mux_jhb:mux2                                                                                                                                                        ; mux_jhb                                          ; work             ;
;          |background_index:u_palette_data2|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2                                                                                                                                                                                                                                                                             ; background_index                                 ; background_index ;
;             |background_index_onchip_memory2_0:onchip_memory2_0|                                                                        ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                          ; background_index_onchip_memory2_0                ; background_index ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                ; altsyncram                                       ; work             ;
;                   |altsyncram_qfr1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated                                                                                                                                                                 ; altsyncram_qfr1                                  ; work             ;
;          |cheesehat_sprite:cheese_hat|                                                                                                  ; 3 (0)               ; 12 (0)                    ; 8704              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat                                                                                                                                                                                                                                                                                  ; cheesehat_sprite                                 ; cheesehat_sprite ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 3 (2)               ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller                                                                                                                                                                                                                                           ; altera_reset_controller                          ; cheesehat_sprite ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                         ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                            ; altera_reset_synchronizer                        ; cheesehat_sprite ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; altera_reset_synchronizer                        ; cheesehat_sprite ;
;             |cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                               ; cheesehat_sprite_onchip_memory2_0                ; cheesehat_sprite ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                       ; work             ;
;                   |altsyncram_mbq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated                                                                                                                                                                      ; altsyncram_mbq1                                  ; work             ;
;             |cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|                                                                        ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                               ; cheesehat_sprite_onchip_memory2_1                ; cheesehat_sprite ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                       ; work             ;
;                   |altsyncram_1ns1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated                                                                                                                                                                      ; altsyncram_1ns1                                  ; work             ;
;             |cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2                                                                                                                                                                                                                               ; cheesehat_sprite_onchip_memory2_2                ; cheesehat_sprite ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                       ; work             ;
;                   |altsyncram_8cq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated                                                                                                                                                                      ; altsyncram_8cq1                                  ; work             ;
;          |data_mem_1:u_image_data|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data                                                                                                                                                                                                                                                                                      ; data_mem_1                                       ; data_mem_1       ;
;             |data_mem_1_image:image|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image                                                                                                                                                                                                                                                               ; data_mem_1_image                                 ; data_mem_1       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                       ; work             ;
;                   |altsyncram_3jq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated                                                                                                                                                                                                      ; altsyncram_3jq1                                  ; work             ;
;          |data_mem_2:u_palette_data|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data                                                                                                                                                                                                                                                                                    ; data_mem_2                                       ; data_mem_2       ;
;             |data_mem_2_palette:palette|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette                                                                                                                                                                                                                                                         ; data_mem_2_palette                               ; data_mem_2       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                       ; work             ;
;                   |altsyncram_eus1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated                                                                                                                                                                                                ; altsyncram_eus1                                  ; work             ;
;          |data_mem_3:u_mask|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask                                                                                                                                                                                                                                                                                            ; data_mem_3                                       ; data_mem_3       ;
;             |data_mem_3_onchip_memory2_0:onchip_memory2_0|                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                               ; data_mem_3_onchip_memory2_0                      ; data_mem_3       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                       ; work             ;
;                   |altsyncram_ljq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated                                                                                                                                                                                      ; altsyncram_ljq1                                  ; work             ;
;          |lpm_divide:Div0|                                                                                                              ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div0                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_nbm:auto_generated|                                                                                             ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_nbm                                   ; work             ;
;                |sign_div_unsign_tlh:divider|                                                                                            ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_tlh                              ; work             ;
;                   |alt_u_div_00f:divider|                                                                                               ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                                                                                                                                                                              ; alt_u_div_00f                                    ; work             ;
;          |lpm_divide:Div1|                                                                                                              ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div1                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_kbm:auto_generated|                                                                                             ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_kbm                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Div2|                                                                                                              ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div2                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_nbm:auto_generated|                                                                                             ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div2|lpm_divide_nbm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_nbm                                   ; work             ;
;                |sign_div_unsign_tlh:divider|                                                                                            ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div2|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_tlh                              ; work             ;
;                   |alt_u_div_00f:divider|                                                                                               ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div2|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                                                                                                                                                                              ; alt_u_div_00f                                    ; work             ;
;          |lpm_divide:Div3|                                                                                                              ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div3                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_kbm:auto_generated|                                                                                             ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div3|lpm_divide_kbm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_kbm                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod0|                                                                                                              ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod0                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_h3m:auto_generated|                                                                                             ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_h3m                                   ; work             ;
;                |sign_div_unsign_klh:divider|                                                                                            ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_klh                              ; work             ;
;                   |alt_u_div_eve:divider|                                                                                               ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                              ; alt_u_div_eve                                    ; work             ;
;          |lpm_divide:Mod1|                                                                                                              ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod1                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod1|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod2|                                                                                                              ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod2                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod2|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 126 (126)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod3|                                                                                                              ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod3                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod3|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod4|                                                                                                              ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod4                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod4|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod5|                                                                                                              ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod5                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod5|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 126 (126)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |lpm_divide:Mod6|                                                                                                              ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod6                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work             ;
;             |lpm_divide_n3m:auto_generated|                                                                                             ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod6|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n3m                                   ; work             ;
;                |sign_div_unsign_qlh:divider|                                                                                            ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod6|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_qlh                              ; work             ;
;                   |alt_u_div_qve:divider|                                                                                               ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|lpm_divide:Mod6|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                              ; alt_u_div_qve                                    ; work             ;
;          |obstacle:Obstacle_data|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data                                                                                                                                                                                                                                                                                       ; obstacle                                         ; obstacle         ;
;             |obstacle_onchip_memory2_0:onchip_memory2_0|                                                                                ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                            ; obstacle_onchip_memory2_0                        ; obstacle         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                                       ; work             ;
;                   |altsyncram_dls1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated                                                                                                                                                                                   ; altsyncram_dls1                                  ; work             ;
;          |obstacle_top:obstacle_top_data|                                                                                               ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data                                                                                                                                                                                                                                                                               ; obstacle_top                                     ; obstacle_top     ;
;             |obstacle_top_onchip_memory2_0:onchip_memory2_0|                                                                            ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                ; obstacle_top_onchip_memory2_0                    ; obstacle_top     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                       ; work             ;
;                   |altsyncram_e3t1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated                                                                                                                                                                       ; altsyncram_e3t1                                  ; work             ;
;       |input_audio:input_io|                                                                                                            ; 499 (3)             ; 408 (19)                  ; 1056896           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io                                                                                                                                                                                                                                                                                                       ; input_audio                                      ; work             ;
;          |audio_system:u_audio_system|                                                                                                  ; 496 (0)             ; 389 (0)                   ; 1056896           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system                                                                                                                                                                                                                                                                           ; audio_system                                     ; audio_system     ;
;             |altera_avalon_sc_fifo:audio_final_fifo|                                                                                    ; 126 (70)            ; 55 (52)                   ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; audio_system     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 56 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work             ;
;                   |altsyncram_egn1:auto_generated|                                                                                      ; 56 (0)              ; 3 (3)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated                                                                                                                                                                                ; altsyncram_egn1                                  ; work             ;
;                      |decode_dla:decode2|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated|decode_dla:decode2                                                                                                                                                             ; decode_dla                                       ; work             ;
;                      |mux_chb:mux3|                                                                                                     ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated|mux_chb:mux3                                                                                                                                                                   ; mux_chb                                          ; work             ;
;             |altera_avalon_sc_fifo:audio_sc_fifo|                                                                                       ; 13 (13)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; audio_system     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ; altsyncram                                       ; work             ;
;                   |altsyncram_40n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                   ; altsyncram_40n1                                  ; work             ;
;             |altera_reset_controller:rst_controller_001|                                                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                ; altera_reset_controller                          ; audio_system     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                     ; altera_reset_synchronizer                        ; audio_system     ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                    ; altera_reset_controller                          ; audio_system     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                         ; altera_reset_synchronizer                        ; audio_system     ;
;             |audio_system_audio_0:audio_0|                                                                                              ; 234 (7)             ; 195 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0                                                                                                                                                                                                                                              ; audio_system_audio_0                             ; audio_system     ;
;                |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                  ; 110 (5)             ; 104 (32)                  ; 4096              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                        ; altera_up_audio_in_deserializer                  ; audio_system     ;
;                   |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                   ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                      ; altera_up_audio_bit_counter                      ; audio_system     ;
;                   |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                      ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                         ; altera_up_sync_fifo                              ; audio_system     ;
;                      |scfifo:Sync_FIFO|                                                                                                 ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                        ; scfifo                                           ; work             ;
;                         |scfifo_9ba1:auto_generated|                                                                                    ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                             ; scfifo_9ba1                                      ; work             ;
;                            |a_dpfifo_s2a1:dpfifo|                                                                                       ; 47 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                        ; a_dpfifo_s2a1                                    ; work             ;
;                               |altsyncram_r3i1:FIFOram|                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                ; altsyncram_r3i1                                  ; work             ;
;                               |cntr_h2b:rd_ptr_msb|                                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                    ; cntr_h2b                                         ; work             ;
;                               |cntr_i2b:wr_ptr|                                                                                         ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                        ; cntr_i2b                                         ; work             ;
;                               |cntr_u27:usedw_counter|                                                                                  ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                 ; cntr_u27                                         ; work             ;
;                   |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                     ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                        ; altera_up_sync_fifo                              ; audio_system     ;
;                      |scfifo:Sync_FIFO|                                                                                                 ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                       ; scfifo                                           ; work             ;
;                         |scfifo_9ba1:auto_generated|                                                                                    ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                            ; scfifo_9ba1                                      ; work             ;
;                            |a_dpfifo_s2a1:dpfifo|                                                                                       ; 48 (26)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                       ; a_dpfifo_s2a1                                    ; work             ;
;                               |altsyncram_r3i1:FIFOram|                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                               ; altsyncram_r3i1                                  ; work             ;
;                               |cntr_h2b:rd_ptr_msb|                                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                   ; cntr_h2b                                         ; work             ;
;                               |cntr_i2b:wr_ptr|                                                                                         ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                       ; cntr_i2b                                         ; work             ;
;                               |cntr_u27:usedw_counter|                                                                                  ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                ; cntr_u27                                         ; work             ;
;                |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                    ; 116 (35)            ; 83 (26)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                          ; altera_up_audio_out_serializer                   ; audio_system     ;
;                   |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                     ; 33 (0)              ; 24 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                          ; altera_up_sync_fifo                              ; audio_system     ;
;                      |scfifo:Sync_FIFO|                                                                                                 ; 33 (0)              ; 24 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                         ; scfifo                                           ; work             ;
;                         |scfifo_9ba1:auto_generated|                                                                                    ; 33 (0)              ; 24 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                              ; scfifo_9ba1                                      ; work             ;
;                            |a_dpfifo_s2a1:dpfifo|                                                                                       ; 33 (17)             ; 24 (11)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                         ; a_dpfifo_s2a1                                    ; work             ;
;                               |altsyncram_r3i1:FIFOram|                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                 ; altsyncram_r3i1                                  ; work             ;
;                               |cmpr_6l8:three_comparison|                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison                                               ; cmpr_6l8                                         ; work             ;
;                               |cntr_h2b:rd_ptr_msb|                                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                     ; cntr_h2b                                         ; work             ;
;                               |cntr_u27:usedw_counter|                                                                                  ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                  ; cntr_u27                                         ; work             ;
;                   |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                    ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                         ; altera_up_sync_fifo                              ; audio_system     ;
;                      |scfifo:Sync_FIFO|                                                                                                 ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                        ; scfifo                                           ; work             ;
;                         |scfifo_9ba1:auto_generated|                                                                                    ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                             ; scfifo_9ba1                                      ; work             ;
;                            |a_dpfifo_s2a1:dpfifo|                                                                                       ; 48 (26)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                        ; a_dpfifo_s2a1                                    ; work             ;
;                               |altsyncram_r3i1:FIFOram|                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                ; altsyncram_r3i1                                  ; work             ;
;                               |cntr_h2b:rd_ptr_msb|                                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                    ; cntr_h2b                                         ; work             ;
;                               |cntr_i2b:wr_ptr|                                                                                         ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                        ; cntr_i2b                                         ; work             ;
;                               |cntr_u27:usedw_counter|                                                                                  ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                 ; cntr_u27                                         ; work             ;
;                |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                              ; altera_up_clock_edge                             ; audio_system     ;
;                |altera_up_clock_edge:Bit_Clock_Edges|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                         ; altera_up_clock_edge                             ; audio_system     ;
;                |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                              ; altera_up_clock_edge                             ; audio_system     ;
;             |audio_system_audio_and_video_config_0:audio_and_video_config_0|                                                            ; 123 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                            ; audio_system_audio_and_video_config_0            ; audio_system     ;
;                |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                      ; 11 (11)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                          ; altera_up_av_config_auto_init                    ; audio_system     ;
;                |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                      ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                          ; altera_up_av_config_auto_init_ob_de1_soc         ; audio_system     ;
;                   |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                             ; altera_up_av_config_auto_init_ob_adv7180         ; audio_system     ;
;                |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                        ; 95 (79)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                            ; altera_up_av_config_serial_bus_controller        ; audio_system     ;
;                   |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                        ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                               ; altera_up_slow_clock_generator                   ; audio_system     ;
;             |audio_system_audio_pll_0:audio_pll_0|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                      ; audio_system_audio_pll_0                         ; audio_system     ;
;                |audio_system_audio_pll_0_audio_pll:audio_pll|                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                         ; audio_system_audio_pll_0_audio_pll               ; audio_system     ;
;                   |altera_pll:altera_pll_i|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                 ; altera_pll                                       ; work             ;
;       |memory_wrapper:full_memory|                                                                                                      ; 472 (167)           ; 350 (0)                   ; 131200            ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory                                                                                                                                                                                                                                                                                                 ; memory_wrapper                                   ; work             ;
;          |RAM:ram_inst0|                                                                                                                ; 3 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0                                                                                                                                                                                                                                                                                   ; RAM                                              ; RAM              ;
;             |RAM_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 3 (3)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                             ; RAM_onchip_memory2_0                             ; RAM              ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_mtm1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated                                                                                                                                                                                    ; altsyncram_mtm1                                  ; work             ;
;          |RAM:ram_inst1|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1                                                                                                                                                                                                                                                                                   ; RAM                                              ; RAM              ;
;             |RAM_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                             ; RAM_onchip_memory2_0                             ; RAM              ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_mtm1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated                                                                                                                                                                                    ; altsyncram_mtm1                                  ; work             ;
;          |RAM:ram_inst2|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2                                                                                                                                                                                                                                                                                   ; RAM                                              ; RAM              ;
;             |RAM_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                             ; RAM_onchip_memory2_0                             ; RAM              ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_mtm1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated                                                                                                                                                                                    ; altsyncram_mtm1                                  ; work             ;
;          |RAM:ram_inst3|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3                                                                                                                                                                                                                                                                                   ; RAM                                              ; RAM              ;
;             |RAM_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                             ; RAM_onchip_memory2_0                             ; RAM              ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_mtm1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated                                                                                                                                                                                    ; altsyncram_mtm1                                  ; work             ;
;          |memory:sdram_interface|                                                                                                       ; 299 (0)             ; 350 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface                                                                                                                                                                                                                                                                          ; memory                                           ; memory           ;
;             |Sdram_wrapper:sdram_wrapper_0|                                                                                             ; 5 (5)               ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0                                                                                                                                                                                                                                            ; Sdram_wrapper                                    ; memory           ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                   ; altera_reset_controller                          ; memory           ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                        ; altera_reset_synchronizer                        ; memory           ;
;             |memory_mm_interconnect_0:mm_interconnect_0|                                                                                ; 79 (0)              ; 47 (0)                    ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                               ; memory_mm_interconnect_0                         ; memory           ;
;                |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                       ; 13 (13)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                              ; altera_avalon_sc_fifo                            ; memory           ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                         ; altsyncram                                       ; work             ;
;                      |altsyncram_40n1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                          ; altsyncram_40n1                                  ; work             ;
;                |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                         ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                ; altera_avalon_sc_fifo                            ; memory           ;
;                |altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent|                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent                                                                                                                                                                ; altera_merlin_master_agent                       ; memory           ;
;                |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                     ; altera_merlin_slave_agent                        ; memory           ;
;                |memory_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 47 (45)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                      ; memory_mm_interconnect_0_cmd_mux                 ; memory           ;
;                   |altera_merlin_arbitrator:arb|                                                                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                         ; altera_merlin_arbitrator                         ; memory           ;
;                |memory_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                  ; memory_mm_interconnect_0_rsp_demux               ; memory           ;
;             |memory_new_sdram_controller_0:new_sdram_controller_0|                                                                      ; 215 (167)           ; 239 (153)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                     ; memory_new_sdram_controller_0                    ; memory           ;
;                |memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|                  ; 48 (48)             ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module                                                                                                               ; memory_new_sdram_controller_0_input_efifo_module ; memory           ;
;             |memory_sys_sdram_pll:sys_sdram_pll|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll                                                                                                                                                                                                                                       ; memory_sys_sdram_pll                             ; memory           ;
;                |memory_sys_sdram_pll_sys_pll:sys_pll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll                                                                                                                                                                                                  ; memory_sys_sdram_pll_sys_pll                     ; memory           ;
;                   |altera_pll:altera_pll_i|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                          ; altera_pll                                       ; work             ;
;       |output_io:out_fifo|                                                                                                              ; 720 (0)             ; 594 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo                                                                                                                                                                                                                                                                                                         ; output_io                                        ; output_io        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                          ; output_io        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; output_io        ;
;          |output_io_mm_interconnect_0:mm_interconnect_0|                                                                                ; 60 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                           ; output_io_mm_interconnect_0                      ; output_io        ;
;             |altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; output_io        ;
;             |altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|                                                                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; output_io        ;
;             |altera_merlin_master_agent:output_jtag_master_master_agent|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent                                                                                                                                                                                                ; altera_merlin_master_agent                       ; output_io        ;
;             |altera_merlin_slave_agent:output_fifo_out_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; output_io        ;
;             |altera_merlin_slave_agent:output_fifo_out_csr_agent|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; output_io        ;
;             |altera_merlin_slave_translator:output_fifo_out_csr_translator|                                                             ; 7 (7)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; output_io        ;
;             |altera_merlin_slave_translator:output_fifo_out_translator|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; output_io        ;
;             |altera_merlin_traffic_limiter:output_jtag_master_master_limiter|                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter                                                                                                                                                                                           ; altera_merlin_traffic_limiter                    ; output_io        ;
;             |output_io_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                           ; output_io_mm_interconnect_0_cmd_demux            ; output_io        ;
;             |output_io_mm_interconnect_0_router:router|                                                                                 ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router                                                                                                                                                                                                                 ; output_io_mm_interconnect_0_router               ; output_io        ;
;             |output_io_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                               ; output_io_mm_interconnect_0_rsp_mux              ; output_io        ;
;          |output_io_output_fifo:output_fifo|                                                                                            ; 105 (0)             ; 107 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo                                                                                                                                                                                                                                                                       ; output_io_output_fifo                            ; output_io        ;
;             |output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|                                                       ; 105 (54)            ; 107 (36)                  ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                   ; output_io_output_fifo_dcfifo_with_controls       ; output_io        ;
;                |altera_std_synchronizer:wrdreq_sync_i|                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                             ; altera_std_synchronizer                          ; work             ;
;                |output_io_output_fifo_dual_clock_fifo:the_dcfifo|                                                                       ; 51 (3)              ; 67 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo                                                                                                                                                  ; output_io_output_fifo_dual_clock_fifo            ; output_io        ;
;                   |dcfifo:dual_clock_fifo|                                                                                              ; 48 (0)              ; 67 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                           ; dcfifo                                           ; work             ;
;                      |dcfifo_m282:auto_generated|                                                                                       ; 48 (13)             ; 67 (15)                   ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated                                                                                                ; dcfifo_m282                                      ; work             ;
;                         |a_gray2bin_c9b:rdptr_g_gray2bin|                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rdptr_g_gray2bin                                                                ; a_gray2bin_c9b                                   ; work             ;
;                         |a_gray2bin_c9b:rs_dgwp_gray2bin|                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rs_dgwp_gray2bin                                                                ; a_gray2bin_c9b                                   ; work             ;
;                         |a_gray2bin_c9b:wrptr_g_gray2bin|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin                                                                ; a_gray2bin_c9b                                   ; work             ;
;                         |a_gray2bin_c9b:ws_dgrp_gray2bin|                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:ws_dgrp_gray2bin                                                                ; a_gray2bin_c9b                                   ; work             ;
;                         |a_graycounter_7cc:wrptr_g1p|                                                                                   ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                    ; a_graycounter_7cc                                ; work             ;
;                         |a_graycounter_bu6:rdptr_g1p|                                                                                   ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                    ; a_graycounter_bu6                                ; work             ;
;                         |alt_synch_pipe_snl:rs_dgwp|                                                                                    ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                     ; alt_synch_pipe_snl                               ; work             ;
;                            |dffpipe_dd9:dffpipe13|                                                                                      ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13                                               ; dffpipe_dd9                                      ; work             ;
;                         |alt_synch_pipe_tnl:ws_dgrp|                                                                                    ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                     ; alt_synch_pipe_tnl                               ; work             ;
;                            |dffpipe_ed9:dffpipe16|                                                                                      ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16                                               ; dffpipe_ed9                                      ; work             ;
;                         |altsyncram_q5d1:fifo_ram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram                                                                       ; altsyncram_q5d1                                  ; work             ;
;                         |cmpr_tu5:rdempty_eq_comp|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                       ; cmpr_tu5                                         ; work             ;
;                         |cmpr_tu5:rdfull_eq_comp|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdfull_eq_comp                                                                        ; cmpr_tu5                                         ; work             ;
;                         |cmpr_tu5:wrfull_eq_comp|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:wrfull_eq_comp                                                                        ; cmpr_tu5                                         ; work             ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr                                                                             ; dffpipe_3dc                                      ; work             ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr                                                                             ; dffpipe_3dc                                      ; work             ;
;                         |dffpipe_cd9:rs_brp|                                                                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp                                                                             ; dffpipe_cd9                                      ; work             ;
;                         |dffpipe_cd9:rs_bwp|                                                                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp                                                                             ; dffpipe_cd9                                      ; work             ;
;                         |dffpipe_cd9:ws_brp|                                                                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp                                                                             ; dffpipe_cd9                                      ; work             ;
;                         |dffpipe_cd9:ws_bwp|                                                                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp                                                                             ; dffpipe_cd9                                      ; work             ;
;          |output_io_output_jtag_master:output_jtag_master|                                                                              ; 555 (0)             ; 461 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master                                                                                                                                                                                                                                                         ; output_io_output_jtag_master                     ; output_io        ;
;             |altera_avalon_packets_to_master:transacto|                                                                                 ; 211 (0)             ; 144 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                               ; altera_avalon_packets_to_master                  ; output_io        ;
;                |packets_to_master:p2m|                                                                                                  ; 211 (211)           ; 144 (144)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                         ; packets_to_master                                ; output_io        ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; output_io        ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                       ; work             ;
;                   |altsyncram_g0n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                          ; altsyncram_g0n1                                  ; work             ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                     ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets                ; output_io        ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                          ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                        ; altera_avalon_st_jtag_interface                  ; output_io        ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                      ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                      ; altera_jtag_dc_streaming                         ; output_io        ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                         ; 8 (3)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                          ; altera_avalon_st_clock_crosser                   ; output_io        ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                              ; altera_avalon_st_pipeline_base                   ; output_io        ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                     ; altera_std_synchronizer_nocut                    ; output_io        ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                     ; altera_std_synchronizer_nocut                    ; output_io        ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                              ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                               ; altera_jtag_src_crosser                          ; output_io        ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                       ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                    ; altera_jtag_control_signal_crosser               ; output_io        ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer               ; altera_std_synchronizer                          ; work             ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                ; 268 (260)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                 ; altera_jtag_streaming                            ; output_io        ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                     ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                    ; altera_avalon_st_idle_inserter                   ; output_io        ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                       ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                      ; altera_avalon_st_idle_remover                    ; output_io        ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                        ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                               ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                       ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                            ; altera_std_synchronizer                          ; work             ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                 ; altera_std_synchronizer                          ; work             ;
;                |altera_jtag_sld_node:node|                                                                                              ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                              ; altera_jtag_sld_node                             ; output_io        ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                            ; sld_virtual_jtag_basic                           ; work             ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                     ; 25 (25)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes                ; output_io        ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; altera_reset_controller                          ; output_io        ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                       ; altera_reset_synchronizer                        ; output_io        ;
;       |picorv32:cpu|                                                                                                                    ; 1560 (1560)         ; 1589 (1589)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|picorv32:cpu                                                                                                                                                                                                                                                                                                               ; picorv32                                         ; work             ;
;       |vpu_zve32x:pico_vpu|                                                                                                             ; 4623 (810)          ; 4669 (573)                ; 0                 ; 8          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu                                                                                                                                                                                                                                                                                                        ; vpu_zve32x                                       ; work             ;
;          |valupath:alu_path|                                                                                                            ; 955 (955)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path                                                                                                                                                                                                                                                                                      ; valupath                                         ; work             ;
;          |vregfile:rf|                                                                                                                  ; 2858 (2858)         ; 4096 (4096)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf                                                                                                                                                                                                                                                                                            ; vregfile                                         ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                          ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                      ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                      ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (55)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                     ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                       ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                   ; altera_sld       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------------------------+
; picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ar1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif                    ;
; picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Single Port      ; 307200       ; 8            ; --           ; --           ; 2457600 ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif                 ;
; picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif                ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif   ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif    ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif   ;
; picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif ;
; picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif  ;
; picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192    ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif ;
; picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif       ;
; picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536   ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; RAM_onchip_memory2_0.hex                                                                  ;
; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; RAM_onchip_memory2_0.hex                                                                  ;
; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; RAM_onchip_memory2_0.hex                                                                  ;
; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; RAM_onchip_memory2_0.hex                                                                  ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                                                                      ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                                                                                      ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 2           ;
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 4           ;
; Total number of DSP blocks        ; 10          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 6           ;
; Fixed Point Mixed Sign Multiplier ; 8           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File             ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                             ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll                                                                                                                                                                                                                                         ; VGA.qsys                    ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll                                                                                                                                                                         ; VGA.qsys                    ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0                                                                                                                                                                                                            ; RAM.qsys                    ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                      ; RAM.qsys                    ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1                                                                                                                                                                                                            ; RAM.qsys                    ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                      ; RAM.qsys                    ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2                                                                                                                                                                                                            ; RAM.qsys                    ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                      ; RAM.qsys                    ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3                                                                                                                                                                                                            ; RAM.qsys                    ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                      ; RAM.qsys                    ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface                                                                                                                                                                                                   ; sdram Jtag test/memory.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0                                                                                                                                                        ; sdram Jtag test/memory.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                           ; sdram Jtag test/memory.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                           ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                       ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                               ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent                                                                                                    ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter                                                                                       ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter                                                                                       ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator                                                                                          ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                              ; sdram Jtag test/memory.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                       ; sdram Jtag test/memory.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                         ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                    ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                    ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router                                                                                                                 ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001                                                                                                         ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002                                                                                                         ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                           ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                               ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                           ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent                                                                                         ; sdram Jtag test/memory.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator                                                                               ; sdram Jtag test/memory.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                              ; sdram Jtag test/memory.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller                                                                                                                                                            ; sdram Jtag test/memory.qsys ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll                                                                                                                           ; sdram Jtag test/memory.qsys ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data                                                                                                                                                                                                                ; obstacle.qsys               ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                     ; obstacle.qsys               ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller                                                                                                                                                                         ; obstacle.qsys               ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat                                                                                                                                                                                                           ; cheesehat_sprite.qsys       ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0                                                                                                                                                        ; cheesehat_sprite.qsys       ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1                                                                                                                                                        ; cheesehat_sprite.qsys       ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2                                                                                                                                                        ; cheesehat_sprite.qsys       ;
; Altera ; altera_reset_controller            ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller                                                                                                                                                                    ; cheesehat_sprite.qsys       ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data                                                                                                                                                                                                        ; obstacle_top.qsys           ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0                                                                                                                                                         ; obstacle_top.qsys           ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data                                                                                                                                                                                                               ; data_mem_1.qsys             ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image                                                                                                                                                                                        ; data_mem_1.qsys             ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2                                                                                                                                                                                                         ; background_data.qsys        ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0                                                                                                                                                       ; background_data.qsys        ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask                                                                                                                                                                                                                     ; data_mem_3.qsys             ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                        ; data_mem_3.qsys             ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data                                                                                                                                                                                                             ; data_mem_2.qsys             ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette                                                                                                                                                                                  ; data_mem_2.qsys             ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2                                                                                                                                                                                                      ; background_index.qsys       ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0                                                                                                                                                   ; background_index.qsys       ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system                                                                                                                                                                                                    ; audio_system.qsys           ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo                                                                                                                                                             ; audio_system.qsys           ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll                                                                                                                  ; audio_system.qsys           ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo                                                                                                                                                                ; audio_system.qsys           ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller                                                                                                                                                             ; audio_system.qsys           ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001                                                                                                                                                         ; audio_system.qsys           ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo                                                                                                                                                                                                                                  ; output_io.qsys              ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                    ; output_io.qsys              ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                      ; output_io.qsys              ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                ; output_io.qsys              ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                  ; output_io.qsys              ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                        ; output_io.qsys              ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent                                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo                                                                                                                               ; output_io.qsys              ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent                                                                                                                                ; output_io.qsys              ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo                                                                                                                           ; output_io.qsys              ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator                                                                                                                      ; output_io.qsys              ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator                                                                                                                          ; output_io.qsys              ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent                                                                                                                         ; output_io.qsys              ;
; Altera ; altera_merlin_traffic_limiter      ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator                                                                                                               ; output_io.qsys              ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router                                                                                                                                          ; output_io.qsys              ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001                                                                                                                                  ; output_io.qsys              ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_002                                                                                                                                  ; output_io.qsys              ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                    ; output_io.qsys              ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                ; output_io.qsys              ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                        ; output_io.qsys              ;
; Altera ; altera_avalon_fifo                 ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo                                                                                                                                                                                                ; output_io.qsys              ;
; Altera ; altera_jtag_avalon_master          ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master                                                                                                                                                                                  ; output_io.qsys              ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                            ; output_io.qsys              ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_b2p_adapter:b2p_adapter                                                                                                                             ; output_io.qsys              ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                       ; output_io.qsys              ;
; Altera ; altera_jtag_dc_streaming           ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                 ; output_io.qsys              ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                            ; output_io.qsys              ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_p2b_adapter:p2b_adapter                                                                                                                             ; output_io.qsys              ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller                                                                                                                                           ; output_io.qsys              ;
; Altera ; timing_adapter                     ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_timing_adt:timing_adt                                                                                                                               ; output_io.qsys              ;
; Altera ; altera_avalon_packets_to_master    ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                        ; output_io.qsys              ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller                                                                                                                                                                                           ; output_io.qsys              ;
; N/A    ; Qsys                               ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst                                                                                                                                                                                                                                        ; ROM.qsys                    ;
; Altera ; altera_avalon_onchip_memory2       ; 24.1    ; N/A          ; N/A          ; |DE1_SOC|picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                  ; ROM.qsys                    ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|picorv32:cpu|cpu_state                                                                                                                                                                                            ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_wordsize    ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01 ;
+-----------------+-----------------+-----------------+-----------------+
; mem_wordsize.00 ; 0               ; 0               ; 0               ;
; mem_wordsize.01 ; 1               ; 0               ; 1               ;
; mem_wordsize.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|state                           ;
+-----------------+--------------+---------------+--------------+------------+-----------------+
; Name            ; state.MEMORY ; state.EXECUTE ; state.DECODE ; state.IDLE ; state.WRITEBACK ;
+-----------------+--------------+---------------+--------------+------------+-----------------+
; state.IDLE      ; 0            ; 0             ; 0            ; 0          ; 0               ;
; state.DECODE    ; 0            ; 0             ; 1            ; 1          ; 0               ;
; state.EXECUTE   ; 0            ; 1             ; 0            ; 1          ; 0               ;
; state.MEMORY    ; 1            ; 0             ; 0            ; 1          ; 0               ;
; state.WRITEBACK ; 0            ; 0             ; 0            ; 1          ; 1               ;
+-----------------+--------------+---------------+--------------+------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_state                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                                           ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                                          ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                   ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                   ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                   ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                   ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                   ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                                         ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                                  ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                             ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                            ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                            ; yes                                                              ; yes                                        ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                            ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe15a[4]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe15a[2]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe15a[3]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe15a[0]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe15a[1]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe18a[4]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe18a[2]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe18a[3]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe18a[0]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe18a[1]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a[4]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a[2]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a[3]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a[0]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a[1]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a[4]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a[2]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a[3]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a[0]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a[1]                              ; yes                                                              ; yes                                        ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; picosoc_min:soc|pcpi_wr                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|pcpi_rd[0..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|game_top:game|VGA_Controller:vga_inst|oVGA_SYNC                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|output_reg[16..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0..7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][87]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_use_reg                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent|hold_waitrequest                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_retirq                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_waitirq                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|decoded_imm_j[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|compressed_instr                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_getq                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_setq                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_maskirq                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|instr_timer                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|do_waitirq                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|display_data[16..23]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[6..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|endofpacket_reg                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][87]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|address_reg[0..31]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|count[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|use_reg                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|data_reg[0..15]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|byteen_reg[0..3]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][81]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[26..31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|char_x_reg[7..9]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|char_x_reg[5,6]                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|char_x_reg[3,4]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|char_x_reg[2]                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|char_x_reg[0,1]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|mem_addr[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|latched_compr                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe12a[4]                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe12a[4]                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe12a[4]                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe12a[4]                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|vpu_zve32x:pico_vpu|mem_addr[10..31]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|vpu_zve32x:pico_vpu|imm[10,11]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                               ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator|waitrequest_reset_override                                                                                                                                    ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|waitrequest_reset_override                                                                                                    ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|waitrequest_reset_override                                                                                                                                ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent|hold_waitrequest                                                                                                                 ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..6]                                                                                                                                               ; Merged with picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                   ; Merged with picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                       ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][103]                                                                                                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][103]                                                                                                                            ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][75]                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][68]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][75]                                                                                                                             ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                            ;
; picosoc_min:soc|picorv32:cpu|decoded_imm_j[20..30]                                                                                                                                                                                                                                                       ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[31]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs1[4]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[19]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs1[3]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[18]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs1[2]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[17]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs1[1]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[16]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs1[0]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[15]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs2[0]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[11]                                                                                                                                                                                                                               ;
; picosoc_min:soc|picorv32:cpu|decoded_rs2[4]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[4]                                                                                                                                                                                                                                ;
; picosoc_min:soc|picorv32:cpu|decoded_rs2[3]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[3]                                                                                                                                                                                                                                ;
; picosoc_min:soc|picorv32:cpu|decoded_rs2[2]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[2]                                                                                                                                                                                                                                ;
; picosoc_min:soc|picorv32:cpu|decoded_rs2[1]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|decoded_imm_j[1]                                                                                                                                                                                                                                ;
; picosoc_min:soc|picorv32:cpu|reg_next_pc[0]                                                                                                                                                                                                                                                              ; Merged with picosoc_min:soc|picorv32:cpu|reg_pc[0]                                                                                                                                                                                                                                       ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter|last_dest_id[0]                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter|last_channel[0]                                                                                                             ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                                                                                     ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                                                         ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[17]                                                                 ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[16]                                     ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[17]                                                                 ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[16]                                     ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][103]                                                                                                                            ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][68]                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][68]                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][103]                                                                                                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                   ; Merged with picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|reg_pc[0]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                          ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                      ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                          ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                          ; Merged with picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][68]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][102]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][102]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[16]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[16]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff                        ; Merged with picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                        ; Merged with picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                               ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[18]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[18]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|vpu_zve32x:pico_vpu|state~4                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|vpu_zve32x:pico_vpu|state~5                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|picorv32:cpu|latched_is_lu                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|picorv32:cpu|cpu_state.cpu_state_shift                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|picorv32:cpu|reg_sh[0..4]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|picorv32:cpu|cpuregs~31                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~30                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~29                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~28                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~27                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~26                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~25                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~24                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~23                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~22                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~21                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~20                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~19                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~18                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~17                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~16                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~15                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~14                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~13                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~12                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~11                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~10                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~9                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~8                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~7                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~6                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~5                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~4                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~3                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~2                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~1                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|picorv32:cpu|cpuregs~0                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                     ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; picosoc_min:soc|picorv32:cpu|is_lbu_lhu_lw                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 869                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                        ; Stuck at GND                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent|hold_waitrequest,                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|address_reg[0],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[16],                                   ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[16],                                   ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_0[18],                                   ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module|entry_1[18],                                   ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                                       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_use_reg                                                               ; Stuck at GND                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_endofpacket,                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                      ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                 ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ; Stuck at GND                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],               ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                      ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                      ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                 ; Lost Fanouts                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter|use_reg,                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                 ; Lost Fanouts                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][82]                                                                 ; Lost Fanouts                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][82],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][81]                                                                 ; Lost Fanouts                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][81],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][81]                                                                                      ;
; picosoc_min:soc|picorv32:cpu|cpu_state.cpu_state_shift                                                                                                                                                                                                 ; Stuck at GND                   ; picosoc_min:soc|picorv32:cpu|reg_sh[2], picosoc_min:soc|picorv32:cpu|reg_sh[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; picosoc_min:soc|picorv32:cpu|reg_sh[0]                                                                                                                                                                                                                                      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]  ; Lost Fanouts                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]                                                                                      ;
; picosoc_min:soc|picorv32:cpu|reg_pc[0]                                                                                                                                                                                                                 ; Stuck at GND                   ; picosoc_min:soc|picorv32:cpu|reg_sh[4], picosoc_min:soc|picorv32:cpu|reg_sh[3]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                                   ; Stuck at GND                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                    ; Lost Fanouts                   ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER,                                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                     ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost Fanouts                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][87]                                                                                                                            ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[31]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[30]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[29]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[28]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[27]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[26]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[25]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[24]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[23]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[22]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[21]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[20]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[19]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[18]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[17]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[16]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[15]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[14]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[13]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[12]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[11]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                              ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[10]                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                               ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[9]                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8]                                                                               ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[8]                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                                               ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[7]                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                                               ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|av_readdata_pre[6]                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[31]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|picorv32:cpu|latched_is_lu                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[23]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[23]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[22]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[22]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[21]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[21]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[20]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[20]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[19]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[19]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[18]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[18]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[17]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[17]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|output_reg[16]                                                                                                                                                                                                    ; Stuck at GND                   ; picosoc_min:soc|display_data[16]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                                                         ; Stuck at GND                   ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                                                        ; Stuck at GND                   ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|picorv32:cpu|mem_addr[1]                                                                                                                                                                                                               ; Stuck at GND                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[1]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|vpu_zve32x:pico_vpu|mem_addr[31]                                                                                                                                                                                                       ; Lost Fanouts                   ; picosoc_min:soc|vpu_zve32x:pico_vpu|imm[11]                                                                                                                                                                                                                                 ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[9]                                                          ; Stuck at GND                   ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                   ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][68]                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|picorv32:cpu|compressed_instr                                                                                                                                                                                                          ; Stuck at GND                   ; picosoc_min:soc|picorv32:cpu|latched_compr                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][102]                                                                                                      ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][102]                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][102]                                                                                                  ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][102]                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                            ; Stuck at VCC                   ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]                                                                     ; Lost Fanouts                   ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[0][87]                                                                                                   ; Lost Fanouts                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo|mem[1][87]                                                                                                                        ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND                   ; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo|mem[0][68]                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7881  ;
; Number of registers using Synchronous Clear  ; 701   ;
; Number of registers using Synchronous Load   ; 1308  ;
; Number of registers using Asynchronous Clear ; 5576  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7039  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                 ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|input_audio:input_io|key1_sync[1]                                                                                                                                                                                                                                                                               ; 11      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ; 52      ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ; 324     ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                               ; 11      ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                     ; 225     ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                 ; 2       ;
; picosoc_min:soc|input_audio:input_io|key1_sync[0]                                                                                                                                                                                                                                                                               ; 1       ;
; picosoc_min:soc|char_y_reg[5]                                                                                                                                                                                                                                                                                                   ; 5       ;
; picosoc_min:soc|char_y_reg[8]                                                                                                                                                                                                                                                                                                   ; 3       ;
; picosoc_min:soc|char_y_reg[2]                                                                                                                                                                                                                                                                                                   ; 2       ;
; picosoc_min:soc|char_y_reg[3]                                                                                                                                                                                                                                                                                                   ; 2       ;
; picosoc_min:soc|obstacle_height_top_reg[6]                                                                                                                                                                                                                                                                                      ; 2       ;
; picosoc_min:soc|obstacle_height_top_reg[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; picosoc_min:soc|obstacle_x_reg[9]                                                                                                                                                                                                                                                                                               ; 5       ;
; picosoc_min:soc|obstacle_x_reg[7]                                                                                                                                                                                                                                                                                               ; 3       ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|empty                                                                                                                                                                                                                   ; 2       ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent|hold_waitrequest                                                                                                                                    ; 4       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                      ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                       ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                      ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                      ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                       ; 2       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                       ; 2       ;
; picosoc_min:soc|obstacle_height_bottom_reg[6]                                                                                                                                                                                                                                                                                   ; 1       ;
; picosoc_min:soc|obstacle_height_bottom_reg[4]                                                                                                                                                                                                                                                                                   ; 1       ;
; picosoc_min:soc|game_top:game|key1_sync[1]                                                                                                                                                                                                                                                                                      ; 1       ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 234     ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                      ; 1       ;
; picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; 67      ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                                              ; 6       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                            ; 1       ;
; picosoc_min:soc|game_top:game|key1_sync[0]                                                                                                                                                                                                                                                                                      ; 1       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; 1       ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                             ; 2       ;
; picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; 1       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                         ; 2       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                            ; 1       ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|empty                                                                                                                                                                                                                      ; 2       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; 1       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                      ; 1       ;
; picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; 1       ;
; picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent|hold_waitrequest                                                                                                                                                                    ; 4       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                                              ; 8       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                             ; 1       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                             ; 2       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                   ; 2       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                   ; 2       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                                                                  ; 2       ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                  ; 8       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                              ; 1       ;
; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 67                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                             ; Megafunction                                                                                                                                                                            ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|internal_out_payload[0..15]                                                                          ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|mem_rtl_0                                                                          ; RAM  ;
; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|internal_out_payload[0..15]                                                                       ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|mem_rtl_0                                                                       ; RAM  ;
; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                                  ; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                                 ; RAM  ;
; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 32:1               ; 128 bits  ; 2688 LEs      ; 2688 LEs             ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf|Mux154                                                                                                                                                                                                                              ;
; 32:1               ; 128 bits  ; 2688 LEs      ; 2688 LEs             ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf|Mux94                                                                                                                                                                                                                               ;
; 56:1               ; 24 bits   ; 888 LEs       ; 552 LEs              ; 336 LEs                ; Yes        ; |DE1_SOC|picosoc_min:soc|game_top:game|iRed[7]                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux9                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux10                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux11                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux6                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux7                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|Mux8                                                                                                                                                                                                                                                  ;
; 20:1               ; 5 bits    ; 65 LEs        ; 60 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[103]                                                                                                                                                                                                                                 ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[115]                                                                                                                                                                                                                                 ;
; 20:1               ; 5 bits    ; 65 LEs        ; 60 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[69]                                                                                                                                                                                                                                  ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[84]                                                                                                                                                                                                                                  ;
; 20:1               ; 5 bits    ; 65 LEs        ; 60 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[39]                                                                                                                                                                                                                                  ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[54]                                                                                                                                                                                                                                  ;
; 20:1               ; 5 bits    ; 65 LEs        ; 60 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[5]                                                                                                                                                                                                                                   ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[24]                                                                                                                                                                                                                                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[106]                                                                                                                                                                                                                                 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[108]                                                                                                                                                                                                                                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[74]                                                                                                                                                                                                                                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[78]                                                                                                                                                                                                                                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[42]                                                                                                                                                                                                                                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[44]                                                                                                                                                                                                                                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[9]                                                                                                                                                                                                                                   ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[12]                                                                                                                                                                                                                                  ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[97]                                                                                                                                                                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[122]                                                                                                                                                                                                                                 ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[124]                                                                                                                                                                                                                                 ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[67]                                                                                                                                                                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[90]                                                                                                                                                                                                                                  ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[92]                                                                                                                                                                                                                                  ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[33]                                                                                                                                                                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[58]                                                                                                                                                                                                                                  ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[62]                                                                                                                                                                                                                                  ;
; 23:1               ; 3 bits    ; 45 LEs        ; 42 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[1]                                                                                                                                                                                                                                   ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[25]                                                                                                                                                                                                                                  ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|alu_result[29]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft3                                                                                                                                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight6                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft3                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft3                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft3                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight6                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight7                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft2                                                                                                                                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft2                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft2                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft2                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft2                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight4                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight5                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft1                                                                                                                                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight2                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft1                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft1                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft1                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight2                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight3                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight0                                                                                                                                                                                                                   ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight0                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft0                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft0                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftLeft0                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight0                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path|ShiftRight1                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0|master_address[20]                                                                                                                                                                  ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_out[8]                                                                                                                                                                                                                                             ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_out[24]                                                                                                                                                                                                                                            ;
; 15:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_out[6]                                                                                                                                                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|mem_rdata[20]                                                                                                                                                                                                                                                       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|mem_rdata[6]                                                                                                                                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_pc[10]                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_wstrb[3]                                                                                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_next_pc[11]                                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|latched_rd[4]                                                                                                                                                                                                                                          ;
; 5:1                ; 27 bits   ; 81 LEs        ; 0 LEs                ; 81 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_op2[11]                                                                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_op2[1]                                                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_state[0]                                                                                                                                                                                                                                           ;
; 12:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|alu_out_q[25]                                                                                                                                                                                                                                          ;
; 12:1               ; 12 bits   ; 96 LEs        ; 84 LEs               ; 12 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|alu_out_q[5]                                                                                                                                                                                                                                           ;
; 11:1               ; 30 bits   ; 210 LEs       ; 90 LEs               ; 120 LEs                ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|reg_op1[19]                                                                                                                                                                                                                                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|alu_out_q[30]                                                                                                                                                                                                                                          ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|alu_out_q[3]                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|ShiftLeft1                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|ShiftLeft1                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|ShiftRight0                                                                                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|ShiftRight0                                                                                                                                                                                                                                            ;
; 4:1                ; 51 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|ShiftLeft1                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|Selector8                                                                                                                                                                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_wordsize                                                                                                                                                                                                                                           ;
; 19:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|cpu_state                                                                                                                                                                                                                                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|cpu_state                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|pcpi_timeout_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_wdata[27]                                                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|Selector4                                                                                                                                                                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|instr_bgeu                                                                                                                                                                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|count_instr[47]                                                                                                                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|mem_addr[19]                                                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|decoded_imm[6]                                                                                                                                                                                                                                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|decoded_imm[29]                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|picorv32:cpu|decoded_imm[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|vpu_zve32x:pico_vpu|imm[4]                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator|wait_latency_counter[1]                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                    ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|Selector24                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE1_SOC|picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]                                                                                    ;
; 5:1                ; 37 bits   ; 111 LEs       ; 74 LEs               ; 37 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1]                                                                    ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |DE1_SOC|picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|mux_jhb:mux2|l3_w0_n4_mux_dataout                                                                            ;
; 33:1               ; 5 bits    ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; No         ; |DE1_SOC|picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|mux_jhb:mux2|l6_w0_n0_mux_dataout                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ar1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                               ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                                                  ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                          ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                     ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                 ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0|altsyncram_egn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SOC ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                              ;
; HEX_1          ; 1111001 ; Unsigned Binary                              ;
; HEX_2          ; 0100100 ; Unsigned Binary                              ;
; HEX_3          ; 0110000 ; Unsigned Binary                              ;
; HEX_4          ; 0011001 ; Unsigned Binary                              ;
; HEX_5          ; 0010010 ; Unsigned Binary                              ;
; HEX_6          ; 0000010 ; Unsigned Binary                              ;
; HEX_7          ; 1111000 ; Unsigned Binary                              ;
; HEX_8          ; 0000000 ; Unsigned Binary                              ;
; HEX_9          ; 0011000 ; Unsigned Binary                              ;
; HEX_10         ; 0001000 ; Unsigned Binary                              ;
; HEX_11         ; 0000011 ; Unsigned Binary                              ;
; HEX_12         ; 1000110 ; Unsigned Binary                              ;
; HEX_13         ; 0100001 ; Unsigned Binary                              ;
; HEX_14         ; 0000110 ; Unsigned Binary                              ;
; HEX_15         ; 0001110 ; Unsigned Binary                              ;
; OFF            ; 1111111 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MEM_WORDS      ; 256                              ; Signed Integer  ;
; STACKADDR      ; 00000000000000000000010000000000 ; Unsigned Binary ;
; PROGADDR_RESET ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|picorv32:cpu ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Signed Integer  ;
; ENABLE_REGS_DUALPORT ; 0                                ; Signed Integer  ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 0                                ; Signed Integer  ;
; BARREL_SHIFTER       ; 1                                ; Signed Integer  ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 1                                ; Unsigned Binary ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary ;
; STACKADDR            ; 00000000000000000000010000000000 ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NUM_LANES      ; 4     ; Signed Integer                                          ;
; ELEM_WIDTH     ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; NUM_LANES      ; 4     ; Signed Integer                                                      ;
; ELEM_WIDTH     ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; NUM_LANES      ; 4     ; Signed Integer                                                            ;
; ELEM_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------------------------------------------+-----------------------+
; Parameter Name ; Value                                                                  ; Type                  ;
+----------------+------------------------------------------------------------------------+-----------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif ; String                ;
+----------------+------------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                                                  ; Type                        ;
+------------------------------------+------------------------------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                      ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                    ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                                      ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                                            ; Untyped                     ;
; WIDTH_A                            ; 32                                                                     ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                                                     ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                                                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                           ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                                                   ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                                                   ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                                   ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                                                   ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                                                   ; Untyped                     ;
; WIDTH_B                            ; 1                                                                      ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                                      ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                                      ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                                                 ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                 ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                 ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                                 ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                           ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                                 ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                                                   ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                                                   ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                                                   ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                                                   ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 4                                                                      ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                                      ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                   ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                                      ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                     ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                 ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 1024                                                                   ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                 ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                        ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                        ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                                                  ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                  ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                                      ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                                              ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_3ar1                                                        ; Untyped                     ;
+------------------------------------+------------------------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                            ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; INIT_FILE      ; RAM_onchip_memory2_0.hex ; String                                                                                          ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                  ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                               ;
; INIT_FILE                          ; RAM_onchip_memory2_0.hex ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mtm1          ; Untyped                                                                                               ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                            ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; INIT_FILE      ; RAM_onchip_memory2_0.hex ; String                                                                                          ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                  ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                               ;
; INIT_FILE                          ; RAM_onchip_memory2_0.hex ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mtm1          ; Untyped                                                                                               ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                            ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; INIT_FILE      ; RAM_onchip_memory2_0.hex ; String                                                                                          ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                  ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                               ;
; INIT_FILE                          ; RAM_onchip_memory2_0.hex ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mtm1          ; Untyped                                                                                               ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                            ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
; INIT_FILE      ; RAM_onchip_memory2_0.hex ; String                                                                                          ;
+----------------+--------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                  ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                               ;
; INIT_FILE                          ; RAM_onchip_memory2_0.hex ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mtm1          ; Untyped                                                                                               ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                         ;
; pll_type                             ; General                ; String                                                                                                                                         ;
; pll_subtype                          ; General                ; String                                                                                                                                         ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                                                 ;
; operation_mode                       ; direct                 ; String                                                                                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                                 ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                                                                         ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                                 ;
; clock_name_0                         ;                        ; String                                                                                                                                         ;
; clock_name_1                         ;                        ; String                                                                                                                                         ;
; clock_name_2                         ;                        ; String                                                                                                                                         ;
; clock_name_3                         ;                        ; String                                                                                                                                         ;
; clock_name_4                         ;                        ; String                                                                                                                                         ;
; clock_name_5                         ;                        ; String                                                                                                                                         ;
; clock_name_6                         ;                        ; String                                                                                                                                         ;
; clock_name_7                         ;                        ; String                                                                                                                                         ;
; clock_name_8                         ;                        ; String                                                                                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                         ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                               ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 68    ; Signed Integer                                                                                                                                                                       ;
; PKT_QOS_L                 ; 68    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 65    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 65    ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_H               ; 78    ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_L               ; 75    ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 71    ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 71    ; Signed Integer                                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                                                       ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                            ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                  ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                             ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router|memory_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001|memory_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002|memory_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                                            ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                                     ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                                     ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                                     ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                     ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                           ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                                                               ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_m282 ; Untyped                                                                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router|output_io_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_002|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                            ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                                                                                        ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                       ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                        ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                                                                        ;
; AW             ; 5     ; Signed Integer                                                                                                                                                                                        ;
; DW             ; 26    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                             ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                  ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                                                                        ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                                                                             ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                                                                             ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                                                                      ;
; CW             ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 2     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 65536 ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 1     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 1     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                                  ;
; pll_type                             ; General                ; String                                                                                                                                                  ;
; pll_subtype                          ; General                ; String                                                                                                                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                                                          ;
; operation_mode                       ; direct                 ; String                                                                                                                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                                          ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                                          ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                                                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                                          ;
; clock_name_0                         ;                        ; String                                                                                                                                                  ;
; clock_name_1                         ;                        ; String                                                                                                                                                  ;
; clock_name_2                         ;                        ; String                                                                                                                                                  ;
; clock_name_3                         ;                        ; String                                                                                                                                                  ;
; clock_name_4                         ;                        ; String                                                                                                                                                  ;
; clock_name_5                         ;                        ; String                                                                                                                                                  ;
; clock_name_6                         ;                        ; String                                                                                                                                                  ;
; clock_name_7                         ;                        ; String                                                                                                                                                  ;
; clock_name_8                         ;                        ; String                                                                                                                                                  ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                                  ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                                          ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                                  ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 2     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 1     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 1     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                             ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                           ;
; pll_type                             ; General                ; String                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                           ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                   ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                                                                     ; Type                                                          ;
+----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif ; String                                                        ;
+----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                     ; Type                                                                ;
+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                         ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                                        ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                       ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                                        ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                       ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                                                         ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                                               ; Untyped                                                             ;
; WIDTH_A                            ; 8                                                                         ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 19                                                                        ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 307200                                                                    ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                              ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                                      ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                                      ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                                      ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                                                      ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                                      ; Untyped                                                             ;
; WIDTH_B                            ; 1                                                                         ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                                                         ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                                                         ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                                    ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                    ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                    ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                                    ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                              ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                                    ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                                                      ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                                      ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                                      ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                                      ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                                         ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                                         ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                      ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                                                         ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                 ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped                                                             ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                    ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 307200                                                                    ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                    ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                    ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                    ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                           ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                           ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                                                     ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                     ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                                         ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                                 ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_74p1                                                           ; Untyped                                                             ;
+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------------------------------------------------+------------------------------------------------------------------+
; Parameter Name ; Value                                                                      ; Type                                                             ;
+----------------+----------------------------------------------------------------------------+------------------------------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif ; String                                                           ;
+----------------+----------------------------------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                      ; Type                                                                   ;
+------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                          ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                                         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                                         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                        ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                                                          ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                ; Untyped                                                                ;
; WIDTH_A                            ; 32                                                                         ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 6                                                                          ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 64                                                                         ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                                       ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                                       ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                                       ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                                                                       ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                                       ; Untyped                                                                ;
; WIDTH_B                            ; 1                                                                          ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                                                                          ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                                                                          ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                                                                     ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                     ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                     ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                                                     ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                                     ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                                                                       ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                                       ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                                       ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                                       ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                                                          ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                          ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                       ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                                                          ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                  ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                       ; Untyped                                                                ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                     ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 64                                                                         ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                     ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                     ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                            ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                            ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                                                                      ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                      ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                                          ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                                                                  ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_qfr1                                                            ; Untyped                                                                ;
+------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------------------------------------------------------+---------------------------------------+
; Parameter Name ; Value                                                                               ; Type                                  ;
+----------------+-------------------------------------------------------------------------------------+---------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif ; String                                ;
+----------------+-------------------------------------------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                                               ; Type                                        ;
+------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                         ; Untyped                                     ;
; WIDTH_A                            ; 32                                                                                  ; Signed Integer                              ;
; WIDTHAD_A                          ; 10                                                                                  ; Signed Integer                              ;
; NUMWORDS_A                         ; 1024                                                                                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                        ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                                                ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                                                ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped                                     ;
; WIDTH_B                            ; 1                                                                                   ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                                                                   ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                                                                   ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 4                                                                                   ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                           ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped                                     ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 1024                                                                                ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                              ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                              ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                                                           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_dls1                                                                     ; Untyped                                     ;
+------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------------------------------------------------------------+-----------------------------------------------+
; Parameter Name ; Value                                                                                   ; Type                                          ;
+----------------+-----------------------------------------------------------------------------------------+-----------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif ; String                                        ;
+----------------+-----------------------------------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                                                                   ; Type                                                ;
+------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                       ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                      ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                     ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                      ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                     ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                                                                       ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                             ; Untyped                                             ;
; WIDTH_A                            ; 32                                                                                      ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                                                                                      ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                                                                                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                            ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                                                    ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                                                    ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                    ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                                                                    ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                                                    ; Untyped                                             ;
; WIDTH_B                            ; 1                                                                                       ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                                                                       ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                                                                       ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                                                                  ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                  ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                  ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                  ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                            ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                  ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                                                                    ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                                                    ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                                                    ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                                                    ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                                                                                       ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                                                       ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                    ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                                                                       ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                    ; Untyped                                             ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                  ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 2048                                                                                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                  ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                  ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                  ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                  ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                         ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                         ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                                                                   ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                   ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                                                       ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                                               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_e3t1                                                                         ; Untyped                                             ;
+------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image ;
+----------------+-------------------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                                     ; Type         ;
+----------------+-------------------------------------------------------------------------------------------+--------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif ; String       ;
+----------------+-------------------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                                                                     ; Type               ;
+------------------------------------+-------------------------------------------------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                         ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                        ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                       ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                        ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                       ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                                                         ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                               ; Untyped            ;
; WIDTH_A                            ; 8                                                                                         ; Signed Integer     ;
; WIDTHAD_A                          ; 10                                                                                        ; Signed Integer     ;
; NUMWORDS_A                         ; 1024                                                                                      ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                              ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                                                                      ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                                                                      ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                      ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                                                                      ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                                                                      ; Untyped            ;
; WIDTH_B                            ; 1                                                                                         ; Untyped            ;
; WIDTHAD_B                          ; 1                                                                                         ; Untyped            ;
; NUMWORDS_B                         ; 1                                                                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                                                                    ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                    ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                    ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                    ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                              ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                    ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                                                                      ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                                                                      ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                                                                      ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                                                                      ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                                                         ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                                                         ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                      ; Untyped            ;
; BYTE_SIZE                          ; 8                                                                                         ; Signed Integer     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                 ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                      ; Untyped            ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                    ; Untyped            ;
; MAXIMUM_DEPTH                      ; 1024                                                                                      ; Signed Integer     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                    ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                           ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                           ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                                                                     ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                     ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                                                         ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                 ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_3jq1                                                                           ; Untyped            ;
+------------------------------------+-------------------------------------------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette ;
+----------------+------------------------------------------------------------------------------------------+---------------------+
; Parameter Name ; Value                                                                                    ; Type                ;
+----------------+------------------------------------------------------------------------------------------+---------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif ; String              ;
+----------------+------------------------------------------------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                                                                    ; Type                      ;
+------------------------------------+------------------------------------------------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                        ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                      ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                                                                        ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                              ; Untyped                   ;
; WIDTH_A                            ; 32                                                                                       ; Signed Integer            ;
; WIDTHAD_A                          ; 6                                                                                        ; Signed Integer            ;
; NUMWORDS_A                         ; 64                                                                                       ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                             ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                                                                     ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                                                                     ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                     ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                                                                     ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                                                                     ; Untyped                   ;
; WIDTH_B                            ; 1                                                                                        ; Untyped                   ;
; WIDTHAD_B                          ; 1                                                                                        ; Untyped                   ;
; NUMWORDS_B                         ; 1                                                                                        ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                                                                   ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                   ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                   ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                   ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                             ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                   ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                                                                     ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                     ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                                                                     ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                                                                     ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                     ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                                                                     ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                                                                                        ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                                                                                        ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                     ; Untyped                   ;
; BYTE_SIZE                          ; 8                                                                                        ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                     ; Untyped                   ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                   ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 64                                                                                       ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                   ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                   ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                   ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                   ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                          ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                                                                    ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                    ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                                                                        ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_eus1                                                                          ; Untyped                   ;
+------------------------------------+------------------------------------------------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------------------------------------------------------------+------------------------------+
; Parameter Name ; Value                                                                                     ; Type                         ;
+----------------+-------------------------------------------------------------------------------------------+------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif ; String                       ;
+----------------+-------------------------------------------------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                                                     ; Type                               ;
+------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                                                         ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                               ; Untyped                            ;
; WIDTH_A                            ; 8                                                                                         ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                                                                                        ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                                                                                      ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                                                      ; Untyped                            ;
; WIDTH_B                            ; 1                                                                                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                                                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                                                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                                                         ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                      ; Untyped                            ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 1024                                                                                      ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ljq1                                                                           ; Untyped                            ;
+------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
; Parameter Name ; Value                                                                                   ; Type                                           ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif ; String                                         ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                                                   ; Type                                                 ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                                                       ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                             ; Untyped                                              ;
; WIDTH_A                            ; 8                                                                                       ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                                                                                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                                                                                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                                                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; WIDTH_B                            ; 1                                                                                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                                                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                                                                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                                                                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                                                       ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                                                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                                                       ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                    ; Untyped                                              ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 1024                                                                                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                                                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                                                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                                                               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_mbq1                                                                         ; Untyped                                              ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1 ;
+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------+
; Parameter Name ; Value                                                                                  ; Type                                            ;
+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif ; String                                          ;
+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                                                  ; Type                                                  ;
+------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                      ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                     ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                    ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                     ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                    ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                                                      ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                            ; Untyped                                               ;
; WIDTH_A                            ; 32                                                                                     ; Signed Integer                                        ;
; WIDTHAD_A                          ; 6                                                                                      ; Signed Integer                                        ;
; NUMWORDS_A                         ; 64                                                                                     ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                           ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                                                   ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                                                   ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                   ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                                                   ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                                                   ; Untyped                                               ;
; WIDTH_B                            ; 1                                                                                      ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                                                                      ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                                                                      ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                                                                 ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                 ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                 ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                 ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                           ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                 ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                                                   ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                   ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                                                   ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                                                   ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                   ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                                                   ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                                                                                      ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                                                                      ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                   ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                                                      ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                   ; Untyped                                               ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                 ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 64                                                                                     ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                 ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                 ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                 ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                 ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                        ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                                                  ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                  ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                                                      ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                                                              ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_1ns1                                                                        ; Untyped                                               ;
+------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2 ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
; Parameter Name ; Value                                                                                   ; Type                                           ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
; INIT_FILE      ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif ; String                                         ;
+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                                                   ; Type                                                 ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                                                       ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                             ; Untyped                                              ;
; WIDTH_A                            ; 8                                                                                       ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                                                                                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                                                                                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                                                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                                                    ; Untyped                                              ;
; WIDTH_B                            ; 1                                                                                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                                                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                                                                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                                                                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                                                       ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                                                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                                                       ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                    ; Untyped                                              ;
; INIT_FILE                          ; C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 1024                                                                                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                                                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                                                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                                                               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_8cq1                                                                         ; Untyped                                              ;
+------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picosoc_min:soc|game_top:game|VGA_Controller:vga_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                                            ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                                            ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                                            ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                                            ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                            ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                                            ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                                            ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                                            ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                                            ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                            ;
; X_START        ; 144   ; Signed Integer                                                            ;
; Y_START        ; 35    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_egn1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picosoc_min:soc|game_top:game|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                                                                                                                                 ;
; Entity Instance                           ; picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                          ;
; Entity Instance                           ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                           ;
; Entity Instance                           ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                           ;
; Entity Instance                           ; picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                           ;
; Entity Instance                           ; picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                ;
; Entity Instance            ; picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                       ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                                    ;
; Entity Instance            ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                         ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                   ;
; Entity Instance            ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                         ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                   ;
; Entity Instance            ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                         ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                   ;
; Entity Instance            ; picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                         ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|VGA_Controller:vga_inst" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; iZOOM_MODE_SW ; Input ; Info     ; Stuck at GND                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat"                                                          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_s1_debugaccess      ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_readdata[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onchip_memory2_0_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_1_s1_debugaccess      ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_1_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_1_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_1_s1_write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_1_s1_readdata[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onchip_memory2_1_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_1_s1_byteenable       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_2_s1_debugaccess      ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_2_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_2_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_2_s1_write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_2_s1_readdata[7..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onchip_memory2_2_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_3:u_mask"                                                                                                                                                    ;
+------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; onchip_memory2_0_reset1_reset_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; onchip_memory2_0_s1_debugaccess    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; onchip_memory2_0_s1_clken          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; onchip_memory2_0_s1_chipselect     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; onchip_memory2_0_s1_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; onchip_memory2_0_s1_readdata       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; onchip_memory2_0_s1_readdata[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; onchip_memory2_0_s1_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
+------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette" ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data"                                                   ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; palette_reset1_reset_req    ; Input  ; Info     ; Stuck at GND                                                                        ;
; palette_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; palette_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; palette_s1_write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; palette_s1_readdata[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; palette_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                        ;
; palette_s1_byteenable       ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|data_mem_1:u_image_data"                                                            ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_reset1_reset_req  ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_debugaccess    ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_clken          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_chipselect     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_write          ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_readdata[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onchip_memory2_0_s1_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data"                                                                                                                                           ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; onchip_memory2_0_reset1_reset_req    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_debugaccess      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_write            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_readdata[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; onchip_memory2_0_s1_writedata        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "onchip_memory2_0_s1_writedata[31..8]" will be connected to GND. ;
; onchip_memory2_0_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_byteenable       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                                                 ;
; freeze    ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|obstacle:Obstacle_data"                                                                                                                                                   ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; onchip_memory2_0_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_write            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_readdata[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; onchip_memory2_0_s1_writedata        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "onchip_memory2_0_s1_writedata[31..8]" will be connected to GND. ;
; onchip_memory2_0_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_byteenable       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_index:u_palette_data2"                                                                                                                                         ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; onchip_memory2_0_reset1_reset_req    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_debugaccess      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; onchip_memory2_0_s1_write            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_readdata[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; onchip_memory2_0_s1_writedata        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "onchip_memory2_0_s1_writedata[31..8]" will be connected to GND. ;
; onchip_memory2_0_s1_writedata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; onchip_memory2_0_s1_byteenable       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game|background_data:u_image_data2"                                                      ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_reset1_reset_req  ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_debugaccess    ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_clken          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_chipselect     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_memory2_0_s1_write          ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_memory2_0_s1_readdata[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onchip_memory2_0_s1_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|game_top:game"                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; obstacle_x ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; VGA_R      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts                                                          ;
; VGA_G      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts                                                          ;
; VGA_B      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                   ;
+----------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|VGA:VGA_pll"                     ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; video_pll_0_reset_source_reset ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Explicitly unconnected                                                                   ;
; csr_read          ; Input  ; Info     ; Explicitly unconnected                                                                   ;
; csr_write         ; Input  ; Info     ; Explicitly unconnected                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Explicitly unconnected                                                                      ;
; csr_read          ; Input  ; Info     ; Explicitly unconnected                                                                      ;
; csr_write         ; Input  ; Info     ; Explicitly unconnected                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0" ;
+---------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                   ;
+---------------------------+--------+----------+---------------------------------------------------------------------------+
; to_dac_left_channel_data  ; Input  ; Info     ; Explicitly unconnected                                                    ;
; to_dac_left_channel_valid ; Input  ; Info     ; Explicitly unconnected                                                    ;
; to_dac_left_channel_ready ; Output ; Info     ; Explicitly unconnected                                                    ;
+---------------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system"                                                                          ;
+-------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                        ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_and_video_config_0_avalon_av_config_slave_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_and_video_config_0_avalon_av_config_slave_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_sc_fifo_almost_empty_data                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_sc_fifo_almost_full_data                              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_final_fifo_in_ready                                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_final_fifo_almost_empty_data                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_final_fifo_almost_full_data                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                          ;
+----------------+--------+----------+------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                     ;
+----------------+--------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router|output_io_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                          ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                            ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.                   ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master" ;
+--------------------+--------+----------+-----------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo" ;
+-------------------------+--------+----------+----------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                            ;
+-------------------------+--------+----------+----------------------------------------------------+
; rdclk_control_slave_irq ; Output ; Info     ; Explicitly unconnected                             ;
; wrclk_control_slave_irq ; Output ; Info     ; Explicitly unconnected                             ;
+-------------------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|output_io:out_fifo"                                                                                                                                  ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; output_fifo_in_csr_address   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_fifo_in_csr_read      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_fifo_in_csr_writedata ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_fifo_in_csr_write     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_fifo_in_csr_readdata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002|memory_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001|memory_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router|memory_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0"   ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; FPGA_Master_master_waitrequest   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FPGA_Master_master_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FPGA_Master_master_readdatavalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.          ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface"                                                                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wrapper_wires_writedata ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_wrapper_wires_readdata  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst3"                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_slave_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ram_slave_clken   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rst_ram_reset_req ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst2"                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_slave_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ram_slave_clken   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rst_ram_reset_req ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst1"                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_slave_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ram_slave_clken   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rst_ram_reset_req ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                   ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0"                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_slave_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ram_slave_clken   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rst_ram_reset_req ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|memory_wrapper:full_memory"                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                    ;
; freeze    ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|ROM:rom_inst" ;
+-----------------------+-------+----------+---------------+
; Port                  ; Type  ; Severity ; Details       ;
+-----------------------+-------+----------+---------------+
; rom_slave_debugaccess ; Input ; Info     ; Stuck at GND  ;
; rom_slave_write       ; Input ; Info     ; Stuck at GND  ;
; rom_slave_writedata   ; Input ; Info     ; Stuck at GND  ;
; rom_slave_byteenable  ; Input ; Info     ; Stuck at VCC  ;
+-----------------------+-------+----------+---------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|vpu_zve32x:pico_vpu" ;
+---------------+-------+----------+------------------------------+
; Port          ; Type  ; Severity ; Details                      ;
+---------------+-------+----------+------------------------------+
; mem_req_ready ; Input ; Info     ; Stuck at VCC                 ;
+---------------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc|picorv32:cpu"                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; trap         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picosoc_min:soc"                                                                                                                                                                                 ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_pll_reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; sdram_wire_dq                ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; display_data[127..24]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7804                        ;
;     CLR               ; 378                         ;
;     CLR SCLR          ; 39                          ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 446                         ;
;     ENA CLR           ; 4808                        ;
;     ENA CLR SCLR      ; 93                          ;
;     ENA CLR SLD       ; 216                         ;
;     ENA SCLR          ; 357                         ;
;     ENA SCLR SLD      ; 27                          ;
;     ENA SLD           ; 1042                        ;
;     SCLR              ; 176                         ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 3                           ;
;     plain             ; 199                         ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 10578                       ;
;     arith             ; 2102                        ;
;         0 data inputs ; 228                         ;
;         1 data inputs ; 733                         ;
;         2 data inputs ; 541                         ;
;         3 data inputs ; 363                         ;
;         4 data inputs ; 182                         ;
;         5 data inputs ; 55                          ;
;     extend            ; 363                         ;
;         7 data inputs ; 363                         ;
;     normal            ; 7785                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 618                         ;
;         3 data inputs ; 1057                        ;
;         4 data inputs ; 655                         ;
;         5 data inputs ; 1101                        ;
;         6 data inputs ; 4313                        ;
;     shared            ; 328                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 240                         ;
;         3 data inputs ; 32                          ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 191                         ;
; generic_pll           ; 5                           ;
; stratixv_ram_block    ; 786                         ;
;                       ;                             ;
; Max LUT depth         ; 27.40                       ;
; Average LUT depth     ; 8.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Apr 30 00:43:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Info (20032): Parallel compilation is enabled and will use up to 13 processors
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/cheesehat_sprite.v
    Info (12023): Found entity 1: cheesehat_sprite File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v
    Info (12023): Found entity 1: cheesehat_sprite_onchip_memory2_2 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v
    Info (12023): Found entity 1: cheesehat_sprite_onchip_memory2_1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v
    Info (12023): Found entity 1: cheesehat_sprite_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_3/synthesis/data_mem_3.v
    Info (12023): Found entity 1: data_mem_3 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/data_mem_3.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v
    Info (12023): Found entity 1: data_mem_3_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_2/synthesis/data_mem_2.v
    Info (12023): Found entity 1: data_mem_2 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/data_mem_2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_2/synthesis/submodules/data_mem_2_palette.v
    Info (12023): Found entity 1: data_mem_2_palette File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_1/synthesis/data_mem_1.v
    Info (12023): Found entity 1: data_mem_1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/data_mem_1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_1/synthesis/submodules/data_mem_1_image.v
    Info (12023): Found entity 1: data_mem_1_image File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/submodules/data_mem_1_image.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/audio_system.v
    Info (12023): Found entity 1: audio_system File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/audio_system_audio_pll_0.v
    Info (12023): Found entity 1: audio_system_audio_pll_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_system_audio_pll_0_audio_pll File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v
    Info (12023): Found entity 1: audio_system_audio_and_video_config_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_ips/synthesis/submodules/audio_system_audio_0.v
    Info (12023): Found entity 1: audio_system_audio_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/obstacle_top.v
    Info (12023): Found entity 1: obstacle_top File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v
    Info (12023): Found entity 1: obstacle_top_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file game_top.sv
    Info (12023): Found entity 1: game_top File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: VGA File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/VGA.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v
    Info (12023): Found entity 1: VGA_video_pll_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0_video_pll.v
    Info (12023): Found entity 1: VGA_video_pll_0_video_pll File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/output_io.v
    Info (12023): Found entity 1: output_io File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/output_io.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0.v
    Info (12023): Found entity 1: output_io_mm_interconnect_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: output_io_mm_interconnect_0_avalon_st_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_rsp_mux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file output_io/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_rsp_demux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_cmd_mux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_cmd_demux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file output_io/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_router_001_default_decode File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: output_io_mm_interconnect_0_router_001 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: output_io_mm_interconnect_0_router_default_decode File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: output_io_mm_interconnect_0_router File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_output_jtag_master.v
    Info (12023): Found entity 1: output_io_output_jtag_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_output_jtag_master_p2b_adapter.sv
    Info (12023): Found entity 1: output_io_output_jtag_master_p2b_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv
    Info (12023): Found entity 1: output_io_output_jtag_master_b2p_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file output_io/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/output_io_output_jtag_master_timing_adt.sv
    Info (12023): Found entity 1: output_io_output_jtag_master_timing_adt File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file output_io/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file output_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file output_io/synthesis/submodules/output_io_output_fifo.v
    Info (12023): Found entity 1: output_io_output_fifo_dual_clock_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 21
    Info (12023): Found entity 2: output_io_output_fifo_dcfifo_with_controls File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 113
    Info (12023): Found entity 3: output_io_output_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 839
Info (12021): Found 1 design units, including 1 entities, in source file audio_wrapper.v
    Info (12023): Found entity 1: input_audio File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_wrapper.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file vpu.sv
    Info (12023): Found entity 1: vpu_zve32x File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 4
    Info (12023): Found entity 2: vregfile File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 228
    Info (12023): Found entity 3: valupath File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 269
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/memory.v
    Info (12023): Found entity 1: memory File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v
    Info (12023): Found entity 1: memory_mm_interconnect_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: memory_mm_interconnect_0_avalon_st_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_rsp_mux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_rsp_demux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_cmd_mux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_cmd_demux File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_router_002_default_decode File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: memory_mm_interconnect_0_router_002 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_router_001_default_decode File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: memory_mm_interconnect_0_router_001 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: memory_mm_interconnect_0_router_default_decode File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: memory_mm_interconnect_0_router File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v
    Info (12023): Found entity 1: memory_sys_sdram_pll File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v
    Info (12023): Found entity 1: memory_sys_sdram_pll_sys_pll File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/sdram_wrapper.sv
    Info (12023): Found entity 1: Sdram_wrapper File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v
    Info (12023): Found entity 1: memory_new_sdram_controller_0_input_efifo_module File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: memory_new_sdram_controller_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: memory_new_sdram_controller_0_test_component_ram_module File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: memory_new_sdram_controller_0_test_component File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_fpga_master.v
    Info (12023): Found entity 1: memory_FPGA_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_FPGA_Master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_fpga_master_p2b_adapter.sv
    Info (12023): Found entity 1: memory_FPGA_master_p2b_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_FPGA_Master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_fpga_master_b2p_adapter.sv
    Info (12023): Found entity 1: memory_FPGA_master_b2p_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_FPGA_Master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/memory_fpga_master_timing_adt.sv
    Info (12023): Found entity 1: memory_FPGA_master_timing_adt File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_FPGA_Master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sdram jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rom/synthesis/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/ROM.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rom/synthesis/submodules/rom_onchip_memory2_0.v
    Info (12023): Found entity 1: ROM_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ram/synthesis/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/RAM.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ram/synthesis/submodules/ram_onchip_memory2_0.v
    Info (12023): Found entity 1: RAM_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/submodules/RAM_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file picosoc_min_v2.v
    Info (12023): Found entity 1: picosoc_min File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 3
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(331) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(402) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1119) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1119
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1251) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1251) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1268) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1268) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1314) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1314
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1485) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1485) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1497) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1497
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1583) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1583
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1627) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1627) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1735) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1735
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1766) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1766
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1836) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1836) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1844) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1844) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1859) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1859) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1884) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1884) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1901) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1901
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1901) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1901
Info (12021): Found 8 design units, including 8 entities, in source file picorv32.v
    Info (12023): Found entity 1: picorv32 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2174
    Info (12023): Found entity 3: picorv32_pcpi_mul File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2197
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2318
    Info (12023): Found entity 5: picorv32_pcpi_div File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2420
    Info (12023): Found entity 6: picorv32_axi File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2517
    Info (12023): Found entity 7: picorv32_axi_adapter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2731
    Info (12023): Found entity 8: picorv32_wb File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 2815
Info (12021): Found 1 design units, including 1 entities, in source file memory_wrapper.sv
    Info (12023): Found entity 1: memory_wrapper File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/memory_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.v
    Info (12023): Found entity 1: DE1_SOC File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file background_index/synthesis/background_index.v
    Info (12023): Found entity 1: background_index File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/background_index.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file background_index/synthesis/submodules/background_index_onchip_memory2_0.v
    Info (12023): Found entity 1: background_index_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file background_data/synthesis/background_data.v
    Info (12023): Found entity 1: background_data File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/background_data.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file background_data/synthesis/submodules/background_data_onchip_memory2_0.v
    Info (12023): Found entity 1: background_data_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/submodules/background_data_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/obstacle.v
    Info (12023): Found entity 1: obstacle File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v
    Info (12023): Found entity 1: obstacle_onchip_memory2_0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v Line: 21
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Info (12128): Elaborating entity "picosoc_min" for hierarchy "picosoc_min:soc" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 150
Warning (10230): Verilog HDL assignment warning at picosoc_min_v2.v(204): truncated value with size 11 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 204
Info (10041): Inferred latch for "mem_waitrequest" at picosoc_min_v2.v(436) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 436
Info (12128): Elaborating entity "picorv32" for hierarchy "picosoc_min:soc|picorv32:cpu" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs1val" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs2val" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs1val_valid" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(699): object "dbg_rs2val_valid" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(769): object "dbg_valid_insn" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 769
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1184): object "dbg_ascii_state" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1184
Warning (10230): Verilog HDL assignment warning at picorv32.v(334): truncated value with size 32 to match size of target (1) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 334
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1245
Warning (10230): Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1250
Warning (10763): Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1252
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1252
Warning (10763): Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1269
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1269
Warning (10763): Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1315
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1315
Warning (10230): Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1349
Warning (10230): Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1404
Warning (10230): Verilog HDL assignment warning at picorv32.v(1426): truncated value with size 32 to match size of target (4) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1426
Warning (10230): Verilog HDL assignment warning at picorv32.v(1428): truncated value with size 32 to match size of target (4) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1428
Warning (10763): Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1498
Warning (10763): Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1628
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1628
Warning (10230): Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1761
Warning (10763): Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1845
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1845
Warning (10230): Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1850
Warning (10763): Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1860
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1860
Warning (10763): Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1885
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1885
Warning (10763): Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1902
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 1902
Warning (10030): Net "cpuregs.raddr_b" at picorv32.v(203) has no driver or initial value, using a default initial value '0' File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 203
Info (12128): Elaborating entity "vpu_zve32x" for hierarchy "picosoc_min:soc|vpu_zve32x:pico_vpu" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 185
Info (12128): Elaborating entity "vregfile" for hierarchy "picosoc_min:soc|vpu_zve32x:pico_vpu|vregfile:rf" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 88
Warning (10240): Verilog HDL Always Construct warning at vpu.sv(246): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 246
Info (12128): Elaborating entity "valupath" for hierarchy "picosoc_min:soc|vpu_zve32x:pico_vpu|valupath:alu_path" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/vpu.sv Line: 104
Info (12128): Elaborating entity "ROM" for hierarchy "picosoc_min:soc|ROM:rom_inst" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 301
Info (12128): Elaborating entity "ROM_onchip_memory2_0" for hierarchy "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/ROM.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v Line: 71
Info (12133): Instantiated megafunction "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ar1.tdf
    Info (12023): Found entity 1: altsyncram_3ar1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3ar1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ar1" for hierarchy "picosoc_min:soc|ROM:rom_inst|ROM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ar1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/working_code.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/ROM/synthesis/submodules/ROM_onchip_memory2_0.v Line: 71
Info (12128): Elaborating entity "memory_wrapper" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 353
Info (12128): Elaborating entity "RAM" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/memory_wrapper.sv Line: 113
Info (12128): Elaborating entity "RAM_onchip_memory2_0" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/RAM.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/submodules/RAM_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/submodules/RAM_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/RAM/synthesis/submodules/RAM_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "RAM_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mtm1.tdf
    Info (12023): Found entity 1: altsyncram_mtm1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mtm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mtm1" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|RAM:ram_inst0|RAM_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mtm1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memory" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/memory_wrapper.sv Line: 216
Info (12128): Elaborating entity "memory_new_sdram_controller_0" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 96
Info (12128): Elaborating entity "memory_new_sdram_controller_0_input_efifo_module" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_new_sdram_controller_0:new_sdram_controller_0|memory_new_sdram_controller_0_input_efifo_module:the_memory_new_sdram_controller_0_input_efifo_module" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "Sdram_wrapper" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|Sdram_wrapper:sdram_wrapper_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at Sdram_wrapper.sv(46): inferring latch(es) for variable "master_byteenable", which holds its previous value in one or more paths through the always construct File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv Line: 46
Info (10041): Inferred latch for "master_byteenable[0]" at Sdram_wrapper.sv(46) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv Line: 46
Info (10041): Inferred latch for "master_byteenable[1]" at Sdram_wrapper.sv(46) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/Sdram_wrapper.sv Line: 46
Info (12128): Elaborating entity "memory_sys_sdram_pll" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 124
Info (12128): Elaborating entity "memory_sys_sdram_pll_sys_pll" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|memory_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_sys_sdram_pll:sys_sdram_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_sys_sdram_pll.v Line: 30
Info (12128): Elaborating entity "memory_mm_interconnect_0" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 155
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sdram_wrapper_0_avalon_master_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 245
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_master_master_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 305
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 369
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sdram_wrapper_0_avalon_master_agent" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 450
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_master_master_agent" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 531
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 615
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 656
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 697
Info (12128): Elaborating entity "memory_mm_interconnect_0_router" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 713
Info (12128): Elaborating entity "memory_mm_interconnect_0_router_default_decode" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router:router|memory_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "memory_mm_interconnect_0_router_001" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 729
Info (12128): Elaborating entity "memory_mm_interconnect_0_router_001_default_decode" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_001:router_001|memory_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "memory_mm_interconnect_0_router_002" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 745
Info (12128): Elaborating entity "memory_mm_interconnect_0_router_002_default_decode" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_router_002:router_002|memory_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "memory_mm_interconnect_0_cmd_demux" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 812
Info (12128): Elaborating entity "memory_mm_interconnect_0_cmd_mux" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 852
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "memory_mm_interconnect_0_rsp_demux" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 875
Info (12128): Elaborating entity "memory_mm_interconnect_0_rsp_mux" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 892
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_rsp_width_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 975
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_master_master_cmd_width_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 1041
Info (12128): Elaborating entity "memory_mm_interconnect_0_avalon_st_adapter" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|memory_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|memory_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/memory_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/memory.v Line: 218
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/sdram Jtag test/sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "output_io" for hierarchy "picosoc_min:soc|output_io:out_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 361
Info (12128): Elaborating entity "output_io_output_fifo" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/output_io.v Line: 60
Info (12128): Elaborating entity "output_io_output_fifo_dcfifo_with_controls" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 932
Info (12128): Elaborating entity "output_io_output_fifo_dual_clock_fifo" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 290
Info (12128): Elaborating entity "dcfifo" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 82
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m282.tdf
    Info (12023): Found entity 1: dcfifo_m282 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_m282" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf
    Info (12023): Found entity 1: a_gray2bin_c9b File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_gray2bin_c9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_c9b" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rdptr_g_gray2bin" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf
    Info (12023): Found entity 1: altsyncram_q5d1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_q5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q5d1" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe13" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe16" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|output_io_output_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdempty_eq_comp" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/dcfifo_m282.tdf Line: 87
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 298
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 298
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_fifo:output_fifo|output_io_output_fifo_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_fifo.v Line: 298
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "output_io_output_jtag_master" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/output_io.v Line: 78
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "output_io_output_jtag_master_timing_adt" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_timing_adt:timing_adt" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at output_io_output_jtag_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "output_io_output_jtag_master_b2p_adapter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_b2p_adapter:b2p_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at output_io_output_jtag_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at output_io_output_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "output_io_output_jtag_master_p2b_adapter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|output_io_output_jtag_master_p2b_adapter:p2b_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_output_jtag_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "output_io_mm_interconnect_0" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/output_io.v Line: 100
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:output_jtag_master_master_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 244
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 308
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_fifo_out_csr_translator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 372
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:output_jtag_master_master_agent" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 453
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 537
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_fifo_out_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_fifo_out_agent_rsp_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "output_io_mm_interconnect_0_router" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 719
Info (12128): Elaborating entity "output_io_mm_interconnect_0_router_default_decode" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router:router|output_io_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "output_io_mm_interconnect_0_router_001" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 735
Info (12128): Elaborating entity "output_io_mm_interconnect_0_router_001_default_decode" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_router_001:router_001|output_io_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:output_jtag_master_master_limiter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 801
Info (12128): Elaborating entity "output_io_mm_interconnect_0_cmd_demux" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 824
Info (12128): Elaborating entity "output_io_mm_interconnect_0_cmd_mux" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 841
Info (12128): Elaborating entity "output_io_mm_interconnect_0_rsp_demux" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 875
Info (12128): Elaborating entity "output_io_mm_interconnect_0_rsp_mux" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 915
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "output_io_mm_interconnect_0_avalon_st_adapter" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0.v Line: 944
Info (12128): Elaborating entity "output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "picosoc_min:soc|output_io:out_fifo|output_io_mm_interconnect_0:mm_interconnect_0|output_io_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|output_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/output_io/synthesis/submodules/output_io_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "input_audio" for hierarchy "picosoc_min:soc|input_audio:input_io" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 395
Info (12128): Elaborating entity "audio_system" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_wrapper.v Line: 163
Info (12128): Elaborating entity "audio_system_audio_0" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 69
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_0.v Line: 190
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_0.v Line: 245
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/scfifo_9ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/scfifo_9ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_r3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/a_dpfifo_s2a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_0.v Line: 273
Info (12128): Elaborating entity "audio_system_audio_and_video_config_0" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 83
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 124
Info (12128): Elaborating entity "audio_system_audio_pll_0" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 131
Info (12128): Elaborating entity "audio_system_audio_pll_0_audio_pll" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/audio_system_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 172
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/audio_system.v Line: 235
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "VGA" for hierarchy "picosoc_min:soc|VGA:VGA_pll" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 405
Info (12128): Elaborating entity "VGA_video_pll_0" for hierarchy "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/VGA.v Line: 18
Info (12128): Elaborating entity "VGA_video_pll_0_video_pll" for hierarchy "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA/synthesis/submodules/VGA_video_pll_0.v Line: 30
Info (12128): Elaborating entity "game_top" for hierarchy "picosoc_min:soc|game_top:game" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picosoc_min_v2.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at game_top.sv(28): object "frame_tick" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at game_top.sv(86): object "frame_wait_cnt" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 86
Warning (10036): Verilog HDL or VHDL warning at game_top.sv(95): object "pipe_x_hit" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at game_top.sv(102): object "pipe_y_hit" assigned a value but never read File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 102
Warning (10230): Verilog HDL assignment warning at game_top.sv(43): truncated value with size 32 to match size of target (19) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 43
Warning (10230): Verilog HDL assignment warning at game_top.sv(91): truncated value with size 32 to match size of target (6) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 91
Warning (10230): Verilog HDL assignment warning at game_top.sv(93): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 93
Warning (10230): Verilog HDL assignment warning at game_top.sv(97): truncated value with size 10 to match size of target (7) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 97
Warning (10230): Verilog HDL assignment warning at game_top.sv(100): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 100
Warning (10230): Verilog HDL assignment warning at game_top.sv(101): truncated value with size 32 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 101
Warning (10230): Verilog HDL assignment warning at game_top.sv(106): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 106
Warning (10230): Verilog HDL assignment warning at game_top.sv(113): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 113
Warning (10230): Verilog HDL assignment warning at game_top.sv(114): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 114
Warning (10230): Verilog HDL assignment warning at game_top.sv(117): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 117
Warning (10230): Verilog HDL assignment warning at game_top.sv(121): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 121
Warning (10230): Verilog HDL assignment warning at game_top.sv(133): truncated value with size 10 to match size of target (6) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 133
Warning (10230): Verilog HDL assignment warning at game_top.sv(134): truncated value with size 10 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 134
Warning (10230): Verilog HDL assignment warning at game_top.sv(138): truncated value with size 32 to match size of target (11) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 138
Warning (10230): Verilog HDL assignment warning at game_top.sv(179): truncated value with size 10 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 179
Warning (10230): Verilog HDL assignment warning at game_top.sv(180): truncated value with size 10 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 180
Warning (10230): Verilog HDL assignment warning at game_top.sv(181): truncated value with size 32 to match size of target (16) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 181
Warning (10230): Verilog HDL assignment warning at game_top.sv(183): truncated value with size 10 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 183
Warning (10230): Verilog HDL assignment warning at game_top.sv(184): truncated value with size 10 to match size of target (5) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 184
Warning (10230): Verilog HDL assignment warning at game_top.sv(185): truncated value with size 32 to match size of target (16) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 185
Info (12128): Elaborating entity "background_data" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 59
Info (12128): Elaborating entity "background_data_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/background_data.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/submodules/background_data_onchip_memory2_0.v Line: 68
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/submodules/background_data_onchip_memory2_0.v Line: 68
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data/synthesis/submodules/background_data_onchip_memory2_0.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_data.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "307200"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "19"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_74p1.tdf
    Info (12023): Found entity 1: altsyncram_74p1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_74p1" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|decode_3na:decode3" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|mux_jhb:mux2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 44
Info (12128): Elaborating entity "background_index" for hierarchy "picosoc_min:soc|game_top:game|background_index:u_palette_data2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 75
Info (12128): Elaborating entity "background_index_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/background_index.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v Line: 71
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfr1.tdf
    Info (12023): Found entity 1: altsyncram_qfr1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qfr1" for hierarchy "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/background_index/synthesis/submodules/background_index_onchip_memory2_0.v Line: 71
Info (12128): Elaborating entity "obstacle" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 157
Info (12128): Elaborating entity "obstacle_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dls1.tdf
    Info (12023): Found entity 1: altsyncram_dls1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dls1" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (512) in the Memory Initialization File "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_onchip_memory2_0.v Line: 69
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle.v Line: 95
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "obstacle_top" for hierarchy "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 171
Info (12128): Elaborating entity "obstacle_top_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/obstacle_top.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v Line: 71
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/obstacle/synthesis/submodules/obstacle_top_onchip_memory2_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/new_pillar_top.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3t1.tdf
    Info (12023): Found entity 1: altsyncram_e3t1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e3t1" for hierarchy "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "data_mem_1" for hierarchy "picosoc_min:soc|game_top:game|data_mem_1:u_image_data" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 204
Info (12128): Elaborating entity "data_mem_1_image" for hierarchy "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/data_mem_1.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/submodules/data_mem_1_image.v Line: 68
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/submodules/data_mem_1_image.v Line: 68
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_1/synthesis/submodules/data_mem_1_image.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_data.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3jq1.tdf
    Info (12023): Found entity 1: altsyncram_3jq1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3jq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3jq1" for hierarchy "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "data_mem_2" for hierarchy "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 221
Info (12128): Elaborating entity "data_mem_2_palette" for hierarchy "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/data_mem_2.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v Line: 69
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v Line: 69
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eus1.tdf
    Info (12023): Found entity 1: altsyncram_eus1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eus1" for hierarchy "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_pal.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_2/synthesis/submodules/data_mem_2_palette.v Line: 69
Info (12128): Elaborating entity "data_mem_3" for hierarchy "picosoc_min:soc|game_top:game|data_mem_3:u_mask" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 237
Info (12128): Elaborating entity "data_mem_3_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/data_mem_3.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v Line: 68
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v Line: 68
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/data_mem_3/synthesis/submodules/data_mem_3_onchip_memory2_0.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ljq1.tdf
    Info (12023): Found entity 1: altsyncram_ljq1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ljq1" for hierarchy "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113016): Width of data items in "bucky_nohat_mask.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/bucky_nohat_mask.mif Line: 5
Info (12128): Elaborating entity "cheesehat_sprite" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 273
Info (12128): Elaborating entity "cheesehat_sprite_onchip_memory2_0" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v Line: 68
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v Line: 68
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_0.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_data.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mbq1.tdf
    Info (12023): Found entity 1: altsyncram_mbq1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mbq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mbq1" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cheesehat_sprite_onchip_memory2_1" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v Line: 71
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v Line: 71
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf
    Info (12023): Found entity 1: altsyncram_1ns1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ns1" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_pal.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_1.v Line: 71
Info (12128): Elaborating entity "cheesehat_sprite_onchip_memory2_2" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v Line: 68
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v Line: 68
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/cheesehat_sprite_onchip_memory2_2.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8cq1.tdf
    Info (12023): Found entity 1: altsyncram_8cq1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8cq1" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113016): Width of data items in "cheesehat_mask.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/python_scripts/cheesehat_mask.mif Line: 5
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/cheesehat_sprite.v Line: 140
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/cheesehat_sprite/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "picosoc_min:soc|game_top:game|VGA_Controller:vga_inst" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 337
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(77): truncated value with size 32 to match size of target (10) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(123): truncated value with size 32 to match size of target (13) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv Line: 123
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(143): truncated value with size 32 to match size of target (13) File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/VGA_controller.sv Line: 143
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.30.00:43:43 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[1]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 61
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[2]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 84
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[3]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 107
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[4]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 130
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[5]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 153
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[6]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 176
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_2:onchip_memory2_2|altsyncram:the_altsyncram|altsyncram_8cq1:auto_generated|q_a[7]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_8cq1.tdf Line: 199
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[24]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 591
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[25]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 614
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[26]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 637
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[27]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 660
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[28]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 683
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[29]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 706
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[30]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 729
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|q_a[31]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_1ns1.tdf Line: 752
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated|q_a[6]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mbq1.tdf Line: 176
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|cheesehat_sprite:cheese_hat|cheesehat_sprite_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mbq1:auto_generated|q_a[7]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_mbq1.tdf Line: 199
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[1]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 61
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[2]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 84
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[3]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 107
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[4]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 130
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[5]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 153
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[6]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 176
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_3:u_mask|data_mem_3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ljq1:auto_generated|q_a[7]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_ljq1.tdf Line: 199
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[24]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 591
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[25]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 614
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[26]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 637
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[27]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 660
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[28]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 683
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[29]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 706
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[30]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 729
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_2:u_palette_data|data_mem_2_palette:palette|altsyncram:the_altsyncram|altsyncram_eus1:auto_generated|q_a[31]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_eus1.tdf Line: 752
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated|q_a[6]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3jq1.tdf Line: 176
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|data_mem_1:u_image_data|data_mem_1_image:image|altsyncram:the_altsyncram|altsyncram_3jq1:auto_generated|q_a[7]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_3jq1.tdf Line: 199
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[24]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 591
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[25]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 614
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[26]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 637
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[27]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 660
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[28]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 683
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[29]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 706
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[30]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 729
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle_top:obstacle_top_data|obstacle_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_e3t1:auto_generated|q_a[31]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_e3t1.tdf Line: 752
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[24]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 591
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[25]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 614
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[26]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 637
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[27]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 660
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[28]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 683
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[29]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 706
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[30]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 729
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|obstacle:Obstacle_data|obstacle_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dls1:auto_generated|q_a[31]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_dls1.tdf Line: 752
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[24]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 591
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[25]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 614
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[26]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 637
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[27]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 660
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[28]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 683
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[29]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 706
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[30]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 729
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_index:u_palette_data2|background_index_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qfr1:auto_generated|q_a[31]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_qfr1.tdf Line: 752
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a6" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 183
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a7" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 206
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a14" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 367
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a15" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 390
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a22" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 551
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a23" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 574
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a30" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 735
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a31" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 758
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a38" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 919
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a39" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 942
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a46" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1103
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a47" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1126
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a54" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1287
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a55" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1310
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a62" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1471
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a63" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1494
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a70" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1655
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a71" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1678
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a78" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1839
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a79" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 1862
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a86" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2023
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a87" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2046
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a94" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2207
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a95" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2230
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a102" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2391
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a103" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2414
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a110" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2575
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a111" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2598
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a118" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2759
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a119" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2782
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a126" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2943
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a127" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 2966
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a134" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3127
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a135" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3150
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a142" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3311
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a143" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3334
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a150" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3495
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a151" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3518
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a158" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3679
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a159" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3702
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a166" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3863
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a167" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 3886
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a174" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4047
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a175" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4070
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a182" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4231
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a183" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4254
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a190" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4415
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a191" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4438
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a198" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4599
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a199" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4622
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a206" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4783
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a207" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4806
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a214" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4967
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a215" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 4990
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a222" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5151
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a223" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5174
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a230" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5335
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a231" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5358
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a238" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5519
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a239" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5542
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a246" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5703
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a247" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5726
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a254" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5887
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a255" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 5910
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a262" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6071
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a263" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6094
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a270" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6255
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a271" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6278
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a278" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6439
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a279" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6462
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a286" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6623
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a287" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6646
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a294" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6807
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a295" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6830
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a302" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 6991
        Warning (14320): Synthesized away node "picosoc_min:soc|game_top:game|background_data:u_image_data2|background_data_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_74p1:auto_generated|ram_block1a303" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_74p1.tdf Line: 7014
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|audio_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/Audio_ips/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
    Info (276007): RAM logic "picosoc_min:soc|picorv32:cpu|cpuregs" is uninferred due to asynchronous read logic File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/picorv32.v Line: 203
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picosoc_min:soc|memory_wrapper:full_memory|memory:sdram_interface|memory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Div2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod4" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Div3" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 610
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod5" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 610
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod6" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 611
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Div0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 575
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 575
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Div1" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 576
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 576
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "picosoc_min:soc|game_top:game|Mod3" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 577
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_sc_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "picosoc_min:soc|input_audio:input_io|audio_system:u_audio_system|altera_avalon_sc_fifo:audio_final_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egn1.tdf
    Info (12023): Found entity 1: altsyncram_egn1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_egn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/mux_chb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "picosoc_min:soc|output_io:out_fifo|output_io_output_jtag_master:output_jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/altsyncram_g0n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|lpm_divide:Mod0" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 101
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|lpm_divide:Mod0" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|lpm_divide:Div2" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|lpm_divide:Div2" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_nbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|lpm_divide:Mod4" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|lpm_divide:Mod4" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 609
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_n3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/alt_u_div_qve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "picosoc_min:soc|game_top:game|lpm_divide:Div3" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 610
Info (12133): Instantiated megafunction "picosoc_min:soc|game_top:game|lpm_divide:Div3" with the following parameter: File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/game_top.sv Line: 610
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/db/lpm_divide_kbm.tdf Line: 25
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 10
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 11
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 13
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 26
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 30
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 44
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 45
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 54
Info (17049): 525 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "memory_FPGA_master" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "memory_FPGA_master_timing_adt" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 24 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance picosoc_min:soc|VGA:VGA_pll|VGA_video_pll_0:video_pll_0|VGA_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 17
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 18
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.v Line: 65
Info (21057): Implemented 18100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 17132 logic cells
    Info (21064): Implemented 786 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 356 warnings
    Info: Peak virtual memory: 5360 megabytes
    Info: Processing ended: Wed Apr 30 00:44:33 2025
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:02:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rohan/development/capstone/ECE554CPU_WORKING/DE1_SOC.map.smsg.


