100000100    //mv r0 100  
111000110    //regop r0 110 
101100000    //ldr r4 r0 
111000011    //regop r0 011 
101101000    //ldr r5 r0 
111000011    //regop r0 011 
101110000    //ldr r6 r0 
111000011    //regop r0 011 
101111000    //ldr r7 r0 
100011000    //mv r3 0
111111010    //regop r7 010  
111011010    //regop r3 010  
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010 
111011010    //regop r3 010 
111011010    //regop r3 010 
111011010    //regop r3 010
100010000    //mv r2 0
111011010    //regop r3 010
100010000    //mv r2 0
111101010    //regop r5 010 
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111101010    //regop r5 010
111010010    //regop r2 010
111010010    //regop r2 010 
111010010    //regop r2 010
100001000    //mv r1 0  
111010010    //regop r2 010 
100001000    //mv r1 0 
100000000    //mv r0 0 
010000011    //sub r0 r3 
010001001    //sub r1 r1        
010011010    //sub r3 r2  
011001011    //b 001 shiftB 
100010000    //mv r2 0 
100010000    //mv r2 0
100010000    //mv r2 0
100010000    //mv r2 0     
100010100    //mv r2 100   
111010110    //regop r2 110 
111010011    //regop r2 011 
101101010    //ldr r5 r2 
100010000    //mv r2 0   
111101010    //regop r5 010 
111010010    //regop r2 010 
111101010    //regop r5 010 
111010010    //regop r2 010 
111010010    //regop r2 010 
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010 
100001100    //mv r1 100             
000010001    //or r2 r1 
100001000    //mv r1 0 
010011001    //sub r3 r1            
010011001    //sub r3 r1
011000001    //b 000 addMantissa  
100001000    //mv r1 0                   
100001000    //mv r1 0     
100001000    //mv r1 0 
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0
100001001    //mv r1 1         
010011001    //sub r3 r1            //cmp passed means B > A, then we shift A, and we already have value             
111010010    //regop r2 010 
111100010    //regop r4 010 
010001001    //sub r1 r1
010011001    //sub r3 r1 
011010000    //b 010 loopA 
100001000    //mv r1 0 
100001000    //mv r1 0 
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0 
100001000    //mv r1 0 
100001000    //mv r1 0        
100001000    //mv r1 0        
100001000    //mv r1 0        
100001100    //mv r1 100      
111001110    //regop r1 110 
100011011    //mv r3 011    
000001011    //or r1 r3     
101111001    //ldr r7 r1    
100011000    //mv r3 0   
111111010    //regop r7 010 
111011010    //regop r3 010
111111010    //regop r7 010
111011010    //regop r3 010 
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010 
100001100    //mv r1 100             
000011001    //or r3 r1  
100111000    //mv r7 0
010111110    //sub r7 r6          
010100111    //sub r4 r7          
111011111    //regop r3 111       
100111000    //mv r7 0
010111011    //sub r7 r3 
010010111    //sub r2 r7 
100111100    //mv r7 100           
111111110    //regop r7 110 
100110000    //mv r6 0 
010110110    //sub r6 r6
010010111    //sub r2 r7  
011001110    //b 001 preassembleA
100111000    //mv r7 0
010111000    //sub r7 r0  
100110000    //mv r6 0
111111011    //regop r7 011 
100110000    //mv r6 0
111010010    //regop r2 010 
111100010    //regop r4 010 
100110000    //mv r6 0             
100110000    //mv r6 0
100110000    //mv r6 0
100110000    //mv r6 0
100110000    //mv r6 0
100110000    //mv r6 0 
100110000    //mv r6 0 
111010010    //regop r2 010        
111110010    //regop r6 010
111010010    //regop r2 010
111110010    //regop r6 010
111110010    //regop r6 010
111110010    //regop r6 010
111110010    //regop r6 010
111110010    //regop r6 010
111110010    //regop r6 010
111110010    //regop r6 010
100101000    //mv r5 0
010101110    //sub r5 r6 
100010000    //mv r2 0 
010010101    //sub r2 r5 
100110100    //mv r6 100 
111110110    //regop r6 110 
111110011    //regop r6 011 
101110110    //ldr r6 r6 
100101000    //mv r5 0
111110110    //regop r6 110 
111101010    //regop r5 010 
100110000    //mv r6 0 
111111110    //regop r7 110 
111111110    //regop r7 110 
000111101    //or r7 r5 
000010111    //or r2 r7 
100000100    //mv r0 100 
111000110    //regop r0 110 
100001100    //mv r1 100 
000000001    //or r0 r1 
110100000    //str r4 r0 
111000011    //regop r0 011 
110010000    //str r2 r0 
100000000    //mv r0 0
010000000    //sub r0 r0
010000000    //sub r0 r0 
011000111    //b 000 done 
100000000    //mv r0 0
100000000    //mv r0 0
100000000    //mv r0 0 
100000000    //mv r0 0        
100000000    //mv r0 0   
100000000    //mv r0 0   
100000000    //mv r0 0   
100000000    //mv r0 0   
100000000    //mv r0 0
100111000    //mv r7 0    
100001000    //mv r1 0
010001010    //sub r1 r2 
010111001    //sub r7 r1 
100000100    //mv r0 100
111000110    //regop r0 110
100001011    //mv r1 011 
000001000    //or r1 r0 
101101001    //ldr r5 r1 
100010000    //mv r2 0
111101010    //regop r5 010 
111010010    //regop r2 010 
111101010    //regop r5 010 
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010
111010010    //regop r2 010 
100001100    //mv r1 100 
000010001    //or r2 r1 
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0 
100001000    //mv r1 0
111011011    //regop r3 011 
111010010    //regop r2 010 
111110010    //regop r6 010 
010001001    //sub r1 r1
010011001    //sub r3 r1 
011001100    //b 001 loopB
100001000    //mv r1 0 
100001000    //mv r1 0 
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0
100001000    //mv r1 0 
100001100    //mv r1 100 
111001110    //regop r1 110 
100011001    //mv r3 001 
000001011    //or r1 r3 
101101001    //ldr r5 r1 
111101010    //regop r5 010 
111011010    //regop r3 010 
111101010    //regop r5 010 
111011010    //regop r3 010 
111011010    //regop r3 010 
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010
111011010    //regop r3 010 
100001100    //mv r1 100 
000011001    //or r3 r1 
100000000    //mv r0 0
010000110    //sub r0 r6 
010100000    //sub r4 r0 
111011111    //regop r3 111 
100000000    //mv r0 0
010000011    //sub r0 r3 
010010000    //sub r2 r0 
100000100    //mv r0 100
111000110    //regop r0 110 
100110000    //mv r6 0
010110110    //sub r6 r6
010010000    //sub r2 r0 
011001101    //b 001 preAssembleB 
100110000    //mv r6 0
111111011    //regop r7 011 
100110000    //mv r6 0
111010010    //regop r2 010 
111100010    //regop r4 010 
100110000    //mv r6 0
010110110    //sub r6 r6
010110110    //sub r6 r6
011000010    //b 000 assemble 
100110000    //mv r6 0
100110000    //mv r6 0
100110000    //mv r6 0 
100110000    //mv r6 0
100110000    //mv r6 0 
100110100    //mv r6 100 
111110110    //regop r6 110 
100101000    //mv r5 0
010101110    //sub r5 r6
100110000    //mv r6 0
010010101    //sub r2 r5 
010110110    //sub r6 r6
010110110    //sub r6 r6 
011000010    //b 000 assemble
100110000    //mv r6 0 
100110000    //mv r6 0 
100110000    //mv r6 0
100110000    //mv r6 0 
100110000    //mv r6 0 
100101000    //mv r5 0
100110100    //mv r6 100 
111110110    //regop r6 110 
010101110    //sub r5 r6 
100110000    //mv r6 0
010010101    //sub r2 r5 
100111000    //mv r7 0
010111000    //sub r7 r0 
100110000    //mv r6 0
010110110    //sub r6 r6
010110110    //sub r6 r6
011000010    //b 000 assemble 
