
STM32PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001960  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001a6c  08001a6c  00011a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a90  08001a90  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a90  08001a90  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a90  08001a90  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a90  08001a90  00011a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a94  08001a94  00011a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001aa4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001aa4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000032ee  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f93  00000000  00000000  00023323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000428  00000000  00000000  000242b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000390  00000000  00000000  000246e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000157cc  00000000  00000000  00024a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004d72  00000000  00000000  0003a23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079ba5  00000000  00000000  0003efae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b8b53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e38  00000000  00000000  000b8ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001a54 	.word	0x08001a54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001a54 	.word	0x08001a54

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fd7b 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f875 	bl	8000244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8af 	bl	80002bc <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count1 = 0, count2=0, count=0, state = 1;
 800015e:	2300      	movs	r3, #0
 8000160:	60fb      	str	r3, [r7, #12]
 8000162:	2300      	movs	r3, #0
 8000164:	60bb      	str	r3, [r7, #8]
 8000166:	2300      	movs	r3, #0
 8000168:	607b      	str	r3, [r7, #4]
 800016a:	2301      	movs	r3, #1
 800016c:	603b      	str	r3, [r7, #0]
    while (1)
    {
    	display7SEG_1(count1/100+1);
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	4a33      	ldr	r2, [pc, #204]	; (8000240 <main+0xf4>)
 8000172:	fb82 1203 	smull	r1, r2, r2, r3
 8000176:	1152      	asrs	r2, r2, #5
 8000178:	17db      	asrs	r3, r3, #31
 800017a:	1ad3      	subs	r3, r2, r3
 800017c:	3301      	adds	r3, #1
 800017e:	4618      	mov	r0, r3
 8000180:	f000 f982 	bl	8000488 <display7SEG_1>
    	display7SEG_2(count2/100+1);
 8000184:	68bb      	ldr	r3, [r7, #8]
 8000186:	4a2e      	ldr	r2, [pc, #184]	; (8000240 <main+0xf4>)
 8000188:	fb82 1203 	smull	r1, r2, r2, r3
 800018c:	1152      	asrs	r2, r2, #5
 800018e:	17db      	asrs	r3, r3, #31
 8000190:	1ad3      	subs	r3, r2, r3
 8000192:	3301      	adds	r3, #1
 8000194:	4618      	mov	r0, r3
 8000196:	f000 fb07 	bl	80007a8 <display7SEG_2>
  	  if(count == 0){
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d141      	bne.n	8000224 <main+0xd8>
 80001a0:	683b      	ldr	r3, [r7, #0]
 80001a2:	3b01      	subs	r3, #1
 80001a4:	2b03      	cmp	r3, #3
 80001a6:	d83e      	bhi.n	8000226 <main+0xda>
 80001a8:	a201      	add	r2, pc, #4	; (adr r2, 80001b0 <main+0x64>)
 80001aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ae:	bf00      	nop
 80001b0:	080001c1 	.word	0x080001c1
 80001b4:	080001e1 	.word	0x080001e1
 80001b8:	080001f3 	.word	0x080001f3
 80001bc:	08000213 	.word	0x08000213
  		  switch(state){
  		  case 1://Yellow1 - Red2 -> Red1 - Green2
  			  on_red1();
 80001c0:	f000 f8d8 	bl	8000374 <on_red1>
  			  on_green2();
 80001c4:	f000 f948 	bl	8000458 <on_green2>
  			  count1= 500;
 80001c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80001cc:	60fb      	str	r3, [r7, #12]
  			  count2=300;
 80001ce:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80001d2:	60bb      	str	r3, [r7, #8]
  			  count = 300;
 80001d4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80001d8:	607b      	str	r3, [r7, #4]
  			  state = 2;
 80001da:	2302      	movs	r3, #2
 80001dc:	603b      	str	r3, [r7, #0]
  			  break;
 80001de:	e022      	b.n	8000226 <main+0xda>
  		  case 2: //Red1 - Green2 -> Red1 - Yellow2
  			 on_yel2();
 80001e0:	f000 f922 	bl	8000428 <on_yel2>
  			 count2= 200;
 80001e4:	23c8      	movs	r3, #200	; 0xc8
 80001e6:	60bb      	str	r3, [r7, #8]
  			count = 200;
 80001e8:	23c8      	movs	r3, #200	; 0xc8
 80001ea:	607b      	str	r3, [r7, #4]
  			 state = 3;
 80001ec:	2303      	movs	r3, #3
 80001ee:	603b      	str	r3, [r7, #0]
  			 break;
 80001f0:	e019      	b.n	8000226 <main+0xda>
  		  case 3: //Red1 - Yellow2 -> Green1 - Red2
  			  on_green1();
 80001f2:	f000 f8eb 	bl	80003cc <on_green1>
  			  on_red2();
 80001f6:	f000 f8ff 	bl	80003f8 <on_red2>
  			  count1 = 300;
 80001fa:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80001fe:	60fb      	str	r3, [r7, #12]
  			  count2=500;
 8000200:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000204:	60bb      	str	r3, [r7, #8]
  			  count = 300;
 8000206:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800020a:	607b      	str	r3, [r7, #4]
  			  state = 4;
 800020c:	2304      	movs	r3, #4
 800020e:	603b      	str	r3, [r7, #0]
  			  break;
 8000210:	e009      	b.n	8000226 <main+0xda>
  		  case 4: //Green1 - Red2 -> Yellow1 - Red2
  			  on_yel1();
 8000212:	f000 f8c5 	bl	80003a0 <on_yel1>
  			  count1 = 200;
 8000216:	23c8      	movs	r3, #200	; 0xc8
 8000218:	60fb      	str	r3, [r7, #12]
  			  count = 200;
 800021a:	23c8      	movs	r3, #200	; 0xc8
 800021c:	607b      	str	r3, [r7, #4]
  			  state = 1;
 800021e:	2301      	movs	r3, #1
 8000220:	603b      	str	r3, [r7, #0]
 8000222:	e000      	b.n	8000226 <main+0xda>

  		  }
  	  	}
 8000224:	bf00      	nop
  	 count--;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	3b01      	subs	r3, #1
 800022a:	607b      	str	r3, [r7, #4]
  	 count1--;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	3b01      	subs	r3, #1
 8000230:	60fb      	str	r3, [r7, #12]
  	 count2--;
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	3b01      	subs	r3, #1
 8000236:	60bb      	str	r3, [r7, #8]
  	 HAL_Delay(10);
 8000238:	200a      	movs	r0, #10
 800023a:	f000 fd69 	bl	8000d10 <HAL_Delay>
    	display7SEG_1(count1/100+1);
 800023e:	e796      	b.n	800016e <main+0x22>
 8000240:	51eb851f 	.word	0x51eb851f

08000244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b090      	sub	sp, #64	; 0x40
 8000248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024a:	f107 0318 	add.w	r3, r7, #24
 800024e:	2228      	movs	r2, #40	; 0x28
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f001 fbf6 	bl	8001a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]
 8000264:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000266:	2302      	movs	r3, #2
 8000268:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026a:	2301      	movs	r3, #1
 800026c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800026e:	2310      	movs	r3, #16
 8000270:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000272:	2300      	movs	r3, #0
 8000274:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	4618      	mov	r0, r3
 800027c:	f000 ffe2 	bl	8001244 <HAL_RCC_OscConfig>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000286:	f000 f86f 	bl	8000368 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028a:	230f      	movs	r3, #15
 800028c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800028e:	2300      	movs	r3, #0
 8000290:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fa4e 	bl	8001744 <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ae:	f000 f85b 	bl	8000368 <Error_Handler>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3740      	adds	r7, #64	; 0x40
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
	...

080002bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d0:	4b22      	ldr	r3, [pc, #136]	; (800035c <MX_GPIO_Init+0xa0>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a21      	ldr	r2, [pc, #132]	; (800035c <MX_GPIO_Init+0xa0>)
 80002d6:	f043 0304 	orr.w	r3, r3, #4
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b1f      	ldr	r3, [pc, #124]	; (800035c <MX_GPIO_Init+0xa0>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0304 	and.w	r3, r3, #4
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e8:	4b1c      	ldr	r3, [pc, #112]	; (800035c <MX_GPIO_Init+0xa0>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a1b      	ldr	r2, [pc, #108]	; (800035c <MX_GPIO_Init+0xa0>)
 80002ee:	f043 0308 	orr.w	r3, r3, #8
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b19      	ldr	r3, [pc, #100]	; (800035c <MX_GPIO_Init+0xa0>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0308 	and.w	r3, r3, #8
 80002fc:	603b      	str	r3, [r7, #0]
 80002fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YEL1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8000306:	4816      	ldr	r0, [pc, #88]	; (8000360 <MX_GPIO_Init+0xa4>)
 8000308:	f000 ff84 	bl	8001214 <HAL_GPIO_WritePin>
                          |LED_YEL2_Pin|LED_GREEN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_7SEG_1_Pin|B_7SEG_1_Pin|C_7SEG_1_Pin|D_7SEG_2_Pin
 800030c:	2200      	movs	r2, #0
 800030e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000312:	4814      	ldr	r0, [pc, #80]	; (8000364 <MX_GPIO_Init+0xa8>)
 8000314:	f000 ff7e 	bl	8001214 <HAL_GPIO_WritePin>
                          |E_7SEG_1_Pin|F_7SEG_1_Pin|G_7SEG_1_Pin|A_7SEG_2_Pin
                          |B_7SEG_2_Pin|C_7SEG_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YEL1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YEL2_Pin LED_GREEN2_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YEL1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8000318:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800031c:	60bb      	str	r3, [r7, #8]
                          |LED_YEL2_Pin|LED_GREEN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031e:	2301      	movs	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000322:	2300      	movs	r3, #0
 8000324:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000326:	2302      	movs	r3, #2
 8000328:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800032a:	f107 0308 	add.w	r3, r7, #8
 800032e:	4619      	mov	r1, r3
 8000330:	480b      	ldr	r0, [pc, #44]	; (8000360 <MX_GPIO_Init+0xa4>)
 8000332:	f000 fdf5 	bl	8000f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_7SEG_1_Pin B_7SEG_1_Pin C_7SEG_1_Pin D_7SEG_2_Pin
                           E_7SEG_2_Pin F_7SEG_2_Pin G_7SEG_2_Pin D_7SEG_1_Pin
                           E_7SEG_1_Pin F_7SEG_1_Pin G_7SEG_1_Pin A_7SEG_2_Pin
                           B_7SEG_2_Pin C_7SEG_2_Pin */
  GPIO_InitStruct.Pin = A_7SEG_1_Pin|B_7SEG_1_Pin|C_7SEG_1_Pin|D_7SEG_2_Pin
 8000336:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800033a:	60bb      	str	r3, [r7, #8]
                          |E_7SEG_2_Pin|F_7SEG_2_Pin|G_7SEG_2_Pin|D_7SEG_1_Pin
                          |E_7SEG_1_Pin|F_7SEG_1_Pin|G_7SEG_1_Pin|A_7SEG_2_Pin
                          |B_7SEG_2_Pin|C_7SEG_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033c:	2301      	movs	r3, #1
 800033e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2302      	movs	r3, #2
 8000346:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4619      	mov	r1, r3
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <MX_GPIO_Init+0xa8>)
 8000350:	f000 fde6 	bl	8000f20 <HAL_GPIO_Init>

}
 8000354:	bf00      	nop
 8000356:	3718      	adds	r7, #24
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40021000 	.word	0x40021000
 8000360:	40010800 	.word	0x40010800
 8000364:	40010c00 	.word	0x40010c00

08000368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800036c:	b672      	cpsid	i
}
 800036e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000370:	e7fe      	b.n	8000370 <Error_Handler+0x8>
	...

08000374 <on_red1>:
#include "on_led.h"
void on_red1(){
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000378:	2201      	movs	r2, #1
 800037a:	2180      	movs	r1, #128	; 0x80
 800037c:	4807      	ldr	r0, [pc, #28]	; (800039c <on_red1+0x28>)
 800037e:	f000 ff49 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL1_GPIO_Port, LED_YEL1_Pin, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	2140      	movs	r1, #64	; 0x40
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <on_red1+0x28>)
 8000388:	f000 ff44 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 800038c:	2200      	movs	r2, #0
 800038e:	2120      	movs	r1, #32
 8000390:	4802      	ldr	r0, [pc, #8]	; (800039c <on_red1+0x28>)
 8000392:	f000 ff3f 	bl	8001214 <HAL_GPIO_WritePin>
};
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	40010800 	.word	0x40010800

080003a0 <on_yel1>:
void on_yel1(){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 80003a4:	2201      	movs	r2, #1
 80003a6:	2180      	movs	r1, #128	; 0x80
 80003a8:	4807      	ldr	r0, [pc, #28]	; (80003c8 <on_yel1+0x28>)
 80003aa:	f000 ff33 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL1_GPIO_Port, LED_YEL1_Pin, GPIO_PIN_RESET);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2140      	movs	r1, #64	; 0x40
 80003b2:	4805      	ldr	r0, [pc, #20]	; (80003c8 <on_yel1+0x28>)
 80003b4:	f000 ff2e 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	2120      	movs	r1, #32
 80003bc:	4802      	ldr	r0, [pc, #8]	; (80003c8 <on_yel1+0x28>)
 80003be:	f000 ff29 	bl	8001214 <HAL_GPIO_WritePin>
};
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	40010800 	.word	0x40010800

080003cc <on_green1>:
void on_green1(){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80003d0:	2200      	movs	r2, #0
 80003d2:	2180      	movs	r1, #128	; 0x80
 80003d4:	4807      	ldr	r0, [pc, #28]	; (80003f4 <on_green1+0x28>)
 80003d6:	f000 ff1d 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL1_GPIO_Port, LED_YEL1_Pin, GPIO_PIN_SET);
 80003da:	2201      	movs	r2, #1
 80003dc:	2140      	movs	r1, #64	; 0x40
 80003de:	4805      	ldr	r0, [pc, #20]	; (80003f4 <on_green1+0x28>)
 80003e0:	f000 ff18 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 80003e4:	2201      	movs	r2, #1
 80003e6:	2120      	movs	r1, #32
 80003e8:	4802      	ldr	r0, [pc, #8]	; (80003f4 <on_green1+0x28>)
 80003ea:	f000 ff13 	bl	8001214 <HAL_GPIO_WritePin>
};
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	40010800 	.word	0x40010800

080003f8 <on_red2>:

void on_red2(){
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000402:	4808      	ldr	r0, [pc, #32]	; (8000424 <on_red2+0x2c>)
 8000404:	f000 ff06 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL2_GPIO_Port, LED_YEL2_Pin, GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800040e:	4805      	ldr	r0, [pc, #20]	; (8000424 <on_red2+0x2c>)
 8000410:	f000 ff00 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	f44f 7180 	mov.w	r1, #256	; 0x100
 800041a:	4802      	ldr	r0, [pc, #8]	; (8000424 <on_red2+0x2c>)
 800041c:	f000 fefa 	bl	8001214 <HAL_GPIO_WritePin>
};
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40010800 	.word	0x40010800

08000428 <on_yel2>:
void on_yel2(){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 800042c:	2201      	movs	r2, #1
 800042e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000432:	4808      	ldr	r0, [pc, #32]	; (8000454 <on_yel2+0x2c>)
 8000434:	f000 feee 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL2_GPIO_Port, LED_YEL2_Pin, GPIO_PIN_RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800043e:	4805      	ldr	r0, [pc, #20]	; (8000454 <on_yel2+0x2c>)
 8000440:	f000 fee8 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000444:	2201      	movs	r2, #1
 8000446:	f44f 7180 	mov.w	r1, #256	; 0x100
 800044a:	4802      	ldr	r0, [pc, #8]	; (8000454 <on_yel2+0x2c>)
 800044c:	f000 fee2 	bl	8001214 <HAL_GPIO_WritePin>
};
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40010800 	.word	0x40010800

08000458 <on_green2>:
void on_green2(){
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000462:	4808      	ldr	r0, [pc, #32]	; (8000484 <on_green2+0x2c>)
 8000464:	f000 fed6 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL2_GPIO_Port, LED_YEL2_Pin, GPIO_PIN_SET);
 8000468:	2201      	movs	r2, #1
 800046a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046e:	4805      	ldr	r0, [pc, #20]	; (8000484 <on_green2+0x2c>)
 8000470:	f000 fed0 	bl	8001214 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000474:	2201      	movs	r2, #1
 8000476:	f44f 7180 	mov.w	r1, #256	; 0x100
 800047a:	4802      	ldr	r0, [pc, #8]	; (8000484 <on_green2+0x2c>)
 800047c:	f000 feca 	bl	8001214 <HAL_GPIO_WritePin>
};
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40010800 	.word	0x40010800

08000488 <display7SEG_1>:

void display7SEG_1 (int number){
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b09      	cmp	r3, #9
 8000494:	f200 8180 	bhi.w	8000798 <display7SEG_1+0x310>
 8000498:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <display7SEG_1+0x18>)
 800049a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049e:	bf00      	nop
 80004a0:	080004c9 	.word	0x080004c9
 80004a4:	08000511 	.word	0x08000511
 80004a8:	08000559 	.word	0x08000559
 80004ac:	080005a1 	.word	0x080005a1
 80004b0:	080005e9 	.word	0x080005e9
 80004b4:	08000631 	.word	0x08000631
 80004b8:	08000679 	.word	0x08000679
 80004bc:	080006c1 	.word	0x080006c1
 80004c0:	08000709 	.word	0x08000709
 80004c4:	08000751 	.word	0x08000751
	switch(number){
	case 0:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2101      	movs	r1, #1
 80004cc:	48b5      	ldr	r0, [pc, #724]	; (80007a4 <display7SEG_1+0x31c>)
 80004ce:	f000 fea1 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2102      	movs	r1, #2
 80004d6:	48b3      	ldr	r0, [pc, #716]	; (80007a4 <display7SEG_1+0x31c>)
 80004d8:	f000 fe9c 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2104      	movs	r1, #4
 80004e0:	48b0      	ldr	r0, [pc, #704]	; (80007a4 <display7SEG_1+0x31c>)
 80004e2:	f000 fe97 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2108      	movs	r1, #8
 80004ea:	48ae      	ldr	r0, [pc, #696]	; (80007a4 <display7SEG_1+0x31c>)
 80004ec:	f000 fe92 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_RESET);
 80004f0:	2200      	movs	r2, #0
 80004f2:	2110      	movs	r1, #16
 80004f4:	48ab      	ldr	r0, [pc, #684]	; (80007a4 <display7SEG_1+0x31c>)
 80004f6:	f000 fe8d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2120      	movs	r1, #32
 80004fe:	48a9      	ldr	r0, [pc, #676]	; (80007a4 <display7SEG_1+0x31c>)
 8000500:	f000 fe88 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_SET);
 8000504:	2201      	movs	r2, #1
 8000506:	2140      	movs	r1, #64	; 0x40
 8000508:	48a6      	ldr	r0, [pc, #664]	; (80007a4 <display7SEG_1+0x31c>)
 800050a:	f000 fe83 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800050e:	e144      	b.n	800079a <display7SEG_1+0x312>
	case 1:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_SET);
 8000510:	2201      	movs	r2, #1
 8000512:	2101      	movs	r1, #1
 8000514:	48a3      	ldr	r0, [pc, #652]	; (80007a4 <display7SEG_1+0x31c>)
 8000516:	f000 fe7d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 800051a:	2200      	movs	r2, #0
 800051c:	2102      	movs	r1, #2
 800051e:	48a1      	ldr	r0, [pc, #644]	; (80007a4 <display7SEG_1+0x31c>)
 8000520:	f000 fe78 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2104      	movs	r1, #4
 8000528:	489e      	ldr	r0, [pc, #632]	; (80007a4 <display7SEG_1+0x31c>)
 800052a:	f000 fe73 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_SET);
 800052e:	2201      	movs	r2, #1
 8000530:	2108      	movs	r1, #8
 8000532:	489c      	ldr	r0, [pc, #624]	; (80007a4 <display7SEG_1+0x31c>)
 8000534:	f000 fe6e 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 8000538:	2201      	movs	r2, #1
 800053a:	2110      	movs	r1, #16
 800053c:	4899      	ldr	r0, [pc, #612]	; (80007a4 <display7SEG_1+0x31c>)
 800053e:	f000 fe69 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_SET);
 8000542:	2201      	movs	r2, #1
 8000544:	2120      	movs	r1, #32
 8000546:	4897      	ldr	r0, [pc, #604]	; (80007a4 <display7SEG_1+0x31c>)
 8000548:	f000 fe64 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_SET);
 800054c:	2201      	movs	r2, #1
 800054e:	2140      	movs	r1, #64	; 0x40
 8000550:	4894      	ldr	r0, [pc, #592]	; (80007a4 <display7SEG_1+0x31c>)
 8000552:	f000 fe5f 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000556:	e120      	b.n	800079a <display7SEG_1+0x312>
	case 2:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	2101      	movs	r1, #1
 800055c:	4891      	ldr	r0, [pc, #580]	; (80007a4 <display7SEG_1+0x31c>)
 800055e:	f000 fe59 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	2102      	movs	r1, #2
 8000566:	488f      	ldr	r0, [pc, #572]	; (80007a4 <display7SEG_1+0x31c>)
 8000568:	f000 fe54 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_SET);
 800056c:	2201      	movs	r2, #1
 800056e:	2104      	movs	r1, #4
 8000570:	488c      	ldr	r0, [pc, #560]	; (80007a4 <display7SEG_1+0x31c>)
 8000572:	f000 fe4f 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	2108      	movs	r1, #8
 800057a:	488a      	ldr	r0, [pc, #552]	; (80007a4 <display7SEG_1+0x31c>)
 800057c:	f000 fe4a 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	2110      	movs	r1, #16
 8000584:	4887      	ldr	r0, [pc, #540]	; (80007a4 <display7SEG_1+0x31c>)
 8000586:	f000 fe45 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_SET);
 800058a:	2201      	movs	r2, #1
 800058c:	2120      	movs	r1, #32
 800058e:	4885      	ldr	r0, [pc, #532]	; (80007a4 <display7SEG_1+0x31c>)
 8000590:	f000 fe40 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	2140      	movs	r1, #64	; 0x40
 8000598:	4882      	ldr	r0, [pc, #520]	; (80007a4 <display7SEG_1+0x31c>)
 800059a:	f000 fe3b 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800059e:	e0fc      	b.n	800079a <display7SEG_1+0x312>
	case 3:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2101      	movs	r1, #1
 80005a4:	487f      	ldr	r0, [pc, #508]	; (80007a4 <display7SEG_1+0x31c>)
 80005a6:	f000 fe35 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2102      	movs	r1, #2
 80005ae:	487d      	ldr	r0, [pc, #500]	; (80007a4 <display7SEG_1+0x31c>)
 80005b0:	f000 fe30 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2104      	movs	r1, #4
 80005b8:	487a      	ldr	r0, [pc, #488]	; (80007a4 <display7SEG_1+0x31c>)
 80005ba:	f000 fe2b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	2108      	movs	r1, #8
 80005c2:	4878      	ldr	r0, [pc, #480]	; (80007a4 <display7SEG_1+0x31c>)
 80005c4:	f000 fe26 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2110      	movs	r1, #16
 80005cc:	4875      	ldr	r0, [pc, #468]	; (80007a4 <display7SEG_1+0x31c>)
 80005ce:	f000 fe21 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2120      	movs	r1, #32
 80005d6:	4873      	ldr	r0, [pc, #460]	; (80007a4 <display7SEG_1+0x31c>)
 80005d8:	f000 fe1c 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2140      	movs	r1, #64	; 0x40
 80005e0:	4870      	ldr	r0, [pc, #448]	; (80007a4 <display7SEG_1+0x31c>)
 80005e2:	f000 fe17 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 80005e6:	e0d8      	b.n	800079a <display7SEG_1+0x312>
	case 4:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2101      	movs	r1, #1
 80005ec:	486d      	ldr	r0, [pc, #436]	; (80007a4 <display7SEG_1+0x31c>)
 80005ee:	f000 fe11 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2102      	movs	r1, #2
 80005f6:	486b      	ldr	r0, [pc, #428]	; (80007a4 <display7SEG_1+0x31c>)
 80005f8:	f000 fe0c 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2104      	movs	r1, #4
 8000600:	4868      	ldr	r0, [pc, #416]	; (80007a4 <display7SEG_1+0x31c>)
 8000602:	f000 fe07 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_SET);
 8000606:	2201      	movs	r2, #1
 8000608:	2108      	movs	r1, #8
 800060a:	4866      	ldr	r0, [pc, #408]	; (80007a4 <display7SEG_1+0x31c>)
 800060c:	f000 fe02 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 8000610:	2201      	movs	r2, #1
 8000612:	2110      	movs	r1, #16
 8000614:	4863      	ldr	r0, [pc, #396]	; (80007a4 <display7SEG_1+0x31c>)
 8000616:	f000 fdfd 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	2120      	movs	r1, #32
 800061e:	4861      	ldr	r0, [pc, #388]	; (80007a4 <display7SEG_1+0x31c>)
 8000620:	f000 fdf8 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 8000624:	2200      	movs	r2, #0
 8000626:	2140      	movs	r1, #64	; 0x40
 8000628:	485e      	ldr	r0, [pc, #376]	; (80007a4 <display7SEG_1+0x31c>)
 800062a:	f000 fdf3 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800062e:	e0b4      	b.n	800079a <display7SEG_1+0x312>
	case 5:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2101      	movs	r1, #1
 8000634:	485b      	ldr	r0, [pc, #364]	; (80007a4 <display7SEG_1+0x31c>)
 8000636:	f000 fded 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_SET);
 800063a:	2201      	movs	r2, #1
 800063c:	2102      	movs	r1, #2
 800063e:	4859      	ldr	r0, [pc, #356]	; (80007a4 <display7SEG_1+0x31c>)
 8000640:	f000 fde8 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2104      	movs	r1, #4
 8000648:	4856      	ldr	r0, [pc, #344]	; (80007a4 <display7SEG_1+0x31c>)
 800064a:	f000 fde3 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	2108      	movs	r1, #8
 8000652:	4854      	ldr	r0, [pc, #336]	; (80007a4 <display7SEG_1+0x31c>)
 8000654:	f000 fdde 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 8000658:	2201      	movs	r2, #1
 800065a:	2110      	movs	r1, #16
 800065c:	4851      	ldr	r0, [pc, #324]	; (80007a4 <display7SEG_1+0x31c>)
 800065e:	f000 fdd9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	484f      	ldr	r0, [pc, #316]	; (80007a4 <display7SEG_1+0x31c>)
 8000668:	f000 fdd4 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	2140      	movs	r1, #64	; 0x40
 8000670:	484c      	ldr	r0, [pc, #304]	; (80007a4 <display7SEG_1+0x31c>)
 8000672:	f000 fdcf 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000676:	e090      	b.n	800079a <display7SEG_1+0x312>
	case 6:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	2101      	movs	r1, #1
 800067c:	4849      	ldr	r0, [pc, #292]	; (80007a4 <display7SEG_1+0x31c>)
 800067e:	f000 fdc9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_SET);
 8000682:	2201      	movs	r2, #1
 8000684:	2102      	movs	r1, #2
 8000686:	4847      	ldr	r0, [pc, #284]	; (80007a4 <display7SEG_1+0x31c>)
 8000688:	f000 fdc4 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	2104      	movs	r1, #4
 8000690:	4844      	ldr	r0, [pc, #272]	; (80007a4 <display7SEG_1+0x31c>)
 8000692:	f000 fdbf 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	2108      	movs	r1, #8
 800069a:	4842      	ldr	r0, [pc, #264]	; (80007a4 <display7SEG_1+0x31c>)
 800069c:	f000 fdba 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2110      	movs	r1, #16
 80006a4:	483f      	ldr	r0, [pc, #252]	; (80007a4 <display7SEG_1+0x31c>)
 80006a6:	f000 fdb5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2120      	movs	r1, #32
 80006ae:	483d      	ldr	r0, [pc, #244]	; (80007a4 <display7SEG_1+0x31c>)
 80006b0:	f000 fdb0 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2140      	movs	r1, #64	; 0x40
 80006b8:	483a      	ldr	r0, [pc, #232]	; (80007a4 <display7SEG_1+0x31c>)
 80006ba:	f000 fdab 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 80006be:	e06c      	b.n	800079a <display7SEG_1+0x312>
	case 7:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2101      	movs	r1, #1
 80006c4:	4837      	ldr	r0, [pc, #220]	; (80007a4 <display7SEG_1+0x31c>)
 80006c6:	f000 fda5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2102      	movs	r1, #2
 80006ce:	4835      	ldr	r0, [pc, #212]	; (80007a4 <display7SEG_1+0x31c>)
 80006d0:	f000 fda0 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2104      	movs	r1, #4
 80006d8:	4832      	ldr	r0, [pc, #200]	; (80007a4 <display7SEG_1+0x31c>)
 80006da:	f000 fd9b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	2108      	movs	r1, #8
 80006e2:	4830      	ldr	r0, [pc, #192]	; (80007a4 <display7SEG_1+0x31c>)
 80006e4:	f000 fd96 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	2110      	movs	r1, #16
 80006ec:	482d      	ldr	r0, [pc, #180]	; (80007a4 <display7SEG_1+0x31c>)
 80006ee:	f000 fd91 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2120      	movs	r1, #32
 80006f6:	482b      	ldr	r0, [pc, #172]	; (80007a4 <display7SEG_1+0x31c>)
 80006f8:	f000 fd8c 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2140      	movs	r1, #64	; 0x40
 8000700:	4828      	ldr	r0, [pc, #160]	; (80007a4 <display7SEG_1+0x31c>)
 8000702:	f000 fd87 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000706:	e048      	b.n	800079a <display7SEG_1+0x312>
	case 8:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2101      	movs	r1, #1
 800070c:	4825      	ldr	r0, [pc, #148]	; (80007a4 <display7SEG_1+0x31c>)
 800070e:	f000 fd81 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2102      	movs	r1, #2
 8000716:	4823      	ldr	r0, [pc, #140]	; (80007a4 <display7SEG_1+0x31c>)
 8000718:	f000 fd7c 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2104      	movs	r1, #4
 8000720:	4820      	ldr	r0, [pc, #128]	; (80007a4 <display7SEG_1+0x31c>)
 8000722:	f000 fd77 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2108      	movs	r1, #8
 800072a:	481e      	ldr	r0, [pc, #120]	; (80007a4 <display7SEG_1+0x31c>)
 800072c:	f000 fd72 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2110      	movs	r1, #16
 8000734:	481b      	ldr	r0, [pc, #108]	; (80007a4 <display7SEG_1+0x31c>)
 8000736:	f000 fd6d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2120      	movs	r1, #32
 800073e:	4819      	ldr	r0, [pc, #100]	; (80007a4 <display7SEG_1+0x31c>)
 8000740:	f000 fd68 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2140      	movs	r1, #64	; 0x40
 8000748:	4816      	ldr	r0, [pc, #88]	; (80007a4 <display7SEG_1+0x31c>)
 800074a:	f000 fd63 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800074e:	e024      	b.n	800079a <display7SEG_1+0x312>
	case 9:
		HAL_GPIO_WritePin(A_7SEG_1_GPIO_Port, A_7SEG_1_Pin, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	2101      	movs	r1, #1
 8000754:	4813      	ldr	r0, [pc, #76]	; (80007a4 <display7SEG_1+0x31c>)
 8000756:	f000 fd5d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_1_GPIO_Port, B_7SEG_1_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2102      	movs	r1, #2
 800075e:	4811      	ldr	r0, [pc, #68]	; (80007a4 <display7SEG_1+0x31c>)
 8000760:	f000 fd58 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_1_GPIO_Port, C_7SEG_1_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2104      	movs	r1, #4
 8000768:	480e      	ldr	r0, [pc, #56]	; (80007a4 <display7SEG_1+0x31c>)
 800076a:	f000 fd53 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_1_GPIO_Port, D_7SEG_1_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	2108      	movs	r1, #8
 8000772:	480c      	ldr	r0, [pc, #48]	; (80007a4 <display7SEG_1+0x31c>)
 8000774:	f000 fd4e 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_1_GPIO_Port, E_7SEG_1_Pin, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2110      	movs	r1, #16
 800077c:	4809      	ldr	r0, [pc, #36]	; (80007a4 <display7SEG_1+0x31c>)
 800077e:	f000 fd49 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_1_GPIO_Port, F_7SEG_1_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	4807      	ldr	r0, [pc, #28]	; (80007a4 <display7SEG_1+0x31c>)
 8000788:	f000 fd44 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_1_GPIO_Port, G_7SEG_1_Pin, GPIO_PIN_RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2140      	movs	r1, #64	; 0x40
 8000790:	4804      	ldr	r0, [pc, #16]	; (80007a4 <display7SEG_1+0x31c>)
 8000792:	f000 fd3f 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000796:	e000      	b.n	800079a <display7SEG_1+0x312>
	default:
		break;
 8000798:	bf00      	nop
	}
};
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40010c00 	.word	0x40010c00

080007a8 <display7SEG_2>:

void display7SEG_2 (int number){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2b09      	cmp	r3, #9
 80007b4:	f200 81bc 	bhi.w	8000b30 <display7SEG_2+0x388>
 80007b8:	a201      	add	r2, pc, #4	; (adr r2, 80007c0 <display7SEG_2+0x18>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	080007e9 	.word	0x080007e9
 80007c4:	0800083d 	.word	0x0800083d
 80007c8:	08000891 	.word	0x08000891
 80007cc:	080008e5 	.word	0x080008e5
 80007d0:	08000939 	.word	0x08000939
 80007d4:	0800098d 	.word	0x0800098d
 80007d8:	080009e1 	.word	0x080009e1
 80007dc:	08000a35 	.word	0x08000a35
 80007e0:	08000a89 	.word	0x08000a89
 80007e4:	08000add 	.word	0x08000add
	switch(number){
	case 0:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	48d3      	ldr	r0, [pc, #844]	; (8000b3c <display7SEG_2+0x394>)
 80007ee:	f000 fd11 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48d0      	ldr	r0, [pc, #832]	; (8000b3c <display7SEG_2+0x394>)
 80007fa:	f000 fd0b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000804:	48cd      	ldr	r0, [pc, #820]	; (8000b3c <display7SEG_2+0x394>)
 8000806:	f000 fd05 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000810:	48ca      	ldr	r0, [pc, #808]	; (8000b3c <display7SEG_2+0x394>)
 8000812:	f000 fcff 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800081c:	48c7      	ldr	r0, [pc, #796]	; (8000b3c <display7SEG_2+0x394>)
 800081e:	f000 fcf9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000828:	48c4      	ldr	r0, [pc, #784]	; (8000b3c <display7SEG_2+0x394>)
 800082a:	f000 fcf3 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_SET);
 800082e:	2201      	movs	r2, #1
 8000830:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000834:	48c1      	ldr	r0, [pc, #772]	; (8000b3c <display7SEG_2+0x394>)
 8000836:	f000 fced 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800083a:	e17a      	b.n	8000b32 <display7SEG_2+0x38a>
	case 1:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2180      	movs	r1, #128	; 0x80
 8000840:	48be      	ldr	r0, [pc, #760]	; (8000b3c <display7SEG_2+0x394>)
 8000842:	f000 fce7 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 7180 	mov.w	r1, #256	; 0x100
 800084c:	48bb      	ldr	r0, [pc, #748]	; (8000b3c <display7SEG_2+0x394>)
 800084e:	f000 fce1 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000858:	48b8      	ldr	r0, [pc, #736]	; (8000b3c <display7SEG_2+0x394>)
 800085a:	f000 fcdb 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_SET);
 800085e:	2201      	movs	r2, #1
 8000860:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000864:	48b5      	ldr	r0, [pc, #724]	; (8000b3c <display7SEG_2+0x394>)
 8000866:	f000 fcd5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000870:	48b2      	ldr	r0, [pc, #712]	; (8000b3c <display7SEG_2+0x394>)
 8000872:	f000 fccf 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_SET);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800087c:	48af      	ldr	r0, [pc, #700]	; (8000b3c <display7SEG_2+0x394>)
 800087e:	f000 fcc9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000888:	48ac      	ldr	r0, [pc, #688]	; (8000b3c <display7SEG_2+0x394>)
 800088a:	f000 fcc3 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800088e:	e150      	b.n	8000b32 <display7SEG_2+0x38a>
	case 2:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2180      	movs	r1, #128	; 0x80
 8000894:	48a9      	ldr	r0, [pc, #676]	; (8000b3c <display7SEG_2+0x394>)
 8000896:	f000 fcbd 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a0:	48a6      	ldr	r0, [pc, #664]	; (8000b3c <display7SEG_2+0x394>)
 80008a2:	f000 fcb7 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_SET);
 80008a6:	2201      	movs	r2, #1
 80008a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008ac:	48a3      	ldr	r0, [pc, #652]	; (8000b3c <display7SEG_2+0x394>)
 80008ae:	f000 fcb1 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b8:	48a0      	ldr	r0, [pc, #640]	; (8000b3c <display7SEG_2+0x394>)
 80008ba:	f000 fcab 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008c4:	489d      	ldr	r0, [pc, #628]	; (8000b3c <display7SEG_2+0x394>)
 80008c6:	f000 fca5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d0:	489a      	ldr	r0, [pc, #616]	; (8000b3c <display7SEG_2+0x394>)
 80008d2:	f000 fc9f 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008dc:	4897      	ldr	r0, [pc, #604]	; (8000b3c <display7SEG_2+0x394>)
 80008de:	f000 fc99 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 80008e2:	e126      	b.n	8000b32 <display7SEG_2+0x38a>
	case 3:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2180      	movs	r1, #128	; 0x80
 80008e8:	4894      	ldr	r0, [pc, #592]	; (8000b3c <display7SEG_2+0x394>)
 80008ea:	f000 fc93 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f4:	4891      	ldr	r0, [pc, #580]	; (8000b3c <display7SEG_2+0x394>)
 80008f6:	f000 fc8d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000900:	488e      	ldr	r0, [pc, #568]	; (8000b3c <display7SEG_2+0x394>)
 8000902:	f000 fc87 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800090c:	488b      	ldr	r0, [pc, #556]	; (8000b3c <display7SEG_2+0x394>)
 800090e:	f000 fc81 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 8000912:	2201      	movs	r2, #1
 8000914:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000918:	4888      	ldr	r0, [pc, #544]	; (8000b3c <display7SEG_2+0x394>)
 800091a:	f000 fc7b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_SET);
 800091e:	2201      	movs	r2, #1
 8000920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000924:	4885      	ldr	r0, [pc, #532]	; (8000b3c <display7SEG_2+0x394>)
 8000926:	f000 fc75 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000930:	4882      	ldr	r0, [pc, #520]	; (8000b3c <display7SEG_2+0x394>)
 8000932:	f000 fc6f 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000936:	e0fc      	b.n	8000b32 <display7SEG_2+0x38a>
	case 4:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_SET);
 8000938:	2201      	movs	r2, #1
 800093a:	2180      	movs	r1, #128	; 0x80
 800093c:	487f      	ldr	r0, [pc, #508]	; (8000b3c <display7SEG_2+0x394>)
 800093e:	f000 fc69 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000948:	487c      	ldr	r0, [pc, #496]	; (8000b3c <display7SEG_2+0x394>)
 800094a:	f000 fc63 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000954:	4879      	ldr	r0, [pc, #484]	; (8000b3c <display7SEG_2+0x394>)
 8000956:	f000 fc5d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_SET);
 800095a:	2201      	movs	r2, #1
 800095c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000960:	4876      	ldr	r0, [pc, #472]	; (8000b3c <display7SEG_2+0x394>)
 8000962:	f000 fc57 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 8000966:	2201      	movs	r2, #1
 8000968:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800096c:	4873      	ldr	r0, [pc, #460]	; (8000b3c <display7SEG_2+0x394>)
 800096e:	f000 fc51 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000978:	4870      	ldr	r0, [pc, #448]	; (8000b3c <display7SEG_2+0x394>)
 800097a:	f000 fc4b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000984:	486d      	ldr	r0, [pc, #436]	; (8000b3c <display7SEG_2+0x394>)
 8000986:	f000 fc45 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 800098a:	e0d2      	b.n	8000b32 <display7SEG_2+0x38a>
	case 5:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2180      	movs	r1, #128	; 0x80
 8000990:	486a      	ldr	r0, [pc, #424]	; (8000b3c <display7SEG_2+0x394>)
 8000992:	f000 fc3f 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800099c:	4867      	ldr	r0, [pc, #412]	; (8000b3c <display7SEG_2+0x394>)
 800099e:	f000 fc39 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a8:	4864      	ldr	r0, [pc, #400]	; (8000b3c <display7SEG_2+0x394>)
 80009aa:	f000 fc33 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b4:	4861      	ldr	r0, [pc, #388]	; (8000b3c <display7SEG_2+0x394>)
 80009b6:	f000 fc2d 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c0:	485e      	ldr	r0, [pc, #376]	; (8000b3c <display7SEG_2+0x394>)
 80009c2:	f000 fc27 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009cc:	485b      	ldr	r0, [pc, #364]	; (8000b3c <display7SEG_2+0x394>)
 80009ce:	f000 fc21 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d8:	4858      	ldr	r0, [pc, #352]	; (8000b3c <display7SEG_2+0x394>)
 80009da:	f000 fc1b 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 80009de:	e0a8      	b.n	8000b32 <display7SEG_2+0x38a>
	case 6:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2180      	movs	r1, #128	; 0x80
 80009e4:	4855      	ldr	r0, [pc, #340]	; (8000b3c <display7SEG_2+0x394>)
 80009e6:	f000 fc15 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_SET);
 80009ea:	2201      	movs	r2, #1
 80009ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009f0:	4852      	ldr	r0, [pc, #328]	; (8000b3c <display7SEG_2+0x394>)
 80009f2:	f000 fc0f 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009fc:	484f      	ldr	r0, [pc, #316]	; (8000b3c <display7SEG_2+0x394>)
 80009fe:	f000 fc09 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a08:	484c      	ldr	r0, [pc, #304]	; (8000b3c <display7SEG_2+0x394>)
 8000a0a:	f000 fc03 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a14:	4849      	ldr	r0, [pc, #292]	; (8000b3c <display7SEG_2+0x394>)
 8000a16:	f000 fbfd 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a20:	4846      	ldr	r0, [pc, #280]	; (8000b3c <display7SEG_2+0x394>)
 8000a22:	f000 fbf7 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a2c:	4843      	ldr	r0, [pc, #268]	; (8000b3c <display7SEG_2+0x394>)
 8000a2e:	f000 fbf1 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000a32:	e07e      	b.n	8000b32 <display7SEG_2+0x38a>
	case 7:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a34:	2200      	movs	r2, #0
 8000a36:	2180      	movs	r1, #128	; 0x80
 8000a38:	4840      	ldr	r0, [pc, #256]	; (8000b3c <display7SEG_2+0x394>)
 8000a3a:	f000 fbeb 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a44:	483d      	ldr	r0, [pc, #244]	; (8000b3c <display7SEG_2+0x394>)
 8000a46:	f000 fbe5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a50:	483a      	ldr	r0, [pc, #232]	; (8000b3c <display7SEG_2+0x394>)
 8000a52:	f000 fbdf 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a5c:	4837      	ldr	r0, [pc, #220]	; (8000b3c <display7SEG_2+0x394>)
 8000a5e:	f000 fbd9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a68:	4834      	ldr	r0, [pc, #208]	; (8000b3c <display7SEG_2+0x394>)
 8000a6a:	f000 fbd3 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_SET);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a74:	4831      	ldr	r0, [pc, #196]	; (8000b3c <display7SEG_2+0x394>)
 8000a76:	f000 fbcd 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a80:	482e      	ldr	r0, [pc, #184]	; (8000b3c <display7SEG_2+0x394>)
 8000a82:	f000 fbc7 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000a86:	e054      	b.n	8000b32 <display7SEG_2+0x38a>
	case 8:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2180      	movs	r1, #128	; 0x80
 8000a8c:	482b      	ldr	r0, [pc, #172]	; (8000b3c <display7SEG_2+0x394>)
 8000a8e:	f000 fbc1 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a98:	4828      	ldr	r0, [pc, #160]	; (8000b3c <display7SEG_2+0x394>)
 8000a9a:	f000 fbbb 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa4:	4825      	ldr	r0, [pc, #148]	; (8000b3c <display7SEG_2+0x394>)
 8000aa6:	f000 fbb5 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab0:	4822      	ldr	r0, [pc, #136]	; (8000b3c <display7SEG_2+0x394>)
 8000ab2:	f000 fbaf 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000abc:	481f      	ldr	r0, [pc, #124]	; (8000b3c <display7SEG_2+0x394>)
 8000abe:	f000 fba9 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ac8:	481c      	ldr	r0, [pc, #112]	; (8000b3c <display7SEG_2+0x394>)
 8000aca:	f000 fba3 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad4:	4819      	ldr	r0, [pc, #100]	; (8000b3c <display7SEG_2+0x394>)
 8000ad6:	f000 fb9d 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000ada:	e02a      	b.n	8000b32 <display7SEG_2+0x38a>
	case 9:
		HAL_GPIO_WritePin(A_7SEG_2_GPIO_Port, A_7SEG_2_Pin, GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	4816      	ldr	r0, [pc, #88]	; (8000b3c <display7SEG_2+0x394>)
 8000ae2:	f000 fb97 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7SEG_2_GPIO_Port, B_7SEG_2_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aec:	4813      	ldr	r0, [pc, #76]	; (8000b3c <display7SEG_2+0x394>)
 8000aee:	f000 fb91 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7SEG_2_GPIO_Port, C_7SEG_2_Pin, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af8:	4810      	ldr	r0, [pc, #64]	; (8000b3c <display7SEG_2+0x394>)
 8000afa:	f000 fb8b 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7SEG_2_GPIO_Port, D_7SEG_2_Pin, GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b04:	480d      	ldr	r0, [pc, #52]	; (8000b3c <display7SEG_2+0x394>)
 8000b06:	f000 fb85 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7SEG_2_GPIO_Port, E_7SEG_2_Pin, GPIO_PIN_SET);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b10:	480a      	ldr	r0, [pc, #40]	; (8000b3c <display7SEG_2+0x394>)
 8000b12:	f000 fb7f 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7SEG_2_GPIO_Port, F_7SEG_2_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1c:	4807      	ldr	r0, [pc, #28]	; (8000b3c <display7SEG_2+0x394>)
 8000b1e:	f000 fb79 	bl	8001214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7SEG_2_GPIO_Port, G_7SEG_2_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b28:	4804      	ldr	r0, [pc, #16]	; (8000b3c <display7SEG_2+0x394>)
 8000b2a:	f000 fb73 	bl	8001214 <HAL_GPIO_WritePin>
				break;
 8000b2e:	e000      	b.n	8000b32 <display7SEG_2+0x38a>
	default:
		break;
 8000b30:	bf00      	nop
	}
};
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40010c00 	.word	0x40010c00

08000b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	4a14      	ldr	r2, [pc, #80]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6193      	str	r3, [r2, #24]
 8000b52:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b54:	699b      	ldr	r3, [r3, #24]
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b68:	61d3      	str	r3, [r2, #28]
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <HAL_MspInit+0x5c>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b76:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <HAL_MspInit+0x60>)
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <HAL_MspInit+0x60>)
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b92:	bf00      	nop
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	40010000 	.word	0x40010000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler+0x4>

08000baa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <BusFault_Handler+0x4>

08000bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <UsageFault_Handler+0x4>

08000bc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr

08000bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr

08000bda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr

08000be6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bea:	f000 f875 	bl	8000cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
	...

08000c00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c00:	f7ff fff7 	bl	8000bf2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c04:	480b      	ldr	r0, [pc, #44]	; (8000c34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c06:	490c      	ldr	r1, [pc, #48]	; (8000c38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c08:	4a0c      	ldr	r2, [pc, #48]	; (8000c3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a09      	ldr	r2, [pc, #36]	; (8000c40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c1c:	4c09      	ldr	r4, [pc, #36]	; (8000c44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c2a:	f000 fee7 	bl	80019fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c2e:	f7ff fa8d 	bl	800014c <main>
  bx lr
 8000c32:	4770      	bx	lr
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c3c:	08001a98 	.word	0x08001a98
  ldr r2, =_sbss
 8000c40:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c44:	2000002c 	.word	0x2000002c

08000c48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC1_2_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <HAL_Init+0x28>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a07      	ldr	r2, [pc, #28]	; (8000c74 <HAL_Init+0x28>)
 8000c56:	f043 0310 	orr.w	r3, r3, #16
 8000c5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f000 f92b 	bl	8000eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c62:	200f      	movs	r0, #15
 8000c64:	f000 f808 	bl	8000c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c68:	f7ff ff6a 	bl	8000b40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40022000 	.word	0x40022000

08000c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <HAL_InitTick+0x54>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <HAL_InitTick+0x58>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f935 	bl	8000f06 <HAL_SYSTICK_Config>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e00e      	b.n	8000cc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b0f      	cmp	r3, #15
 8000caa:	d80a      	bhi.n	8000cc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cac:	2200      	movs	r2, #0
 8000cae:	6879      	ldr	r1, [r7, #4]
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb4:	f000 f90b 	bl	8000ece <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb8:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <HAL_InitTick+0x5c>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e000      	b.n	8000cc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000000 	.word	0x20000000
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	20000004 	.word	0x20000004

08000cd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_IncTick+0x1c>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_IncTick+0x20>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	4a03      	ldr	r2, [pc, #12]	; (8000cf8 <HAL_IncTick+0x20>)
 8000cea:	6013      	str	r3, [r2, #0]
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr
 8000cf4:	20000008 	.word	0x20000008
 8000cf8:	20000028 	.word	0x20000028

08000cfc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000d00:	4b02      	ldr	r3, [pc, #8]	; (8000d0c <HAL_GetTick+0x10>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	20000028 	.word	0x20000028

08000d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d18:	f7ff fff0 	bl	8000cfc <HAL_GetTick>
 8000d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d28:	d005      	beq.n	8000d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_Delay+0x44>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d36:	bf00      	nop
 8000d38:	f7ff ffe0 	bl	8000cfc <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d8f7      	bhi.n	8000d38 <HAL_Delay+0x28>
  {
  }
}
 8000d48:	bf00      	nop
 8000d4a:	bf00      	nop
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000008 	.word	0x20000008

08000d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d74:	4013      	ands	r3, r2
 8000d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8a:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	60d3      	str	r3, [r2, #12]
}
 8000d90:	bf00      	nop
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bc80      	pop	{r7}
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <__NVIC_GetPriorityGrouping+0x18>)
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	0a1b      	lsrs	r3, r3, #8
 8000daa:	f003 0307 	and.w	r3, r3, #7
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	; (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	; (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
         );
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	; 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e84:	d301      	bcc.n	8000e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e86:	2301      	movs	r3, #1
 8000e88:	e00f      	b.n	8000eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <SysTick_Config+0x40>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e92:	210f      	movs	r1, #15
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	f7ff ff90 	bl	8000dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e9c:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <SysTick_Config+0x40>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <SysTick_Config+0x40>)
 8000ea4:	2207      	movs	r2, #7
 8000ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	e000e010 	.word	0xe000e010

08000eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff ff49 	bl	8000d58 <__NVIC_SetPriorityGrouping>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b086      	sub	sp, #24
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	607a      	str	r2, [r7, #4]
 8000eda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee0:	f7ff ff5e 	bl	8000da0 <__NVIC_GetPriorityGrouping>
 8000ee4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68b9      	ldr	r1, [r7, #8]
 8000eea:	6978      	ldr	r0, [r7, #20]
 8000eec:	f7ff ff90 	bl	8000e10 <NVIC_EncodePriority>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff5f 	bl	8000dbc <__NVIC_SetPriority>
}
 8000efe:	bf00      	nop
 8000f00:	3718      	adds	r7, #24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ffb0 	bl	8000e74 <SysTick_Config>
 8000f14:	4603      	mov	r3, r0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b08b      	sub	sp, #44	; 0x2c
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f32:	e148      	b.n	80011c6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f34:	2201      	movs	r2, #1
 8000f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	69fa      	ldr	r2, [r7, #28]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f040 8137 	bne.w	80011c0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	4aa3      	ldr	r2, [pc, #652]	; (80011e4 <HAL_GPIO_Init+0x2c4>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d05e      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f5c:	4aa1      	ldr	r2, [pc, #644]	; (80011e4 <HAL_GPIO_Init+0x2c4>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d875      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f62:	4aa1      	ldr	r2, [pc, #644]	; (80011e8 <HAL_GPIO_Init+0x2c8>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d058      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f68:	4a9f      	ldr	r2, [pc, #636]	; (80011e8 <HAL_GPIO_Init+0x2c8>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d86f      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f6e:	4a9f      	ldr	r2, [pc, #636]	; (80011ec <HAL_GPIO_Init+0x2cc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d052      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f74:	4a9d      	ldr	r2, [pc, #628]	; (80011ec <HAL_GPIO_Init+0x2cc>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d869      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f7a:	4a9d      	ldr	r2, [pc, #628]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d04c      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f80:	4a9b      	ldr	r2, [pc, #620]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d863      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f86:	4a9b      	ldr	r2, [pc, #620]	; (80011f4 <HAL_GPIO_Init+0x2d4>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d046      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f8c:	4a99      	ldr	r2, [pc, #612]	; (80011f4 <HAL_GPIO_Init+0x2d4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d85d      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f92:	2b12      	cmp	r3, #18
 8000f94:	d82a      	bhi.n	8000fec <HAL_GPIO_Init+0xcc>
 8000f96:	2b12      	cmp	r3, #18
 8000f98:	d859      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f9a:	a201      	add	r2, pc, #4	; (adr r2, 8000fa0 <HAL_GPIO_Init+0x80>)
 8000f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa0:	0800101b 	.word	0x0800101b
 8000fa4:	08000ff5 	.word	0x08000ff5
 8000fa8:	08001007 	.word	0x08001007
 8000fac:	08001049 	.word	0x08001049
 8000fb0:	0800104f 	.word	0x0800104f
 8000fb4:	0800104f 	.word	0x0800104f
 8000fb8:	0800104f 	.word	0x0800104f
 8000fbc:	0800104f 	.word	0x0800104f
 8000fc0:	0800104f 	.word	0x0800104f
 8000fc4:	0800104f 	.word	0x0800104f
 8000fc8:	0800104f 	.word	0x0800104f
 8000fcc:	0800104f 	.word	0x0800104f
 8000fd0:	0800104f 	.word	0x0800104f
 8000fd4:	0800104f 	.word	0x0800104f
 8000fd8:	0800104f 	.word	0x0800104f
 8000fdc:	0800104f 	.word	0x0800104f
 8000fe0:	0800104f 	.word	0x0800104f
 8000fe4:	08000ffd 	.word	0x08000ffd
 8000fe8:	08001011 	.word	0x08001011
 8000fec:	4a82      	ldr	r2, [pc, #520]	; (80011f8 <HAL_GPIO_Init+0x2d8>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d013      	beq.n	800101a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ff2:	e02c      	b.n	800104e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	623b      	str	r3, [r7, #32]
          break;
 8000ffa:	e029      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	3304      	adds	r3, #4
 8001002:	623b      	str	r3, [r7, #32]
          break;
 8001004:	e024      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	3308      	adds	r3, #8
 800100c:	623b      	str	r3, [r7, #32]
          break;
 800100e:	e01f      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	330c      	adds	r3, #12
 8001016:	623b      	str	r3, [r7, #32]
          break;
 8001018:	e01a      	b.n	8001050 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001022:	2304      	movs	r3, #4
 8001024:	623b      	str	r3, [r7, #32]
          break;
 8001026:	e013      	b.n	8001050 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d105      	bne.n	800103c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001030:	2308      	movs	r3, #8
 8001032:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	611a      	str	r2, [r3, #16]
          break;
 800103a:	e009      	b.n	8001050 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800103c:	2308      	movs	r3, #8
 800103e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	615a      	str	r2, [r3, #20]
          break;
 8001046:	e003      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
          break;
 800104c:	e000      	b.n	8001050 <HAL_GPIO_Init+0x130>
          break;
 800104e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	2bff      	cmp	r3, #255	; 0xff
 8001054:	d801      	bhi.n	800105a <HAL_GPIO_Init+0x13a>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	e001      	b.n	800105e <HAL_GPIO_Init+0x13e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3304      	adds	r3, #4
 800105e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	2bff      	cmp	r3, #255	; 0xff
 8001064:	d802      	bhi.n	800106c <HAL_GPIO_Init+0x14c>
 8001066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	e002      	b.n	8001072 <HAL_GPIO_Init+0x152>
 800106c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106e:	3b08      	subs	r3, #8
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	210f      	movs	r1, #15
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	401a      	ands	r2, r3
 8001084:	6a39      	ldr	r1, [r7, #32]
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	fa01 f303 	lsl.w	r3, r1, r3
 800108c:	431a      	orrs	r2, r3
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 8090 	beq.w	80011c0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010a0:	4b56      	ldr	r3, [pc, #344]	; (80011fc <HAL_GPIO_Init+0x2dc>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	4a55      	ldr	r2, [pc, #340]	; (80011fc <HAL_GPIO_Init+0x2dc>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6193      	str	r3, [r2, #24]
 80010ac:	4b53      	ldr	r3, [pc, #332]	; (80011fc <HAL_GPIO_Init+0x2dc>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010b8:	4a51      	ldr	r2, [pc, #324]	; (8001200 <HAL_GPIO_Init+0x2e0>)
 80010ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010bc:	089b      	lsrs	r3, r3, #2
 80010be:	3302      	adds	r3, #2
 80010c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c8:	f003 0303 	and.w	r3, r3, #3
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	220f      	movs	r2, #15
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a49      	ldr	r2, [pc, #292]	; (8001204 <HAL_GPIO_Init+0x2e4>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d00d      	beq.n	8001100 <HAL_GPIO_Init+0x1e0>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a48      	ldr	r2, [pc, #288]	; (8001208 <HAL_GPIO_Init+0x2e8>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d007      	beq.n	80010fc <HAL_GPIO_Init+0x1dc>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a47      	ldr	r2, [pc, #284]	; (800120c <HAL_GPIO_Init+0x2ec>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d101      	bne.n	80010f8 <HAL_GPIO_Init+0x1d8>
 80010f4:	2302      	movs	r3, #2
 80010f6:	e004      	b.n	8001102 <HAL_GPIO_Init+0x1e2>
 80010f8:	2303      	movs	r3, #3
 80010fa:	e002      	b.n	8001102 <HAL_GPIO_Init+0x1e2>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <HAL_GPIO_Init+0x1e2>
 8001100:	2300      	movs	r3, #0
 8001102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001104:	f002 0203 	and.w	r2, r2, #3
 8001108:	0092      	lsls	r2, r2, #2
 800110a:	4093      	lsls	r3, r2
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	4313      	orrs	r3, r2
 8001110:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001112:	493b      	ldr	r1, [pc, #236]	; (8001200 <HAL_GPIO_Init+0x2e0>)
 8001114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800112c:	4b38      	ldr	r3, [pc, #224]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	4937      	ldr	r1, [pc, #220]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	608b      	str	r3, [r1, #8]
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800113a:	4b35      	ldr	r3, [pc, #212]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	43db      	mvns	r3, r3
 8001142:	4933      	ldr	r1, [pc, #204]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001144:	4013      	ands	r3, r2
 8001146:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001154:	4b2e      	ldr	r3, [pc, #184]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	492d      	ldr	r1, [pc, #180]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	60cb      	str	r3, [r1, #12]
 8001160:	e006      	b.n	8001170 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001162:	4b2b      	ldr	r3, [pc, #172]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001164:	68da      	ldr	r2, [r3, #12]
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	43db      	mvns	r3, r3
 800116a:	4929      	ldr	r1, [pc, #164]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800116c:	4013      	ands	r3, r2
 800116e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d006      	beq.n	800118a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800117c:	4b24      	ldr	r3, [pc, #144]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	4923      	ldr	r1, [pc, #140]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	604b      	str	r3, [r1, #4]
 8001188:	e006      	b.n	8001198 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800118a:	4b21      	ldr	r3, [pc, #132]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	43db      	mvns	r3, r3
 8001192:	491f      	ldr	r1, [pc, #124]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 8001194:	4013      	ands	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d006      	beq.n	80011b2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4919      	ldr	r1, [pc, #100]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	600b      	str	r3, [r1, #0]
 80011b0:	e006      	b.n	80011c0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	4915      	ldr	r1, [pc, #84]	; (8001210 <HAL_GPIO_Init+0x2f0>)
 80011bc:	4013      	ands	r3, r2
 80011be:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c2:	3301      	adds	r3, #1
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011cc:	fa22 f303 	lsr.w	r3, r2, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f47f aeaf 	bne.w	8000f34 <HAL_GPIO_Init+0x14>
  }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	372c      	adds	r7, #44	; 0x2c
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	10320000 	.word	0x10320000
 80011e8:	10310000 	.word	0x10310000
 80011ec:	10220000 	.word	0x10220000
 80011f0:	10210000 	.word	0x10210000
 80011f4:	10120000 	.word	0x10120000
 80011f8:	10110000 	.word	0x10110000
 80011fc:	40021000 	.word	0x40021000
 8001200:	40010000 	.word	0x40010000
 8001204:	40010800 	.word	0x40010800
 8001208:	40010c00 	.word	0x40010c00
 800120c:	40011000 	.word	0x40011000
 8001210:	40010400 	.word	0x40010400

08001214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	807b      	strh	r3, [r7, #2]
 8001220:	4613      	mov	r3, r2
 8001222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001224:	787b      	ldrb	r3, [r7, #1]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001230:	e003      	b.n	800123a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	041a      	lsls	r2, r3, #16
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	611a      	str	r2, [r3, #16]
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr

08001244 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e26c      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 8087 	beq.w	8001372 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001264:	4b92      	ldr	r3, [pc, #584]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 030c 	and.w	r3, r3, #12
 800126c:	2b04      	cmp	r3, #4
 800126e:	d00c      	beq.n	800128a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001270:	4b8f      	ldr	r3, [pc, #572]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 030c 	and.w	r3, r3, #12
 8001278:	2b08      	cmp	r3, #8
 800127a:	d112      	bne.n	80012a2 <HAL_RCC_OscConfig+0x5e>
 800127c:	4b8c      	ldr	r3, [pc, #560]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001288:	d10b      	bne.n	80012a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800128a:	4b89      	ldr	r3, [pc, #548]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d06c      	beq.n	8001370 <HAL_RCC_OscConfig+0x12c>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d168      	bne.n	8001370 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e246      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012aa:	d106      	bne.n	80012ba <HAL_RCC_OscConfig+0x76>
 80012ac:	4b80      	ldr	r3, [pc, #512]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a7f      	ldr	r2, [pc, #508]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b6:	6013      	str	r3, [r2, #0]
 80012b8:	e02e      	b.n	8001318 <HAL_RCC_OscConfig+0xd4>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10c      	bne.n	80012dc <HAL_RCC_OscConfig+0x98>
 80012c2:	4b7b      	ldr	r3, [pc, #492]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a7a      	ldr	r2, [pc, #488]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b78      	ldr	r3, [pc, #480]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a77      	ldr	r2, [pc, #476]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e01d      	b.n	8001318 <HAL_RCC_OscConfig+0xd4>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0xbc>
 80012e6:	4b72      	ldr	r3, [pc, #456]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a71      	ldr	r2, [pc, #452]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	4b6f      	ldr	r3, [pc, #444]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a6e      	ldr	r2, [pc, #440]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e00b      	b.n	8001318 <HAL_RCC_OscConfig+0xd4>
 8001300:	4b6b      	ldr	r3, [pc, #428]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a6a      	ldr	r2, [pc, #424]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	4b68      	ldr	r3, [pc, #416]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a67      	ldr	r2, [pc, #412]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001316:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d013      	beq.n	8001348 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7ff fcec 	bl	8000cfc <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001328:	f7ff fce8 	bl	8000cfc <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b64      	cmp	r3, #100	; 0x64
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e1fa      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	4b5d      	ldr	r3, [pc, #372]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f0      	beq.n	8001328 <HAL_RCC_OscConfig+0xe4>
 8001346:	e014      	b.n	8001372 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fcd8 	bl	8000cfc <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fcd4 	bl	8000cfc <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e1e6      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	4b53      	ldr	r3, [pc, #332]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0x10c>
 800136e:	e000      	b.n	8001372 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d063      	beq.n	8001446 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800137e:	4b4c      	ldr	r3, [pc, #304]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00b      	beq.n	80013a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800138a:	4b49      	ldr	r3, [pc, #292]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f003 030c 	and.w	r3, r3, #12
 8001392:	2b08      	cmp	r3, #8
 8001394:	d11c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x18c>
 8001396:	4b46      	ldr	r3, [pc, #280]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d116      	bne.n	80013d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	4b43      	ldr	r3, [pc, #268]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <HAL_RCC_OscConfig+0x176>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e1ba      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ba:	4b3d      	ldr	r3, [pc, #244]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4939      	ldr	r1, [pc, #228]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ce:	e03a      	b.n	8001446 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d020      	beq.n	800141a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d8:	4b36      	ldr	r3, [pc, #216]	; (80014b4 <HAL_RCC_OscConfig+0x270>)
 80013da:	2201      	movs	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013de:	f7ff fc8d 	bl	8000cfc <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013e6:	f7ff fc89 	bl	8000cfc <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e19b      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	4b2d      	ldr	r3, [pc, #180]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f0      	beq.n	80013e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001404:	4b2a      	ldr	r3, [pc, #168]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	695b      	ldr	r3, [r3, #20]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4927      	ldr	r1, [pc, #156]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
 8001418:	e015      	b.n	8001446 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800141a:	4b26      	ldr	r3, [pc, #152]	; (80014b4 <HAL_RCC_OscConfig+0x270>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fc6c 	bl	8000cfc <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001428:	f7ff fc68 	bl	8000cfc <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e17a      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d03a      	beq.n	80014c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d019      	beq.n	800148e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_RCC_OscConfig+0x274>)
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001460:	f7ff fc4c 	bl	8000cfc <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001468:	f7ff fc48 	bl	8000cfc <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e15a      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <HAL_RCC_OscConfig+0x26c>)
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f0      	beq.n	8001468 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001486:	2001      	movs	r0, #1
 8001488:	f000 fa9a 	bl	80019c0 <RCC_Delay>
 800148c:	e01c      	b.n	80014c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800148e:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <HAL_RCC_OscConfig+0x274>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001494:	f7ff fc32 	bl	8000cfc <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800149a:	e00f      	b.n	80014bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fc2e 	bl	8000cfc <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d908      	bls.n	80014bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e140      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000
 80014b4:	42420000 	.word	0x42420000
 80014b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014bc:	4b9e      	ldr	r3, [pc, #632]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d1e9      	bne.n	800149c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 80a6 	beq.w	8001622 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014d6:	2300      	movs	r3, #0
 80014d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014da:	4b97      	ldr	r3, [pc, #604]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10d      	bne.n	8001502 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b94      	ldr	r3, [pc, #592]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a93      	ldr	r2, [pc, #588]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f0:	61d3      	str	r3, [r2, #28]
 80014f2:	4b91      	ldr	r3, [pc, #580]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014fe:	2301      	movs	r3, #1
 8001500:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001502:	4b8e      	ldr	r3, [pc, #568]	; (800173c <HAL_RCC_OscConfig+0x4f8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800150a:	2b00      	cmp	r3, #0
 800150c:	d118      	bne.n	8001540 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800150e:	4b8b      	ldr	r3, [pc, #556]	; (800173c <HAL_RCC_OscConfig+0x4f8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a8a      	ldr	r2, [pc, #552]	; (800173c <HAL_RCC_OscConfig+0x4f8>)
 8001514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800151a:	f7ff fbef 	bl	8000cfc <HAL_GetTick>
 800151e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001520:	e008      	b.n	8001534 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001522:	f7ff fbeb 	bl	8000cfc <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b64      	cmp	r3, #100	; 0x64
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e0fd      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001534:	4b81      	ldr	r3, [pc, #516]	; (800173c <HAL_RCC_OscConfig+0x4f8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153c:	2b00      	cmp	r3, #0
 800153e:	d0f0      	beq.n	8001522 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d106      	bne.n	8001556 <HAL_RCC_OscConfig+0x312>
 8001548:	4b7b      	ldr	r3, [pc, #492]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4a7a      	ldr	r2, [pc, #488]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	6213      	str	r3, [r2, #32]
 8001554:	e02d      	b.n	80015b2 <HAL_RCC_OscConfig+0x36e>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10c      	bne.n	8001578 <HAL_RCC_OscConfig+0x334>
 800155e:	4b76      	ldr	r3, [pc, #472]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001560:	6a1b      	ldr	r3, [r3, #32]
 8001562:	4a75      	ldr	r2, [pc, #468]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001564:	f023 0301 	bic.w	r3, r3, #1
 8001568:	6213      	str	r3, [r2, #32]
 800156a:	4b73      	ldr	r3, [pc, #460]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800156c:	6a1b      	ldr	r3, [r3, #32]
 800156e:	4a72      	ldr	r2, [pc, #456]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001570:	f023 0304 	bic.w	r3, r3, #4
 8001574:	6213      	str	r3, [r2, #32]
 8001576:	e01c      	b.n	80015b2 <HAL_RCC_OscConfig+0x36e>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	2b05      	cmp	r3, #5
 800157e:	d10c      	bne.n	800159a <HAL_RCC_OscConfig+0x356>
 8001580:	4b6d      	ldr	r3, [pc, #436]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001582:	6a1b      	ldr	r3, [r3, #32]
 8001584:	4a6c      	ldr	r2, [pc, #432]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001586:	f043 0304 	orr.w	r3, r3, #4
 800158a:	6213      	str	r3, [r2, #32]
 800158c:	4b6a      	ldr	r3, [pc, #424]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	4a69      	ldr	r2, [pc, #420]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6213      	str	r3, [r2, #32]
 8001598:	e00b      	b.n	80015b2 <HAL_RCC_OscConfig+0x36e>
 800159a:	4b67      	ldr	r3, [pc, #412]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4a66      	ldr	r2, [pc, #408]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80015a0:	f023 0301 	bic.w	r3, r3, #1
 80015a4:	6213      	str	r3, [r2, #32]
 80015a6:	4b64      	ldr	r3, [pc, #400]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	4a63      	ldr	r2, [pc, #396]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80015ac:	f023 0304 	bic.w	r3, r3, #4
 80015b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d015      	beq.n	80015e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fb9f 	bl	8000cfc <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c0:	e00a      	b.n	80015d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c2:	f7ff fb9b 	bl	8000cfc <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e0ab      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d8:	4b57      	ldr	r3, [pc, #348]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0ee      	beq.n	80015c2 <HAL_RCC_OscConfig+0x37e>
 80015e4:	e014      	b.n	8001610 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e6:	f7ff fb89 	bl	8000cfc <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ec:	e00a      	b.n	8001604 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f7ff fb85 	bl	8000cfc <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e095      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001604:	4b4c      	ldr	r3, [pc, #304]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1ee      	bne.n	80015ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d105      	bne.n	8001622 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001616:	4b48      	ldr	r3, [pc, #288]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4a47      	ldr	r2, [pc, #284]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800161c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001620:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	2b00      	cmp	r3, #0
 8001628:	f000 8081 	beq.w	800172e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800162c:	4b42      	ldr	r3, [pc, #264]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 030c 	and.w	r3, r3, #12
 8001634:	2b08      	cmp	r3, #8
 8001636:	d061      	beq.n	80016fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d146      	bne.n	80016ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001640:	4b3f      	ldr	r3, [pc, #252]	; (8001740 <HAL_RCC_OscConfig+0x4fc>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001646:	f7ff fb59 	bl	8000cfc <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800164c:	e008      	b.n	8001660 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164e:	f7ff fb55 	bl	8000cfc <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e067      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001660:	4b35      	ldr	r3, [pc, #212]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1f0      	bne.n	800164e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001674:	d108      	bne.n	8001688 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001676:	4b30      	ldr	r3, [pc, #192]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	492d      	ldr	r1, [pc, #180]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 8001684:	4313      	orrs	r3, r2
 8001686:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001688:	4b2b      	ldr	r3, [pc, #172]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a19      	ldr	r1, [r3, #32]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001698:	430b      	orrs	r3, r1
 800169a:	4927      	ldr	r1, [pc, #156]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800169c:	4313      	orrs	r3, r2
 800169e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a0:	4b27      	ldr	r3, [pc, #156]	; (8001740 <HAL_RCC_OscConfig+0x4fc>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a6:	f7ff fb29 	bl	8000cfc <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ae:	f7ff fb25 	bl	8000cfc <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e037      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c0:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x46a>
 80016cc:	e02f      	b.n	800172e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <HAL_RCC_OscConfig+0x4fc>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d4:	f7ff fb12 	bl	8000cfc <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016dc:	f7ff fb0e 	bl	8000cfc <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e020      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f0      	bne.n	80016dc <HAL_RCC_OscConfig+0x498>
 80016fa:	e018      	b.n	800172e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d101      	bne.n	8001708 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e013      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_RCC_OscConfig+0x4f4>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	429a      	cmp	r2, r3
 800171a:	d106      	bne.n	800172a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001726:	429a      	cmp	r2, r3
 8001728:	d001      	beq.n	800172e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40021000 	.word	0x40021000
 800173c:	40007000 	.word	0x40007000
 8001740:	42420060 	.word	0x42420060

08001744 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0d0      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001758:	4b6a      	ldr	r3, [pc, #424]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d910      	bls.n	8001788 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001766:	4b67      	ldr	r3, [pc, #412]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 0207 	bic.w	r2, r3, #7
 800176e:	4965      	ldr	r1, [pc, #404]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001776:	4b63      	ldr	r3, [pc, #396]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	429a      	cmp	r2, r3
 8001782:	d001      	beq.n	8001788 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0b8      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d020      	beq.n	80017d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a0:	4b59      	ldr	r3, [pc, #356]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4a58      	ldr	r2, [pc, #352]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b8:	4b53      	ldr	r3, [pc, #332]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4a52      	ldr	r2, [pc, #328]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c4:	4b50      	ldr	r3, [pc, #320]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	494d      	ldr	r1, [pc, #308]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d040      	beq.n	8001864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d107      	bne.n	80017fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ea:	4b47      	ldr	r3, [pc, #284]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d115      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e07f      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d107      	bne.n	8001812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001802:	4b41      	ldr	r3, [pc, #260]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d109      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e073      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001812:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e06b      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001822:	4b39      	ldr	r3, [pc, #228]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f023 0203 	bic.w	r2, r3, #3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	4936      	ldr	r1, [pc, #216]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 8001830:	4313      	orrs	r3, r2
 8001832:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001834:	f7ff fa62 	bl	8000cfc <HAL_GetTick>
 8001838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183a:	e00a      	b.n	8001852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800183c:	f7ff fa5e 	bl	8000cfc <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f241 3288 	movw	r2, #5000	; 0x1388
 800184a:	4293      	cmp	r3, r2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e053      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001852:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 020c 	and.w	r2, r3, #12
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	429a      	cmp	r2, r3
 8001862:	d1eb      	bne.n	800183c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001864:	4b27      	ldr	r3, [pc, #156]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d210      	bcs.n	8001894 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	4b24      	ldr	r3, [pc, #144]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f023 0207 	bic.w	r2, r3, #7
 800187a:	4922      	ldr	r1, [pc, #136]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	4313      	orrs	r3, r2
 8001880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001882:	4b20      	ldr	r3, [pc, #128]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	683a      	ldr	r2, [r7, #0]
 800188c:	429a      	cmp	r2, r3
 800188e:	d001      	beq.n	8001894 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e032      	b.n	80018fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	2b00      	cmp	r3, #0
 800189e:	d008      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a0:	4b19      	ldr	r3, [pc, #100]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	4916      	ldr	r1, [pc, #88]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d009      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018be:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	490e      	ldr	r1, [pc, #56]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018d2:	f000 f821 	bl	8001918 <HAL_RCC_GetSysClockFreq>
 80018d6:	4602      	mov	r2, r0
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	490a      	ldr	r1, [pc, #40]	; (800190c <HAL_RCC_ClockConfig+0x1c8>)
 80018e4:	5ccb      	ldrb	r3, [r1, r3]
 80018e6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ea:	4a09      	ldr	r2, [pc, #36]	; (8001910 <HAL_RCC_ClockConfig+0x1cc>)
 80018ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_RCC_ClockConfig+0x1d0>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f9c0 	bl	8000c78 <HAL_InitTick>

  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40022000 	.word	0x40022000
 8001908:	40021000 	.word	0x40021000
 800190c:	08001a6c 	.word	0x08001a6c
 8001910:	20000000 	.word	0x20000000
 8001914:	20000004 	.word	0x20000004

08001918 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	2300      	movs	r3, #0
 800192c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001932:	4b1e      	ldr	r3, [pc, #120]	; (80019ac <HAL_RCC_GetSysClockFreq+0x94>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b04      	cmp	r3, #4
 8001940:	d002      	beq.n	8001948 <HAL_RCC_GetSysClockFreq+0x30>
 8001942:	2b08      	cmp	r3, #8
 8001944:	d003      	beq.n	800194e <HAL_RCC_GetSysClockFreq+0x36>
 8001946:	e027      	b.n	8001998 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001948:	4b19      	ldr	r3, [pc, #100]	; (80019b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800194a:	613b      	str	r3, [r7, #16]
      break;
 800194c:	e027      	b.n	800199e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	0c9b      	lsrs	r3, r3, #18
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d010      	beq.n	8001988 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_RCC_GetSysClockFreq+0x94>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	0c5b      	lsrs	r3, r3, #17
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	4a11      	ldr	r2, [pc, #68]	; (80019b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001972:	5cd3      	ldrb	r3, [r2, r3]
 8001974:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a0d      	ldr	r2, [pc, #52]	; (80019b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800197a:	fb02 f203 	mul.w	r2, r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	fbb2 f3f3 	udiv	r3, r2, r3
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	e004      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a0c      	ldr	r2, [pc, #48]	; (80019bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800198c:	fb02 f303 	mul.w	r3, r2, r3
 8001990:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	613b      	str	r3, [r7, #16]
      break;
 8001996:	e002      	b.n	800199e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800199a:	613b      	str	r3, [r7, #16]
      break;
 800199c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800199e:	693b      	ldr	r3, [r7, #16]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	007a1200 	.word	0x007a1200
 80019b4:	08001a7c 	.word	0x08001a7c
 80019b8:	08001a8c 	.word	0x08001a8c
 80019bc:	003d0900 	.word	0x003d0900

080019c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <RCC_Delay+0x34>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0a      	ldr	r2, [pc, #40]	; (80019f8 <RCC_Delay+0x38>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	0a5b      	lsrs	r3, r3, #9
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019dc:	bf00      	nop
  }
  while (Delay --);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	1e5a      	subs	r2, r3, #1
 80019e2:	60fa      	str	r2, [r7, #12]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f9      	bne.n	80019dc <RCC_Delay+0x1c>
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	20000000 	.word	0x20000000
 80019f8:	10624dd3 	.word	0x10624dd3

080019fc <__libc_init_array>:
 80019fc:	b570      	push	{r4, r5, r6, lr}
 80019fe:	2600      	movs	r6, #0
 8001a00:	4d0c      	ldr	r5, [pc, #48]	; (8001a34 <__libc_init_array+0x38>)
 8001a02:	4c0d      	ldr	r4, [pc, #52]	; (8001a38 <__libc_init_array+0x3c>)
 8001a04:	1b64      	subs	r4, r4, r5
 8001a06:	10a4      	asrs	r4, r4, #2
 8001a08:	42a6      	cmp	r6, r4
 8001a0a:	d109      	bne.n	8001a20 <__libc_init_array+0x24>
 8001a0c:	f000 f822 	bl	8001a54 <_init>
 8001a10:	2600      	movs	r6, #0
 8001a12:	4d0a      	ldr	r5, [pc, #40]	; (8001a3c <__libc_init_array+0x40>)
 8001a14:	4c0a      	ldr	r4, [pc, #40]	; (8001a40 <__libc_init_array+0x44>)
 8001a16:	1b64      	subs	r4, r4, r5
 8001a18:	10a4      	asrs	r4, r4, #2
 8001a1a:	42a6      	cmp	r6, r4
 8001a1c:	d105      	bne.n	8001a2a <__libc_init_array+0x2e>
 8001a1e:	bd70      	pop	{r4, r5, r6, pc}
 8001a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a24:	4798      	blx	r3
 8001a26:	3601      	adds	r6, #1
 8001a28:	e7ee      	b.n	8001a08 <__libc_init_array+0xc>
 8001a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a2e:	4798      	blx	r3
 8001a30:	3601      	adds	r6, #1
 8001a32:	e7f2      	b.n	8001a1a <__libc_init_array+0x1e>
 8001a34:	08001a90 	.word	0x08001a90
 8001a38:	08001a90 	.word	0x08001a90
 8001a3c:	08001a90 	.word	0x08001a90
 8001a40:	08001a94 	.word	0x08001a94

08001a44 <memset>:
 8001a44:	4603      	mov	r3, r0
 8001a46:	4402      	add	r2, r0
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d100      	bne.n	8001a4e <memset+0xa>
 8001a4c:	4770      	bx	lr
 8001a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8001a52:	e7f9      	b.n	8001a48 <memset+0x4>

08001a54 <_init>:
 8001a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a56:	bf00      	nop
 8001a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a5a:	bc08      	pop	{r3}
 8001a5c:	469e      	mov	lr, r3
 8001a5e:	4770      	bx	lr

08001a60 <_fini>:
 8001a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a62:	bf00      	nop
 8001a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a66:	bc08      	pop	{r3}
 8001a68:	469e      	mov	lr, r3
 8001a6a:	4770      	bx	lr
