OpenROAD v2.0-25794-g7cbd77e248 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 2 thread(s).
read_liberty /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/vsdbabysoc/base/5_1_grt.odb
detailed_route -output_drc ./reports/sky130hd/vsdbabysoc/base/5_route_drc.rpt -output_maze ./results/sky130hd/vsdbabysoc/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net448 has 155 pins which may impact routing performance. Consider optimization.

Design:                   vsdbabysoc
Die area:                 ( 0 0 ) ( 2000000 2000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     48974
Number of terminals:      9
Number of snets:          2
Number of nets:           6445

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 188.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 345007.
[INFO DRT-0033] mcon shape region query size = 183618.
[INFO DRT-0033] met1 shape region query size = 152637.
[INFO DRT-0033] via shape region query size = 216190.
[INFO DRT-0033] met2 shape region query size = 129796.
[INFO DRT-0033] via2 shape region query size = 172934.
[INFO DRT-0033] met3 shape region query size = 129724.
[INFO DRT-0033] via3 shape region query size = 172928.
[INFO DRT-0033] met4 shape region query size = 52749.
[INFO DRT-0033] via4 shape region query size = 9290.
[INFO DRT-0033] met5 shape region query size = 9578.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[INFO DRT-0078]   Complete 1505 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 186 unique inst patterns.
[INFO DRT-0084]   Complete 4188 groups.
#scanned instances     = 48974
#unique  instances     = 188
#stdCellGenAp          = 6007
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 4312
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 22593
#instTermValidViaApCnt = 0
#macroGenAp            = 1688
#macroValidPlanarAp    = 1374
#macroValidViaAp       = 89
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:05, elapsed time = 00:02:45, memory = 463.28 (MB), peak = 465.67 (MB)

[INFO DRT-0157] Number of guides:     51415

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 289 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17973.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 14992.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7645.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 845.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 337.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 7.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 477.16 (MB), peak = 477.16 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 25955 vertical wires in 6 frboxes and 15844 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 3339 vertical wires in 6 frboxes and 5275 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 731.74 (MB), peak = 731.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.87 (MB), peak = 731.87 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 767.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:50, memory = 803.29 (MB).
    Completing 30% with 936 violations.
    elapsed time = 00:00:57, memory = 779.68 (MB).
    Completing 40% with 936 violations.
    elapsed time = 00:01:43, memory = 820.62 (MB).
    Completing 50% with 936 violations.
    elapsed time = 00:01:44, memory = 820.62 (MB).
    Completing 60% with 1849 violations.
    elapsed time = 00:02:13, memory = 833.05 (MB).
    Completing 70% with 1849 violations.
    elapsed time = 00:02:46, memory = 851.26 (MB).
    Completing 80% with 2955 violations.
    elapsed time = 00:02:50, memory = 845.39 (MB).
    Completing 90% with 2955 violations.
    elapsed time = 00:03:50, memory = 881.76 (MB).
    Completing 100% with 3978 violations.
    elapsed time = 00:03:52, memory = 881.76 (MB).
[INFO DRT-0199]   Number of violations = 4898.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4
Cut Spacing          0      4      0      0      0      1      0      0
Metal Spacing        0      0    622      0    186      0      4      0
Recheck              3      0    656      0    255      0      5      1
Short                0      3   2776      4    366      1      9      2
[INFO DRT-0267] cpu time = 00:07:00, elapsed time = 00:03:52, memory = 1054.61 (MB), peak = 1054.61 (MB)
Total wire length = 239474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102238 um.
Total wire length on LAYER met2 = 102867 um.
Total wire length on LAYER met3 = 19490 um.
Total wire length on LAYER met4 = 14826 um.
Total wire length on LAYER met5 = 52 um.
Total number of vias = 49249.
Up-via summary (total 49249):

------------------------
 FR_MASTERSLICE        0
            li1    22717
           met1    24484
           met2     1465
           met3      575
           met4        8
------------------------
               49249


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 4898 violations.
    elapsed time = 00:00:15, memory = 1054.61 (MB).
    Completing 20% with 4898 violations.
    elapsed time = 00:00:45, memory = 1097.43 (MB).
    Completing 30% with 4292 violations.
    elapsed time = 00:00:48, memory = 1054.61 (MB).
    Completing 40% with 4292 violations.
    elapsed time = 00:01:38, memory = 1101.18 (MB).
    Completing 50% with 4292 violations.
    elapsed time = 00:01:40, memory = 1054.61 (MB).
    Completing 60% with 3726 violations.
    elapsed time = 00:02:12, memory = 1054.61 (MB).
    Completing 70% with 3726 violations.
    elapsed time = 00:02:37, memory = 1054.61 (MB).
    Completing 80% with 3109 violations.
    elapsed time = 00:02:41, memory = 1054.61 (MB).
    Completing 90% with 3109 violations.
    elapsed time = 00:03:28, memory = 1054.61 (MB).
    Completing 100% with 2459 violations.
    elapsed time = 00:03:29, memory = 1054.61 (MB).
[INFO DRT-0199]   Number of violations = 2459.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    418    105      1
Short                0   1810    120      1
[INFO DRT-0267] cpu time = 00:06:23, elapsed time = 00:03:30, memory = 1054.86 (MB), peak = 1101.18 (MB)
Total wire length = 237856 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 101119 um.
Total wire length on LAYER met2 = 102788 um.
Total wire length on LAYER met3 = 19221 um.
Total wire length on LAYER met4 = 14666 um.
Total wire length on LAYER met5 = 60 um.
Total number of vias = 48851.
Up-via summary (total 48851):

------------------------
 FR_MASTERSLICE        0
            li1    22712
           met1    24131
           met2     1446
           met3      554
           met4        8
------------------------
               48851


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2459 violations.
    elapsed time = 00:00:16, memory = 1089.85 (MB).
    Completing 20% with 2459 violations.
    elapsed time = 00:00:48, memory = 1100.23 (MB).
    Completing 30% with 2379 violations.
    elapsed time = 00:00:49, memory = 1054.98 (MB).
    Completing 40% with 2379 violations.
    elapsed time = 00:01:37, memory = 1091.87 (MB).
    Completing 50% with 2379 violations.
    elapsed time = 00:01:39, memory = 1054.98 (MB).
    Completing 60% with 2406 violations.
    elapsed time = 00:02:02, memory = 1054.98 (MB).
    Completing 70% with 2406 violations.
    elapsed time = 00:02:24, memory = 1098.62 (MB).
    Completing 80% with 2410 violations.
    elapsed time = 00:02:27, memory = 1054.98 (MB).
    Completing 90% with 2410 violations.
    elapsed time = 00:03:21, memory = 1054.98 (MB).
    Completing 100% with 2393 violations.
    elapsed time = 00:03:22, memory = 1054.98 (MB).
[INFO DRT-0199]   Number of violations = 2393.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    382     97      0
Short                0   1738    174      1
[INFO DRT-0267] cpu time = 00:06:11, elapsed time = 00:03:23, memory = 1056.36 (MB), peak = 1102.11 (MB)
Total wire length = 237465 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100669 um.
Total wire length on LAYER met2 = 102742 um.
Total wire length on LAYER met3 = 19389 um.
Total wire length on LAYER met4 = 14628 um.
Total wire length on LAYER met5 = 35 um.
Total number of vias = 48762.
Up-via summary (total 48762):

------------------------
 FR_MASTERSLICE        0
            li1    22726
           met1    24032
           met2     1446
           met3      550
           met4        8
------------------------
               48762


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2393 violations.
    elapsed time = 00:00:11, memory = 1101.08 (MB).
    Completing 20% with 2393 violations.
    elapsed time = 00:00:40, memory = 1099.50 (MB).
    Completing 30% with 1750 violations.
    elapsed time = 00:00:41, memory = 1056.54 (MB).
    Completing 40% with 1750 violations.
    elapsed time = 00:01:14, memory = 1056.61 (MB).
    Completing 50% with 1750 violations.
    elapsed time = 00:01:19, memory = 1056.61 (MB).
    Completing 60% with 1363 violations.
    elapsed time = 00:01:38, memory = 1056.61 (MB).
    Completing 70% with 1363 violations.
    elapsed time = 00:02:03, memory = 1099.50 (MB).
    Completing 80% with 875 violations.
    elapsed time = 00:02:05, memory = 1056.61 (MB).
    Completing 90% with 875 violations.
    elapsed time = 00:02:52, memory = 1056.61 (MB).
    Completing 100% with 432 violations.
    elapsed time = 00:02:53, memory = 1056.61 (MB).
[INFO DRT-0199]   Number of violations = 432.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing      132      0     19
Min Hole             0      0      1
Short              258      0     21
[INFO DRT-0267] cpu time = 00:05:12, elapsed time = 00:02:53, memory = 1056.61 (MB), peak = 1114.04 (MB)
Total wire length = 236717 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 92252 um.
Total wire length on LAYER met2 = 102242 um.
Total wire length on LAYER met3 = 26769 um.
Total wire length on LAYER met4 = 15426 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49732.
Up-via summary (total 49732):

------------------------
 FR_MASTERSLICE        0
            li1    22729
           met1    23783
           met2     2599
           met3      615
           met4        6
------------------------
               49732


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 432 violations.
    elapsed time = 00:00:00, memory = 1056.61 (MB).
    Completing 20% with 432 violations.
    elapsed time = 00:00:07, memory = 1056.54 (MB).
    Completing 30% with 280 violations.
    elapsed time = 00:00:07, memory = 1056.54 (MB).
    Completing 40% with 280 violations.
    elapsed time = 00:00:12, memory = 1129.46 (MB).
    Completing 50% with 280 violations.
    elapsed time = 00:00:12, memory = 1086.10 (MB).
    Completing 60% with 181 violations.
    elapsed time = 00:00:17, memory = 1086.03 (MB).
    Completing 70% with 181 violations.
    elapsed time = 00:00:22, memory = 1086.03 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:22, memory = 1086.03 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:29, memory = 1119.24 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:29, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:29, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49732.
Up-via summary (total 49732):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23749
           met2     2631
           met3      614
           met4        6
------------------------
               49732


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102200 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102202 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102203 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102202 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102200 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102200 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102204 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Short               15
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102200 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102202 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Short               13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91798 um.
Total wire length on LAYER met2 = 102200 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Short               17
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236619 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91801 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27092 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91821 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27071 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91817 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27075 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91814 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91813 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91814 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236616 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91814 um.
Total wire length on LAYER met2 = 102201 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91819 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27076 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91822 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27076 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91824 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27073 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91820 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27074 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91803 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91816 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27082 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91811 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27085 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91809 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27088 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91813 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27083 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91813 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27083 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91822 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27073 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91816 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91813 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27082 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91809 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27085 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91807 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27088 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91805 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27092 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:04, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:10, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:10, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:13, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:13, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:13, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:16, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91821 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27074 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:08, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:08, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:08, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91819 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27078 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91814 um.
Total wire length on LAYER met2 = 102207 um.
Total wire length on LAYER met3 = 27081 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:07, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91812 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27085 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91809 um.
Total wire length on LAYER met2 = 102207 um.
Total wire length on LAYER met3 = 27088 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Short               19
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91802 um.
Total wire length on LAYER met2 = 102206 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 1086.03 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:05, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Short               17
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236620 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91821 um.
Total wire length on LAYER met2 = 102204 um.
Total wire length on LAYER met3 = 27073 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:08, memory = 1086.03 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:08, memory = 1086.03 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:15, memory = 1086.03 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:15, memory = 1086.03 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:20, memory = 1086.03 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:20, memory = 1086.03 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:21, memory = 1086.03 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:30, memory = 1086.03 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:30, memory = 1086.03 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:30, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Short               17
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:30, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236620 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91801 um.
Total wire length on LAYER met2 = 102203 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:16, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Short               17
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236620 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91815 um.
Total wire length on LAYER met2 = 102204 um.
Total wire length on LAYER met3 = 27079 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:15, memory = 1086.03 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:15, memory = 1086.03 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:15, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Short               17
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236621 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91812 um.
Total wire length on LAYER met2 = 102204 um.
Total wire length on LAYER met3 = 27082 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:06, memory = 1086.03 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:13, memory = 1086.03 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:13, memory = 1086.03 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:14, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1
Short               16
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236619 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102204 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 1086.03 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:09, memory = 1086.03 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:09, memory = 1086.03 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:09, memory = 1086.03 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1
Short               16
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 1086.03 (MB), peak = 1135.54 (MB)
Total wire length = 236618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102203 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0198] Complete detail routing.
Total wire length = 236618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91799 um.
Total wire length on LAYER met2 = 102203 um.
Total wire length on LAYER met3 = 27093 um.
Total wire length on LAYER met4 = 15494 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49730.
Up-via summary (total 49730):

------------------------
 FR_MASTERSLICE        0
            li1    22732
           met1    23747
           met2     2631
           met3      614
           met4        6
------------------------
               49730


[INFO DRT-0267] cpu time = 00:30:20, elapsed time = 00:18:19, memory = 1086.03 (MB), peak = 1135.54 (MB)

[INFO DRT-0180] Post processing.
Took 1272 seconds: detailed_route -output_drc ./reports/sky130hd/vsdbabysoc/base/5_route_drc.rpt -output_maze ./results/sky130hd/vsdbabysoc/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 5 antenna violations.
[INFO GRT-0015] Inserted 5 diodes.
[WARNING DRT-0120] Large net net448 has 155 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] message limit (1000) reached. This message will no longer print.
[INFO DRT-0078]   Complete 1510 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 4188 groups.
#scanned instances     = 48979
#unique  instances     = 189
#stdCellGenAp          = 6019
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 4324
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 22593
#instTermValidViaApCnt = 0
#macroGenAp            = 1688
#macroValidPlanarAp    = 1374
#macroValidViaAp       = 89
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:06, elapsed time = 00:02:45, memory = 1012.82 (MB), peak = 1135.54 (MB)

[INFO DRT-0157] Number of guides:     51393

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 289 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17976.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 14994.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7644.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 839.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 328.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.82 (MB), peak = 1135.54 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 25948 vertical wires in 6 frboxes and 15837 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 3364 vertical wires in 6 frboxes and 5258 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1012.82 (MB), peak = 1135.54 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.82 (MB), peak = 1135.54 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:03, memory = 1014.40 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:08, memory = 1057.93 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:09, memory = 1014.54 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:17, memory = 1035.68 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:17, memory = 1035.68 (MB).
    Completing 60% with 55 violations.
    elapsed time = 00:00:22, memory = 1045.80 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:26, memory = 1045.83 (MB).
    Completing 80% with 70 violations.
    elapsed time = 00:00:26, memory = 1045.83 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:35, memory = 1043.89 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:35, memory = 1043.89 (MB).
[INFO DRT-0199]   Number of violations = 82.
Viol/Layer        met1   met2   met3
Metal Spacing        0      0      1
Min Hole             0      1      0
Recheck              1      1      0
Short               64     13      1
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:35, memory = 1188.64 (MB), peak = 1188.64 (MB)
Total wire length = 236664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91871 um.
Total wire length on LAYER met2 = 102381 um.
Total wire length on LAYER met3 = 27046 um.
Total wire length on LAYER met4 = 15336 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49732.
Up-via summary (total 49732):

------------------------
 FR_MASTERSLICE        0
            li1    22739
           met1    23748
           met2     2629
           met3      610
           met4        6
------------------------
               49732


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 82 violations.
    elapsed time = 00:00:03, memory = 1188.67 (MB).
    Completing 20% with 82 violations.
    elapsed time = 00:00:08, memory = 1188.67 (MB).
    Completing 30% with 75 violations.
    elapsed time = 00:00:09, memory = 1188.67 (MB).
    Completing 40% with 75 violations.
    elapsed time = 00:00:16, memory = 1188.67 (MB).
    Completing 50% with 75 violations.
    elapsed time = 00:00:17, memory = 1188.67 (MB).
    Completing 60% with 67 violations.
    elapsed time = 00:00:21, memory = 1188.67 (MB).
    Completing 70% with 67 violations.
    elapsed time = 00:00:25, memory = 1188.67 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:26, memory = 1188.67 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:34, memory = 1188.79 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:34, memory = 1188.79 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1   met2   met3
Metal Spacing        2      1      0
Short               40      4      1
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:34, memory = 1188.79 (MB), peak = 1239.29 (MB)
Total wire length = 236661 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91863 um.
Total wire length on LAYER met2 = 102383 um.
Total wire length on LAYER met3 = 27049 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49734.
Up-via summary (total 49734):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23752
           met2     2629
           met3      610
           met4        6
------------------------
               49734


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 1188.79 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 1188.79 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 1188.79 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 1188.79 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:01, memory = 1188.79 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:01, memory = 1188.91 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:01, memory = 1188.91 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1188.91 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:02, memory = 1234.86 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 1188.91 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      0
Short               37      4      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1188.91 (MB), peak = 1239.29 (MB)
Total wire length = 236660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91862 um.
Total wire length on LAYER met2 = 102383 um.
Total wire length on LAYER met3 = 27049 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49734.
Up-via summary (total 49734):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23752
           met2     2629
           met3      610
           met4        6
------------------------
               49734


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:01, memory = 1221.58 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:01, memory = 1188.91 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:01, memory = 1188.91 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:02, memory = 1188.91 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:03, memory = 1188.91 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.91 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.91 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:04, memory = 1188.91 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:04, memory = 1188.91 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:04, memory = 1188.91 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91889 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1191.66 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.66 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1191.66 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1127.87 (MB), peak = 1239.29 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1127.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.80 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.80 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.93 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.93 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.93 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.93 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.93 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.93 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1191.68 (MB), peak = 1239.29 (MB)
Total wire length = 236646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1191.68 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102360 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1191.68 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1191.68 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1127.69 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1127.69 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1127.69 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1127.69 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1127.69 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.74 (MB), peak = 1239.29 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.74 (MB), peak = 1239.29 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102363 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.74 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:02, memory = 1188.74 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:02, memory = 1188.74 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:02, memory = 1188.74 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        met1
Short               31
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91889 um.
Total wire length on LAYER met2 = 102360 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91888 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Short               29
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91887 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Short               33
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91891 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91890 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27010 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91906 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27014 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91903 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91902 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91903 um.
Total wire length on LAYER met2 = 102361 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1
Short               30
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91903 um.
Total wire length on LAYER met2 = 102362 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91908 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27015 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91911 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27015 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91913 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27012 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27013 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91893 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91905 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27020 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91900 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91898 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27027 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91902 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27022 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91902 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27022 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91912 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27012 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91891 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91906 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91902 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27020 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:01, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91899 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27027 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91892 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91892 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:04, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:10, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:10, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:15, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27013 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:08, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:08, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:08, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91908 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27017 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91904 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27020 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:07, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91901 um.
Total wire length on LAYER met2 = 102366 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91898 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27027 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91892 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1
Short               35
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91892 um.
Total wire length on LAYER met2 = 102367 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:03, memory = 1188.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:05, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Short               33
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27012 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:08, memory = 1188.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:08, memory = 1188.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:14, memory = 1188.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:14, memory = 1188.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:20, memory = 1188.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:20, memory = 1188.87 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:20, memory = 1188.87 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:29, memory = 1188.87 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:29, memory = 1188.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:30, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Short               33
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:30, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91891 um.
Total wire length on LAYER met2 = 102363 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Short               33
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91905 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27018 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:15, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1
Short               33
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91902 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27021 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:06, memory = 1188.87 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:13, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1
Short               32
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91889 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27032 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 1188.87 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:09, memory = 1188.87 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:09, memory = 1188.87 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:09, memory = 1188.87 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1
Short               32
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 1188.87 (MB), peak = 1239.29 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91889 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0198] Complete detail routing.
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91889 um.
Total wire length on LAYER met2 = 102364 um.
Total wire length on LAYER met3 = 27031 um.
Total wire length on LAYER met4 = 15338 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49741.
Up-via summary (total 49741):

------------------------
 FR_MASTERSLICE        0
            li1    22737
           met1    23762
           met2     2626
           met3      610
           met4        6
------------------------
               49741


[INFO DRT-0267] cpu time = 00:06:52, elapsed time = 00:05:26, memory = 1188.87 (MB), peak = 1239.29 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net net448 has 155 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1510 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 4188 groups.
#scanned instances     = 48981
#unique  instances     = 189
#stdCellGenAp          = 6019
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 4324
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 22593
#instTermValidViaApCnt = 0
#macroGenAp            = 1688
#macroValidPlanarAp    = 1374
#macroValidViaAp       = 89
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:07, elapsed time = 00:02:45, memory = 1188.87 (MB), peak = 1239.29 (MB)

[INFO DRT-0157] Number of guides:     51397

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 289 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17978.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 14995.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7645.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 838.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 327.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 25950 vertical wires in 6 frboxes and 15837 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 3289 vertical wires in 6 frboxes and 5282 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1188.87 (MB), peak = 1239.29 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.87 (MB), peak = 1239.29 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:03, memory = 1188.93 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:08, memory = 1232.21 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:09, memory = 1188.93 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:17, memory = 1188.93 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:17, memory = 1188.93 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:21, memory = 1188.93 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:25, memory = 1189.18 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:26, memory = 1189.18 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:34, memory = 1193.03 (MB).
    Completing 100% with 64 violations.
    elapsed time = 00:00:35, memory = 1193.03 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met1   met3
Metal Spacing        1      2
Recheck              2      0
Short               58      3
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:35, memory = 1204.79 (MB), peak = 1239.29 (MB)
Total wire length = 236665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91901 um.
Total wire length on LAYER met2 = 102408 um.
Total wire length on LAYER met3 = 27022 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49755.
Up-via summary (total 49755):

------------------------
 FR_MASTERSLICE        0
            li1    22741
           met1    23773
           met2     2627
           met3      608
           met4        6
------------------------
               49755


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:03, memory = 1204.91 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:08, memory = 1204.91 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:09, memory = 1204.91 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:16, memory = 1204.91 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:17, memory = 1204.91 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:21, memory = 1204.91 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:25, memory = 1204.91 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:26, memory = 1204.91 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:34, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:34, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Metal Spacing        1
Short               48
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:34, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91898 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27023 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49744.
Up-via summary (total 49744):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23763
           met2     2627
           met3      608
           met4        6
------------------------
               49744


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1
Short               48
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1
Short               47
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102392 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91896 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102395 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Short               45
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91895 um.
Total wire length on LAYER met2 = 102393 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Short               49
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91899 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91899 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27023 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91918 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27002 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91914 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27006 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91911 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91911 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91911 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Short               46
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91911 um.
Total wire length on LAYER met2 = 102394 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91917 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27007 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91919 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27007 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91921 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27004 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91918 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27005 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91901 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91913 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27013 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91908 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27016 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91906 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27020 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27014 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27014 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91920 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27004 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91899 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91914 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102398 um.
Total wire length on LAYER met3 = 27013 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91907 um.
Total wire length on LAYER met2 = 102398 um.
Total wire length on LAYER met3 = 27016 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:02, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91905 um.
Total wire length on LAYER met2 = 102398 um.
Total wire length on LAYER met3 = 27020 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:01, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91900 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91903 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27023 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91900 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:10, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:10, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:15, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91918 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27005 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:08, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:08, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:08, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91916 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27009 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91912 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27012 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:07, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27016 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:05, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91906 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27019 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91900 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1
Short               51
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91900 um.
Total wire length on LAYER met2 = 102399 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:03, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:04, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Short               49
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91918 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27004 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:08, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:08, memory = 1205.02 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:14, memory = 1205.02 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:14, memory = 1205.02 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:20, memory = 1205.02 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:20, memory = 1205.02 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:20, memory = 1205.02 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:29, memory = 1205.02 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:29, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:30, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Short               49
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:30, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91899 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:16, memory = 1205.02 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:16, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:16, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Short               49
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91913 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27010 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:15, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1
Short               49
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91910 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27013 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:06, memory = 1205.02 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:13, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1
Short               48
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:00, memory = 1205.02 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:09, memory = 1205.02 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:09, memory = 1205.02 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:09, memory = 1205.02 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1
Short               48
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1205.02 (MB), peak = 1255.45 (MB)
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0198] Complete detail routing.
Total wire length = 236651 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 91897 um.
Total wire length on LAYER met2 = 102396 um.
Total wire length on LAYER met3 = 27024 um.
Total wire length on LAYER met4 = 15305 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 49745.
Up-via summary (total 49745):

------------------------
 FR_MASTERSLICE        0
            li1    22740
           met1    23764
           met2     2627
           met3      608
           met4        6
------------------------
               49745


[INFO DRT-0267] cpu time = 00:06:44, elapsed time = 00:05:21, memory = 1205.02 (MB), peak = 1255.45 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 728333 um^2 19% utilization.
Elapsed time: 38:25.37[h:]min:sec. CPU time: user 3650.00 sys 7.61 (158%). Peak memory: 1285584KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                       2305           1255 f1a569dcf06fc3608b54
