Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Mon Jun  9 17:57:24 2025
****************************************

  Startpoint: counter_1/q_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: counter_2/q_reg[15] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: SYS_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  counter_1/q_reg[0]/CP (SDFCNQD0HPBWP)            0.00      0.00 r
  counter_1/q_reg[0]/Q (SDFCNQD0HPBWP)             0.40      0.40 r
  voter/ctmi_476/ZN (MAOI222D1HPBWP)               0.17      0.57 f
  voter/ctmi_30/ZN (CKND0HPBWP)                    0.35      0.92 r
  counter_2/ctmi_422/ZN (ND2D1HPBWP)               0.17      1.09 f
  counter_2/ctmi_421/ZN (INR2XD0HPBWP)             0.13      1.22 r
  counter_2/ctmi_420/ZN (ND2D1HPBWP)               0.11      1.33 f
  counter_2/ctmi_419/ZN (INR2XD0HPBWP)             0.11      1.43 r
  counter_2/ctmi_418/ZN (ND2D1HPBWP)               0.09      1.52 f
  counter_2/ctmi_417/ZN (INR2XD0HPBWP)             0.10      1.62 r
  counter_2/ctmi_416/ZN (ND2D1HPBWP)               0.10      1.72 f
  counter_2/ctmi_415/ZN (INR2XD0HPBWP)             0.10      1.82 r
  counter_2/ctmi_414/ZN (ND2D1HPBWP)               0.09      1.91 f
  counter_2/ctmi_413/ZN (INR2XD0HPBWP)             0.10      2.01 r
  counter_2/ctmi_412/ZN (ND2D1HPBWP)               0.09      2.11 f
  counter_2/ctmi_411/ZN (INR2XD0HPBWP)             0.11      2.22 r
  counter_2/ctmi_410/ZN (ND2D1HPBWP)               0.10      2.32 f
  counter_2/ctmi_409/ZN (IND2D1HPBWP)              0.12      2.44 f
  counter_2/ctmi_408/ZN (MAOI22D0HPBWP)            0.15      2.59 f
  counter_2/ctmi_406/ZN (OAI22D0HPBWP)             0.12      2.71 r
  counter_2/q_reg[15]/D (SDFCNQD0HPBWP)            0.00      2.71 r
  data arrival time                                          2.71

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  counter_2/q_reg[15]/CP (SDFCNQD0HPBWP)           0.00     10.00 r
  clock uncertainty                               -0.30      9.70
  library setup time                              -0.09      9.61
  data required time                                         9.61
  ------------------------------------------------------------------------
  data required time                                         9.61
  data arrival time                                         -2.71
  ------------------------------------------------------------------------
  slack (MET)                                                6.89


1
