module upc_1( 
	input clk, 
	input rst,output [3:0]counter); 
	reg [3:0]counter_up; 
 always@(clk or rst) 
 begin 
 if(rst) 
 counter_up<=4'd0; 
 else 
 counter_up<=counter_up+4'd1; 
 end 
 assign counter=counter_up; 
endmodule 

module sync_down( 
	input clk, 
	input rst, 
	output [3:0]counter 
	); 
	reg [3:0]counter_down; 
	always@(clk or rst) 
	begin 
	if(rst) 
	counter_down<=4'hf; 
	else 
	counter_down<=counter_down - 4'd0; 
	end 
	assign counter=counter_down; 
endmodule 

module sync_updown( 
	input clk, 
	input rst, 
	input up_down, 
	output [3:0] counter 
	); 
	reg [3:0]counter_up_down; 
	always@(clk or rst) 
	begin 
	if(rst) 
	counter_up_down<=4'h0; 
	else if(~up_down) 
	counter_up_down<=counter_up_down + 4'd1; 
	else 
	counter_up_down<=counter_up_down - 4'd1; 
	end 
	assign counter=counter_up_down; 
     
endmodule 
