Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Oct  9 20:33:29 2019
| Host             : elodlt-ro running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
| Design           : hdmi_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.517        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.361        |
| Device Static (W)        | 0.156        |
| Total Off-Chip Power (W) | 0.543        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 80.0         |
| Junction Temperature (C) | 30.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.166 |       33 |       --- |             --- |
| Slice Logic              |     0.046 |    70034 |       --- |             --- |
|   LUT as Logic           |     0.039 |    23865 |    133800 |           17.84 |
|   Register               |     0.003 |    32940 |    267600 |           12.31 |
|   CARRY4                 |     0.002 |      833 |     33450 |            2.49 |
|   LUT as Distributed RAM |     0.002 |     1284 |     46200 |            2.78 |
|   F7/F8 Muxes            |    <0.001 |      922 |    133800 |            0.69 |
|   LUT as Shift Register  |    <0.001 |     1083 |     46200 |            2.34 |
|   Others                 |    <0.001 |     2323 |       --- |             --- |
| Signals                  |     0.073 |    52701 |       --- |             --- |
| Block RAM                |     0.082 |     45.5 |       365 |           12.47 |
| MMCM                     |     0.300 |        3 |        10 |           30.00 |
| PLL                      |     0.091 |        1 |        10 |           10.00 |
| DSPs                     |     0.004 |        9 |       740 |            1.22 |
| I/O                      |     0.461 |       72 |       285 |           25.26 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.517 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.452 |       0.414 |      0.038 |
| Vccaux    |       1.800 |     0.375 |       0.344 |      0.031 |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.493 |       0.488 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.006 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                                                                                   | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                                                                                                                                                                                                   |            12.5 |
| CLK_OUT_5x_hdmi_clk                                                                                                                                       | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk                                                                                                                                                                                       |             2.5 |
| axi_dynclk_0_PXL_CLK_O                                                                                                                                    | hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                                                                                             |            10.0 |
| clk_pll_i                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                         |            33.0 |
| dvi2rgb_0_PixelClk                                                                                                                                        | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                                                                                                                                                                                  |            12.5 |
| freq_refclk                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                      | hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                        |            33.3 |
| hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                    | hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                               |            33.3 |
| iserdes_clkdiv                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| mmcm_clk                                                                                                                                                  | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_clk                                                                                                                                                                                              |             2.0 |
| mmcm_clkout0                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                           |             6.3 |
| mmcm_clkout1                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout1                                                                                                                                                           |             5.0 |
| mmcm_fbclk_out                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out                                                                                                                                                                                        |            10.0 |
| oserdes_clk                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| pll_clk3_out                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| sys_clk_i                                                                                                                                                 | sys_clk_i                                                                                                                                                                                                                                    |            10.0 |
| tmds_clk_pin                                                                                                                                              | TMDS_IN_clk_p                                                                                                                                                                                                                                |            12.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                               | Power (W) |
+--------------------------------------------------------------------------------------------------------------------+-----------+
| hdmi_wrapper                                                                                                       |     1.361 |
|   DDC_scl_iobuf                                                                                                    |     0.000 |
|   DDC_sda_iobuf                                                                                                    |     0.000 |
|   dbg_hub                                                                                                          |     0.005 |
|     inst                                                                                                           |     0.005 |
|       BSCANID.u_xsdbm_id                                                                                           |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                                                       |     0.004 |
|           U_ICON_INTERFACE                                                                                         |     0.003 |
|             U_CMD1                                                                                                 |    <0.001 |
|             U_CMD2                                                                                                 |    <0.001 |
|             U_CMD3                                                                                                 |    <0.001 |
|             U_CMD4                                                                                                 |    <0.001 |
|             U_CMD5                                                                                                 |    <0.001 |
|             U_CMD6_RD                                                                                              |    <0.001 |
|               U_RD_FIFO                                                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                              |    <0.001 |
|                   inst_fifo_gen                                                                                    |    <0.001 |
|                     gconvfifo.rf                                                                                   |    <0.001 |
|                       grf.rf                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                        |    <0.001 |
|                           gras.rsts                                                                                |    <0.001 |
|                           grhf.rhf                                                                                 |    <0.001 |
|                           rpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                           gwas.wsts                                                                                |    <0.001 |
|                           gwhf.whf                                                                                 |    <0.001 |
|                           wpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                           gdm.dm_gen.dm                                                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                      |    <0.001 |
|                         rstblk                                                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                 |    <0.001 |
|             U_CMD6_WR                                                                                              |    <0.001 |
|               U_WR_FIFO                                                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                              |    <0.001 |
|                   inst_fifo_gen                                                                                    |    <0.001 |
|                     gconvfifo.rf                                                                                   |    <0.001 |
|                       grf.rf                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                           gras.rsts                                                                                |    <0.001 |
|                           grhf.rhf                                                                                 |    <0.001 |
|                           rpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                           gwas.wsts                                                                                |    <0.001 |
|                           gwhf.whf                                                                                 |    <0.001 |
|                           wpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                           gdm.dm_gen.dm                                                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                      |    <0.001 |
|                         rstblk                                                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                 |    <0.001 |
|             U_CMD7_CTL                                                                                             |    <0.001 |
|             U_CMD7_STAT                                                                                            |    <0.001 |
|             U_STATIC_STATUS                                                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                                                          |    <0.001 |
|             U_TIMER                                                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                           |    <0.001 |
|           U_CMD                                                                                                    |    <0.001 |
|           U_STAT                                                                                                   |    <0.001 |
|           U_SYNC                                                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                            |    <0.001 |
|   hdmi_i                                                                                                           |     1.356 |
|     axi_dynclk_0                                                                                                   |     0.114 |
|       U0                                                                                                           |     0.114 |
|         Inst_mmcme2_drp                                                                                            |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                                                    |     0.001 |
|     axi_gpio_video                                                                                                 |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|             I_DECODER                                                                                              |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                         |    <0.001 |
|         gpio_core_1                                                                                                |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                                  |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                  |    <0.001 |
|     axi_mem_intercon                                                                                               |     0.041 |
|       m00_couplers                                                                                                 |     0.010 |
|         auto_ds                                                                                                    |     0.005 |
|           inst                                                                                                     |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                  |     0.005 |
|               USE_READ.read_addr_inst                                                                              |     0.002 |
|                 cmd_queue                                                                                          |     0.001 |
|                   inst                                                                                             |     0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                                 |    <0.001 |
|                                 RAM_reg_0_31_30_31                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                  |    <0.001 |
|               USE_READ.read_data_inst                                                                              |     0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                  |    <0.001 |
|                 cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                                 |    <0.001 |
|                                 RAM_reg_0_31_30_31                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                  |    <0.001 |
|               USE_WRITE.write_data_inst                                                                            |    <0.001 |
|         auto_rs_w                                                                                                  |     0.002 |
|           inst                                                                                                     |     0.002 |
|             w.w_pipe                                                                                               |     0.002 |
|         m00_regslice                                                                                               |     0.003 |
|           inst                                                                                                     |     0.003 |
|             ar.ar_pipe                                                                                             |    <0.001 |
|             aw.aw_pipe                                                                                             |    <0.001 |
|             b.b_pipe                                                                                               |    <0.001 |
|             r.r_pipe                                                                                               |     0.001 |
|             w.w_pipe                                                                                               |     0.001 |
|       s00_couplers                                                                                                 |     0.008 |
|         auto_rs_w                                                                                                  |     0.003 |
|           inst                                                                                                     |     0.003 |
|             ar.ar_pipe                                                                                             |    <0.001 |
|             r.r_pipe                                                                                               |     0.003 |
|         auto_us                                                                                                    |     0.004 |
|           inst                                                                                                     |     0.004 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.004 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                               |     0.003 |
|                 r.r_pipe                                                                                           |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                       |    <0.001 |
|               USE_READ.read_addr_inst                                                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 ar.ar_pipe                                                                                         |    <0.001 |
|         s00_regslice                                                                                               |     0.001 |
|           inst                                                                                                     |     0.001 |
|             ar.ar_pipe                                                                                             |    <0.001 |
|             r.r_pipe                                                                                               |    <0.001 |
|       s01_couplers                                                                                                 |     0.006 |
|         auto_rs_w                                                                                                  |     0.002 |
|           inst                                                                                                     |     0.002 |
|             aw.aw_pipe                                                                                             |    <0.001 |
|             b.b_pipe                                                                                               |    <0.001 |
|             w.w_pipe                                                                                               |     0.002 |
|         auto_us                                                                                                    |     0.002 |
|           inst                                                                                                     |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                     |     0.001 |
|               USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                                         |    <0.001 |
|         s01_regslice                                                                                               |     0.002 |
|           inst                                                                                                     |     0.002 |
|             aw.aw_pipe                                                                                             |    <0.001 |
|             b.b_pipe                                                                                               |    <0.001 |
|             w.w_pipe                                                                                               |     0.001 |
|       s02_couplers                                                                                                 |     0.006 |
|         s02_regslice                                                                                               |     0.006 |
|           inst                                                                                                     |     0.006 |
|             ar.ar_pipe                                                                                             |    <0.001 |
|             aw.aw_pipe                                                                                             |    <0.001 |
|             b.b_pipe                                                                                               |    <0.001 |
|             r.r_pipe                                                                                               |     0.004 |
|             w.w_pipe                                                                                               |     0.002 |
|       s03_couplers                                                                                                 |     0.003 |
|         s03_regslice                                                                                               |     0.003 |
|           inst                                                                                                     |     0.003 |
|             ar.ar_pipe                                                                                             |    <0.001 |
|             r.r_pipe                                                                                               |     0.003 |
|       xbar                                                                                                         |     0.008 |
|         inst                                                                                                       |     0.008 |
|           gen_samd.crossbar_samd                                                                                   |     0.008 |
|             addr_arbiter_ar                                                                                        |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                                        |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.mux_w                                                                                       |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                       |     0.004 |
|               b.b_pipe                                                                                             |    <0.001 |
|               r.r_pipe                                                                                             |     0.004 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                       |     0.002 |
|               b.b_pipe                                                                                             |    <0.001 |
|               r.r_pipe                                                                                             |     0.002 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                         |    <0.001 |
|               wrouter_aw_fifo                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                         |    <0.001 |
|               wrouter_aw_fifo                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|             splitter_aw_mi                                                                                         |    <0.001 |
|     axi_timer_0                                                                                                    |     0.003 |
|       U0                                                                                                           |     0.003 |
|         AXI4_LITE_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|             I_DECODER                                                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|         TC_CORE_I                                                                                                  |     0.002 |
|           COUNTER_0_I                                                                                              |     0.001 |
|             COUNTER_I                                                                                              |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                             |     0.001 |
|             COUNTER_I                                                                                              |     0.001 |
|           READ_MUX_I                                                                                               |    <0.001 |
|           TIMER_CONTROL_I                                                                                          |    <0.001 |
|             INPUT_DOUBLE_REGS                                                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                     |    <0.001 |
|     axi_uartlite_0                                                                                                 |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|             I_DECODER                                                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |     0.000 |
|         UARTLITE_CORE_I                                                                                            |    <0.001 |
|           BAUD_RATE_I                                                                                              |    <0.001 |
|           UARTLITE_RX_I                                                                                            |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                     |    <0.001 |
|             SRL_FIFO_I                                                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                            |    <0.001 |
|                 DYNSHREG_F_I                                                                                       |    <0.001 |
|           UARTLITE_TX_I                                                                                            |    <0.001 |
|             SRL_FIFO_I                                                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                            |    <0.001 |
|                 DYNSHREG_F_I                                                                                       |    <0.001 |
|     axi_vdma_0                                                                                                     |     0.030 |
|       U0                                                                                                           |     0.030 |
|         AXI_LITE_REG_INTERFACE_I                                                                                   |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                         |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                         |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                                  |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                   |     0.001 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                                   |     0.001 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                                           |     0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                             |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                 |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                        |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                               |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                              |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                      |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                           |    <0.001 |
|             fg_builtin_fifo_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                       |    <0.001 |
|                   gbi.bi                                                                                           |    <0.001 |
|                     g7ser_birst.rstbt                                                                              |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                           |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                                   |     0.003 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                                        |     0.003 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                             |     0.002 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                 |     0.002 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                               |     0.002 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF            |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                        |     0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                               |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                       |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                          |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                      |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                       |    <0.001 |
|                   gbi.bi                                                                                           |    <0.001 |
|                     g7ser_birst.rstbt                                                                              |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                           |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                         |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                          |     0.014 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                        |     0.005 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                            |     0.003 |
|               I_DATA_FIFO                                                                                          |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.003 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                             |     0.003 |
|                     xpm_fifo_base_inst                                                                             |     0.003 |
|                       gen_fwft.rdpp1_inst                                                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                              |     0.002 |
|                       rdp_inst                                                                                     |    <0.001 |
|                       rdpp1_inst                                                                                   |    <0.001 |
|                       rst_d1_inst                                                                                  |    <0.001 |
|                       wrp_inst                                                                                     |    <0.001 |
|                       wrpp1_inst                                                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                                                            |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_MSTR_PCC                                                                                             |     0.001 |
|             I_RD_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                      |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                        |     0.009 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                    |     0.004 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                |     0.001 |
|               I_DATA_FIFO                                                                                          |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                             |     0.002 |
|                     xpm_fifo_base_inst                                                                             |     0.002 |
|                       gen_sdpram.xpm_memory_base_inst                                                              |     0.001 |
|                       rdp_inst                                                                                     |    <0.001 |
|                       rdpp1_inst                                                                                   |    <0.001 |
|                       rst_d1_inst                                                                                  |    <0.001 |
|                       wrp_inst                                                                                     |    <0.001 |
|                       wrpp1_inst                                                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                                                            |    <0.001 |
|               I_XD_FIFO                                                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                             |    <0.001 |
|                     xpm_fifo_base_inst                                                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                                 |    <0.001 |
|                       rdp_inst                                                                                     |    <0.001 |
|                       rdpp1_inst                                                                                   |    <0.001 |
|                       rst_d1_inst                                                                                  |    <0.001 |
|                       wrp_inst                                                                                     |    <0.001 |
|                       wrpp1_inst                                                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                                                            |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                  |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                 |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                   |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                 |    <0.001 |
|                 SLICE_INSERTION                                                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                   |     0.001 |
|             I_WR_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                                        |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                               |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|     dvi2rgb_0                                                                                                      |     0.173 |
|       U0                                                                                                           |     0.173 |
|         DataDecoders[0].DecoderX                                                                                   |     0.011 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |    <0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         DataDecoders[1].DecoderX                                                                                   |     0.011 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |    <0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         DataDecoders[2].DecoderX                                                                                   |     0.011 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |    <0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                                                     |     0.001 |
|           I2C_SlaveController                                                                                      |     0.001 |
|             GlitchF_SCL                                                                                            |    <0.001 |
|             GlitchF_SDA                                                                                            |    <0.001 |
|             SyncSCL                                                                                                |    <0.001 |
|             SyncSDA                                                                                                |    <0.001 |
|         GenerateDebug.ILA_PixClkx                                                                                  |     0.020 |
|           inst                                                                                                     |     0.020 |
|             ila_core_inst                                                                                          |     0.020 |
|               ila_trace_memory_inst                                                                                |     0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                           |     0.001 |
|                   inst_blk_mem_gen                                                                                 |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                           |     0.001 |
|                       valid.cstr                                                                                   |     0.001 |
|                         ramloop[0].ram.r                                                                           |    <0.001 |
|                           prim_noinit.ram                                                                          |    <0.001 |
|                         ramloop[1].ram.r                                                                           |    <0.001 |
|                           prim_noinit.ram                                                                          |    <0.001 |
|               u_ila_cap_ctrl                                                                                       |     0.001 |
|                 U_CDONE                                                                                            |    <0.001 |
|                 U_NS0                                                                                              |    <0.001 |
|                 U_NS1                                                                                              |    <0.001 |
|                 u_cap_addrgen                                                                                      |     0.001 |
|                   U_CMPRESET                                                                                       |    <0.001 |
|                   u_cap_sample_counter                                                                             |    <0.001 |
|                     U_SCE                                                                                          |    <0.001 |
|                     U_SCMPCE                                                                                       |    <0.001 |
|                     U_SCRST                                                                                        |    <0.001 |
|                     u_scnt_cmp                                                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                   u_cap_window_counter                                                                             |    <0.001 |
|                     U_WCE                                                                                          |    <0.001 |
|                     U_WHCMPCE                                                                                      |    <0.001 |
|                     U_WLCMPCE                                                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|               u_ila_regs                                                                                           |     0.014 |
|                 MU_SRL[0].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                               |    <0.001 |
|                 STRG_QUAL.qual_strg_srl_reg                                                                        |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                                                       |     0.003 |
|                 reg_15                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_16                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_17                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_18                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_19                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_1a                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_6                                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_7                                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_8                                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_80                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_81                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_82                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_83                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_84                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_85                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_887                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_88d                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_890                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_9                                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_srl_fff                                                                                        |    <0.001 |
|                 reg_stream_ffd                                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_stream_ffe                                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|               u_ila_reset_ctrl                                                                                     |    <0.001 |
|                 arm_detection_inst                                                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                       |    <0.001 |
|                 halt_detection_inst                                                                                |    <0.001 |
|               u_trig                                                                                               |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                 STRG_QUAL.U_STRG_QUAL                                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                 U_TM                                                                                               |     0.002 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                                                |    <0.001 |
|         GenerateDebug.ILA_RefClkx                                                                                  |     0.019 |
|           inst                                                                                                     |     0.019 |
|             ila_core_inst                                                                                          |     0.019 |
|               ila_trace_memory_inst                                                                                |     0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                           |     0.001 |
|                   inst_blk_mem_gen                                                                                 |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                           |     0.001 |
|                       valid.cstr                                                                                   |     0.001 |
|                         ramloop[0].ram.r                                                                           |     0.001 |
|                           prim_noinit.ram                                                                          |     0.001 |
|               u_ila_cap_ctrl                                                                                       |     0.002 |
|                 U_CDONE                                                                                            |    <0.001 |
|                 U_NS0                                                                                              |    <0.001 |
|                 U_NS1                                                                                              |    <0.001 |
|                 u_cap_addrgen                                                                                      |     0.002 |
|                   U_CMPRESET                                                                                       |    <0.001 |
|                   u_cap_sample_counter                                                                             |    <0.001 |
|                     U_SCE                                                                                          |    <0.001 |
|                     U_SCMPCE                                                                                       |    <0.001 |
|                     U_SCRST                                                                                        |    <0.001 |
|                     u_scnt_cmp                                                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                   u_cap_window_counter                                                                             |    <0.001 |
|                     U_WCE                                                                                          |    <0.001 |
|                     U_WHCMPCE                                                                                      |    <0.001 |
|                     U_WLCMPCE                                                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                         DUT                                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                             u_srlA                                                                                 |    <0.001 |
|                             u_srlB                                                                                 |    <0.001 |
|                             u_srlC                                                                                 |    <0.001 |
|                             u_srlD                                                                                 |    <0.001 |
|               u_ila_regs                                                                                           |     0.013 |
|                 MU_SRL[0].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                               |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                               |    <0.001 |
|                 STRG_QUAL.qual_strg_srl_reg                                                                        |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                                                       |     0.003 |
|                 reg_15                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_16                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_17                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_18                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_19                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_1a                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_6                                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_7                                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_8                                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_80                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_81                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_82                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_83                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_84                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_85                                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_887                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_88d                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_890                                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_9                                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|                 reg_srl_fff                                                                                        |    <0.001 |
|                 reg_stream_ffd                                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|                 reg_stream_ffe                                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|               u_ila_reset_ctrl                                                                                     |    <0.001 |
|                 arm_detection_inst                                                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                       |    <0.001 |
|                 halt_detection_inst                                                                                |    <0.001 |
|               u_trig                                                                                               |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                 STRG_QUAL.U_STRG_QUAL                                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                 U_TM                                                                                               |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                       DUT                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                           u_srlA                                                                                   |    <0.001 |
|                           u_srlB                                                                                   |    <0.001 |
|                           u_srlC                                                                                   |    <0.001 |
|                           u_srlD                                                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                                                |    <0.001 |
|         GenerateDebug.SyncAsyncTrigAck                                                                             |    <0.001 |
|         GenerateDebug.SyncAsyncTrigOut                                                                             |    <0.001 |
|         LockLostReset                                                                                              |    <0.001 |
|           SyncAsyncx                                                                                               |    <0.001 |
|         LockedSync                                                                                                 |    <0.001 |
|           SyncAsyncx                                                                                               |    <0.001 |
|         TMDS_ClockingX                                                                                             |     0.099 |
|           LockLostReset                                                                                            |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           MMCM_LockSync                                                                                            |    <0.001 |
|           RdyLostReset                                                                                             |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|     mdm_1                                                                                                          |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         MDM_Core_I1                                                                                                |    <0.001 |
|           JTAG_CONTROL_I                                                                                           |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                        |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                                    |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                             |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                              |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                              |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                                |    <0.001 |
|         Use_E2.BSCAN_I                                                                                             |    <0.001 |
|     microblaze_0                                                                                                   |     0.155 |
|       U0                                                                                                           |     0.155 |
|         MicroBlaze_Core_I                                                                                          |     0.150 |
|           Performance.Core                                                                                         |     0.150 |
|             Data_Flow_I                                                                                            |     0.023 |
|               ALU_I                                                                                                |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|               Barrel_Shifter_I                                                                                     |     0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                  |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                  |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                            |    <0.001 |
|               Data_Flow_Logic_I                                                                                    |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                                     |    <0.001 |
|               FPU_I                                                                                                |     0.011 |
|                 Use_FPU.FPU_ADDSUB_I                                                                               |     0.003 |
|                 Use_FPU.FPU_DIV_I                                                                                  |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                                  |     0.002 |
|                   Use_DSP48E1.dsp_module_lower                                                                     |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                       |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                                     |     0.002 |
|                     Using_DSP48E1.DSP48E1_I1                                                                       |     0.002 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                        |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                       |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                       |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                       |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                           |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                           |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                           |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                                 |    <0.001 |
|                 Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                             |     0.002 |
|                   Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                                    |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                                     |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                                        |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                                         |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                                         |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                                         |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                                         |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                             |    <0.001 |
|                   AddSub_Gen[0].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[10].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[11].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[12].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[13].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[14].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[15].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[16].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[17].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[18].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[19].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[1].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[20].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[21].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[22].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[23].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[24].MUXCY_XOR_I                                                                       |    <0.001 |
|                   AddSub_Gen[2].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[3].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[4].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[5].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[6].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[7].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[8].MUXCY_XOR_I                                                                        |    <0.001 |
|                   AddSub_Gen[9].MUXCY_XOR_I                                                                        |    <0.001 |
|                   exp_add_gen[0].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[1].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[2].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[3].MUXCY_XOR_I                                                                       |    <0.001 |
|                   exp_add_gen[4].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[5].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[6].MUXCY_XOR_I                                                                       |     0.000 |
|                   exp_add_gen[7].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                      |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                      |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|               MUL_Unit_I                                                                                           |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2                        |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                         |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3                        |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                         |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4                        |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                         |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                 |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                         |    <0.001 |
|               Operand_Select_I                                                                                     |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                                |    <0.001 |
|               Register_File_I                                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|               Shift_Logic_Module_I                                                                                 |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                    |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                                 |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                           |    <0.001 |
|                 FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                                |     0.000 |
|                 FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                                 |    <0.001 |
|                 FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                                 |    <0.001 |
|                 FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                            |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                            |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                             |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                              |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                             |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                              |    <0.001 |
|               Zero_Detect_I                                                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                            |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                            |    <0.001 |
|               exception_registers_I1                                                                               |    <0.001 |
|                 CarryIn_MUXCY                                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                          |    <0.001 |
|               msr_reg_i                                                                                            |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                              |    <0.001 |
|             Decode_I                                                                                               |     0.008 |
|               PC_Module_I                                                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                  |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                  |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                  |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                  |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                  |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                  |     0.000 |
|               PreFetch_Buffer_I1                                                                                   |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Last_Sel_DFF                                                                                       |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                              |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                           |    <0.001 |
|                 OF_Valid_DFF                                                                                       |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                       |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                                       |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                                   |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                                |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                                    |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                                    |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                                |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                              |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                             |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                    |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                             |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                                  |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                                   |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                                 |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                                       |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                     |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                                                               |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               if_pc_incr_carry_and_3                                                                               |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               jump_logic_I1                                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                   |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                                  |    <0.001 |
|               mem_PipeRun_carry_and                                                                                |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                                         |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                             |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                               |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                 |     0.010 |
|               Serial_Dbg_Intf.SRL16E_1                                                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                             |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                |    <0.001 |
|               Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                                       |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                                                              |    <0.001 |
|                 sync_bits[7].sync_bit                                                                              |    <0.001 |
|                 sync_bits[9].sync_bit                                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                        |    <0.001 |
|               Use_Statistics.Debug_Stat_I                                                                          |     0.004 |
|                 Serial_Dbg_Intf.sync_sample                                                                        |    <0.001 |
|                   sync_bits[0].sync_bit                                                                            |    <0.001 |
|                   sync_bits[1].sync_bit                                                                            |    <0.001 |
|                   sync_bits[2].sync_bit                                                                            |    <0.001 |
|                   sync_bits[3].sync_bit                                                                            |    <0.001 |
|                   sync_bits[4].sync_bit                                                                            |    <0.001 |
|                   sync_bits[5].sync_bit                                                                            |    <0.001 |
|                   sync_bits[6].sync_bit                                                                            |    <0.001 |
|                   sync_bits[7].sync_bit                                                                            |    <0.001 |
|                   sync_bits[8].sync_bit                                                                            |    <0.001 |
|                 all_statistics_counters[0].Debug_Stat_Counter_i                                                    |    <0.001 |
|                 all_statistics_counters[1].Debug_Stat_Counter_i                                                    |    <0.001 |
|                 all_statistics_counters[2].Debug_Stat_Counter_i                                                    |    <0.001 |
|                 all_statistics_counters[3].Debug_Stat_Counter_i                                                    |    <0.001 |
|                 all_statistics_counters[4].Debug_Stat_Counter_i                                                    |    <0.001 |
|                 all_statistics_counters[5].Debug_Stat_Counter_i                                                    |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                              |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                       |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                              |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                       |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                                       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                       |    <0.001 |
|               Use_Trace.Debug_Trace_I                                                                              |     0.005 |
|                 Embedded_Trace.Embedded_Trace_Buffer                                                               |     0.003 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                               |     0.001 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                               |     0.002 |
|                 Embedded_Trace.Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                 Serial_Dbg_Intf.sync_cc_overflow                                                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                                        |    <0.001 |
|                   sync_bits[0].sync_bit                                                                            |    <0.001 |
|                   sync_bits[1].sync_bit                                                                            |    <0.001 |
|                   sync_bits[2].sync_bit                                                                            |    <0.001 |
|                   sync_bits[3].sync_bit                                                                            |    <0.001 |
|                   sync_bits[4].sync_bit                                                                            |    <0.001 |
|                   sync_bits[5].sync_bit                                                                            |    <0.001 |
|                   sync_bits[6].sync_bit                                                                            |    <0.001 |
|                 Serial_Dbg_Intf.sync_started                                                                       |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                 |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                                                               |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                            |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                   |    <0.001 |
|               sync_trig_out_0                                                                                      |    <0.001 |
|             Using_DCache.Using_WriteBack.DCache_wb_I1                                                              |     0.066 |
|               Cache_Interface_I1                                                                                   |     0.008 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                                   |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                                   |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                                   |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                                   |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                              |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[1].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[1].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[1].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[1].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[2].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[2].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[2].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[2].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[3].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[3].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[3].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[3].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[4].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[4].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[4].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[4].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[5].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[5].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[5].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[5].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[6].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[6].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[6].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[6].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[7].New_Data_Write_Gen[0].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[7].New_Data_Write_Gen[1].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[7].New_Data_Write_Gen[2].New_Data_Write_LUT                                            |    <0.001 |
|               Cache_Line_WE[7].New_Data_Write_Gen[3].New_Data_Write_LUT                                            |    <0.001 |
|               DATA_RAM_Module                                                                                      |     0.048 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[2].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[3].RAMB36_I1                                                 |     0.007 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[4].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[5].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[6].RAMB36_I1                                                 |     0.006 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[7].RAMB36_I1                                                 |     0.006 |
|               TAG_RAM_Module                                                                                       |     0.005 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                 |     0.005 |
|               Using_Victim_Cache.victim_cache_I1                                                                   |     0.002 |
|                 LRU_Module_I1                                                                                      |    <0.001 |
|               cachehit_detect_I1                                                                                   |    <0.001 |
|                 Using_Perf_1.valid_data_carry                                                                      |    <0.001 |
|                 Using_Perf_2.tag_hit_carry                                                                         |    <0.001 |
|                 Using_Perf_3.tag_hit_comparator2_mux                                                               |    <0.001 |
|                 Using_Perf_4.mem_cache_hit_mux                                                                     |    <0.001 |
|                 WriteThrough_Exists.write_through_gate                                                             |    <0.001 |
|                   MUXCY_I                                                                                          |    <0.001 |
|                 cache_valid_bit_detect_I1                                                                          |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                 cache_valid_bit_detect_I2                                                                          |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                |     0.000 |
|                     MUXCY_I                                                                                        |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                |    <0.001 |
|                     MUXCY_I                                                                                        |    <0.001 |
|                 exclusive_gate                                                                                     |     0.000 |
|                   MUXCY_I                                                                                          |     0.000 |
|                 last_carry_chain                                                                                   |    <0.001 |
|                   MUXCY_I                                                                                          |    <0.001 |
|                 mem_cache_hit_block                                                                                |    <0.001 |
|                   MUXCY_I                                                                                          |    <0.001 |
|                 tag_hit2_carry                                                                                     |     0.000 |
|                 tag_hit_comparator                                                                                 |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                      |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                      |     0.000 |
|                 tag_hit_comparator2                                                                                |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                      |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                      |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                      |     0.000 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                                  |    <0.001 |
|                 tag_hit_valid_access                                                                               |    <0.001 |
|                   MUXCY_I                                                                                          |    <0.001 |
|                 word_write_valid_data_carry                                                                        |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                                         |     0.000 |
|               MUXCY_I                                                                                              |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                           |     0.000 |
|               MUXCY_I                                                                                              |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                                    |    <0.001 |
|               MUXCY_I                                                                                              |    <0.001 |
|             Using_ICache.ICache_I1                                                                                 |     0.040 |
|               Cache_Interface_I1                                                                                   |    <0.001 |
|               Data_RAM_Module                                                                                      |     0.030 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                 |     0.005 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                 |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[2].RAMB36_I1                                                 |     0.004 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[3].RAMB36_I1                                                 |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[4].RAMB36_I1                                                 |     0.005 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[5].RAMB36_I1                                                 |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[6].RAMB36_I1                                                 |     0.004 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[7].RAMB36_I1                                                 |     0.004 |
|               Tag_RAM_Module                                                                                       |     0.004 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                 |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                                  |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                        |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                        |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                        |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                        |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                        |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                                    |    <0.001 |
|               Using_Stream.stream_cache_I1                                                                         |     0.003 |
|                 Addr_Handler[0].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[10].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[11].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[12].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[13].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[14].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[15].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[16].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[17].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[18].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[19].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[1].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[20].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[21].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[22].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[23].MUXCY_XOR_I                                                                       |    <0.001 |
|                 Addr_Handler[2].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[3].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[4].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[5].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[6].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[7].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[8].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Addr_Handler[9].MUXCY_XOR_I                                                                        |    <0.001 |
|                 Next_Addr_Handler[0].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[10].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[11].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[12].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[13].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[14].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[15].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[16].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[17].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[18].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[19].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[1].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[20].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[21].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[22].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[23].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Next_Addr_Handler[2].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[3].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[4].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[5].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[6].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[7].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[8].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Next_Addr_Handler[9].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Read_Addr_Counter[0].FDRE_I                                                                        |    <0.001 |
|                 Read_Addr_Counter[0].MUXCY_XOR_I                                                                   |     0.000 |
|                 Read_Addr_Counter[1].FDRE_I                                                                        |    <0.001 |
|                 Read_Addr_Counter[1].MUXCY_XOR_I                                                                   |    <0.001 |
|               Using_Victim_Cache.victim_cache_I1                                                                   |    <0.001 |
|                 LRU_Module_I1                                                                                      |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                                    |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               cache_valid_bit_detect_I1                                                                            |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                  |    <0.001 |
|                   MUXCY_I                                                                                          |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                  |     0.000 |
|                   MUXCY_I                                                                                          |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                  |     0.000 |
|                   MUXCY_I                                                                                          |     0.000 |
|             instr_mux_I                                                                                            |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                                         |     0.000 |
|               MUXCY_I                                                                                              |     0.000 |
|             read_data_mux_I                                                                                        |    <0.001 |
|           Reset_DFF                                                                                                |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                          |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                          |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_0_0                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_0_0__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_100_100                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_100_100__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_101_101                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_101_101__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_102_102                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_102_102__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_103_103                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_103_103__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_104_104                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_104_104__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_105_105                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_105_105__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_106_106                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_106_106__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_107_107                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_107_107__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_108_108                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_108_108__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_109_109                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_109_109__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_10_10                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_10_10__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_110_110                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_110_110__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_111_111                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_111_111__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_112_112                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_112_112__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_113_113                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_113_113__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_114_114                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_114_114__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_115_115                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_115_115__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_116_116                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_116_116__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_117_117                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_117_117__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_118_118                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_118_118__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_119_119                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_119_119__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_11_11                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_11_11__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_120_120                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_120_120__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_121_121                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_121_121__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_122_122                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_122_122__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_123_123                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_123_123__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_124_124                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_124_124__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_125_125                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_125_125__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_126_126                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_126_126__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_127_127                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_127_127__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_128_128                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_128_128__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_129_129                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_129_129__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_12_12                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_12_12__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_130_130                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_130_130__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_131_131                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_131_131__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_132_132                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_132_132__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_133_133                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_133_133__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_134_134                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_134_134__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_135_135                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_135_135__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_136_136                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_136_136__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_137_137                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_137_137__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_138_138                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_138_138__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_139_139                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_139_139__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_13_13                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_13_13__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_140_140                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_140_140__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_141_141                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_141_141__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_142_142                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_142_142__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_143_143                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_143_143__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_144_144                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_144_144__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_145_145                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_145_145__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_146_146                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_146_146__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_147_147                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_147_147__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_148_148                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_148_148__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_149_149                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_149_149__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_14_14                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_14_14__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_150_150                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_150_150__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_151_151                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_151_151__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_152_152                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_152_152__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_153_153                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_153_153__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_154_154                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_154_154__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_155_155                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_155_155__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_156_156                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_156_156__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_157_157                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_157_157__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_158_158                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_158_158__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_159_159                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_159_159__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_15_15                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_15_15__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_160_160                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_160_160__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_161_161                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_161_161__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_162_162                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_162_162__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_163_163                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_163_163__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_164_164                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_164_164__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_165_165                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_165_165__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_166_166                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_166_166__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_167_167                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_167_167__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_168_168                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_168_168__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_169_169                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_169_169__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_16_16                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_16_16__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_170_170                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_170_170__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_171_171                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_171_171__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_172_172                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_172_172__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_173_173                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_173_173__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_174_174                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_174_174__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_175_175                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_175_175__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_176_176                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_176_176__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_177_177                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_177_177__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_178_178                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_178_178__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_179_179                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_179_179__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_17_17                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_17_17__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_180_180                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_180_180__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_181_181                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_181_181__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_182_182                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_182_182__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_183_183                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_183_183__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_184_184                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_184_184__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_185_185                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_185_185__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_186_186                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_186_186__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_187_187                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_187_187__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_188_188                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_188_188__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_189_189                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_189_189__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_18_18                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_18_18__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_190_190                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_190_190__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_191_191                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_191_191__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_192_192                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_192_192__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_193_193                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_193_193__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_194_194                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_194_194__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_195_195                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_195_195__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_196_196                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_196_196__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_197_197                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_197_197__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_198_198                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_198_198__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_199_199                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_199_199__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_19_19                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_19_19__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_1_1                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_1_1__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_200_200                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_200_200__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_201_201                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_201_201__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_202_202                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_202_202__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_203_203                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_203_203__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_204_204                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_204_204__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_205_205                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_205_205__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_206_206                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_206_206__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_207_207                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_207_207__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_208_208                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_208_208__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_209_209                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_209_209__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_20_20                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_20_20__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_210_210                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_210_210__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_211_211                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_211_211__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_212_212                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_212_212__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_213_213                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_213_213__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_214_214                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_214_214__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_215_215                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_215_215__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_216_216                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_216_216__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_217_217                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_217_217__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_218_218                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_218_218__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_219_219                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_219_219__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_21_21                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_21_21__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_220_220                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_220_220__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_221_221                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_221_221__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_222_222                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_222_222__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_223_223                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_223_223__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_224_224                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_224_224__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_225_225                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_225_225__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_226_226                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_226_226__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_227_227                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_227_227__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_228_228                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_228_228__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_229_229                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_229_229__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_22_22                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_22_22__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_230_230                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_230_230__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_231_231                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_231_231__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_232_232                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_232_232__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_233_233                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_233_233__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_234_234                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_234_234__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_235_235                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_235_235__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_236_236                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_236_236__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_237_237                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_237_237__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_238_238                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_238_238__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_239_239                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_239_239__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_23_23                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_23_23__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_240_240                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_240_240__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_241_241                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_241_241__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_242_242                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_242_242__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_243_243                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_243_243__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_244_244                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_244_244__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_245_245                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_245_245__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_246_246                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_246_246__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_247_247                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_247_247__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_248_248                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_248_248__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_249_249                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_249_249__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_24_24                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_24_24__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_250_250                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_250_250__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_251_251                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_251_251__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_252_252                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_252_252__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_253_253                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_253_253__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_254_254                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_254_254__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_255_255                                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_255_255__0                                                  |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_25_25                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_25_25__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_26_26                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_26_26__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_27_27                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_27_27__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_28_28                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_28_28__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_29_29                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_29_29__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_2_2                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_2_2__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_30_30                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_30_30__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_31_31                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_31_31__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_32_32                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_32_32__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_33_33                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_33_33__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_34_34                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_34_34__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_35_35                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_35_35__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_36_36                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_36_36__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_37_37                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_37_37__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_38_38                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_38_38__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_39_39                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_39_39__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_3_3                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_3_3__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_40_40                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_40_40__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_41_41                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_41_41__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_42_42                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_42_42__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_43_43                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_43_43__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_44_44                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_44_44__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_45_45                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_45_45__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_46_46                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_46_46__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_47_47                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_47_47__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_48_48                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_48_48__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_49_49                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_49_49__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_4_4                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_4_4__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_50_50                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_50_50__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_51_51                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_51_51__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_52_52                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_52_52__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_53_53                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_53_53__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_54_54                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_54_54__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_55_55                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_55_55__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_56_56                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_56_56__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_57_57                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_57_57__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_58_58                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_58_58__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_59_59                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_59_59__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_5_5                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_5_5__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_60_60                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_60_60__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_61_61                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_61_61__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_62_62                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_62_62__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_63_63                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_63_63__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_64_64                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_64_64__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_65_65                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_65_65__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_66_66                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_66_66__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_67_67                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_67_67__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_68_68                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_68_68__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_69_69                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_69_69__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_6_6                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_6_6__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_70_70                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_70_70__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_71_71                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_71_71__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_72_72                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_72_72__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_73_73                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_73_73__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_74_74                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_74_74__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_75_75                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_75_75__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_76_76                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_76_76__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_77_77                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_77_77__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_78_78                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_78_78__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_79_79                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_79_79__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_7_7                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_7_7__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_80_80                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_80_80__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_81_81                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_81_81__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_82_82                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_82_82__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_83_83                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_83_83__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_84_84                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_84_84__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_85_85                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_85_85__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_86_86                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_86_86__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_87_87                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_87_87__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_88_88                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_88_88__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_89_89                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_89_89__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_8_8                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_8_8__0                                                      |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_90_90                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_90_90__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_91_91                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_91_91__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_92_92                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_92_92__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_93_93                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_93_93__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_94_94                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_94_94__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_95_95                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_95_95__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_96_96                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_96_96__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_97_97                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_97_97__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_98_98                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_98_98__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_99_99                                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_99_99__0                                                    |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_9_9                                                         |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_7_9_9__0                                                      |    <0.001 |
|     microblaze_0_axi_intc                                                                                          |     0.001 |
|       U0                                                                                                           |     0.001 |
|         AXI_LITE_IPIF_I                                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|             I_DECODER                                                                                              |    <0.001 |
|         INTC_CORE_I                                                                                                |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                               |    <0.001 |
|             ram_reg_0_15_0_0                                                                                       |    <0.001 |
|             ram_reg_0_15_10_10                                                                                     |    <0.001 |
|             ram_reg_0_15_11_11                                                                                     |    <0.001 |
|             ram_reg_0_15_12_12                                                                                     |    <0.001 |
|             ram_reg_0_15_13_13                                                                                     |    <0.001 |
|             ram_reg_0_15_14_14                                                                                     |    <0.001 |
|             ram_reg_0_15_15_15                                                                                     |    <0.001 |
|             ram_reg_0_15_16_16                                                                                     |    <0.001 |
|             ram_reg_0_15_17_17                                                                                     |    <0.001 |
|             ram_reg_0_15_18_18                                                                                     |    <0.001 |
|             ram_reg_0_15_19_19                                                                                     |    <0.001 |
|             ram_reg_0_15_1_1                                                                                       |    <0.001 |
|             ram_reg_0_15_20_20                                                                                     |    <0.001 |
|             ram_reg_0_15_21_21                                                                                     |    <0.001 |
|             ram_reg_0_15_22_22                                                                                     |    <0.001 |
|             ram_reg_0_15_23_23                                                                                     |    <0.001 |
|             ram_reg_0_15_24_24                                                                                     |    <0.001 |
|             ram_reg_0_15_25_25                                                                                     |    <0.001 |
|             ram_reg_0_15_26_26                                                                                     |    <0.001 |
|             ram_reg_0_15_27_27                                                                                     |    <0.001 |
|             ram_reg_0_15_28_28                                                                                     |    <0.001 |
|             ram_reg_0_15_29_29                                                                                     |    <0.001 |
|             ram_reg_0_15_2_2                                                                                       |    <0.001 |
|             ram_reg_0_15_30_30                                                                                     |    <0.001 |
|             ram_reg_0_15_31_31                                                                                     |    <0.001 |
|             ram_reg_0_15_3_3                                                                                       |    <0.001 |
|             ram_reg_0_15_4_4                                                                                       |    <0.001 |
|             ram_reg_0_15_5_5                                                                                       |    <0.001 |
|             ram_reg_0_15_6_6                                                                                       |    <0.001 |
|             ram_reg_0_15_7_7                                                                                       |    <0.001 |
|             ram_reg_0_15_8_8                                                                                       |    <0.001 |
|             ram_reg_0_15_9_9                                                                                       |    <0.001 |
|     microblaze_0_axi_periph                                                                                        |     0.001 |
|       xbar                                                                                                         |     0.001 |
|         inst                                                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                 |     0.001 |
|             addr_arbiter_inst                                                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                           |    <0.001 |
|             reg_slice_r                                                                                            |    <0.001 |
|             splitter_ar                                                                                            |    <0.001 |
|             splitter_aw                                                                                            |    <0.001 |
|     microblaze_0_local_memory                                                                                      |     0.001 |
|       dlmb_bram_if_cntlr                                                                                           |    <0.001 |
|         U0                                                                                                         |    <0.001 |
|       dlmb_v10                                                                                                     |     0.000 |
|         U0                                                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                                                           |    <0.001 |
|         U0                                                                                                         |    <0.001 |
|       ilmb_v10                                                                                                     |     0.000 |
|         U0                                                                                                         |     0.000 |
|       lmb_bram                                                                                                     |     0.001 |
|         U0                                                                                                         |     0.001 |
|           inst_blk_mem_gen                                                                                         |     0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                  |     0.001 |
|               valid.cstr                                                                                           |     0.001 |
|                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[2].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[3].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[4].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[5].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[6].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[7].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|     microblaze_0_xlconcat                                                                                          |     0.000 |
|     mig_7series_0                                                                                                  |     0.669 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                           |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                          |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                         |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                           |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                          |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                           |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                          |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                         |    <0.001 |
|       u_hdmi_mig_7series_0_0_mig                                                                                   |     0.666 |
|         temp_mon_enabled.u_tempmon                                                                                 |     0.005 |
|         u_ddr3_clk_ibuf                                                                                            |    <0.001 |
|         u_ddr3_infrastructure                                                                                      |     0.189 |
|         u_iodelay_ctrl                                                                                             |    <0.001 |
|         u_memc_ui_top_axi                                                                                          |     0.473 |
|           mem_intfc0                                                                                               |     0.464 |
|             ddr_phy_top0                                                                                           |     0.459 |
|               u_ddr_calib_top                                                                                      |     0.024 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                        |     0.004 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                  |     0.006 |
|                 ddr_phy_tempmon_0                                                                                  |     0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                      |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                          |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                      |     0.002 |
|                 u_ddr_phy_init                                                                                     |     0.006 |
|                 u_ddr_phy_wrcal                                                                                    |     0.002 |
|                 u_ddr_prbs_gen                                                                                     |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                                 |     0.435 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                        |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                         |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                         |     0.008 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                         |     0.018 |
|                   OBUFTDS                                                                                          |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                         |     0.018 |
|                   OBUFTDS                                                                                          |     0.006 |
|                 u_ddr_mc_phy                                                                                       |     0.221 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                |     0.221 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                |     0.040 |
|                       ddr_byte_group_io                                                                            |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                    |     0.020 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                         mem_reg_0_15_0_5                                                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                                         |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                |     0.020 |
|                       ddr_byte_group_io                                                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                |     0.055 |
|                       ddr_byte_group_io                                                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                |     0.054 |
|                       ddr_byte_group_io                                                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|             mc0                                                                                                    |     0.005 |
|               bank_mach0                                                                                           |     0.003 |
|                 arb_mux0                                                                                           |    <0.001 |
|                   arb_row_col0                                                                                     |    <0.001 |
|                     col_arb0                                                                                       |    <0.001 |
|                     config_arb0                                                                                    |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                        |    <0.001 |
|                     row_arb0                                                                                       |    <0.001 |
|                   arb_select0                                                                                      |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_common0                                                                                       |    <0.001 |
|               col_mach0                                                                                            |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                      |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                      |    <0.001 |
|               rank_mach0                                                                                           |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                          |    <0.001 |
|                 rank_common0                                                                                       |    <0.001 |
|                   maintenance_request.maint_arb0                                                                   |    <0.001 |
|           u_axi_mc                                                                                                 |     0.004 |
|             axi_mc_ar_channel_0                                                                                    |    <0.001 |
|               ar_cmd_fsm_0                                                                                         |    <0.001 |
|               axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|             axi_mc_aw_channel_0                                                                                    |    <0.001 |
|               aw_cmd_fsm_0                                                                                         |    <0.001 |
|               axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|             axi_mc_b_channel_0                                                                                     |    <0.001 |
|               bid_fifo_0                                                                                           |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                   |    <0.001 |
|             axi_mc_r_channel_0                                                                                     |     0.001 |
|               rd_data_fifo_0                                                                                       |    <0.001 |
|               transaction_fifo_0                                                                                   |    <0.001 |
|             axi_mc_w_channel_0                                                                                     |     0.001 |
|           u_ui_top                                                                                                 |     0.005 |
|             ui_cmd0                                                                                                |    <0.001 |
|             ui_rd_data0                                                                                            |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                   |    <0.001 |
|             ui_wr_data0                                                                                            |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                          |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                |    <0.001 |
|     rgb2dvi_0                                                                                                      |     0.134 |
|       U0                                                                                                           |     0.134 |
|         ClockSerializer                                                                                            |     0.033 |
|         DataEncoders[0].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[0].DataSerializer                                                                             |     0.033 |
|         DataEncoders[1].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[1].DataSerializer                                                                             |     0.033 |
|         DataEncoders[2].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[2].DataSerializer                                                                             |     0.033 |
|         LockLostReset                                                                                              |    <0.001 |
|           SyncAsyncx                                                                                               |    <0.001 |
|     rst_mig_7series_0_100M                                                                                         |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     rst_mig_7series_0_pxl                                                                                          |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     v_axi4s_vid_out_0                                                                                              |     0.002 |
|       inst                                                                                                         |     0.002 |
|         COUPLER_INST                                                                                               |    <0.001 |
|           generate_sync_fifo.FIFO_INST                                                                             |    <0.001 |
|             XPM_FIFO_SYNC_INST                                                                                     |    <0.001 |
|               xpm_fifo_base_inst                                                                                   |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                        |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                       |    <0.001 |
|                 rdp_inst                                                                                           |    <0.001 |
|                 rdpp1_inst                                                                                         |    <0.001 |
|                 rst_d1_inst                                                                                        |    <0.001 |
|                 wrp_inst                                                                                           |    <0.001 |
|                 wrpp1_inst                                                                                         |    <0.001 |
|                 xpm_fifo_rst_inst                                                                                  |    <0.001 |
|         FORMATTER_INST                                                                                             |    <0.001 |
|         SYNC_INST                                                                                                  |    <0.001 |
|     v_tc_0                                                                                                         |     0.014 |
|       U0                                                                                                           |     0.014 |
|         U_TC_TOP                                                                                                   |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                                                   |     0.001 |
|         U_VIDEO_CTRL                                                                                               |     0.012 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|               I_DECODER                                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                            |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                       |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                        |     0.001 |
|     v_tc_1                                                                                                         |     0.013 |
|       U0                                                                                                           |     0.013 |
|         U_TC_TOP                                                                                                   |     0.004 |
|           GEN_DETECTION.U_tc_DET                                                                                   |     0.004 |
|         U_VIDEO_CTRL                                                                                               |     0.010 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|               I_DECODER                                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                            |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                       |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                        |     0.001 |
|     v_vid_in_axi4s_0                                                                                               |     0.002 |
|       inst                                                                                                         |     0.002 |
|         COUPLER_INST                                                                                               |     0.002 |
|           generate_async_fifo.FIFO_INST                                                                            |     0.002 |
|             XPM_FIFO_ASYNC_INST                                                                                    |     0.002 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                 |     0.002 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                        |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26                                                      |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                       |    <0.001 |
|                 rdp_inst                                                                                           |    <0.001 |
|                 rdpp1_inst                                                                                         |    <0.001 |
|                 rst_d1_inst                                                                                        |    <0.001 |
|                 wrp_inst                                                                                           |    <0.001 |
|                 wrpp1_inst                                                                                         |    <0.001 |
|                 wrpp2_inst                                                                                         |    <0.001 |
|                 xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|         FORMATTER_INST                                                                                             |    <0.001 |
|     xlconstant_0                                                                                                   |     0.000 |
+--------------------------------------------------------------------------------------------------------------------+-----------+


