
# BSP Clock / Reset / Powerï¼ˆSoC è³‡æºæ•´åˆï¼‰

> æœ¬ç« å®šä½ï¼š
> 
> -   ç«™åœ¨ **BSP / SoC Bring-up Engineer** è¦–è§’ï¼Œç†è§£ clockã€resetã€power å¦‚ä½•å½±éŸ¿æ•´å€‹ç³»çµ±
>     
> -   èªªæ¸…æ¥šç‚ºä»€éº¼ driver probe å¤±æ•—ã€è£ç½®å¶ç™¼å¤±æ•ˆï¼Œå¾€å¾€ä¸æ˜¯ driver bug
>     
> -   èƒ½å¯¦éš›ç”¨æ–¼ debugï¼šprobe deferã€è£ç½®ä¸ç©©ã€suspend/resume å¤±æ•ˆ
>     

----------

## 1. ç‚ºä»€éº¼ Clock / Reset / Power æ˜¯ BSP çš„æ ¸å¿ƒ

åœ¨ SoC ç³»çµ±ä¸­ï¼š
-   driver åªæ˜¯ã€Œä½¿ç”¨è€…ã€
-   clock / reset / power æ‰æ˜¯ã€Œè³‡æºæä¾›è€…ã€

å¦‚æœè³‡æºç‹€æ…‹éŒ¯èª¤ï¼š
-   driver å°±ç®—å¯«å¾—å®Œå…¨æ­£ç¢ºï¼Œä¹Ÿç„¡æ³•æ­£å¸¸é‹ä½œ   

ğŸ‘‰ **BSP bring-up çš„æœ¬è³ªï¼Œå°±æ˜¯æŠŠé€™äº›è³‡æºæ¥å°ã€æ¥é½Šã€‚**

----------

## 2. Clock Frameworkï¼šè£ç½®æ˜¯å¦èƒ½è·‘çš„å‰æ

### 2.1 Clock åœ¨ç³»çµ±ä¸­çš„è§’è‰²

Clock æ±ºå®šï¼š
-   è£ç½®æ˜¯å¦èƒ½é‹ä½œ
-   è£ç½®çš„æ•ˆèƒ½èˆ‡åŠŸè€—
    

Linux ä½¿ç”¨ Common Clock Frameworkï¼ˆCCFï¼‰ç®¡ç†ï¼š
-   clock tree
-   clock enable / disable 
-   clock rate

----------

### 2.2 å¸¸è¦‹ BSP å•é¡Œ

-   clock æ²’ enable
-   parent clock é¸éŒ¯
-   rate ä¸ç¬¦åˆç¡¬é«”éœ€æ±‚
    

çµæœå¸¸è¦‹è¡¨ç¾ï¼š

-   driver probe æˆåŠŸï¼Œä½†åŠŸèƒ½ç•°å¸¸ 
-   è£ç½®å¶çˆ¾å¤±æ•ˆ

----------

## 3. Reset Controllerï¼šåˆå§‹åŒ–é †åºçš„é—œéµ

### 3.1 Reset çš„è§’è‰²

Reset æ±ºå®šï¼š
-   è£ç½®æ˜¯å¦è™•æ–¼å·²çŸ¥ç‹€æ…‹
-   æ˜¯å¦èƒ½å®‰å…¨é–‹å§‹æ“ä½œ
    

SoC é€šå¸¸æä¾›ï¼š
-   å¤šå€‹ reset line 
-   ä¸åŒ reset domain
    
----------

### 3.2 å¸¸è¦‹éŒ¯èª¤

-   reset æ²’ release
-   reset é †åºéŒ¯èª¤
-   reset èˆ‡ clock æ™‚åºä¸å°

ğŸ‘‰ **reset å•é¡Œé€šå¸¸è¡¨ç¾ç‚ºã€Œprobe å°±å¡ä½ã€ã€‚**

----------

## 4. Power / Regulatorï¼šç©©å®šæ€§çš„åŸºç¤

### 4.1 Regulator Framework

Regulator æ±ºå®šï¼š

-   é›»å£“æ˜¯å¦å­˜åœ¨   
-   é›»å£“æ˜¯å¦ç©©å®š
    

driver é€é regulator APIï¼š

-   å–å¾—é›»æº
-   å•Ÿç”¨ / åœç”¨    
----------

### 4.2 BSP å¸¸è¦‹å•é¡Œ

-   regulator æœªå®£å‘Š  
-   enable é †åºéŒ¯èª¤
-   voltage ä¸ç¬¦åˆ datasheet
    

çµæœå¯èƒ½æ˜¯ï¼š

-   è£ç½®å¶ç™¼æ€§éŒ¯èª¤
-   suspend / resume å¾Œå¤±æ•ˆ
    

----------

## 5. Device Tree ä¸­çš„ Clock / Reset / Power

### 5.1 DTS æ˜¯æè¿°ï¼Œä¸æ˜¯è¡Œç‚º

DTS è² è²¬ï¼š
-   å®£å‘Šè³‡æºé—œä¿‚    

DTS **ä¸è² è²¬**ï¼š
-   ç¢ºä¿åˆå§‹åŒ–é †åº
-   ç¢ºä¿è³‡æºå¯ç”¨æ™‚æ©Ÿ
    

é€™äº›éƒ½ç”± driver model èˆ‡ framework è™•ç†ã€‚

----------

### 5.2 DTS å¸¸è¦‹é™·é˜±

-   clock-names ä¸ä¸€è‡´
-   reset line éºæ¼
-   regulator phandle éŒ¯èª¤   

ğŸ‘‰ **DTS çœ‹èµ·ä¾†å°ï¼Œä¸ä»£è¡¨è³‡æºçœŸçš„ readyã€‚**

----------

## 6. Probe Defer èˆ‡è³‡æºä¾è³´

ç•¶ driver å›å‚³ï¼š

```c
return -EPROBE_DEFER;
```

ä»£è¡¨ï¼š

> è³‡æºå°šæœªå°±ç·’ï¼ˆclock / reset / regulatorï¼‰

é€™æ˜¯ BSP ä¸­ï¼š
-   æ­£å¸¸ä¸”å¿…è¦çš„è¡Œç‚º
    
----------

## 7. Suspend / Resume ç‚ºä»€éº¼å®¹æ˜“å£

Suspend / resume éœ€è¦ï¼š
-   æ­£ç¢ºçš„ power sequence
-   æ­£ç¢ºçš„ clock / reset handling
    

å¸¸è¦‹å•é¡Œï¼š
-   resume å¾Œè£ç½®ç„¡å›æ‡‰
-   clock æœªé‡æ–° enable
    

ğŸ‘‰ **é€™é€šå¸¸æ˜¯ BSP æ•´åˆå•é¡Œï¼Œä¸æ˜¯å–®ä¸€ driver bugã€‚**

----------

## 8. Debug Checklist

### 8.1 Clock
-   æ˜¯å¦ enable
-   parent æ˜¯å¦æ­£ç¢º
-   rate æ˜¯å¦åˆç†
    

### 8.2 Reset
-   æ˜¯å¦å·² release
-   é †åºæ˜¯å¦æ­£ç¢º
    

### 8.3 Power
-   regulator æ˜¯å¦å­˜åœ¨
-   voltage æ˜¯å¦ç©©å®š

